Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Mar  6 12:57:09 2021
| Host         : DEV-WS1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (17)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.520    -2428.543                   2740                18616       -2.162      -58.825                     28                18616        1.000        0.000                       0                  6378  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_ser_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         
  par_clk         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk          -4.520    -2428.513                   2739                16351        0.049        0.000                      0                16351        2.750        0.000                       0                  5279  
  pll_dac_clk_1x        0.213        0.000                      0                   45        0.245        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_ser_clk                                                                                                                                                       1.845        0.000                       0                     4  
clk_fpga_3              0.142        0.000                      0                 1571        0.083        0.000                      0                 1571        1.000        0.000                       0                   765  
rx_clk                                                                                                                                                              2.333        0.000                       0                     4  
  par_clk               3.345        0.000                      0                  460        0.134        0.000                      0                  460        3.020        0.000                       0                   270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           5.939        0.000                      0                   28       -2.162      -58.825                     28                   28  
par_clk         pll_adc_clk           4.452        0.000                      0                  114        0.161        0.000                      0                  114  
pll_adc_clk     pll_dac_clk_1x        2.659        0.000                      0                   28        0.280        0.000                      0                   28  
pll_adc_clk     par_clk               1.206        0.000                      0                   68        0.209        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_clk        par_clk                  2.208        0.000                      0                   17        1.053        0.000                      0                   17  
**async_default**  pll_adc_clk        pll_ser_clk             -0.030       -0.030                      1                    1        0.746        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :         2739  Failing Endpoints,  Worst Slack       -4.520ns,  Total Violation    -2428.513ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.520ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        12.089ns  (logic 8.287ns (68.550%)  route 3.802ns (31.450%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.753     5.986    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[40]
                         net (fo=1, routed)           0.511    10.506    i_scope/i_dfilt1_cha/aa_mult_n_65
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124    10.630 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19/O
                         net (fo=8, routed)           0.789    11.418    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[31])
                                                      2.077    13.495 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[31]
                         net (fo=1, routed)           1.206    14.702    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_n_74
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[47])
                                                      2.077    16.779 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__1/P[47]
                         net (fo=9, routed)           1.296    18.075    i_scope/i_dfilt1_cha/A[22]
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.582    13.472    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.514    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -18.075    
  -------------------------------------------------------------------
                         slack                                 -4.520    

Slack (VIOLATED) :        -4.471ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        12.040ns  (logic 8.287ns (68.827%)  route 3.753ns (31.173%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.753     5.986    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[40]
                         net (fo=1, routed)           0.511    10.506    i_scope/i_dfilt1_cha/aa_mult_n_65
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124    10.630 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19/O
                         net (fo=8, routed)           0.789    11.418    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[31])
                                                      2.077    13.495 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[31]
                         net (fo=1, routed)           1.206    14.702    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_n_74
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[47])
                                                      2.077    16.779 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__1/P[47]
                         net (fo=9, routed)           1.247    18.026    i_scope/i_dfilt1_cha/A[22]
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.582    13.472    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.514    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                 -4.471    

Slack (VIOLATED) :        -4.471ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        12.040ns  (logic 8.287ns (68.827%)  route 3.753ns (31.173%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.753     5.986    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[40]
                         net (fo=1, routed)           0.511    10.506    i_scope/i_dfilt1_cha/aa_mult_n_65
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124    10.630 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19/O
                         net (fo=8, routed)           0.789    11.418    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[31])
                                                      2.077    13.495 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[31]
                         net (fo=1, routed)           1.206    14.702    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_n_74
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[47])
                                                      2.077    16.779 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__1/P[47]
                         net (fo=9, routed)           1.247    18.026    i_scope/i_dfilt1_cha/A[22]
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.582    13.472    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.514    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                 -4.471    

Slack (VIOLATED) :        -4.471ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        12.040ns  (logic 8.287ns (68.827%)  route 3.753ns (31.173%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.753     5.986    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[40]
                         net (fo=1, routed)           0.511    10.506    i_scope/i_dfilt1_cha/aa_mult_n_65
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124    10.630 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19/O
                         net (fo=8, routed)           0.789    11.418    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[31])
                                                      2.077    13.495 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[31]
                         net (fo=1, routed)           1.206    14.702    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_n_74
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[47])
                                                      2.077    16.779 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__1/P[47]
                         net (fo=9, routed)           1.247    18.026    i_scope/i_dfilt1_cha/A[22]
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.582    13.472    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.514    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                 -4.471    

Slack (VIOLATED) :        -4.471ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        12.040ns  (logic 8.287ns (68.827%)  route 3.753ns (31.173%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.753     5.986    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[40]
                         net (fo=1, routed)           0.511    10.506    i_scope/i_dfilt1_cha/aa_mult_n_65
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124    10.630 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19/O
                         net (fo=8, routed)           0.789    11.418    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[31])
                                                      2.077    13.495 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[31]
                         net (fo=1, routed)           1.206    14.702    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_n_74
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[47])
                                                      2.077    16.779 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__1/P[47]
                         net (fo=9, routed)           1.247    18.026    i_scope/i_dfilt1_cha/A[22]
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.582    13.472    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.514    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                 -4.471    

Slack (VIOLATED) :        -4.428ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        11.997ns  (logic 8.287ns (69.073%)  route 3.710ns (30.927%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.753     5.986    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[40]
                         net (fo=1, routed)           0.511    10.506    i_scope/i_dfilt1_cha/aa_mult_n_65
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124    10.630 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19/O
                         net (fo=8, routed)           0.789    11.418    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[31])
                                                      2.077    13.495 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[31]
                         net (fo=1, routed)           1.206    14.702    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_n_74
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[47])
                                                      2.077    16.779 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__1/P[47]
                         net (fo=9, routed)           1.204    17.983    i_scope/i_dfilt1_cha/A[22]
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.582    13.472    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.514    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -17.983    
  -------------------------------------------------------------------
                         slack                                 -4.428    

Slack (VIOLATED) :        -4.428ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        11.997ns  (logic 8.287ns (69.073%)  route 3.710ns (30.927%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.753     5.986    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[40]
                         net (fo=1, routed)           0.511    10.506    i_scope/i_dfilt1_cha/aa_mult_n_65
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124    10.630 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19/O
                         net (fo=8, routed)           0.789    11.418    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[31])
                                                      2.077    13.495 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[31]
                         net (fo=1, routed)           1.206    14.702    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_n_74
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[47])
                                                      2.077    16.779 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__1/P[47]
                         net (fo=9, routed)           1.204    17.983    i_scope/i_dfilt1_cha/A[22]
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.582    13.472    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.514    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -17.983    
  -------------------------------------------------------------------
                         slack                                 -4.428    

Slack (VIOLATED) :        -4.421ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        11.991ns  (logic 8.287ns (69.113%)  route 3.704ns (30.887%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.753     5.986    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[40]
                         net (fo=1, routed)           0.511    10.506    i_scope/i_dfilt1_cha/aa_mult_n_65
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124    10.630 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19/O
                         net (fo=8, routed)           0.789    11.418    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[31])
                                                      2.077    13.495 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[31]
                         net (fo=1, routed)           1.206    14.702    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_n_74
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[27])
                                                      2.077    16.779 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__1/P[27]
                         net (fo=2, routed)           1.198    17.976    i_scope/i_dfilt1_cha/A[2]
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.582    13.472    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.514    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -17.976    
  -------------------------------------------------------------------
                         slack                                 -4.421    

Slack (VIOLATED) :        -4.414ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        11.983ns  (logic 8.287ns (69.157%)  route 3.696ns (30.843%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.753     5.986    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[40]
                         net (fo=1, routed)           0.511    10.506    i_scope/i_dfilt1_cha/aa_mult_n_65
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124    10.630 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19/O
                         net (fo=8, routed)           0.789    11.418    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[31])
                                                      2.077    13.495 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[31]
                         net (fo=1, routed)           1.206    14.702    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_n_74
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[35])
                                                      2.077    16.779 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__1/P[35]
                         net (fo=2, routed)           1.190    17.968    i_scope/i_dfilt1_cha/A[10]
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.582    13.472    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.514    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -17.968    
  -------------------------------------------------------------------
                         slack                                 -4.414    

Slack (VIOLATED) :        -4.412ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        11.981ns  (logic 8.287ns (69.169%)  route 3.694ns (30.831%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.753     5.986    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      4.009     9.995 f  i_scope/i_dfilt1_cha/aa_mult/P[40]
                         net (fo=1, routed)           0.511    10.506    i_scope/i_dfilt1_cha/aa_mult_n_65
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124    10.630 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19/O
                         net (fo=8, routed)           0.789    11.418    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_i_19_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[31])
                                                      2.077    13.495 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0/P[31]
                         net (fo=1, routed)           1.206    14.702    i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0_n_74
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[37])
                                                      2.077    16.779 r  i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__1/P[37]
                         net (fo=2, routed)           1.188    17.966    i_scope/i_dfilt1_cha/A[12]
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.582    13.472    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.514    13.986    
                         clock uncertainty           -0.069    13.917    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362    13.555    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -17.966    
  -------------------------------------------------------------------
                         slack                                 -4.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i_scope/set_b_axi_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/axi_b_dly_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.256ns (61.718%)  route 0.159ns (38.282%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.547     1.962    i_scope/adc_clk
    SLICE_X21Y25         FDRE                                         r  i_scope/set_b_axi_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     2.103 r  i_scope/set_b_axi_dly_reg[0]/Q
                         net (fo=2, routed)           0.159     2.262    i_scope/set_b_axi_dly_reg_n_0_[0]
    SLICE_X23Y25         LUT5 (Prop_lut5_I0_O)        0.045     2.307 r  i_scope/axi_b_dly_cnt[0]_i_10/O
                         net (fo=1, routed)           0.000     2.307    i_scope/axi_b_dly_cnt[0]_i_10_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.377 r  i_scope/axi_b_dly_cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.377    i_scope/axi_b_dly_cnt_reg[0]_i_2_n_7
    SLICE_X23Y25         FDRE                                         r  i_scope/axi_b_dly_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.812     2.353    i_scope/adc_clk
    SLICE_X23Y25         FDRE                                         r  i_scope/axi_b_dly_cnt_reg[0]/C
                         clock pessimism             -0.130     2.223    
    SLICE_X23Y25         FDRE (Hold_fdre_C_D)         0.105     2.328    i_scope/axi_b_dly_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_scope/adc_wp_cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_wp_trig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.881%)  route 0.231ns (62.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.552     1.967    i_scope/adc_clk
    SLICE_X25Y19         FDRE                                         r  i_scope/adc_wp_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_fdre_C_Q)         0.141     2.108 r  i_scope/adc_wp_cur_reg[3]/Q
                         net (fo=2, routed)           0.231     2.339    i_scope/adc_wp_cur[3]
    SLICE_X20Y19         FDRE                                         r  i_scope/adc_wp_trig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.820     2.361    i_scope/adc_clk
    SLICE_X20Y19         FDRE                                         r  i_scope/adc_wp_trig_reg[3]/C
                         clock pessimism             -0.130     2.231    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.059     2.290    i_scope/adc_wp_trig_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.231ns (56.907%)  route 0.175ns (43.093%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.560     1.975    i_hk/adc_clk
    SLICE_X21Y44         FDRE                                         r  i_hk/dna_value_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  i_hk/dna_value_reg[36]/Q
                         net (fo=2, routed)           0.124     2.240    ps/axi_slave_gp0/sys_rdata_reg[7]_8[10]
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.045     2.285 r  ps/axi_slave_gp0/sys_rdata[4]_i_3__2/O
                         net (fo=1, routed)           0.051     2.336    ps/axi_slave_gp0/sys_rdata[4]_i_3__2_n_0
    SLICE_X23Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.381 r  ps/axi_slave_gp0/sys_rdata[4]_i_1__2/O
                         net (fo=1, routed)           0.000     2.381    i_hk/sys_rdata_reg[7]_0[4]
    SLICE_X23Y44         FDRE                                         r  i_hk/sys_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.828     2.369    i_hk/adc_clk
    SLICE_X23Y44         FDRE                                         r  i_hk/sys_rdata_reg[4]/C
                         clock pessimism             -0.130     2.239    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.091     2.330    i_hk/sys_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_asg/set_b_rdly_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/dly_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.251ns (54.736%)  route 0.208ns (45.263%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.562     1.977    i_asg/adc_clk
    SLICE_X27Y50         FDRE                                         r  i_asg/set_b_rdly_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  i_asg/set_b_rdly_reg[14]/Q
                         net (fo=2, routed)           0.208     2.326    i_asg/ch[1]/dly_cnt_reg[31]_0[14]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.371 r  i_asg/ch[1]/dly_cnt[12]_i_7/O
                         net (fo=1, routed)           0.000     2.371    i_asg/ch[1]/dly_cnt[12]_i_7_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.436 r  i_asg/ch[1]/dly_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.436    i_asg/ch[1]/dly_cnt_reg[12]_i_1_n_5
    SLICE_X28Y49         FDRE                                         r  i_asg/ch[1]/dly_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.832     2.373    i_asg/ch[1]/adc_clk
    SLICE_X28Y49         FDRE                                         r  i_asg/ch[1]/dly_cnt_reg[14]/C
                         clock pessimism             -0.125     2.248    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.134     2.382    i_asg/ch[1]/dly_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.565     1.980    i_scope/adc_clk
    SLICE_X8Y9           FDRE                                         r  i_scope/axi_a_dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     2.144 r  i_scope/axi_a_dat_reg[11]/Q
                         net (fo=1, routed)           0.125     2.269    i_scope/i_wr0/fifo_reg_0[11]
    RAMB36_X0Y1          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.876     2.417    i_scope/i_wr0/adc_clk
    RAMB36_X0Y1          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.359     2.059    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155     2.214    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.565     1.980    i_scope/adc_clk
    SLICE_X8Y8           FDRE                                         r  i_scope/axi_a_dat_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     2.144 r  i_scope/axi_a_dat_reg[19]/Q
                         net (fo=1, routed)           0.125     2.269    i_scope/i_wr0/fifo_reg_0[17]
    RAMB36_X0Y1          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.876     2.417    i_scope/i_wr0/adc_clk
    RAMB36_X0Y1          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.359     2.059    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.155     2.214    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.565     1.980    i_scope/adc_clk
    SLICE_X8Y8           FDRE                                         r  i_scope/axi_a_dat_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     2.144 r  i_scope/axi_a_dat_reg[21]/Q
                         net (fo=1, routed)           0.125     2.269    i_scope/i_wr0/fifo_reg_0[19]
    RAMB36_X0Y1          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.876     2.417    i_scope/i_wr0/adc_clk
    RAMB36_X0Y1          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.359     2.059    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.155     2.214    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.565     1.980    i_scope/adc_clk
    SLICE_X8Y8           FDRE                                         r  i_scope/axi_a_dat_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     2.144 r  i_scope/axi_a_dat_reg[23]/Q
                         net (fo=1, routed)           0.125     2.269    i_scope/i_wr0/fifo_reg_0[21]
    RAMB36_X0Y1          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.876     2.417    i_scope/i_wr0/adc_clk
    RAMB36_X0Y1          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.359     2.059    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.155     2.214    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.566     1.981    i_scope/adc_clk
    SLICE_X6Y6           FDRE                                         r  i_scope/axi_a_dat_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     2.145 r  i_scope/axi_a_dat_reg[48]/Q
                         net (fo=1, routed)           0.106     2.251    i_scope/i_wr0/fifo_reg_0[42]
    RAMB36_X0Y1          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.876     2.417    i_scope/i_wr0/adc_clk
    RAMB36_X0Y1          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.378     2.040    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155     2.195    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_asg/set_b_rdly_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/dly_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.252ns (54.599%)  route 0.210ns (45.401%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.562     1.977    i_asg/adc_clk
    SLICE_X27Y50         FDRE                                         r  i_asg/set_b_rdly_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  i_asg/set_b_rdly_reg[13]/Q
                         net (fo=2, routed)           0.210     2.328    i_asg/ch[1]/dly_cnt_reg[31]_0[13]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.373 r  i_asg/ch[1]/dly_cnt[12]_i_8/O
                         net (fo=1, routed)           0.000     2.373    i_asg/ch[1]/dly_cnt[12]_i_8_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.439 r  i_asg/ch[1]/dly_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.439    i_asg/ch[1]/dly_cnt_reg[12]_i_1_n_6
    SLICE_X28Y49         FDRE                                         r  i_asg/ch[1]/dly_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.832     2.373    i_asg/ch[1]/adc_clk
    SLICE_X28Y49         FDRE                                         r  i_asg/ch[1]/dly_cnt_reg[13]/C
                         clock pessimism             -0.125     2.248    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.134     2.382    i_asg/ch[1]/dly_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X1Y2      i_scope/i_dfilt1_chb/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X0Y12     i_scope/i_dfilt1_cha/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.687         8.000       4.313      DSP48_X0Y20     i_asg/ch[0]/dac_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.687         8.000       4.313      DSP48_X1Y18     i_asg/ch[1]/dac_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y9      i_pid/i_pid12/kd_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y5      i_pid/i_pid22/kd_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X0Y15     i_pid/i_pid11/kp_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y13     i_pid/i_pid21/kp_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y8      i_pid/i_pid12/kp_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y6      i_pid/i_pid22/kp_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y8      ps/axi_master[0]/axi_awfifo_reg_0_15_36_36/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y8      ps/axi_master[0]/axi_awfifo_reg_0_15_36_36/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y8      ps/axi_master[0]/axi_awfifo_reg_0_15_36_36/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y8      ps/axi_master[0]/axi_awfifo_reg_0_15_36_36/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y8      ps/axi_master[0]/axi_awfifo_reg_0_15_36_36/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y8      ps/axi_master[0]/axi_awfifo_reg_0_15_36_36/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y8      ps/axi_master[0]/axi_awfifo_reg_0_15_36_36/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y8      ps/axi_master[0]/axi_awfifo_reg_0_15_36_36/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y4      ps/axi_master[0]/axi_wfifo_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y4      ps/axi_master[0]/axi_wfifo_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y2      ps/axi_master[0]/axi_wfifo_reg_0_15_42_47/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y2      ps/axi_master[0]/axi_wfifo_reg_0_15_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y2      ps/axi_master[0]/axi_wfifo_reg_0_15_42_47/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y2      ps/axi_master[0]/axi_wfifo_reg_0_15_42_47/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y2      ps/axi_master[0]/axi_wfifo_reg_0_15_42_47/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y2      ps/axi_master[0]/axi_wfifo_reg_0_15_42_47/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y2      ps/axi_master[0]/axi_wfifo_reg_0_15_42_47/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y2      ps/axi_master[0]/axi_wfifo_reg_0_15_42_47/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y1      ps/axi_master[0]/axi_wfifo_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y1      ps/axi_master[0]/axi_wfifo_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.419ns (16.238%)  route 2.161ns (83.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.673     5.906    dac_clk_1x
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.419     6.325 r  dac_dat_a_reg[13]/Q
                         net (fo=1, routed)           2.161     8.487    dac_dat_a[13]
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.343     9.777    
                         clock uncertainty           -0.069     9.708    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -1.009     8.699    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.478ns (19.369%)  route 1.990ns (80.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.673     5.906    dac_clk_1x
    SLICE_X28Y41         FDRE                                         r  dac_dat_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.478     6.384 r  dac_dat_a_reg[3]/Q
                         net (fo=1, routed)           1.990     8.374    dac_dat_a[3]
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism              0.343     9.771    
                         clock uncertainty           -0.069     9.702    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_D2)      -1.005     8.697    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.419ns (17.218%)  route 2.014ns (82.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.673     5.906    dac_clk_1x
    SLICE_X29Y41         FDRE                                         r  dac_dat_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.419     6.325 r  dac_dat_a_reg[1]/Q
                         net (fo=1, routed)           2.014     8.340    dac_dat_a[1]
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
                         clock pessimism              0.343     9.773    
                         clock uncertainty           -0.069     9.704    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -1.009     8.695    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.456ns (18.144%)  route 2.057ns (81.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.673     5.906    dac_clk_1x
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     6.362 r  dac_dat_a_reg[12]/Q
                         net (fo=1, routed)           2.057     8.419    dac_dat_a[12]
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
                         clock pessimism              0.343     9.777    
                         clock uncertainty           -0.069     9.708    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.834     8.874    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.456ns (18.305%)  route 2.035ns (81.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.673     5.906    dac_clk_1x
    SLICE_X29Y41         FDRE                                         r  dac_dat_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     6.362 r  dac_dat_a_reg[0]/Q
                         net (fo=1, routed)           2.035     8.397    dac_dat_a[0]
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism              0.343     9.773    
                         clock uncertainty           -0.069     9.704    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     8.870    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.518ns (21.353%)  route 1.908ns (78.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.673     5.906    dac_clk_1x
    SLICE_X28Y41         FDRE                                         r  dac_dat_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.518     6.424 r  dac_dat_a_reg[2]/Q
                         net (fo=1, routed)           1.908     8.332    dac_dat_a[2]
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism              0.343     9.771    
                         clock uncertainty           -0.069     9.702    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_D2)      -0.834     8.868    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.419ns (19.205%)  route 1.763ns (80.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.672     5.905    dac_clk_1x
    SLICE_X35Y40         FDRE                                         r  dac_dat_a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419     6.324 r  dac_dat_a_reg[11]/Q
                         net (fo=1, routed)           1.763     8.087    dac_dat_a[11]
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         f  oddr_dac_dat[11]/C
                         clock pessimism              0.343     9.768    
                         clock uncertainty           -0.069     9.699    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_D2)      -1.009     8.690    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.518ns (22.168%)  route 1.819ns (77.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.744     5.977    dac_clk_1x
    SLICE_X42Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     6.495 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.819     8.314    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism              0.457     9.886    
                         clock uncertainty           -0.069     9.817    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     9.019    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.518ns (22.321%)  route 1.803ns (77.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.744     5.977    dac_clk_1x
    SLICE_X42Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     6.495 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.803     8.298    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
                         clock pessimism              0.457     9.892    
                         clock uncertainty           -0.069     9.823    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     9.025    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.456ns (20.442%)  route 1.775ns (79.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.673     5.906    dac_clk_1x
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     6.362 r  dac_dat_a_reg[4]/Q
                         net (fo=1, routed)           1.775     8.137    dac_dat_a[4]
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism              0.343     9.768    
                         clock uncertainty           -0.069     9.699    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D2)      -0.834     8.865    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  0.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.164ns (21.965%)  route 0.583ns (78.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     2.006    dac_clk_1x
    SLICE_X42Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.583     2.753    dac_rst
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.164ns (21.641%)  route 0.594ns (78.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     2.006    dac_clk_1x
    SLICE_X42Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.594     2.764    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.360     2.034    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.510    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.715%)  route 0.628ns (79.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     2.006    dac_clk_1x
    SLICE_X42Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.628     2.798    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/C
                         clock pessimism             -0.360     2.028    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.504    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.164ns (20.479%)  route 0.637ns (79.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     2.006    dac_clk_1x
    SLICE_X42Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.637     2.807    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/C
                         clock pessimism             -0.360     2.034    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.510    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.499%)  route 0.636ns (79.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     2.006    dac_clk_1x
    SLICE_X42Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.636     2.806    dac_rst
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.164ns (19.889%)  route 0.661ns (80.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     2.006    dac_clk_1x
    SLICE_X42Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.661     2.831    dac_rst
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/C
                         clock pessimism             -0.360     2.028    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.504    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.164ns (19.550%)  route 0.675ns (80.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     2.006    dac_clk_1x
    SLICE_X42Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.675     2.845    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.390    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/C
                         clock pessimism             -0.360     2.030    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_R)         0.476     2.506    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.164ns (19.299%)  route 0.686ns (80.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     2.006    dac_clk_1x
    SLICE_X42Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.686     2.856    dac_rst
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.164ns (19.254%)  route 0.688ns (80.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     2.006    dac_clk_1x
    SLICE_X42Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.688     2.858    dac_rst
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.164ns (19.137%)  route 0.693ns (80.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     2.006    dac_clk_1x
    SLICE_X42Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.693     2.863    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/C
                         clock pessimism             -0.360     2.028    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_R)         0.476     2.504    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   bufg_dac_clk_1x/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X29Y41    dac_dat_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y41    dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y41    dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X29Y41    dac_dat_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X28Y41    dac_dat_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X28Y41    dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y41    dac_dat_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y41    dac_dat_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X28Y41    dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X28Y41    dac_dat_a_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y51    dac_rst_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X29Y41    dac_dat_a_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y40    dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y40    dac_dat_a_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y40    dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y40    dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y41    dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y41    dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X29Y41    dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X28Y41    dac_dat_a_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_ser_clk
  To Clock:  pll_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_ser_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT4 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   bufg_ser_clk/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X0Y46    i_daisy/i_tx/i_oserdese/CLK
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y28    i_daisy/i_tx/ODDR_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT4
Max Period  n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.351ns (28.273%)  route 3.427ns (71.727%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 7.721 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.715     3.023    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.419     3.442 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/Q
                         net (fo=6, routed)           1.145     4.587    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[4]
    SLICE_X3Y65          LUT3 (Prop_lut3_I0_O)        0.329     4.916 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_2__0/O
                         net (fo=2, routed)           0.757     5.673    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_2__0_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I2_O)        0.327     6.000 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0/O
                         net (fo=6, routed)           0.693     6.693    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r_reg[2][1]
    SLICE_X3Y66          LUT6 (Prop_lut6_I3_O)        0.124     6.817 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[3]_i_1__0/O
                         net (fo=2, routed)           0.832     7.649    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r_reg[3][0]
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.152     7.801 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.801    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[3]
    SLICE_X1Y67          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.529     7.721    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X1Y67          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.230     7.951    
                         clock uncertainty           -0.083     7.868    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.075     7.943    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.904ns (40.840%)  route 2.758ns (59.160%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.687 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.754     3.062    ps/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[2])
                                                      1.532     4.594 r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1WDATA[2]
                         net (fo=4, routed)           1.471     6.065    ps/system_i/xadc/inst/SOFT_RESET_I/s_axi_wdata[2]
    SLICE_X6Y59          LUT6 (Prop_lut6_I3_O)        0.124     6.189 r  ps/system_i/xadc/inst/SOFT_RESET_I/sw_rst_cond_d1_i_2/O
                         net (fo=3, routed)           0.573     6.762    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_trig_reg
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.124     6.886 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_error_i_2/O
                         net (fo=2, routed)           0.714     7.600    ps/system_i/xadc/inst/AXI_XADC_CORE_I/INTR_CTRLR_GEN_I.ip2bus_error_reg
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.724 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/INTR_CTRLR_GEN_I.ip2bus_error_i_1/O
                         net (fo=1, routed)           0.000     7.724    ps/system_i/xadc/inst/ip2bus_error_int1
    SLICE_X11Y60         FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.495     7.687    ps/system_i/xadc/inst/s_axi_aclk
    SLICE_X11Y60         FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/C
                         clock pessimism              0.230     7.917    
                         clock uncertainty           -0.083     7.834    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.032     7.866    ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.625ns (34.339%)  route 3.107ns (65.661%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.668     2.976    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X8Y59          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.478     3.454 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/Q
                         net (fo=27, routed)          1.142     4.596    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[36]
    SLICE_X10Y54         LUT3 (Prop_lut3_I1_O)        0.319     4.915 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_3/O
                         net (fo=1, routed)           0.578     5.493    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_3_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I3_O)        0.328     5.821 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.822     6.643    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[2]_0[1]
    SLICE_X12Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.795 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           0.565     7.360    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X13Y53         LUT3 (Prop_lut3_I1_O)        0.348     7.708 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.708    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X13Y53         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.497     7.689    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X13Y53         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.230     7.919    
                         clock uncertainty           -0.083     7.836    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.031     7.867    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.867    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[3]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.024ns (25.989%)  route 2.916ns (74.011%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.669     2.977    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X9Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.700     4.133    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X13Y59         LUT2 (Prop_lut2_I1_O)        0.118     4.251 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.645     4.896    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.326     5.222 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=1, routed)           0.441     5.663    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awaddr[3]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.124     5.787 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_7/O
                         net (fo=25, routed)          1.130     6.917    ps/system_i/xadc/inst/AXI_XADC_CORE_I/status_reg_reg[7]_0[1]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[3])
                                                     -0.699     7.114    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.620ns (34.269%)  route 3.107ns (65.731%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.668     2.976    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X8Y59          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.478     3.454 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/Q
                         net (fo=27, routed)          1.142     4.596    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[36]
    SLICE_X10Y54         LUT3 (Prop_lut3_I1_O)        0.319     4.915 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_3/O
                         net (fo=1, routed)           0.578     5.493    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_3_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I3_O)        0.328     5.821 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.822     6.643    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[2]_0[1]
    SLICE_X12Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.795 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           0.565     7.360    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X13Y53         LUT4 (Prop_lut4_I2_O)        0.343     7.703 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.703    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[3]
    SLICE_X13Y53         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.497     7.689    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X13Y53         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.230     7.919    
                         clock uncertainty           -0.083     7.836    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.075     7.911    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 2.293ns (48.950%)  route 2.391ns (51.050%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.687 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.669     2.977    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y57          FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDSE (Prop_fdse_C_Q)         0.478     3.455 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=23, routed)          1.021     4.476    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X9Y58          LUT5 (Prop_lut5_I0_O)        0.295     4.771 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.166     4.937    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.124     5.061 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.781     5.842    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X10Y57         LUT4 (Prop_lut4_I1_O)        0.124     5.966 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.966    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.499 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.499    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.616 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.616    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.931 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.424     7.354    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X12Y59         LUT3 (Prop_lut3_I0_O)        0.307     7.661 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     7.661    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X12Y59         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.495     7.687    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X12Y59         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230     7.917    
                         clock uncertainty           -0.083     7.834    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)        0.081     7.915    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.904ns (42.077%)  route 2.621ns (57.923%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.687 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.754     3.062    ps/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[2])
                                                      1.532     4.594 r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1WDATA[2]
                         net (fo=4, routed)           1.471     6.065    ps/system_i/xadc/inst/SOFT_RESET_I/s_axi_wdata[2]
    SLICE_X6Y59          LUT6 (Prop_lut6_I3_O)        0.124     6.189 r  ps/system_i/xadc/inst/SOFT_RESET_I/sw_rst_cond_d1_i_2/O
                         net (fo=3, routed)           0.573     6.762    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_trig_reg
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.124     6.886 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_error_i_2/O
                         net (fo=2, routed)           0.577     7.463    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0
    SLICE_X11Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.587 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_wrack_i_1/O
                         net (fo=1, routed)           0.000     7.587    ps/system_i/xadc/inst/ip2bus_wrack_int1
    SLICE_X11Y60         FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.495     7.687    ps/system_i/xadc/inst/s_axi_aclk
    SLICE_X11Y60         FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
                         clock pessimism              0.230     7.917    
                         clock uncertainty           -0.083     7.834    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.031     7.865    ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg
  -------------------------------------------------------------------
                         required time                          7.865    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.381ns (30.055%)  route 3.214ns (69.945%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.669     2.977    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X9Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.700     4.133    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X13Y59         LUT2 (Prop_lut2_I1_O)        0.118     4.251 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.533     4.784    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I1_O)        0.326     5.110 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[3]_INST_0/O
                         net (fo=5, routed)           1.003     6.113    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awaddr[1]
    SLICE_X7Y61          LUT5 (Prop_lut5_I2_O)        0.154     6.267 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_2/O
                         net (fo=6, routed)           0.977     7.245    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_2_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.327     7.572 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1/O
                         net (fo=1, routed)           0.000     7.572    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.496     7.688    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X7Y55          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21]/C
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.083     7.835    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.029     7.864    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[2]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.766ns (20.169%)  route 3.032ns (79.831%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.705     3.013    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y65          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.518     3.531 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/Q
                         net (fo=2, routed)           1.384     4.915    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg_n_0_[4]
    SLICE_X11Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.039 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=1, routed)           0.719     5.758    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_araddr[2]
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.124     5.882 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_8/O
                         net (fo=25, routed)          0.929     6.811    ps/system_i/xadc/inst/AXI_XADC_CORE_I/status_reg_reg[7]_0[0]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[2])
                                                     -0.699     7.114    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.890ns (19.626%)  route 3.645ns (80.374%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.705     3.013    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y65          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.518     3.531 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/Q
                         net (fo=2, routed)           1.384     4.915    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg_n_0_[4]
    SLICE_X11Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.039 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=1, routed)           0.719     5.758    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_araddr[2]
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.124     5.882 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_8/O
                         net (fo=25, routed)          1.542     7.424    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_araddr_4_sn_1
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     7.548 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1/O
                         net (fo=1, routed)           0.000     7.548    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_5
    SLICE_X7Y53          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.496     7.688    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X7Y53          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]/C
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.083     7.835    
    SLICE_X7Y53          FDRE (Setup_fdre_C_D)        0.029     7.864    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  0.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.171    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y52          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y52          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.263     0.958    
    SLICE_X0Y52          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.088    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[1].GEN_POS_EDGE_DETECT.irpt_dly2_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.557     0.898    ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X13Y68         FDSE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[1].GEN_POS_EDGE_DETECT.irpt_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDSE (Prop_fdse_C_Q)         0.141     1.039 f  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[1].GEN_POS_EDGE_DETECT.irpt_dly2_reg/Q
                         net (fo=1, routed)           0.054     1.093    ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[1].GEN_POS_EDGE_DETECT.irpt_dly2_reg_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I4_O)        0.045     1.138 r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.138    ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.824     1.194    ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X12Y68         FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/C
                         clock pessimism             -0.283     0.911    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.121     1.032    ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y59          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.101     1.165    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X4Y59          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y59          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.282     0.939    
    SLICE_X4Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.041    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.557     0.898    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X14Y64         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.104    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X14Y64         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.825     1.195    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X14Y64         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.898    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.075     0.973    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.558     0.899    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y62         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.105    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X14Y62         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.826     1.196    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y62         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.899    
    SLICE_X14Y62         FDRE (Hold_fdre_C_D)         0.075     0.974    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.558     0.899    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X11Y67         FDRE                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d1_reg/Q
                         net (fo=2, routed)           0.068     1.108    ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d1
    SLICE_X11Y67         FDRE                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.825     1.195    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X11Y67         FDRE                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d2_reg/C
                         clock pessimism             -0.296     0.899    
    SLICE_X11Y67         FDRE (Hold_fdre_C_D)         0.075     0.974    ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.580     0.921    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y59          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/Q
                         net (fo=1, routed)           0.087     1.149    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[56]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.045     1.194 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1/O
                         net (fo=1, routed)           0.000     1.194    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[56]
    SLICE_X0Y59          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.849     1.219    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y59          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism             -0.285     0.934    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.120     1.054    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.581     0.922    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y56          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.087     1.150    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[39]
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.045     1.195 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[39]_i_1__1/O
                         net (fo=1, routed)           0.000     1.195    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[39]_i_1__1_n_0
    SLICE_X0Y56          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X0Y56          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/C
                         clock pessimism             -0.285     0.935    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.120     1.055    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps/system_i/xadc/inst/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.560     0.901    ps/system_i/xadc/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  ps/system_i/xadc/inst/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ps/system_i/xadc/inst/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS/Q
                         net (fo=1, routed)           0.087     1.129    ps/system_i/xadc/inst/SOFT_RESET_I/flop_q_chain[1]
    SLICE_X16Y59         LUT2 (Prop_lut2_I1_O)        0.045     1.174 r  ps/system_i/xadc/inst/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS_i_1/O
                         net (fo=1, routed)           0.000     1.174    ps/system_i/xadc/inst/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS_i_1_n_0
    SLICE_X16Y59         FDRE                                         r  ps/system_i/xadc/inst/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.829     1.199    ps/system_i/xadc/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X16Y59         FDRE                                         r  ps/system_i/xadc/inst/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS/C
                         clock pessimism             -0.285     0.914    
    SLICE_X16Y59         FDRE (Hold_fdre_C_D)         0.120     1.034    ps/system_i/xadc/inst/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.564     0.905    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X11Y53         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087     1.133    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.045     1.178 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.178    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[0]
    SLICE_X10Y53         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.833     1.203    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X10Y53         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.285     0.918    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.120     1.038    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         5.000       4.000      SLICE_X4Y62    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X5Y64    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X0Y64    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X0Y66    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X0Y66    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X0Y64    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X0Y64    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X0Y64    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y55    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y55    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y57    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { daisy_p_i[1] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.000       2.333      ILOGIC_X0Y38  i_daisy/i_rx/i_iserdese/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.000       2.333      ILOGIC_X0Y38  i_daisy/i_rx/i_iserdese/CLKB
Min Period  n/a     BUFIO/I         n/a            1.666         4.000       2.334      BUFIO_X0Y1    i_daisy/i_rx/i_BUFIO_clk/I
Min Period  n/a     BUFR/I          n/a            1.666         4.000       2.334      BUFR_X0Y1     i_daisy/i_rx/i_BUFR_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.672ns (17.105%)  route 3.257ns (82.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 12.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.680     5.082    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  i_daisy/i_test/rx_err_inc_reg/Q
                         net (fo=33, routed)          1.947     7.547    i_daisy/i_test/rx_err_inc
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.154     7.701 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.310     9.011    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y44          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.506    12.610    i_daisy/i_test/CLK
    SLICE_X7Y44          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[28]/C
                         clock pessimism              0.413    13.023    
                         clock uncertainty           -0.035    12.988    
    SLICE_X7Y44          FDRE (Setup_fdre_C_R)       -0.632    12.356    i_daisy/i_test/rx_err_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.672ns (17.105%)  route 3.257ns (82.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 12.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.680     5.082    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  i_daisy/i_test/rx_err_inc_reg/Q
                         net (fo=33, routed)          1.947     7.547    i_daisy/i_test/rx_err_inc
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.154     7.701 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.310     9.011    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y44          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.506    12.610    i_daisy/i_test/CLK
    SLICE_X7Y44          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[29]/C
                         clock pessimism              0.413    13.023    
                         clock uncertainty           -0.035    12.988    
    SLICE_X7Y44          FDRE (Setup_fdre_C_R)       -0.632    12.356    i_daisy/i_test/rx_err_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.672ns (17.105%)  route 3.257ns (82.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 12.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.680     5.082    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  i_daisy/i_test/rx_err_inc_reg/Q
                         net (fo=33, routed)          1.947     7.547    i_daisy/i_test/rx_err_inc
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.154     7.701 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.310     9.011    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y44          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.506    12.610    i_daisy/i_test/CLK
    SLICE_X7Y44          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[30]/C
                         clock pessimism              0.413    13.023    
                         clock uncertainty           -0.035    12.988    
    SLICE_X7Y44          FDRE (Setup_fdre_C_R)       -0.632    12.356    i_daisy/i_test/rx_err_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.672ns (17.105%)  route 3.257ns (82.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 12.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.680     5.082    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  i_daisy/i_test/rx_err_inc_reg/Q
                         net (fo=33, routed)          1.947     7.547    i_daisy/i_test/rx_err_inc
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.154     7.701 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.310     9.011    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y44          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.506    12.610    i_daisy/i_test/CLK
    SLICE_X7Y44          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[31]/C
                         clock pessimism              0.413    13.023    
                         clock uncertainty           -0.035    12.988    
    SLICE_X7Y44          FDRE (Setup_fdre_C_R)       -0.632    12.356    i_daisy/i_test/rx_err_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.672ns (17.709%)  route 3.123ns (82.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 12.608 - 8.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.680     5.082    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  i_daisy/i_test/rx_err_inc_reg/Q
                         net (fo=33, routed)          1.947     7.547    i_daisy/i_test/rx_err_inc
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.154     7.701 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.176     8.877    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.504    12.608    i_daisy/i_test/CLK
    SLICE_X7Y40          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[12]/C
                         clock pessimism              0.413    13.021    
                         clock uncertainty           -0.035    12.986    
    SLICE_X7Y40          FDRE (Setup_fdre_C_R)       -0.632    12.354    i_daisy/i_test/rx_err_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.672ns (17.709%)  route 3.123ns (82.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 12.608 - 8.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.680     5.082    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  i_daisy/i_test/rx_err_inc_reg/Q
                         net (fo=33, routed)          1.947     7.547    i_daisy/i_test/rx_err_inc
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.154     7.701 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.176     8.877    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.504    12.608    i_daisy/i_test/CLK
    SLICE_X7Y40          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[13]/C
                         clock pessimism              0.413    13.021    
                         clock uncertainty           -0.035    12.986    
    SLICE_X7Y40          FDRE (Setup_fdre_C_R)       -0.632    12.354    i_daisy/i_test/rx_err_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.672ns (17.709%)  route 3.123ns (82.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 12.608 - 8.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.680     5.082    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  i_daisy/i_test/rx_err_inc_reg/Q
                         net (fo=33, routed)          1.947     7.547    i_daisy/i_test/rx_err_inc
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.154     7.701 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.176     8.877    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.504    12.608    i_daisy/i_test/CLK
    SLICE_X7Y40          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[14]/C
                         clock pessimism              0.413    13.021    
                         clock uncertainty           -0.035    12.986    
    SLICE_X7Y40          FDRE (Setup_fdre_C_R)       -0.632    12.354    i_daisy/i_test/rx_err_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.672ns (17.709%)  route 3.123ns (82.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 12.608 - 8.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.680     5.082    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  i_daisy/i_test/rx_err_inc_reg/Q
                         net (fo=33, routed)          1.947     7.547    i_daisy/i_test/rx_err_inc
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.154     7.701 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.176     8.877    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.504    12.608    i_daisy/i_test/CLK
    SLICE_X7Y40          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[15]/C
                         clock pessimism              0.413    13.021    
                         clock uncertainty           -0.035    12.986    
    SLICE_X7Y40          FDRE (Setup_fdre_C_R)       -0.632    12.354    i_daisy/i_test/rx_err_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.672ns (17.751%)  route 3.114ns (82.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.680     5.082    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  i_daisy/i_test/rx_err_inc_reg/Q
                         net (fo=33, routed)          1.947     7.547    i_daisy/i_test/rx_err_inc
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.154     7.701 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.167     8.868    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.505    12.609    i_daisy/i_test/CLK
    SLICE_X7Y42          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[20]/C
                         clock pessimism              0.413    13.022    
                         clock uncertainty           -0.035    12.987    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.632    12.355    i_daisy/i_test/rx_err_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  3.487    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.672ns (17.751%)  route 3.114ns (82.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.680     5.082    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  i_daisy/i_test/rx_err_inc_reg/Q
                         net (fo=33, routed)          1.947     7.547    i_daisy/i_test/rx_err_inc
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.154     7.701 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.167     8.868    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.505    12.609    i_daisy/i_test/CLK
    SLICE_X7Y42          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[21]/C
                         clock pessimism              0.413    13.022    
                         clock uncertainty           -0.035    12.987    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.632    12.355    i_daisy/i_test/rx_err_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  3.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.288     1.129    i_daisy/i_rx/par_clk
    SLICE_X23Y38         FDRE                                         r  i_daisy/i_rx/par_dat_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141     1.270 r  i_daisy/i_rx/par_dat_reg[10]/Q
                         net (fo=2, routed)           0.068     1.338    i_daisy/i_rx/par_dat_reg_n_0_[10]
    SLICE_X23Y38         FDRE                                         r  i_daisy/i_rx/par_dat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.325     1.463    i_daisy/i_rx/par_clk
    SLICE_X23Y38         FDRE                                         r  i_daisy/i_rx/par_dat_reg[6]/C
                         clock pessimism             -0.334     1.129    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.075     1.204    i_daisy/i_rx/par_dat_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.288     1.129    i_daisy/i_rx/par_clk
    SLICE_X23Y38         FDRE                                         r  i_daisy/i_rx/par_dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141     1.270 r  i_daisy/i_rx/par_dat_reg[11]/Q
                         net (fo=2, routed)           0.068     1.338    i_daisy/i_rx/par_dat_reg_n_0_[11]
    SLICE_X23Y38         FDRE                                         r  i_daisy/i_rx/par_dat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.325     1.463    i_daisy/i_rx/par_clk
    SLICE_X23Y38         FDRE                                         r  i_daisy/i_rx/par_dat_reg[7]/C
                         clock pessimism             -0.334     1.129    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.071     1.200    i_daisy/i_rx/par_dat_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_err_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.565     1.676    i_daisy/i_test/CLK
    SLICE_X7Y41          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.817 r  i_daisy/i_test/rx_err_cnt_reg[17]/Q
                         net (fo=2, routed)           0.129     1.946    i_daisy/i_test/rx_err_cnt_reg[17]
    SLICE_X9Y41          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.833     2.281    i_daisy/i_test/CLK
    SLICE_X9Y41          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[17]/C
                         clock pessimism             -0.569     1.711    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.070     1.781    i_daisy/i_test/stat_err_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.564     1.675    i_daisy/i_rx/CLK
    SLICE_X6Y38          FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.839 r  i_daisy/i_rx/par_dat_o_reg[6]/Q
                         net (fo=2, routed)           0.068     1.907    i_daisy/par_dat_o[6]
    SLICE_X6Y38          FDRE                                         r  i_daisy/rxp_datr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.832     2.280    i_daisy/i_rx_n_1
    SLICE_X6Y38          FDRE                                         r  i_daisy/rxp_datr_reg[6]/C
                         clock pessimism             -0.604     1.675    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.060     1.735    i_daisy/rxp_datr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.733%)  route 0.148ns (51.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.564     1.675    i_daisy/i_rx/CLK
    SLICE_X11Y38         FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.816 r  i_daisy/i_rx/par_dat_o_reg[12]/Q
                         net (fo=2, routed)           0.148     1.965    i_daisy/par_dat_o[12]
    SLICE_X9Y38          FDRE                                         r  i_daisy/rxp_datr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.832     2.280    i_daisy/i_rx_n_1
    SLICE_X9Y38          FDRE                                         r  i_daisy/rxp_datr_reg[12]/C
                         clock pessimism             -0.569     1.710    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.072     1.782    i_daisy/rxp_datr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_err_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.565     1.676    i_daisy/i_test/CLK
    SLICE_X7Y42          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.817 r  i_daisy/i_test/rx_err_cnt_reg[22]/Q
                         net (fo=2, routed)           0.124     1.942    i_daisy/i_test/rx_err_cnt_reg[22]
    SLICE_X6Y43          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.834     2.282    i_daisy/i_test/CLK
    SLICE_X6Y43          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[22]/C
                         clock pessimism             -0.588     1.693    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.063     1.756    i_daisy/i_test/stat_err_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.562     1.673    i_daisy/i_rx/CLK
    SLICE_X11Y36         FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  i_daisy/i_rx/par_dat_o_reg[2]/Q
                         net (fo=2, routed)           0.120     1.934    i_daisy/par_dat_o[2]
    SLICE_X11Y36         FDRE                                         r  i_daisy/rxp_datr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.829     2.277    i_daisy/i_rx_n_1
    SLICE_X11Y36         FDRE                                         r  i_daisy/rxp_datr_reg[2]/C
                         clock pessimism             -0.603     1.673    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.072     1.745    i_daisy/rxp_datr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_err_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.565     1.676    i_daisy/i_test/CLK
    SLICE_X7Y42          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.817 r  i_daisy/i_test/rx_err_cnt_reg[20]/Q
                         net (fo=2, routed)           0.124     1.942    i_daisy/i_test/rx_err_cnt_reg[20]
    SLICE_X6Y43          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.834     2.282    i_daisy/i_test/CLK
    SLICE_X6Y43          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[20]/C
                         clock pessimism             -0.588     1.693    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.059     1.752    i_daisy/i_test/stat_err_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_err_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.565     1.676    i_daisy/i_test/CLK
    SLICE_X7Y42          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.817 r  i_daisy/i_test/rx_err_cnt_reg[21]/Q
                         net (fo=2, routed)           0.124     1.942    i_daisy/i_test/rx_err_cnt_reg[21]
    SLICE_X6Y43          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.834     2.282    i_daisy/i_test/CLK
    SLICE_X6Y43          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[21]/C
                         clock pessimism             -0.588     1.693    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.052     1.745    i_daisy/i_test/stat_err_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/bitslip_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/bitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.288     1.129    i_daisy/i_rx/par_clk
    SLICE_X22Y38         FDRE                                         r  i_daisy/i_rx/bitslip_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.128     1.257 r  i_daisy/i_rx/bitslip_r_reg[3]/Q
                         net (fo=1, routed)           0.062     1.319    i_daisy/i_rx/p_0_in
    SLICE_X22Y38         LUT2 (Prop_lut2_I0_O)        0.099     1.418 r  i_daisy/i_rx/bitslip_i_1/O
                         net (fo=1, routed)           0.000     1.418    i_daisy/i_rx/bitslip_i_1_n_0
    SLICE_X22Y38         FDRE                                         r  i_daisy/i_rx/bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.325     1.463    i_daisy/i_rx/par_clk
    SLICE_X22Y38         FDRE                                         r  i_daisy/i_rx/bitslip_reg/C
                         clock pessimism             -0.334     1.129    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.091     1.220    i_daisy/i_rx/bitslip_reg
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         par_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_daisy/i_rx/i_BUFR_clk/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6  i_daisy/i_rx/i_parclk_buf/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         8.000       6.333      ILOGIC_X0Y38   i_daisy/i_rx/i_iserdese/CLKDIV
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X11Y37   i_daisy/i_rx/bitslip_cnt_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X11Y37   i_daisy/i_rx/bitslip_cnt_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X11Y37   i_daisy/i_rx/bitslip_cnt_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X11Y37   i_daisy/i_rx/bitslip_cnt_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X13Y37   i_daisy/i_rx/bitslip_l_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X24Y37   i_daisy/i_rx/bitslip_r_reg[2]__0/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X22Y38   i_daisy/i_rx/bitslip_r_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X22Y38   i_daisy/i_rx/bitslip_reg/C
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y37   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y37   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X8Y43    i_daisy/i_test/rx_dat_cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X8Y43    i_daisy/i_test/rx_dat_cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X8Y43    i_daisy/i_test/rx_dat_cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X8Y43    i_daisy/i_test/rx_dat_cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X8Y44    i_daisy/i_test/rx_dat_cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X8Y44    i_daisy/i_test/rx_dat_cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X8Y44    i_daisy/i_test/rx_dat_cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X8Y44    i_daisy/i_test/rx_dat_cnt_reg[31]/C
High Pulse Width  Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y37   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y37   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y37   i_daisy/i_rx/bitslip_r_reg[2]__0/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y38   i_daisy/i_rx/nibslip_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y38   i_daisy/i_rx/nibslip_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y38   i_daisy/i_rx/nibslip_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X13Y38   i_daisy/i_rx/par_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X13Y38   i_daisy/i_rx/par_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y36   i_daisy/i_rx/par_dat_o_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y38   i_daisy/i_rx/par_dat_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.162ns,  Total Violation      -58.825ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 adc_dat_i[0][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_i[0][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_raw_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.000     3.888    adc_dat_raw_reg[0][5]_i_1_n_0
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 adc_dat_i[0][6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 r  adc_dat_i[0][6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][6]
    W14                  IBUF (Prop_ibuf_I_O)         0.486     3.886 r  adc_dat_raw_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.000     3.886    adc_dat_raw_reg[0][4]_i_1_n_0
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_raw_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_raw_reg[0][4]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 adc_dat_i[0][13]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.472ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 r  adc_dat_i[0][13] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][13]
    V15                  IBUF (Prop_ibuf_I_O)         0.472     3.872 r  adc_dat_raw_reg[0][11]_i_1/O
                         net (fo=1, routed)           0.000     3.872    adc_dat_raw_reg[0][11]_i_1_n_0
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_raw_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.576     9.991    adc_clk
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_raw_reg[0][11]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.002     9.823    adc_dat_raw_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 adc_dat_i[0][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.470ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 r  adc_dat_i[0][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][4]
    Y16                  IBUF (Prop_ibuf_I_O)         0.470     3.870 r  adc_dat_raw_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.000     3.870    adc_dat_raw_reg[0][2]_i_1_n_0
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_raw_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_raw_reg[0][2]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 adc_dat_i[0][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 r  adc_dat_i[0][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][5]
    W15                  IBUF (Prop_ibuf_I_O)         0.465     3.865 r  adc_dat_raw_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.000     3.865    adc_dat_raw_reg[0][3]_i_1_n_0
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_raw_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.576     9.991    adc_clk
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_raw_reg[0][3]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.002     9.823    adc_dat_raw_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 adc_dat_i[0][2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.463ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 r  adc_dat_i[0][2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][2]
    Y17                  IBUF (Prop_ibuf_I_O)         0.463     3.863 r  adc_dat_raw_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000     3.863    adc_dat_raw_reg[0][0]_i_1_n_0
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_raw_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_raw_reg[0][0]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 adc_dat_i[0][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.442ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 r  adc_dat_i[0][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][8]
    W13                  IBUF (Prop_ibuf_I_O)         0.442     3.842 r  adc_dat_raw_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.000     3.842    adc_dat_raw_reg[0][6]_i_1_n_0
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_raw_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.582     9.997    adc_clk
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_raw_reg[0][6]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_raw_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 adc_dat_i[0][9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.435ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 r  adc_dat_i[0][9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][9]
    V12                  IBUF (Prop_ibuf_I_O)         0.435     3.835 r  adc_dat_raw_reg[0][7]_i_1/O
                         net (fo=1, routed)           0.000     3.835    adc_dat_raw_reg[0][7]_i_1_n_0
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_raw_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.582     9.997    adc_clk
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_raw_reg[0][7]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_raw_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.835    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 adc_dat_i[0][14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.431ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 9.993 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 r  adc_dat_i[0][14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][14]
    T16                  IBUF (Prop_ibuf_I_O)         0.431     3.831 r  adc_dat_raw_reg[0][12]_i_1/O
                         net (fo=1, routed)           0.000     3.831    adc_dat_raw_reg[0][12]_i_1_n_0
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_raw_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.578     9.993    adc_clk
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_raw_reg[0][12]/C
                         clock pessimism              0.000     9.993    
                         clock uncertainty           -0.166     9.827    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.002     9.825    adc_dat_raw_reg[0][12]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 adc_dat_i[0][10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.422ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 r  adc_dat_i[0][10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][10]
    V13                  IBUF (Prop_ibuf_I_O)         0.422     3.822 r  adc_dat_raw_reg[0][8]_i_1/O
                         net (fo=1, routed)           0.000     3.822    adc_dat_raw_reg[0][8]_i_1_n_0
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_raw_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.582     9.997    adc_clk
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_raw_reg[0][8]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_raw_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  6.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.162ns  (arrival time - required time)
  Source:                 adc_dat_i[1][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_i[1][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_raw_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.000     4.205    adc_dat_raw_reg[1][1]_i_1_n_0
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.777     6.011    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_raw_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.153ns  (arrival time - required time)
  Source:                 adc_dat_i[1][2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.811ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    R18                                               0.000     3.400 r  adc_dat_i[1][2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][2]
    R18                  IBUF (Prop_ibuf_I_O)         0.811     4.211 r  adc_dat_raw_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.000     4.211    adc_dat_raw_reg[1][0]_i_1_n_0
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_raw_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.773     6.007    adc_clk
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_raw_reg[1][0]/C
                         clock pessimism              0.000     6.007    
                         clock uncertainty            0.166     6.172    
    ILOGIC_X0Y9          FDRE (Hold_fdre_C_D)         0.191     6.363    adc_dat_raw_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -6.363    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                 -2.153    

Slack (VIOLATED) :        -2.151ns  (arrival time - required time)
  Source:                 adc_dat_i[1][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.816ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T19                                               0.000     3.400 r  adc_dat_i[1][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][8]
    T19                  IBUF (Prop_ibuf_I_O)         0.816     4.216 r  adc_dat_raw_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.000     4.216    adc_dat_raw_reg[1][6]_i_1_n_0
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_raw_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.777     6.011    adc_clk
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_raw_reg[1][6]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y0          FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_raw_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.141ns  (arrival time - required time)
  Source:                 adc_dat_i[1][12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W19                                               0.000     3.400 r  adc_dat_i[1][12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][12]
    W19                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_raw_reg[1][10]_i_1/O
                         net (fo=1, routed)           0.000     4.223    adc_dat_raw_reg[1][10]_i_1_n_0
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_raw_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.774     6.008    adc_clk
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_raw_reg[1][10]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y5          FDRE (Hold_fdre_C_D)         0.191     6.364    adc_dat_raw_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -6.364    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.140ns  (arrival time - required time)
  Source:                 adc_dat_i[1][14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.824ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W18                                               0.000     3.400 r  adc_dat_i[1][14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][14]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     4.224 r  adc_dat_raw_reg[1][12]_i_1/O
                         net (fo=1, routed)           0.000     4.224    adc_dat_raw_reg[1][12]_i_1_n_0
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_raw_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.774     6.008    adc_clk
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_raw_reg[1][12]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y6          FDRE (Hold_fdre_C_D)         0.191     6.364    adc_dat_raw_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -6.364    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.138ns  (arrival time - required time)
  Source:                 adc_dat_i[0][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  adc_dat_i[0][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][15]
    V16                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_raw_reg[0][13]_i_1/O
                         net (fo=1, routed)           0.000     4.223    adc_dat_raw_reg[0][13]_i_1_n_0
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_raw_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.770     6.004    adc_clk
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_raw_reg[0][13]/C
                         clock pessimism              0.000     6.004    
                         clock uncertainty            0.166     6.169    
    ILOGIC_X0Y14         FDRE (Hold_fdre_C_D)         0.191     6.360    adc_dat_raw_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -6.360    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                 -2.138    

Slack (VIOLATED) :        -2.133ns  (arrival time - required time)
  Source:                 adc_dat_i[0][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.828ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W16                                               0.000     3.400 r  adc_dat_i[0][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][3]
    W16                  IBUF (Prop_ibuf_I_O)         0.828     4.228 r  adc_dat_raw_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.000     4.228    adc_dat_raw_reg[0][1]_i_1_n_0
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_raw_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.770     6.004    adc_clk
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_raw_reg[0][1]/C
                         clock pessimism              0.000     6.004    
                         clock uncertainty            0.166     6.169    
    ILOGIC_X0Y13         FDRE (Hold_fdre_C_D)         0.191     6.360    adc_dat_raw_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -6.360    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.128ns  (arrival time - required time)
  Source:                 adc_dat_i[1][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.838ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P18                                               0.000     3.400 r  adc_dat_i[1][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][4]
    P18                  IBUF (Prop_ibuf_I_O)         0.838     4.238 r  adc_dat_raw_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.000     4.238    adc_dat_raw_reg[1][2]_i_1_n_0
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_raw_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.776     6.010    adc_clk
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_raw_reg[1][2]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y3          FDRE (Hold_fdre_C_D)         0.191     6.366    adc_dat_raw_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -6.366    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.122ns  (arrival time - required time)
  Source:                 adc_dat_i[1][9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.830ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    U20                                               0.000     3.400 r  adc_dat_i[1][9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][9]
    U20                  IBUF (Prop_ibuf_I_O)         0.830     4.230 r  adc_dat_raw_reg[1][7]_i_1/O
                         net (fo=1, routed)           0.000     4.230    adc_dat_raw_reg[1][7]_i_1_n_0
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_raw_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.762     5.996    adc_clk
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_raw_reg[1][7]/C
                         clock pessimism              0.000     5.996    
                         clock uncertainty            0.166     6.161    
    ILOGIC_X0Y19         FDRE (Hold_fdre_C_D)         0.191     6.352    adc_dat_raw_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -6.352    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                 -2.122    

Slack (VIOLATED) :        -2.119ns  (arrival time - required time)
  Source:                 adc_dat_i[1][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.847ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    N17                                               0.000     3.400 r  adc_dat_i[1][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][5]
    N17                  IBUF (Prop_ibuf_I_O)         0.847     4.247 r  adc_dat_raw_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.000     4.247    adc_dat_raw_reg[1][3]_i_1_n_0
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_raw_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.776     6.010    adc_clk
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_raw_reg[1][3]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y4          FDRE (Hold_fdre_C_D)         0.191     6.366    adc_dat_raw_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -6.366    
                         arrival time                           4.247    
  -------------------------------------------------------------------
                         slack                                 -2.119    





---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.518ns (14.295%)  route 3.106ns (85.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.680     5.082    i_daisy/i_rx_n_1
    SLICE_X12Y41         FDRE                                         r  i_daisy/rxp_dat_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  i_daisy/rxp_dat_n_reg[0]/Q
                         net (fo=2, routed)           3.106     8.706    i_daisy/rxp_dat_n[0]
    SLICE_X15Y42         FDRE                                         r  i_daisy/tx_rx_dat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.500    13.390    i_daisy/adc_clk
    SLICE_X15Y42         FDRE                                         r  i_daisy/tx_rx_dat_reg[0]/C
                         clock pessimism              0.000    13.390    
                         clock uncertainty           -0.166    13.225    
    SLICE_X15Y42         FDRE (Setup_fdre_C_D)       -0.067    13.158    i_daisy/tx_rx_dat_reg[0]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.518ns (14.894%)  route 2.960ns (85.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 13.396 - 8.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.680     5.082    i_daisy/i_rx_n_1
    SLICE_X12Y41         FDRE                                         r  i_daisy/rxp_dat_n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  i_daisy/rxp_dat_n_reg[3]/Q
                         net (fo=2, routed)           2.960     8.560    i_daisy/rxp_dat_n[3]
    SLICE_X9Y42          FDRE                                         r  i_daisy/rxp_dat_sys_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.506    13.396    i_daisy/adc_clk
    SLICE_X9Y42          FDRE                                         r  i_daisy/rxp_dat_sys_reg[19]/C
                         clock pessimism              0.000    13.396    
                         clock uncertainty           -0.166    13.231    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)       -0.093    13.138    i_daisy/rxp_dat_sys_reg[19]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.842ns (23.195%)  route 2.788ns (76.805%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.677     5.079    i_daisy/i_rx/CLK
    SLICE_X13Y37         FDRE                                         r  i_daisy/i_rx/par_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  i_daisy/i_rx/par_ok_reg/Q
                         net (fo=7, routed)           1.722     7.220    ps/axi_slave_gp0/sys_rdata_o_reg[4]
    SLICE_X8Y36          LUT5 (Prop_lut5_I4_O)        0.299     7.519 r  ps/axi_slave_gp0/sys_rdata_o[4]_i_2/O
                         net (fo=1, routed)           1.066     8.585    ps/axi_slave_gp0/sys_rdata_o[4]_i_2_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.709 r  ps/axi_slave_gp0/sys_rdata_o[4]_i_1/O
                         net (fo=1, routed)           0.000     8.709    i_daisy/sys_rdata_o_reg[4]_0
    SLICE_X6Y36          FDRE                                         r  i_daisy/sys_rdata_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.501    13.391    i_daisy/adc_clk
    SLICE_X6Y36          FDRE                                         r  i_daisy/sys_rdata_o_reg[4]/C
                         clock pessimism              0.000    13.391    
                         clock uncertainty           -0.166    13.226    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.081    13.307    i_daisy/sys_rdata_o_reg[4]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.518ns (15.798%)  route 2.761ns (84.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 13.397 - 8.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.681     5.083    i_daisy/i_rx_n_1
    SLICE_X12Y44         FDRE                                         r  i_daisy/rxp_dat_n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  i_daisy/rxp_dat_n_reg[11]/Q
                         net (fo=2, routed)           2.761     8.362    i_daisy/rxp_dat_n[11]
    SLICE_X6Y47          FDRE                                         r  i_daisy/rxp_dat_sys_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.507    13.397    i_daisy/adc_clk
    SLICE_X6Y47          FDRE                                         r  i_daisy/rxp_dat_sys_reg[27]/C
                         clock pessimism              0.000    13.397    
                         clock uncertainty           -0.166    13.232    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)       -0.045    13.187    i_daisy/rxp_dat_sys_reg[27]
  -------------------------------------------------------------------
                         required time                         13.187    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.518ns (15.894%)  route 2.741ns (84.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.678     5.080    i_daisy/i_rx/CLK
    SLICE_X6Y38          FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     5.598 r  i_daisy/i_rx/par_dat_o_reg[8]/Q
                         net (fo=2, routed)           2.741     8.339    i_daisy/par_dat_o[8]
    SLICE_X3Y39          FDRE                                         r  i_daisy/rxp_dat_sys_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.549    13.439    i_daisy/adc_clk
    SLICE_X3Y39          FDRE                                         r  i_daisy/rxp_dat_sys_reg[8]/C
                         clock pessimism              0.000    13.439    
                         clock uncertainty           -0.166    13.274    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)       -0.081    13.193    i_daisy/rxp_dat_sys_reg[8]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.518ns (16.389%)  route 2.643ns (83.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.680     5.082    i_daisy/i_rx_n_1
    SLICE_X12Y41         FDRE                                         r  i_daisy/rxp_dat_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  i_daisy/rxp_dat_n_reg[1]/Q
                         net (fo=2, routed)           2.643     8.243    i_daisy/rxp_dat_n[1]
    SLICE_X15Y42         FDRE                                         r  i_daisy/tx_rx_dat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.500    13.390    i_daisy/adc_clk
    SLICE_X15Y42         FDRE                                         r  i_daisy/tx_rx_dat_reg[1]/C
                         clock pessimism              0.000    13.390    
                         clock uncertainty           -0.166    13.225    
    SLICE_X15Y42         FDRE (Setup_fdre_C_D)       -0.081    13.144    i_daisy/tx_rx_dat_reg[1]
  -------------------------------------------------------------------
                         required time                         13.144    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.518ns (16.193%)  route 2.681ns (83.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 13.397 - 8.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.681     5.083    i_daisy/i_rx_n_1
    SLICE_X12Y44         FDRE                                         r  i_daisy/rxp_dat_n_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  i_daisy/rxp_dat_n_reg[10]/Q
                         net (fo=2, routed)           2.681     8.282    i_daisy/rxp_dat_n[10]
    SLICE_X6Y47          FDRE                                         r  i_daisy/rxp_dat_sys_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.507    13.397    i_daisy/adc_clk
    SLICE_X6Y47          FDRE                                         r  i_daisy/rxp_dat_sys_reg[26]/C
                         clock pessimism              0.000    13.397    
                         clock uncertainty           -0.166    13.232    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)       -0.031    13.201    i_daisy/rxp_dat_sys_reg[26]
  -------------------------------------------------------------------
                         required time                         13.201    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.928ns  (required time - arrival time)
  Source:                 i_daisy/i_test/stat_dat_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_dat_cnt_sys_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.432%)  route 2.704ns (85.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.728     5.130    i_daisy/i_test/CLK
    SLICE_X5Y43          FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456     5.586 r  i_daisy/i_test/stat_dat_o_reg[24]/Q
                         net (fo=1, routed)           2.704     8.290    i_daisy/stat_dat_o[24]
    SLICE_X5Y44          FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.551    13.441    i_daisy/adc_clk
    SLICE_X5Y44          FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[24]/C
                         clock pessimism              0.000    13.441    
                         clock uncertainty           -0.166    13.276    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)       -0.058    13.218    i_daisy/tst_dat_cnt_sys_reg[24]
  -------------------------------------------------------------------
                         required time                         13.218    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  4.928    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.456ns (14.627%)  route 2.661ns (85.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.679     5.081    i_daisy/i_rx_n_1
    SLICE_X11Y40         FDRE                                         r  i_daisy/rxp_dat_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  i_daisy/rxp_dat_n_reg[2]/Q
                         net (fo=2, routed)           2.661     8.199    i_daisy/rxp_dat_n[2]
    SLICE_X15Y42         FDRE                                         r  i_daisy/tx_rx_dat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.500    13.390    i_daisy/adc_clk
    SLICE_X15Y42         FDRE                                         r  i_daisy/tx_rx_dat_reg[2]/C
                         clock pessimism              0.000    13.390    
                         clock uncertainty           -0.166    13.225    
    SLICE_X15Y42         FDRE (Setup_fdre_C_D)       -0.061    13.164    i_daisy/tx_rx_dat_reg[2]
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.456ns (14.634%)  route 2.660ns (85.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 13.397 - 8.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.681     5.083    i_daisy/i_rx_n_1
    SLICE_X11Y45         FDRE                                         r  i_daisy/rxp_dat_n_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  i_daisy/rxp_dat_n_reg[14]/Q
                         net (fo=2, routed)           2.660     8.199    i_daisy/rxp_dat_n[14]
    SLICE_X6Y47          FDRE                                         r  i_daisy/rxp_dat_sys_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.507    13.397    i_daisy/adc_clk
    SLICE_X6Y47          FDRE                                         r  i_daisy/rxp_dat_sys_reg[30]/C
                         clock pessimism              0.000    13.397    
                         clock uncertainty           -0.166    13.232    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)       -0.028    13.204    i_daisy/rxp_dat_sys_reg[30]
  -------------------------------------------------------------------
                         required time                         13.204    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  5.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_dat_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_dat_cnt_sys_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.164ns (15.318%)  route 0.907ns (84.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.581     1.692    i_daisy/i_test/CLK
    SLICE_X4Y35          FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.164     1.856 r  i_daisy/i_test/stat_dat_o_reg[11]/Q
                         net (fo=1, routed)           0.907     2.763    i_daisy/stat_dat_o[11]
    SLICE_X3Y35          FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.848     2.389    i_daisy/adc_clk
    SLICE_X3Y35          FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[11]/C
                         clock pessimism              0.000     2.389    
                         clock uncertainty            0.166     2.555    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.047     2.602    i_daisy/tst_dat_cnt_sys_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.745%)  route 0.965ns (87.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.565     1.676    i_daisy/i_test/CLK
    SLICE_X9Y41          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.817 r  i_daisy/i_test/stat_err_o_reg[15]/Q
                         net (fo=1, routed)           0.965     2.783    i_daisy/stat_err_o[15]
    SLICE_X9Y42          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.833     2.374    i_daisy/adc_clk
    SLICE_X9Y42          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[15]/C
                         clock pessimism              0.000     2.374    
                         clock uncertainty            0.166     2.540    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.072     2.612    i_daisy/tst_err_cnt_sys_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.141ns (12.708%)  route 0.968ns (87.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.581     1.692    i_daisy/i_test/CLK
    SLICE_X3Y36          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.833 r  i_daisy/i_test/stat_err_o_reg[3]/Q
                         net (fo=1, routed)           0.968     2.802    i_daisy/stat_err_o[3]
    SLICE_X3Y35          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.848     2.389    i_daisy/adc_clk
    SLICE_X3Y35          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[3]/C
                         clock pessimism              0.000     2.389    
                         clock uncertainty            0.166     2.555    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.075     2.630    i_daisy/tst_err_cnt_sys_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.164ns (14.810%)  route 0.943ns (85.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.581     1.692    i_daisy/i_test/CLK
    SLICE_X4Y36          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.856 r  i_daisy/i_test/stat_err_o_reg[11]/Q
                         net (fo=1, routed)           0.943     2.800    i_daisy/stat_err_o[11]
    SLICE_X2Y36          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.848     2.389    i_daisy/adc_clk
    SLICE_X2Y36          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[11]/C
                         clock pessimism              0.000     2.389    
                         clock uncertainty            0.166     2.555    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.072     2.627    i_daisy/tst_err_cnt_sys_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_dat_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_dat_cnt_sys_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.141ns (12.716%)  route 0.968ns (87.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.581     1.692    i_daisy/i_test/CLK
    SLICE_X1Y38          FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.833 r  i_daisy/i_test/stat_dat_o_reg[10]/Q
                         net (fo=1, routed)           0.968     2.801    i_daisy/stat_dat_o[10]
    SLICE_X1Y37          FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.847     2.388    i_daisy/adc_clk
    SLICE_X1Y37          FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[10]/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.166     2.554    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.070     2.624    i_daisy/tst_dat_cnt_sys_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.141ns (12.622%)  route 0.976ns (87.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.565     1.676    i_daisy/i_test/CLK
    SLICE_X9Y41          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.817 r  i_daisy/i_test/stat_err_o_reg[17]/Q
                         net (fo=1, routed)           0.976     2.794    i_daisy/stat_err_o[17]
    SLICE_X9Y42          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.833     2.374    i_daisy/adc_clk
    SLICE_X9Y42          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[17]/C
                         clock pessimism              0.000     2.374    
                         clock uncertainty            0.166     2.540    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.075     2.615    i_daisy/tst_err_cnt_sys_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.141ns (12.787%)  route 0.962ns (87.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.564     1.675    i_daisy/i_rx/CLK
    SLICE_X9Y38          FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.816 r  i_daisy/i_rx/par_dat_o_reg[4]/Q
                         net (fo=2, routed)           0.962     2.778    i_daisy/par_dat_o[4]
    SLICE_X8Y35          FDRE                                         r  i_daisy/rxp_dat_sys_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.829     2.370    i_daisy/adc_clk
    SLICE_X8Y35          FDRE                                         r  i_daisy/rxp_dat_sys_reg[4]/C
                         clock pessimism              0.000     2.370    
                         clock uncertainty            0.166     2.536    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.063     2.599    i_daisy/rxp_dat_sys_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.164ns (14.770%)  route 0.946ns (85.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.566     1.677    i_daisy/i_test/CLK
    SLICE_X6Y43          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.841 r  i_daisy/i_test/stat_err_o_reg[22]/Q
                         net (fo=1, routed)           0.946     2.788    i_daisy/stat_err_o[22]
    SLICE_X6Y44          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.834     2.375    i_daisy/adc_clk
    SLICE_X6Y44          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[22]/C
                         clock pessimism              0.000     2.375    
                         clock uncertainty            0.166     2.541    
    SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.064     2.605    i_daisy/tst_err_cnt_sys_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_dat_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_dat_cnt_sys_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.164ns (14.928%)  route 0.935ns (85.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.585     1.696    i_daisy/i_test/CLK
    SLICE_X4Y43          FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.164     1.860 r  i_daisy/i_test/stat_dat_o_reg[20]/Q
                         net (fo=1, routed)           0.935     2.795    i_daisy/stat_dat_o[20]
    SLICE_X5Y44          FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.853     2.394    i_daisy/adc_clk
    SLICE_X5Y44          FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[20]/C
                         clock pessimism              0.000     2.394    
                         clock uncertainty            0.166     2.560    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.047     2.607    i_daisy/tst_dat_cnt_sys_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.164ns (14.691%)  route 0.952ns (85.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.566     1.677    i_daisy/i_test/CLK
    SLICE_X6Y43          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.841 r  i_daisy/i_test/stat_err_o_reg[21]/Q
                         net (fo=1, routed)           0.952     2.794    i_daisy/stat_err_o[21]
    SLICE_X6Y44          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.834     2.375    i_daisy/adc_clk
    SLICE_X6Y44          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[21]/C
                         clock pessimism              0.000     2.375    
                         clock uncertainty            0.166     2.541    
    SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.064     2.605    i_daisy/tst_err_cnt_sys_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        2.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.995ns (41.212%)  route 2.846ns (58.788%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_asg/ch[0]/adc_clk
    SLICE_X25Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     6.358 r  i_asg/ch[0]/dac_o_reg[1]/Q
                         net (fo=2, routed)           1.067     7.425    i_asg/ch[0]/asg_dat[0][1]
    SLICE_X25Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.549 r  i_asg/ch[0]/r01_reg[21]_i_5__0/O
                         net (fo=1, routed)           0.000     7.549    i_asg/ch[0]/r01_reg[21]_i_5__0_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  i_asg/ch[0]/r01_reg_reg[21]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.099    i_asg/ch[0]/r01_reg_reg[21]_i_2__0_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  i_asg/ch[0]/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.213    i_asg/ch[0]/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.327    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.661 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.779    10.440    i_asg/ch[0]/dac_o_reg[12]_0[1]
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.303    10.743 r  i_asg/ch[0]/dac_dat_a[10]_i_1/O
                         net (fo=1, routed)           0.000    10.743    i_asg_n_262
    SLICE_X35Y40         FDRE                                         r  dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.498    13.388    dac_clk_1x
    SLICE_X35Y40         FDRE                                         r  dac_dat_a_reg[10]/C
                         clock pessimism              0.173    13.562    
                         clock uncertainty           -0.189    13.373    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.029    13.402    dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.995ns (41.195%)  route 2.848ns (58.805%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_asg/ch[0]/adc_clk
    SLICE_X25Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     6.358 r  i_asg/ch[0]/dac_o_reg[1]/Q
                         net (fo=2, routed)           1.067     7.425    i_asg/ch[0]/asg_dat[0][1]
    SLICE_X25Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.549 r  i_asg/ch[0]/r01_reg[21]_i_5__0/O
                         net (fo=1, routed)           0.000     7.549    i_asg/ch[0]/r01_reg[21]_i_5__0_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  i_asg/ch[0]/r01_reg_reg[21]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.099    i_asg/ch[0]/r01_reg_reg[21]_i_2__0_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  i_asg/ch[0]/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.213    i_asg/ch[0]/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.327    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.661 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.781    10.442    i_asg/ch[0]/dac_o_reg[12]_0[1]
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.303    10.745 r  i_asg/ch[0]/dac_dat_a[8]_i_1/O
                         net (fo=1, routed)           0.000    10.745    i_asg_n_264
    SLICE_X35Y40         FDRE                                         r  dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.498    13.388    dac_clk_1x
    SLICE_X35Y40         FDRE                                         r  dac_dat_a_reg[8]/C
                         clock pessimism              0.173    13.562    
                         clock uncertainty           -0.189    13.373    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.031    13.404    dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 2.023ns (41.533%)  route 2.848ns (58.467%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_asg/ch[0]/adc_clk
    SLICE_X25Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     6.358 r  i_asg/ch[0]/dac_o_reg[1]/Q
                         net (fo=2, routed)           1.067     7.425    i_asg/ch[0]/asg_dat[0][1]
    SLICE_X25Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.549 r  i_asg/ch[0]/r01_reg[21]_i_5__0/O
                         net (fo=1, routed)           0.000     7.549    i_asg/ch[0]/r01_reg[21]_i_5__0_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  i_asg/ch[0]/r01_reg_reg[21]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.099    i_asg/ch[0]/r01_reg_reg[21]_i_2__0_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  i_asg/ch[0]/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.213    i_asg/ch[0]/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.327    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.661 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.781    10.442    i_asg/ch[0]/dac_o_reg[12]_0[1]
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.331    10.773 r  i_asg/ch[0]/dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           0.000    10.773    i_asg_n_263
    SLICE_X35Y40         FDRE                                         r  dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.498    13.388    dac_clk_1x
    SLICE_X35Y40         FDRE                                         r  dac_dat_a_reg[9]/C
                         clock pessimism              0.173    13.562    
                         clock uncertainty           -0.189    13.373    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.075    13.448    dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         13.448    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 2.023ns (41.550%)  route 2.846ns (58.450%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_asg/ch[0]/adc_clk
    SLICE_X25Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     6.358 r  i_asg/ch[0]/dac_o_reg[1]/Q
                         net (fo=2, routed)           1.067     7.425    i_asg/ch[0]/asg_dat[0][1]
    SLICE_X25Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.549 r  i_asg/ch[0]/r01_reg[21]_i_5__0/O
                         net (fo=1, routed)           0.000     7.549    i_asg/ch[0]/r01_reg[21]_i_5__0_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  i_asg/ch[0]/r01_reg_reg[21]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.099    i_asg/ch[0]/r01_reg_reg[21]_i_2__0_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  i_asg/ch[0]/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.213    i_asg/ch[0]/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.327    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.661 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.779    10.440    i_asg/ch[0]/dac_o_reg[12]_0[1]
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.331    10.771 r  i_asg/ch[0]/dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           0.000    10.771    i_asg_n_261
    SLICE_X35Y40         FDRE                                         r  dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.498    13.388    dac_clk_1x
    SLICE_X35Y40         FDRE                                         r  dac_dat_a_reg[11]/C
                         clock pessimism              0.173    13.562    
                         clock uncertainty           -0.189    13.373    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.075    13.448    dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         13.448    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.995ns (42.447%)  route 2.705ns (57.553%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_asg/ch[0]/adc_clk
    SLICE_X25Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     6.358 r  i_asg/ch[0]/dac_o_reg[1]/Q
                         net (fo=2, routed)           1.067     7.425    i_asg/ch[0]/asg_dat[0][1]
    SLICE_X25Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.549 r  i_asg/ch[0]/r01_reg[21]_i_5__0/O
                         net (fo=1, routed)           0.000     7.549    i_asg/ch[0]/r01_reg[21]_i_5__0_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  i_asg/ch[0]/r01_reg_reg[21]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.099    i_asg/ch[0]/r01_reg_reg[21]_i_2__0_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  i_asg/ch[0]/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.213    i_asg/ch[0]/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.327    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.661 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.638    10.299    i_asg_n_258
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.303    10.602 r  dac_dat_a[12]_i_1/O
                         net (fo=1, routed)           0.000    10.602    dac_dat_a[12]_i_1_n_0
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.499    13.389    dac_clk_1x
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism              0.173    13.563    
                         clock uncertainty           -0.189    13.374    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.029    13.403    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 1.995ns (42.429%)  route 2.707ns (57.571%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_asg/ch[0]/adc_clk
    SLICE_X25Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     6.358 r  i_asg/ch[0]/dac_o_reg[1]/Q
                         net (fo=2, routed)           1.067     7.425    i_asg/ch[0]/asg_dat[0][1]
    SLICE_X25Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.549 r  i_asg/ch[0]/r01_reg[21]_i_5__0/O
                         net (fo=1, routed)           0.000     7.549    i_asg/ch[0]/r01_reg[21]_i_5__0_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  i_asg/ch[0]/r01_reg_reg[21]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.099    i_asg/ch[0]/r01_reg_reg[21]_i_2__0_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  i_asg/ch[0]/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.213    i_asg/ch[0]/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.327    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.661 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.640    10.301    i_asg/ch[0]/dac_o_reg[12]_0[1]
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.303    10.604 r  i_asg/ch[0]/dac_dat_a[4]_i_1/O
                         net (fo=1, routed)           0.000    10.604    i_asg_n_268
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.499    13.389    dac_clk_1x
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[4]/C
                         clock pessimism              0.173    13.563    
                         clock uncertainty           -0.189    13.374    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.031    13.405    dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 2.023ns (42.770%)  route 2.707ns (57.230%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_asg/ch[0]/adc_clk
    SLICE_X25Y43         FDRE                                         r  i_asg/ch[0]/dac_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     6.358 r  i_asg/ch[0]/dac_o_reg[1]/Q
                         net (fo=2, routed)           1.067     7.425    i_asg/ch[0]/asg_dat[0][1]
    SLICE_X25Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.549 r  i_asg/ch[0]/r01_reg[21]_i_5__0/O
                         net (fo=1, routed)           0.000     7.549    i_asg/ch[0]/r01_reg[21]_i_5__0_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  i_asg/ch[0]/r01_reg_reg[21]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.099    i_asg/ch[0]/r01_reg_reg[21]_i_2__0_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  i_asg/ch[0]/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.213    i_asg/ch[0]/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  i_asg/ch[0]/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.327    i_asg/ch[0]/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.661 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          1.640    10.301    i_asg/ch[0]/dac_o_reg[12]_0[1]
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.331    10.632 r  i_asg/ch[0]/dac_dat_a[5]_i_1/O
                         net (fo=1, routed)           0.000    10.632    i_asg_n_267
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.499    13.389    dac_clk_1x
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[5]/C
                         clock pessimism              0.173    13.563    
                         clock uncertainty           -0.189    13.374    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.075    13.449    dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 i_asg/ch[1]/dac_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.943ns (41.365%)  route 2.754ns (58.635%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.654     5.887    i_asg/ch[1]/adc_clk
    SLICE_X34Y25         FDRE                                         r  i_asg/ch[1]/dac_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     6.405 r  i_asg/ch[1]/dac_o_reg[0]/Q
                         net (fo=2, routed)           0.825     7.230    i_asg/ch[1]/asg_dat[1][0]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.354 r  i_asg/ch[1]/r01_reg[21]_i_6/O
                         net (fo=1, routed)           0.000     7.354    i_asg/ch[1]/r01_reg[21]_i_6_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.886 r  i_asg/ch[1]/r01_reg_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.886    i_asg/ch[1]/r01_reg_reg[21]_i_2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  i_asg/ch[1]/r01_reg_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.000    i_asg/ch[1]/r01_reg_reg[25]_i_2_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  i_asg/ch[1]/r01_reg_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.114    i_asg/ch[1]/r01_reg_reg[29]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.342 f  i_asg/ch[1]/r01_reg_reg[31]_i_2/CO[2]
                         net (fo=39, routed)          1.930    10.271    i_asg/ch[1]/CO[0]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.313    10.584 r  i_asg/ch[1]/dac_dat_b[8]_i_1/O
                         net (fo=1, routed)           0.000    10.584    i_asg_n_237
    SLICE_X40Y28         FDRE                                         r  dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.564    13.454    dac_clk_1x
    SLICE_X40Y28         FDRE                                         r  dac_dat_b_reg[8]/C
                         clock pessimism              0.173    13.628    
                         clock uncertainty           -0.189    13.439    
    SLICE_X40Y28         FDRE (Setup_fdre_C_D)        0.031    13.470    dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         13.470    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 i_asg/ch[1]/dac_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.973ns (41.737%)  route 2.754ns (58.263%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.654     5.887    i_asg/ch[1]/adc_clk
    SLICE_X34Y25         FDRE                                         r  i_asg/ch[1]/dac_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     6.405 r  i_asg/ch[1]/dac_o_reg[0]/Q
                         net (fo=2, routed)           0.825     7.230    i_asg/ch[1]/asg_dat[1][0]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.354 r  i_asg/ch[1]/r01_reg[21]_i_6/O
                         net (fo=1, routed)           0.000     7.354    i_asg/ch[1]/r01_reg[21]_i_6_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.886 r  i_asg/ch[1]/r01_reg_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.886    i_asg/ch[1]/r01_reg_reg[21]_i_2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  i_asg/ch[1]/r01_reg_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.000    i_asg/ch[1]/r01_reg_reg[25]_i_2_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  i_asg/ch[1]/r01_reg_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.114    i_asg/ch[1]/r01_reg_reg[29]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.342 f  i_asg/ch[1]/r01_reg_reg[31]_i_2/CO[2]
                         net (fo=39, routed)          1.930    10.271    i_asg/ch[1]/CO[0]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.343    10.614 r  i_asg/ch[1]/dac_dat_b[9]_i_1/O
                         net (fo=1, routed)           0.000    10.614    i_asg_n_236
    SLICE_X40Y28         FDRE                                         r  dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.564    13.454    dac_clk_1x
    SLICE_X40Y28         FDRE                                         r  dac_dat_b_reg[9]/C
                         clock pessimism              0.173    13.628    
                         clock uncertainty           -0.189    13.439    
    SLICE_X40Y28         FDRE (Setup_fdre_C_D)        0.075    13.514    dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 i_asg/ch[1]/dac_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 2.039ns (44.387%)  route 2.555ns (55.613%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.654     5.887    i_asg/ch[1]/adc_clk
    SLICE_X34Y25         FDRE                                         r  i_asg/ch[1]/dac_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     6.405 r  i_asg/ch[1]/dac_o_reg[0]/Q
                         net (fo=2, routed)           0.825     7.230    i_asg/ch[1]/asg_dat[1][0]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.354 r  i_asg/ch[1]/r01_reg[21]_i_6/O
                         net (fo=1, routed)           0.000     7.354    i_asg/ch[1]/r01_reg[21]_i_6_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.886 r  i_asg/ch[1]/r01_reg_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.886    i_asg/ch[1]/r01_reg_reg[21]_i_2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  i_asg/ch[1]/r01_reg_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.000    i_asg/ch[1]/r01_reg_reg[25]_i_2_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  i_asg/ch[1]/r01_reg_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.114    i_asg/ch[1]/r01_reg_reg[29]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.448 f  i_asg/ch[1]/r01_reg_reg[31]_i_2/O[1]
                         net (fo=26, routed)          1.730    10.178    i_asg/ch[1]/dac_o_reg[12]_0[1]
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.303    10.481 r  i_asg/ch[1]/dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.000    10.481    i_asg_n_235
    SLICE_X40Y28         FDRE                                         r  dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.564    13.454    dac_clk_1x
    SLICE_X40Y28         FDRE                                         r  dac_dat_b_reg[10]/C
                         clock pessimism              0.173    13.628    
                         clock uncertainty           -0.189    13.439    
    SLICE_X40Y28         FDRE (Setup_fdre_C_D)        0.029    13.468    dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         13.468    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  2.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.370ns (39.219%)  route 0.573ns (60.781%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.551     1.966    i_asg/ch[1]/adc_clk
    SLICE_X35Y26         FDRE                                         r  i_asg/ch[1]/dac_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     2.107 r  i_asg/ch[1]/dac_o_reg[4]/Q
                         net (fo=2, routed)           0.185     2.293    i_asg/ch[1]/asg_dat[1][4]
    SLICE_X33Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.417 f  i_asg/ch[1]/r01_reg_reg[25]_i_2/O[1]
                         net (fo=2, routed)           0.388     2.805    i_asg/ch[1]/r01_reg_reg[25]_i_2_n_6
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.105     2.910 r  i_asg/ch[1]/dac_dat_b[5]_i_1/O
                         net (fo=1, routed)           0.000     2.910    i_asg_n_240
    SLICE_X38Y26         FDRE                                         r  dac_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.844     2.385    dac_clk_1x
    SLICE_X38Y26         FDRE                                         r  dac_dat_b_reg[5]/C
                         clock pessimism             -0.075     2.310    
                         clock uncertainty            0.189     2.499    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.131     2.630    dac_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.425ns (45.759%)  route 0.504ns (54.241%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_pid/adc_clk
    SLICE_X24Y40         FDRE                                         r  i_pid/out_1_sat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_pid/out_1_sat_reg[12]/Q
                         net (fo=1, routed)           0.082     2.220    i_asg/ch[0]/pid_dat[0][12]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.045     2.265 r  i_asg/ch[0]/r01_reg[31]_i_5__0/O
                         net (fo=1, routed)           0.000     2.265    i_asg/ch[0]/r01_reg[31]_i_5__0_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.371 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          0.422     2.793    i_asg/ch[0]/dac_o_reg[12]_0[1]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.110     2.903 r  i_asg/ch[0]/dac_dat_a[7]_i_1/O
                         net (fo=1, routed)           0.000     2.903    i_asg_n_265
    SLICE_X28Y41         FDRE                                         r  dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.830     2.371    dac_clk_1x
    SLICE_X28Y41         FDRE                                         r  dac_dat_a_reg[7]/C
                         clock pessimism             -0.075     2.296    
                         clock uncertainty            0.189     2.485    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.131     2.616    dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.386ns (43.240%)  route 0.507ns (56.760%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_pid/adc_clk
    SLICE_X24Y40         FDRE                                         r  i_pid/out_1_sat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_pid/out_1_sat_reg[12]/Q
                         net (fo=1, routed)           0.082     2.220    i_asg/ch[0]/pid_dat[0][12]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.045     2.265 r  i_asg/ch[0]/r01_reg[31]_i_5__0/O
                         net (fo=1, routed)           0.000     2.265    i_asg/ch[0]/r01_reg[31]_i_5__0_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.335 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[0]
                         net (fo=2, routed)           0.425     2.760    i_asg_n_259
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.107     2.867 r  dac_dat_a[12]_i_1/O
                         net (fo=1, routed)           0.000     2.867    dac_dat_a[12]_i_1_n_0
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.831     2.372    dac_clk_1x
    SLICE_X35Y41         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism             -0.075     2.297    
                         clock uncertainty            0.189     2.486    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.091     2.577    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.529%)  route 0.501ns (54.471%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.551     1.966    i_asg/ch[1]/adc_clk
    SLICE_X35Y26         FDRE                                         r  i_asg/ch[1]/dac_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     2.107 r  i_asg/ch[1]/dac_o_reg[6]/Q
                         net (fo=2, routed)           0.125     2.232    i_asg/ch[1]/asg_dat[1][6]
    SLICE_X33Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     2.349 r  i_asg/ch[1]/r01_reg_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.349    i_asg/ch[1]/r01_reg_reg[25]_i_2_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.403 f  i_asg/ch[1]/r01_reg_reg[29]_i_2/O[0]
                         net (fo=2, routed)           0.376     2.779    i_asg/ch[1]/r01_reg_reg[29]_i_2_n_7
    SLICE_X40Y28         LUT3 (Prop_lut3_I2_O)        0.107     2.886 r  i_asg/ch[1]/dac_dat_b[8]_i_1/O
                         net (fo=1, routed)           0.000     2.886    i_asg_n_237
    SLICE_X40Y28         FDRE                                         r  dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.390    dac_clk_1x
    SLICE_X40Y28         FDRE                                         r  dac_dat_b_reg[8]/C
                         clock pessimism             -0.075     2.315    
                         clock uncertainty            0.189     2.504    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.092     2.596    dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 i_pid/out_2_sat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.360ns (38.064%)  route 0.586ns (61.936%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.551     1.966    i_pid/adc_clk
    SLICE_X35Y23         FDRE                                         r  i_pid/out_2_sat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     2.107 r  i_pid/out_2_sat_reg[2]/Q
                         net (fo=1, routed)           0.196     2.303    i_asg/ch[1]/pid_dat[1][2]
    SLICE_X33Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.348 r  i_asg/ch[1]/r01_reg[21]_i_4/O
                         net (fo=1, routed)           0.000     2.348    i_asg/ch[1]/r01_reg[21]_i_4_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.414 f  i_asg/ch[1]/r01_reg_reg[21]_i_2/O[2]
                         net (fo=2, routed)           0.390     2.804    i_asg/ch[1]/r01_reg_reg[21]_i_2_n_5
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.108     2.912 r  i_asg/ch[1]/dac_dat_b[2]_i_1/O
                         net (fo=1, routed)           0.000     2.912    i_asg_n_243
    SLICE_X38Y26         FDRE                                         r  dac_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.844     2.385    dac_clk_1x
    SLICE_X38Y26         FDRE                                         r  dac_dat_b_reg[2]/C
                         clock pessimism             -0.075     2.310    
                         clock uncertainty            0.189     2.499    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.121     2.620    dac_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.422ns (45.583%)  route 0.504ns (54.417%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_pid/adc_clk
    SLICE_X24Y40         FDRE                                         r  i_pid/out_1_sat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_pid/out_1_sat_reg[12]/Q
                         net (fo=1, routed)           0.082     2.220    i_asg/ch[0]/pid_dat[0][12]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.045     2.265 r  i_asg/ch[0]/r01_reg[31]_i_5__0/O
                         net (fo=1, routed)           0.000     2.265    i_asg/ch[0]/r01_reg[31]_i_5__0_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.371 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          0.422     2.793    i_asg/ch[0]/dac_o_reg[12]_0[1]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.107     2.900 r  i_asg/ch[0]/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000     2.900    i_asg_n_266
    SLICE_X28Y41         FDRE                                         r  dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.830     2.371    dac_clk_1x
    SLICE_X28Y41         FDRE                                         r  dac_dat_a_reg[6]/C
                         clock pessimism             -0.075     2.296    
                         clock uncertainty            0.189     2.485    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.121     2.606    dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.425ns (46.207%)  route 0.495ns (53.793%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_pid/adc_clk
    SLICE_X24Y40         FDRE                                         r  i_pid/out_1_sat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_pid/out_1_sat_reg[12]/Q
                         net (fo=1, routed)           0.082     2.220    i_asg/ch[0]/pid_dat[0][12]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.045     2.265 r  i_asg/ch[0]/r01_reg[31]_i_5__0/O
                         net (fo=1, routed)           0.000     2.265    i_asg/ch[0]/r01_reg[31]_i_5__0_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.371 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          0.413     2.784    i_asg/ch[0]/dac_o_reg[12]_0[1]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.110     2.894 r  i_asg/ch[0]/dac_dat_a[1]_i_1/O
                         net (fo=1, routed)           0.000     2.894    i_asg_n_271
    SLICE_X29Y41         FDRE                                         r  dac_dat_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.830     2.371    dac_clk_1x
    SLICE_X29Y41         FDRE                                         r  dac_dat_a_reg[1]/C
                         clock pessimism             -0.075     2.296    
                         clock uncertainty            0.189     2.485    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.107     2.592    dac_dat_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 i_pid/out_2_sat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.360ns (38.462%)  route 0.576ns (61.538%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.551     1.966    i_pid/adc_clk
    SLICE_X33Y23         FDRE                                         r  i_pid/out_2_sat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     2.107 r  i_pid/out_2_sat_reg[6]/Q
                         net (fo=1, routed)           0.193     2.300    i_asg/ch[1]/pid_dat[1][6]
    SLICE_X33Y26         LUT2 (Prop_lut2_I1_O)        0.045     2.345 r  i_asg/ch[1]/r01_reg[25]_i_4/O
                         net (fo=1, routed)           0.000     2.345    i_asg/ch[1]/r01_reg[25]_i_4_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.411 f  i_asg/ch[1]/r01_reg_reg[25]_i_2/O[2]
                         net (fo=2, routed)           0.383     2.794    i_asg/ch[1]/r01_reg_reg[25]_i_2_n_5
    SLICE_X40Y28         LUT3 (Prop_lut3_I2_O)        0.108     2.902 r  i_asg/ch[1]/dac_dat_b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.902    i_asg_n_239
    SLICE_X40Y28         FDRE                                         r  dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.390    dac_clk_1x
    SLICE_X40Y28         FDRE                                         r  dac_dat_b_reg[6]/C
                         clock pessimism             -0.075     2.315    
                         clock uncertainty            0.189     2.504    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.092     2.596    dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.400ns (41.043%)  route 0.575ns (58.957%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.550     1.965    i_asg/ch[1]/adc_clk
    SLICE_X34Y25         FDRE                                         r  i_asg/ch[1]/dac_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     2.129 r  i_asg/ch[1]/dac_o_reg[2]/Q
                         net (fo=2, routed)           0.127     2.256    i_asg/ch[1]/asg_dat[1][2]
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.383 f  i_asg/ch[1]/r01_reg_reg[21]_i_2/O[3]
                         net (fo=2, routed)           0.448     2.831    i_asg/ch[1]/r01_reg_reg[21]_i_2_n_4
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.109     2.940 r  i_asg/ch[1]/dac_dat_b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.940    i_asg_n_242
    SLICE_X38Y26         FDRE                                         r  dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.844     2.385    dac_clk_1x
    SLICE_X38Y26         FDRE                                         r  dac_dat_b_reg[3]/C
                         clock pessimism             -0.075     2.310    
                         clock uncertainty            0.189     2.499    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.131     2.630    dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.422ns (46.031%)  route 0.495ns (53.969%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_pid/adc_clk
    SLICE_X24Y40         FDRE                                         r  i_pid/out_1_sat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_pid/out_1_sat_reg[12]/Q
                         net (fo=1, routed)           0.082     2.220    i_asg/ch[0]/pid_dat[0][12]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.045     2.265 r  i_asg/ch[0]/r01_reg[31]_i_5__0/O
                         net (fo=1, routed)           0.000     2.265    i_asg/ch[0]/r01_reg[31]_i_5__0_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.371 f  i_asg/ch[0]/r01_reg_reg[31]_i_2__0/O[1]
                         net (fo=26, routed)          0.413     2.784    i_asg/ch[0]/dac_o_reg[12]_0[1]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.107     2.891 r  i_asg/ch[0]/dac_dat_a[0]_i_1/O
                         net (fo=1, routed)           0.000     2.891    i_asg_n_272
    SLICE_X29Y41         FDRE                                         r  dac_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.830     2.371    dac_clk_1x
    SLICE_X29Y41         FDRE                                         r  dac_dat_a_reg[0]/C
                         clock pessimism             -0.075     2.296    
                         clock uncertainty            0.189     2.485    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.091     2.576    dac_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/i_iserdese/RST
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.642ns (19.810%)  route 2.599ns (80.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 11.031 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     6.420 f  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.451     6.871    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.995 r  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          2.148     9.143    i_daisy/i_rx/i_iserdese_i_2_n_0
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/RST
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.751    11.031    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
                         clock pessimism              0.000    11.031    
                         clock uncertainty           -0.166    10.866    
    ILOGIC_X0Y38         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517    10.349    i_daisy/i_rx/i_iserdese
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_inc_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 1.644ns (42.584%)  route 2.217ns (57.416%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 12.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.681     5.914    i_daisy/i_test/adc_clk
    SLICE_X12Y45         FDRE                                         r  i_daisy/i_test/tx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.518     6.432 r  i_daisy/i_test/tx_dat_reg[0]/Q
                         net (fo=2, routed)           1.254     7.686    i_daisy/i_test/tx_dat[0]
    SLICE_X12Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.810 r  i_daisy/i_test/rx_err_inc_i_13/O
                         net (fo=1, routed)           0.000     7.810    i_daisy/i_test/rx_err_inc_i_13_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.323 r  i_daisy/i_test/rx_err_inc_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.323    i_daisy/i_test/rx_err_inc_reg_i_7_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.480 r  i_daisy/i_test/rx_err_inc_reg_i_6/CO[1]
                         net (fo=1, routed)           0.962     9.443    i_daisy/i_test/rx_err_inc2
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.332     9.775 r  i_daisy/i_test/rx_err_inc_i_1/O
                         net (fo=1, routed)           0.000     9.775    i_daisy/i_test/rx_err_inc0
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.506    12.610    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/C
                         clock pessimism              0.000    12.610    
                         clock uncertainty           -0.166    12.444    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)        0.081    12.525    i_daisy/i_test/rx_err_inc_reg
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_inc_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.616ns (42.191%)  route 2.214ns (57.809%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 12.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.680     5.913    i_daisy/i_test/adc_clk
    SLICE_X13Y42         FDRE                                         r  i_daisy/i_test/tx_dat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     6.369 r  i_daisy/i_test/tx_dat_reg[3]/Q
                         net (fo=2, routed)           1.242     7.611    i_daisy/i_test/tx_dat[3]
    SLICE_X13Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.735 r  i_daisy/i_test/rx_dat_inc_i_8/O
                         net (fo=1, routed)           0.000     7.735    i_daisy/i_test/rx_dat_inc_i_8_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.285 r  i_daisy/i_test/rx_dat_inc_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    i_daisy/i_test/rx_dat_inc_reg_i_3_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.442 r  i_daisy/i_test/rx_dat_inc_reg_i_2/CO[1]
                         net (fo=1, routed)           0.972     9.414    i_daisy/i_test/rx_dat_inc2
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.329     9.743 r  i_daisy/i_test/rx_dat_inc_i_1/O
                         net (fo=1, routed)           0.000     9.743    i_daisy/i_test/rx_dat_inc0
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.506    12.610    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
                         clock pessimism              0.000    12.610    
                         clock uncertainty           -0.166    12.444    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)        0.077    12.521    i_daisy/i_test/rx_dat_inc_reg
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.642ns (24.307%)  route 1.999ns (75.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 12.611 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.677     5.910    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     6.428 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.775     7.203    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.124     7.327 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.224     8.551    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.507    12.611    i_daisy/i_test/CLK
    SLICE_X8Y44          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[28]/C
                         clock pessimism              0.000    12.611    
                         clock uncertainty           -0.166    12.445    
    SLICE_X8Y44          FDRE (Setup_fdre_C_R)       -0.524    11.921    i_daisy/i_test/rx_dat_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.642ns (24.307%)  route 1.999ns (75.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 12.611 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.677     5.910    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     6.428 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.775     7.203    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.124     7.327 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.224     8.551    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.507    12.611    i_daisy/i_test/CLK
    SLICE_X8Y44          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[29]/C
                         clock pessimism              0.000    12.611    
                         clock uncertainty           -0.166    12.445    
    SLICE_X8Y44          FDRE (Setup_fdre_C_R)       -0.524    11.921    i_daisy/i_test/rx_dat_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.642ns (24.307%)  route 1.999ns (75.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 12.611 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.677     5.910    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     6.428 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.775     7.203    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.124     7.327 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.224     8.551    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.507    12.611    i_daisy/i_test/CLK
    SLICE_X8Y44          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[30]/C
                         clock pessimism              0.000    12.611    
                         clock uncertainty           -0.166    12.445    
    SLICE_X8Y44          FDRE (Setup_fdre_C_R)       -0.524    11.921    i_daisy/i_test/rx_dat_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.642ns (24.307%)  route 1.999ns (75.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 12.611 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.677     5.910    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     6.428 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.775     7.203    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.124     7.327 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.224     8.551    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.507    12.611    i_daisy/i_test/CLK
    SLICE_X8Y44          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[31]/C
                         clock pessimism              0.000    12.611    
                         clock uncertainty           -0.166    12.445    
    SLICE_X8Y44          FDRE (Setup_fdre_C_R)       -0.524    11.921    i_daisy/i_test/rx_dat_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.642ns (25.651%)  route 1.861ns (74.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 12.611 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.677     5.910    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     6.428 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.775     7.203    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.124     7.327 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.086     8.413    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.507    12.611    i_daisy/i_test/CLK
    SLICE_X8Y43          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[24]/C
                         clock pessimism              0.000    12.611    
                         clock uncertainty           -0.166    12.445    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524    11.921    i_daisy/i_test/rx_dat_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.642ns (25.651%)  route 1.861ns (74.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 12.611 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.677     5.910    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     6.428 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.775     7.203    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.124     7.327 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.086     8.413    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.507    12.611    i_daisy/i_test/CLK
    SLICE_X8Y43          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[25]/C
                         clock pessimism              0.000    12.611    
                         clock uncertainty           -0.166    12.445    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524    11.921    i_daisy/i_test/rx_dat_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.642ns (25.651%)  route 1.861ns (74.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 12.611 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.677     5.910    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     6.428 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.775     7.203    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.124     7.327 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.086     8.413    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.507    12.611    i_daisy/i_test/CLK
    SLICE_X8Y43          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[26]/C
                         clock pessimism              0.000    12.611    
                         clock uncertainty           -0.166    12.445    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524    11.921    i_daisy/i_test/rx_dat_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  3.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.601%)  route 0.474ns (69.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.563     1.978    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     2.142 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.284     2.426    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.045     2.471 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.190     2.661    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.830     2.278    i_daisy/i_test/CLK
    SLICE_X8Y37          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[0]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.166     2.444    
    SLICE_X8Y37          FDRE (Hold_fdre_C_R)         0.009     2.453    i_daisy/i_test/rx_dat_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.601%)  route 0.474ns (69.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.563     1.978    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     2.142 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.284     2.426    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.045     2.471 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.190     2.661    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.830     2.278    i_daisy/i_test/CLK
    SLICE_X8Y37          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[1]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.166     2.444    
    SLICE_X8Y37          FDRE (Hold_fdre_C_R)         0.009     2.453    i_daisy/i_test/rx_dat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.601%)  route 0.474ns (69.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.563     1.978    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     2.142 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.284     2.426    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.045     2.471 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.190     2.661    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.830     2.278    i_daisy/i_test/CLK
    SLICE_X8Y37          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[2]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.166     2.444    
    SLICE_X8Y37          FDRE (Hold_fdre_C_R)         0.009     2.453    i_daisy/i_test/rx_dat_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.601%)  route 0.474ns (69.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.563     1.978    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     2.142 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.284     2.426    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.045     2.471 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.190     2.661    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.830     2.278    i_daisy/i_test/CLK
    SLICE_X8Y37          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[3]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.166     2.444    
    SLICE_X8Y37          FDRE (Hold_fdre_C_R)         0.009     2.453    i_daisy/i_test/rx_dat_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.215ns (34.101%)  route 0.415ns (65.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.563     1.978    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     2.142 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.159     2.302    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I1_O)        0.051     2.353 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          0.256     2.609    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.830     2.278    i_daisy/i_test/CLK
    SLICE_X7Y37          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[0]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.166     2.444    
    SLICE_X7Y37          FDRE (Hold_fdre_C_R)        -0.083     2.361    i_daisy/i_test/rx_err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.215ns (34.101%)  route 0.415ns (65.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.563     1.978    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     2.142 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.159     2.302    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I1_O)        0.051     2.353 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          0.256     2.609    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.830     2.278    i_daisy/i_test/CLK
    SLICE_X7Y37          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[1]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.166     2.444    
    SLICE_X7Y37          FDRE (Hold_fdre_C_R)        -0.083     2.361    i_daisy/i_test/rx_err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.215ns (34.101%)  route 0.415ns (65.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.563     1.978    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     2.142 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.159     2.302    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I1_O)        0.051     2.353 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          0.256     2.609    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.830     2.278    i_daisy/i_test/CLK
    SLICE_X7Y37          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[2]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.166     2.444    
    SLICE_X7Y37          FDRE (Hold_fdre_C_R)        -0.083     2.361    i_daisy/i_test/rx_err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.215ns (34.101%)  route 0.415ns (65.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.563     1.978    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     2.142 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.159     2.302    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I1_O)        0.051     2.353 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          0.256     2.609    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.830     2.278    i_daisy/i_test/CLK
    SLICE_X7Y37          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[3]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.166     2.444    
    SLICE_X7Y37          FDRE (Hold_fdre_C_R)        -0.083     2.361    i_daisy/i_test/rx_err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.209ns (28.314%)  route 0.529ns (71.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.563     1.978    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     2.142 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.284     2.426    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.045     2.471 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.245     2.716    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X8Y39          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.832     2.280    i_daisy/i_test/CLK
    SLICE_X8Y39          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[10]/C
                         clock pessimism              0.000     2.280    
                         clock uncertainty            0.166     2.446    
    SLICE_X8Y39          FDRE (Hold_fdre_C_R)         0.009     2.455    i_daisy/i_test/rx_dat_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.209ns (28.314%)  route 0.529ns (71.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.563     1.978    i_daisy/adc_clk
    SLICE_X10Y37         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     2.142 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.284     2.426    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.045     2.471 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.245     2.716    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X8Y39          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.832     2.280    i_daisy/i_test/CLK
    SLICE_X8Y39          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[11]/C
                         clock pessimism              0.000     2.280    
                         clock uncertainty            0.166     2.446    
    SLICE_X8Y39          FDRE (Hold_fdre_C_R)         0.009     2.455    i_daisy/i_test/rx_dat_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[0]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.506%)  route 1.780ns (73.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 11.103 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     6.420 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.451     6.871    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.995 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          1.329     8.324    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X31Y37         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.823    11.103    i_daisy/i_rx/par_clk
    SLICE_X31Y37         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[0]/C
                         clock pessimism              0.000    11.103    
                         clock uncertainty           -0.166    10.938    
    SLICE_X31Y37         FDCE (Recov_fdce_C_CLR)     -0.405    10.533    i_daisy/i_rx/par_rstn_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.533    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[1]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.506%)  route 1.780ns (73.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 11.103 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     6.420 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.451     6.871    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.995 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          1.329     8.324    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X31Y37         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.823    11.103    i_daisy/i_rx/par_clk
    SLICE_X31Y37         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[1]/C
                         clock pessimism              0.000    11.103    
                         clock uncertainty           -0.166    10.938    
    SLICE_X31Y37         FDCE (Recov_fdce_C_CLR)     -0.405    10.533    i_daisy/i_rx/par_rstn_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.533    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[2]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.506%)  route 1.780ns (73.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 11.103 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     6.420 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.451     6.871    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.995 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          1.329     8.324    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X31Y37         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.823    11.103    i_daisy/i_rx/par_clk
    SLICE_X31Y37         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[2]/C
                         clock pessimism              0.000    11.103    
                         clock uncertainty           -0.166    10.938    
    SLICE_X31Y37         FDCE (Recov_fdce_C_CLR)     -0.405    10.533    i_daisy/i_rx/par_rstn_r_reg[2]
  -------------------------------------------------------------------
                         required time                         10.533    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[15]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.642ns (32.103%)  route 1.358ns (67.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 11.104 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     6.420 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.451     6.871    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.995 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.907     7.902    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X26Y36         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.824    11.104    i_daisy/i_rx/par_clk
    SLICE_X26Y36         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[15]/C
                         clock pessimism              0.000    11.104    
                         clock uncertainty           -0.166    10.939    
    SLICE_X26Y36         FDCE (Recov_fdce_C_CLR)     -0.405    10.534    i_daisy/i_rx/par_rstn_r_reg[15]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[3]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.642ns (32.103%)  route 1.358ns (67.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 11.104 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     6.420 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.451     6.871    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.995 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.907     7.902    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X26Y36         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.824    11.104    i_daisy/i_rx/par_clk
    SLICE_X26Y36         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[3]/C
                         clock pessimism              0.000    11.104    
                         clock uncertainty           -0.166    10.939    
    SLICE_X26Y36         FDCE (Recov_fdce_C_CLR)     -0.405    10.534    i_daisy/i_rx/par_rstn_r_reg[3]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[4]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.642ns (32.103%)  route 1.358ns (67.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 11.104 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     6.420 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.451     6.871    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.995 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.907     7.902    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X26Y36         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.824    11.104    i_daisy/i_rx/par_clk
    SLICE_X26Y36         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[4]/C
                         clock pessimism              0.000    11.104    
                         clock uncertainty           -0.166    10.939    
    SLICE_X26Y36         FDCE (Recov_fdce_C_CLR)     -0.405    10.534    i_daisy/i_rx/par_rstn_r_reg[4]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[5]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.642ns (32.103%)  route 1.358ns (67.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 11.104 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     6.420 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.451     6.871    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.995 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.907     7.902    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X26Y36         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.824    11.104    i_daisy/i_rx/par_clk
    SLICE_X26Y36         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[5]/C
                         clock pessimism              0.000    11.104    
                         clock uncertainty           -0.166    10.939    
    SLICE_X26Y36         FDCE (Recov_fdce_C_CLR)     -0.405    10.534    i_daisy/i_rx/par_rstn_r_reg[5]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[6]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.642ns (32.103%)  route 1.358ns (67.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 11.104 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     6.420 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.451     6.871    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.995 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.907     7.902    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X26Y36         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.824    11.104    i_daisy/i_rx/par_clk
    SLICE_X26Y36         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[6]/C
                         clock pessimism              0.000    11.104    
                         clock uncertainty           -0.166    10.939    
    SLICE_X26Y36         FDCE (Recov_fdce_C_CLR)     -0.405    10.534    i_daisy/i_rx/par_rstn_r_reg[6]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_reg/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.642ns (32.103%)  route 1.358ns (67.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 11.104 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     6.420 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.451     6.871    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.995 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.907     7.902    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X26Y36         FDCE                                         f  i_daisy/i_rx/par_rstn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.824    11.104    i_daisy/i_rx/par_clk
    SLICE_X26Y36         FDCE                                         r  i_daisy/i_rx/par_rstn_reg/C
                         clock pessimism              0.000    11.104    
                         clock uncertainty           -0.166    10.939    
    SLICE_X26Y36         FDCE (Recov_fdce_C_CLR)     -0.405    10.534    i_daisy/i_rx/par_rstn_reg
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[10]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.642ns (32.173%)  route 1.353ns (67.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 11.104 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     6.420 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.451     6.871    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.995 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.903     7.898    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X27Y36         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.824    11.104    i_daisy/i_rx/par_clk
    SLICE_X27Y36         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[10]/C
                         clock pessimism              0.000    11.104    
                         clock uncertainty           -0.166    10.939    
    SLICE_X27Y36         FDCE (Recov_fdce_C_CLR)     -0.405    10.534    i_daisy/i_rx/par_rstn_r_reg[10]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  2.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[11]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.086%)  route 0.404ns (65.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.159     2.297    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.342 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.245     2.587    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X25Y37         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.323     1.461    i_daisy/i_rx/par_clk
    SLICE_X25Y37         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[11]/C
                         clock pessimism              0.000     1.461    
                         clock uncertainty            0.166     1.627    
    SLICE_X25Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.535    i_daisy/i_rx/par_rstn_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[12]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.086%)  route 0.404ns (65.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.159     2.297    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.342 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.245     2.587    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X25Y37         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.323     1.461    i_daisy/i_rx/par_clk
    SLICE_X25Y37         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[12]/C
                         clock pessimism              0.000     1.461    
                         clock uncertainty            0.166     1.627    
    SLICE_X25Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.535    i_daisy/i_rx/par_rstn_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[13]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.086%)  route 0.404ns (65.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.159     2.297    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.342 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.245     2.587    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X25Y37         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.323     1.461    i_daisy/i_rx/par_clk
    SLICE_X25Y37         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[13]/C
                         clock pessimism              0.000     1.461    
                         clock uncertainty            0.166     1.627    
    SLICE_X25Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.535    i_daisy/i_rx/par_rstn_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[14]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.086%)  route 0.404ns (65.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.159     2.297    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.342 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.245     2.587    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X25Y37         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.323     1.461    i_daisy/i_rx/par_clk
    SLICE_X25Y37         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[14]/C
                         clock pessimism              0.000     1.461    
                         clock uncertainty            0.166     1.627    
    SLICE_X25Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.535    i_daisy/i_rx/par_rstn_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[10]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.209ns (27.483%)  route 0.551ns (72.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.159     2.297    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.342 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.393     2.735    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X27Y36         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.322     1.460    i_daisy/i_rx/par_clk
    SLICE_X27Y36         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[10]/C
                         clock pessimism              0.000     1.460    
                         clock uncertainty            0.166     1.626    
    SLICE_X27Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    i_daisy/i_rx/par_rstn_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[7]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.209ns (27.483%)  route 0.551ns (72.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.159     2.297    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.342 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.393     2.735    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X27Y36         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.322     1.460    i_daisy/i_rx/par_clk
    SLICE_X27Y36         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[7]/C
                         clock pessimism              0.000     1.460    
                         clock uncertainty            0.166     1.626    
    SLICE_X27Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    i_daisy/i_rx/par_rstn_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[8]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.209ns (27.483%)  route 0.551ns (72.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.159     2.297    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.342 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.393     2.735    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X27Y36         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.322     1.460    i_daisy/i_rx/par_clk
    SLICE_X27Y36         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[8]/C
                         clock pessimism              0.000     1.460    
                         clock uncertainty            0.166     1.626    
    SLICE_X27Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    i_daisy/i_rx/par_rstn_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[9]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.209ns (27.483%)  route 0.551ns (72.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.159     2.297    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.342 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.393     2.735    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X27Y36         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.322     1.460    i_daisy/i_rx/par_clk
    SLICE_X27Y36         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[9]/C
                         clock pessimism              0.000     1.460    
                         clock uncertainty            0.166     1.626    
    SLICE_X27Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    i_daisy/i_rx/par_rstn_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[15]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.326%)  route 0.556ns (72.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.159     2.297    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.342 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.397     2.739    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X26Y36         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.322     1.460    i_daisy/i_rx/par_clk
    SLICE_X26Y36         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[15]/C
                         clock pessimism              0.000     1.460    
                         clock uncertainty            0.166     1.626    
    SLICE_X26Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    i_daisy/i_rx/par_rstn_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[3]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.326%)  route 0.556ns (72.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.159     2.297    i_daisy/i_rx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.342 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.397     2.739    i_daisy/i_rx/i_iserdese_i_2_n_0
    SLICE_X26Y36         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.322     1.460    i_daisy/i_rx/par_clk
    SLICE_X26Y36         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[3]/C
                         clock pessimism              0.000     1.460    
                         clock uncertainty            0.166     1.626    
    SLICE_X26Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    i_daisy/i_rx/par_rstn_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  1.205    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_clk
  To Clock:  pll_ser_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.030ns,  Total Violation       -0.030ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_tx/ODDR_clk/R
                            (recovery check against rising-edge clock pll_ser_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_ser_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.634ns (20.832%)  route 2.409ns (79.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 9.435 - 4.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=5286, routed)        1.669     5.902    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     6.420 f  i_daisy/cfg_tx_en_reg/Q
                         net (fo=3, routed)           0.891     7.311    i_daisy/i_tx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.116     7.427 r  i_daisy/i_tx/ODDR_clk_i_1/O
                         net (fo=19, routed)          1.519     8.946    i_daisy/i_tx/R0
    OLOGIC_X0Y28         ODDR                                         r  i_daisy/i_tx/ODDR_clk/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_ser_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.084     6.205 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     7.799    pll_ser_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_ser_clk/O
                         net (fo=2, routed)           1.545     9.435    i_daisy/i_tx/ser_clk
    OLOGIC_X0Y28         ODDR                                         r  i_daisy/i_tx/ODDR_clk/C
                         clock pessimism              0.173     9.608    
                         clock uncertainty           -0.189     9.419    
    OLOGIC_X0Y28         ODDR (Recov_oddr_C_R)       -0.504     8.915    i_daisy/i_tx/ODDR_clk
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                 -0.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_tx/ODDR_clk/R
                            (removal check against rising-edge clock pll_ser_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_ser_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.212ns (17.557%)  route 0.995ns (82.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=5286, routed)        0.559     1.974    i_daisy/adc_clk
    SLICE_X16Y36         FDRE                                         r  i_daisy/cfg_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     2.138 f  i_daisy/cfg_tx_en_reg/Q
                         net (fo=3, routed)           0.325     2.463    i_daisy/i_tx/data0[0]
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.048     2.511 r  i_daisy/i_tx/ODDR_clk_i_1/O
                         net (fo=19, routed)          0.671     3.182    i_daisy/i_tx/R0
    OLOGIC_X0Y28         ODDR                                         r  i_daisy/i_tx/ODDR_clk/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_ser_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.054     0.968 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.512    pll_ser_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_ser_clk/O
                         net (fo=2, routed)           0.847     2.388    i_daisy/i_tx/ser_clk
    OLOGIC_X0Y28         ODDR                                         r  i_daisy/i_tx/ODDR_clk/C
                         clock pessimism             -0.075     2.313    
                         clock uncertainty            0.189     2.502    
    OLOGIC_X0Y28         ODDR (Remov_oddr_C_R)       -0.066     2.436    i_daisy/i_tx/ODDR_clk
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.746    





