// Seed: 703629099
module module_0 (
    input wand id_0
);
  tri0 id_2;
  parameter id_3 = id_0 - 1;
  wire id_4 = id_2;
  integer id_5;
  assign id_4 = id_2 && 1;
  uwire id_6 = -1;
  assign module_1.id_4 = 0;
  logic [7:0] id_7, id_8;
  assign id_2.id_4 = id_7[1];
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input wor id_7,
    output wor id_8,
    input supply0 id_9,
    output wor id_10,
    input wor id_11,
    input supply0 id_12,
    input tri1 id_13,
    input supply1 id_14,
    output tri0 id_15,
    output wand id_16,
    input uwire id_17,
    input wire id_18,
    input tri id_19,
    input wor id_20,
    id_22
);
  assign id_15 = -1;
  module_0 modCall_1 (id_2);
  id_23(
      -1
  );
  assign id_6 = id_19;
  wire id_24, id_25;
  assign id_16 = 1;
endmodule
