#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jan 10 23:35:17 2023
# Process ID: 1780
# Current directory: C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18088 C:\Users\luisr\Desktop\FPGA\Pynq Z1\Pmod_AD2\Pmod_AD2.xpr
# Log file: C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/vivado.log
# Journal file: C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2\vivado.jou
# Running On: DESKTOP-AJV8A0J, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16855 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.xpr}
update_compile_order -fileset sources_1
create_bd_design "Pmod_AD2_UART"
open_bd_design {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2_UART/Pmod_AD2_UART.bd}
current_bd_design Pmod_AD2
set tmpCopyObjs [concat  [get_bd_cells {ps7_0_axi_periph processing_system7_0 PmodAD2_0 rst_ps7_0_100M}] [get_bd_intf_ports {Pmod_out_0 DDR FIXED_IO}] [get_bd_intf_nets {PmodAD2_0_Pmod_out processing_system7_0_M_AXI_GP0 processing_system7_0_FIXED_IO ps7_0_axi_periph_M00_AXI processing_system7_0_DDR}] [get_bd_nets {processing_system7_0_FCLK_RESET0_N rst_ps7_0_100M_peripheral_aresetn processing_system7_0_FCLK_CLK0}]]
current_bd_design Pmod_AD2_UART
copy_bd_objs -from_design Pmod_AD2 / $tmpCopyObjs
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files {{C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2_UART/Pmod_AD2_UART.bd}}] -top
add_files -norecurse {{c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/hdl/Pmod_AD2_UART_wrapper.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Pmod_AD2_UART_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_bd_design {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Pmod_AD2_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2_UART/Pmod_AD2_UART.bd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/hdl/Pmod_AD2_UART_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2_UART/Pmod_AD2_UART.bd} {c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/hdl/Pmod_AD2_UART_wrapper.v}}
file delete -force {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2_UART}
file delete -force {c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART} {c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/hdl/Pmod_AD2_UART_wrapper.v}
open_bd_design {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2_wrapper.xsa}
open_bd_design {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd}
