BEGIN:VCALENDAR
CALSCALE:GREGORIAN
VERSION:2.0
METHOD:PUBLISH
PRODID:explore_courses
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTEND;TZID=America/Los_Angeles:20160926T125000
LAST-MODIFIED:20170211T124020
UID:explore_courses51e2ee8c-8c79-4e00-a6c0-ac7756f5ba50
DTSTAMP:20170211T124020
LOCATION:Huang Engineerig Center 18
DESCRIPTION:Digital circuit, logic, and system design. Digital representation of information. CMOS logic circuits. Combinational logic design. Logic building blocks, idioms, and structured design. Sequential logic design and timing analysis. Clocks and synchronization. Finite state machines. Microcode control. Digital system design. Control and datapath partitioning.  Lab.  Undergraduates must enroll for 4 units.  *In Autumn, enrollment preference is given to EE majors.  Formerly EE 108A.
STATUS:CONFIRMED
SEQUENCE:0
SUMMARY:EE108 LEC
DTSTART;TZID=America/Los_Angeles:20160926T113000
CREATED:20170211T124020
RRULE:FREQ=WEEKLY;INTERVAL=1;UNTIL=20161209T125000;BYDAY=MO,WE
END:VEVENT
END:VCALENDAR