{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 15:42:22 2025 " "Info: Processing started: Thu Apr 17 15:42:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 240 592 760 256 "MCLK" "" } { 440 848 920 456 "MCLK" "" } { 648 352 408 664 "MCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLKFS " "Info: Assuming node \"CLKFS\" is an undefined clock" {  } { { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 256 592 760 272 "CLKFS" "" } { 632 352 408 648 "CLKFS" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKFS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK " "Info: Detected ripple clock \"F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK\" as buffer" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 65 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_ReadADCFullSpeed:inst1\|CLKFSd2 " "Info: Detected ripple clock \"F1_ReadADCFullSpeed:inst1\|CLKFSd2\" as buffer" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 52 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_ReadADCFullSpeed:inst1\|CLKFSd2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_ReadADCFullSpeed:inst1\|SCKL " "Info: Detected gated clock \"F1_ReadADCFullSpeed:inst1\|SCKL\" as buffer" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 35 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_ReadADCFullSpeed:inst1\|SCKL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_ReadADCFullSpeed:inst1\|CLKFS_Pulse " "Info: Detected gated clock \"F1_ReadADCFullSpeed:inst1\|CLKFS_Pulse\" as buffer" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 50 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_ReadADCFullSpeed:inst1\|CLKFS_Pulse" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F1_ReadADCFullSpeed:inst1\|TCLK23\[4\] register F1_ReadADCFullSpeed:inst1\|r_DATAL\[21\] 174.92 MHz 5.717 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 174.92 MHz between source register \"F1_ReadADCFullSpeed:inst1\|TCLK23\[4\]\" and destination register \"F1_ReadADCFullSpeed:inst1\|r_DATAL\[21\]\" (period= 5.717 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.712 ns + Longest register register " "Info: + Longest register to register delay is 4.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_ReadADCFullSpeed:inst1\|TCLK23\[4\] 1 REG LC_X7_Y10_N4 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y10_N4; Fanout = 10; REG Node = 'F1_ReadADCFullSpeed:inst1\|TCLK23\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_ReadADCFullSpeed:inst1|TCLK23[4] } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.571 ns) 2.156 ns F1_ReadADCFullSpeed:inst1\|Mux3~0 2 COMB LC_X3_Y11_N0 2 " "Info: 2: + IC(1.585 ns) + CELL(0.571 ns) = 2.156 ns; Loc. = LC_X3_Y11_N0; Fanout = 2; COMB Node = 'F1_ReadADCFullSpeed:inst1\|Mux3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { F1_ReadADCFullSpeed:inst1|TCLK23[4] F1_ReadADCFullSpeed:inst1|Mux3~0 } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(0.777 ns) 4.712 ns F1_ReadADCFullSpeed:inst1\|r_DATAL\[21\] 3 REG LC_X9_Y13_N5 2 " "Info: 3: + IC(1.779 ns) + CELL(0.777 ns) = 4.712 ns; Loc. = LC_X9_Y13_N5; Fanout = 2; REG Node = 'F1_ReadADCFullSpeed:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { F1_ReadADCFullSpeed:inst1|Mux3~0 F1_ReadADCFullSpeed:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 28.61 % ) " "Info: Total cell delay = 1.348 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.364 ns ( 71.39 % ) " "Info: Total interconnect delay = 3.364 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.712 ns" { F1_ReadADCFullSpeed:inst1|TCLK23[4] F1_ReadADCFullSpeed:inst1|Mux3~0 F1_ReadADCFullSpeed:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.712 ns" { F1_ReadADCFullSpeed:inst1|TCLK23[4] {} F1_ReadADCFullSpeed:inst1|Mux3~0 {} F1_ReadADCFullSpeed:inst1|r_DATAL[21] {} } { 0.000ns 1.585ns 1.779ns } { 0.000ns 0.571ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.562 ns - Smallest " "Info: - Smallest clock skew is -0.562 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 5.910 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 5.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_K6 19 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 19; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 240 592 760 256 "MCLK" "" } { 440 848 920 456 "MCLK" "" } { 648 352 408 664 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.125 ns) 2.517 ns F1_ReadADCFullSpeed:inst1\|SCKL 2 COMB LC_X12_Y4_N5 54 " "Info: 2: + IC(1.665 ns) + CELL(0.125 ns) = 2.517 ns; Loc. = LC_X12_Y4_N5; Fanout = 54; COMB Node = 'F1_ReadADCFullSpeed:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { MCLK F1_ReadADCFullSpeed:inst1|SCKL } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.819 ns) + CELL(0.574 ns) 5.910 ns F1_ReadADCFullSpeed:inst1\|r_DATAL\[21\] 3 REG LC_X9_Y13_N5 2 " "Info: 3: + IC(2.819 ns) + CELL(0.574 ns) = 5.910 ns; Loc. = LC_X9_Y13_N5; Fanout = 2; REG Node = 'F1_ReadADCFullSpeed:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.426 ns ( 24.13 % ) " "Info: Total cell delay = 1.426 ns ( 24.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.484 ns ( 75.87 % ) " "Info: Total interconnect delay = 4.484 ns ( 75.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { MCLK F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|SCKL {} F1_ReadADCFullSpeed:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.665ns 2.819ns } { 0.000ns 0.727ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 6.472 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 6.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_K6 19 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 19; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 240 592 760 256 "MCLK" "" } { 440 848 920 456 "MCLK" "" } { 648 352 408 664 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK 2 REG LC_X12_Y4_N5 1 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X12_Y4_N5; Fanout = 1; REG Node = 'F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 3.079 ns F1_ReadADCFullSpeed:inst1\|SCKL 3 COMB LC_X12_Y4_N5 54 " "Info: 3: + IC(0.000 ns) + CELL(0.372 ns) = 3.079 ns; Loc. = LC_X12_Y4_N5; Fanout = 54; COMB Node = 'F1_ReadADCFullSpeed:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.819 ns) + CELL(0.574 ns) 6.472 ns F1_ReadADCFullSpeed:inst1\|TCLK23\[4\] 4 REG LC_X7_Y10_N4 10 " "Info: 4: + IC(2.819 ns) + CELL(0.574 ns) = 6.472 ns; Loc. = LC_X7_Y10_N4; Fanout = 10; REG Node = 'F1_ReadADCFullSpeed:inst1\|TCLK23\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|TCLK23[4] } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 38.35 % ) " "Info: Total cell delay = 2.482 ns ( 38.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.990 ns ( 61.65 % ) " "Info: Total interconnect delay = 3.990 ns ( 61.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.472 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.472 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|T_CNVen_SCK {} F1_ReadADCFullSpeed:inst1|SCKL {} F1_ReadADCFullSpeed:inst1|TCLK23[4] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 2.819ns } { 0.000ns 0.727ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { MCLK F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|SCKL {} F1_ReadADCFullSpeed:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.665ns 2.819ns } { 0.000ns 0.727ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.472 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.472 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|T_CNVen_SCK {} F1_ReadADCFullSpeed:inst1|SCKL {} F1_ReadADCFullSpeed:inst1|TCLK23[4] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 2.819ns } { 0.000ns 0.727ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 175 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 191 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.712 ns" { F1_ReadADCFullSpeed:inst1|TCLK23[4] F1_ReadADCFullSpeed:inst1|Mux3~0 F1_ReadADCFullSpeed:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.712 ns" { F1_ReadADCFullSpeed:inst1|TCLK23[4] {} F1_ReadADCFullSpeed:inst1|Mux3~0 {} F1_ReadADCFullSpeed:inst1|r_DATAL[21] {} } { 0.000ns 1.585ns 1.779ns } { 0.000ns 0.571ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { MCLK F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|SCKL {} F1_ReadADCFullSpeed:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.665ns 2.819ns } { 0.000ns 0.727ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.472 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.472 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|T_CNVen_SCK {} F1_ReadADCFullSpeed:inst1|SCKL {} F1_ReadADCFullSpeed:inst1|TCLK23[4] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 2.819ns } { 0.000ns 0.727ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLKFS " "Info: No valid register-to-register data paths exist for clock \"CLKFS\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst3 CLKFS MCLK 1.216 ns register " "Info: tsu for register \"inst3\" (data pin = \"CLKFS\", clock pin = \"MCLK\") is 1.216 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.480 ns + Longest pin register " "Info: + Longest pin to register delay is 3.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CLKFS 1 CLK PIN_J6 27 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 27; CLK Node = 'CLKFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKFS } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 256 592 760 272 "CLKFS" "" } { 632 352 408 648 "CLKFS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.739 ns) 3.480 ns inst3 2 REG LC_X7_Y10_N5 2 " "Info: 2: + IC(2.014 ns) + CELL(0.739 ns) = 3.480 ns; Loc. = LC_X7_Y10_N5; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { CLKFS inst3 } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 624 424 488 704 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 42.13 % ) " "Info: Total cell delay = 1.466 ns ( 42.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.014 ns ( 57.87 % ) " "Info: Total interconnect delay = 2.014 ns ( 57.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { CLKFS inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { CLKFS {} CLKFS~combout {} inst3 {} } { 0.000ns 0.000ns 2.014ns } { 0.000ns 0.727ns 0.739ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 624 424 488 704 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_K6 19 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 19; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 240 592 760 256 "MCLK" "" } { 440 848 920 456 "MCLK" "" } { 648 352 408 664 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns inst3 2 REG LC_X7_Y10_N5 2 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X7_Y10_N5; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { MCLK inst3 } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 624 424 488 704 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { CLKFS inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { CLKFS {} CLKFS~combout {} inst3 {} } { 0.000ns 0.000ns 2.014ns } { 0.000ns 0.727ns 0.739ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "MCLK SDOL F20_EmulateADC:inst9\|SRDATA\[23\] 9.420 ns register " "Info: tco from clock \"MCLK\" to destination pin \"SDOL\" through register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" is 9.420 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 6.472 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to source register is 6.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_K6 19 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 19; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 240 592 760 256 "MCLK" "" } { 440 848 920 456 "MCLK" "" } { 648 352 408 664 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK 2 REG LC_X12_Y4_N5 1 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X12_Y4_N5; Fanout = 1; REG Node = 'F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 3.079 ns F1_ReadADCFullSpeed:inst1\|SCKL 3 COMB LC_X12_Y4_N5 54 " "Info: 3: + IC(0.000 ns) + CELL(0.372 ns) = 3.079 ns; Loc. = LC_X12_Y4_N5; Fanout = 54; COMB Node = 'F1_ReadADCFullSpeed:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.819 ns) + CELL(0.574 ns) 6.472 ns F20_EmulateADC:inst9\|SRDATA\[23\] 4 REG LC_X5_Y4_N0 19 " "Info: 4: + IC(2.819 ns) + CELL(0.574 ns) = 6.472 ns; Loc. = LC_X5_Y4_N0; Fanout = 19; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { F1_ReadADCFullSpeed:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 38.35 % ) " "Info: Total cell delay = 2.482 ns ( 38.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.990 ns ( 61.65 % ) " "Info: Total interconnect delay = 3.990 ns ( 61.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.472 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.472 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|T_CNVen_SCK {} F1_ReadADCFullSpeed:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 2.819ns } { 0.000ns 0.727ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.713 ns + Longest register pin " "Info: + Longest register to pin delay is 2.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X5_Y4_N0 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N0; Fanout = 19; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(1.454 ns) 2.713 ns SDOL 2 PIN PIN_U5 0 " "Info: 2: + IC(1.259 ns) + CELL(1.454 ns) = 2.713 ns; Loc. = PIN_U5; Fanout = 0; PIN Node = 'SDOL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { F20_EmulateADC:inst9|SRDATA[23] SDOL } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 344 1176 1352 360 "SDOL" "" } { 296 864 912 312 "SDOL" "" } { 456 1080 1128 472 "SDOL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 53.59 % ) " "Info: Total cell delay = 1.454 ns ( 53.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.259 ns ( 46.41 % ) " "Info: Total interconnect delay = 1.259 ns ( 46.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { F20_EmulateADC:inst9|SRDATA[23] SDOL } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { F20_EmulateADC:inst9|SRDATA[23] {} SDOL {} } { 0.000ns 1.259ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.472 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.472 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|T_CNVen_SCK {} F1_ReadADCFullSpeed:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 2.819ns } { 0.000ns 0.727ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { F20_EmulateADC:inst9|SRDATA[23] SDOL } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { F20_EmulateADC:inst9|SRDATA[23] {} SDOL {} } { 0.000ns 1.259ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLKFS data_latch 6.657 ns Longest " "Info: Longest tpd from source pin \"CLKFS\" to destination pin \"data_latch\" is 6.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CLKFS 1 CLK PIN_J6 27 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 27; CLK Node = 'CLKFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKFS } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 256 592 760 272 "CLKFS" "" } { 632 352 408 648 "CLKFS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.013 ns) + CELL(0.571 ns) 3.311 ns inst5 2 COMB LC_X7_Y10_N6 25 " "Info: 2: + IC(2.013 ns) + CELL(0.571 ns) = 3.311 ns; Loc. = LC_X7_Y10_N6; Fanout = 25; COMB Node = 'inst5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { CLKFS inst5 } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 616 704 768 664 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(1.454 ns) 6.657 ns data_latch 3 PIN PIN_L6 0 " "Info: 3: + IC(1.892 ns) + CELL(1.454 ns) = 6.657 ns; Loc. = PIN_L6; Fanout = 0; PIN Node = 'data_latch'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.346 ns" { inst5 data_latch } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 632 912 1088 648 "data_latch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.752 ns ( 41.34 % ) " "Info: Total cell delay = 2.752 ns ( 41.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.905 ns ( 58.66 % ) " "Info: Total interconnect delay = 3.905 ns ( 58.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.657 ns" { CLKFS inst5 data_latch } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.657 ns" { CLKFS {} CLKFS~combout {} inst5 {} data_latch {} } { 0.000ns 0.000ns 2.013ns 1.892ns } { 0.000ns 0.727ns 0.571ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst3 CLKFS MCLK -0.870 ns register " "Info: th for register \"inst3\" (data pin = \"CLKFS\", clock pin = \"MCLK\") is -0.870 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 2.472 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_K6 19 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 19; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 240 592 760 256 "MCLK" "" } { 440 848 920 456 "MCLK" "" } { 648 352 408 664 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns inst3 2 REG LC_X7_Y10_N5 2 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X7_Y10_N5; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { MCLK inst3 } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 624 424 488 704 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 624 424 488 704 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.480 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CLKFS 1 CLK PIN_J6 27 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 27; CLK Node = 'CLKFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKFS } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 256 592 760 272 "CLKFS" "" } { 632 352 408 648 "CLKFS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.739 ns) 3.480 ns inst3 2 REG LC_X7_Y10_N5 2 " "Info: 2: + IC(2.014 ns) + CELL(0.739 ns) = 3.480 ns; Loc. = LC_X7_Y10_N5; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { CLKFS inst3 } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 624 424 488 704 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 42.13 % ) " "Info: Total cell delay = 1.466 ns ( 42.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.014 ns ( 57.87 % ) " "Info: Total interconnect delay = 2.014 ns ( 57.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { CLKFS inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { CLKFS {} CLKFS~combout {} inst3 {} } { 0.000ns 0.000ns 2.014ns } { 0.000ns 0.727ns 0.739ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { CLKFS inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { CLKFS {} CLKFS~combout {} inst3 {} } { 0.000ns 0.000ns 2.014ns } { 0.000ns 0.727ns 0.739ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 15:42:22 2025 " "Info: Processing ended: Thu Apr 17 15:42:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
