##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (ADC_SAR_IntClock:R vs. ADC_SAR_IntClock:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_SAR_IntClock             | Frequency: 23.67 MHz  | Target: 1.00 MHz    | 
Clock: ADC_SAR_IntClock(routed)     | N/A                   | Target: 1.00 MHz    | 
Clock: ADC_theACLK                  | N/A                   | Target: 2.67 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 2.67 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 47.06 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: UART_1_IntClock              | Frequency: 54.80 MHz  | Target: 0.08 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_IntClock  ADC_SAR_IntClock  1e+006           957757      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_IntClock  CyBUS_CLK         41666.7          32658       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         ADC_SAR_IntClock  41666.7          34279       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         CyBUS_CLK         41666.7          20417       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         UART_1_IntClock   41666.7          24341       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock   UART_1_IntClock   1.30417e+007     13023420    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase             
--------------  ------------  ---------------------------  
SCL(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out  20660         CyBUS_CLK(fixed-function):R  
Tx_1(0)_PAD     34870         UART_1_IntClock:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_IntClock
**********************************************
Clock: ADC_SAR_IntClock
Frequency: 23.67 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 957757p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38733
-------------------------------------   ----- 
End-of-path arrival time (ps)           38733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell43  18003  38733  957757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.06 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17020
-------------------------------------   ----- 
End-of-path arrival time (ps)           17020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3880   8590  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13720  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13720  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell5   3300  17020  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/ci         datapathcell6      0  17020  20417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 54.80 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023420p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12887
-------------------------------------   ----- 
End-of-path arrival time (ps)           12887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q            macrocell23   1250   1250  13023420  RISE       1
\UART_1:BUART:rx_counter_load\/main_3  macrocell6    5421   6671  13023420  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350  10021  13023420  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2866  12887  13023420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17020
-------------------------------------   ----- 
End-of-path arrival time (ps)           17020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3880   8590  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13720  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13720  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell5   3300  17020  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/ci         datapathcell6      0  17020  20417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_994/main_0
Capture Clock  : Net_994/clock_0
Path slack     : 34279p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_SAR_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell101   1250   1250  34279  RISE       1
Net_994/main_0                        macrocell100   2628   3878  34279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24341p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13855
-------------------------------------   ----- 
End-of-path arrival time (ps)           13855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell5         2009   2009  24341  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell7      6184   8193  24341  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  11543  24341  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2313  13855  24341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_994/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32658p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_994/q                                  macrocell100   1250   1250  32658  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell101   4249   5499  32658  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1


5.5::Critical Path Report for (ADC_SAR_IntClock:R vs. ADC_SAR_IntClock:R)
*************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 957757p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38733
-------------------------------------   ----- 
End-of-path arrival time (ps)           38733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell43  18003  38733  957757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023420p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12887
-------------------------------------   ----- 
End-of-path arrival time (ps)           12887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q            macrocell23   1250   1250  13023420  RISE       1
\UART_1:BUART:rx_counter_load\/main_3  macrocell6    5421   6671  13023420  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350  10021  13023420  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2866  12887  13023420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17020
-------------------------------------   ----- 
End-of-path arrival time (ps)           17020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3880   8590  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13720  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13720  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell5   3300  17020  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/ci         datapathcell6      0  17020  20417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13720
-------------------------------------   ----- 
End-of-path arrival time (ps)           13720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3880   8590  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13720  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13720  23717  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24341p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13855
-------------------------------------   ----- 
End-of-path arrival time (ps)           13855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell5         2009   2009  24341  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell7      6184   8193  24341  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  11543  24341  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2313  13855  24341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell5   3881   8591  27016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8590
-------------------------------------   ---- 
End-of-path arrival time (ps)           8590
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3880   8590  27017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_906/main_1
Capture Clock  : Net_906/clock_0
Path slack     : 27896p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10261
-------------------------------------   ----- 
End-of-path arrival time (ps)           10261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0       datapathcell4    760    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell5      0    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0       datapathcell5   1210   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell6      0   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell6   2740   4710  20417  RISE       1
Net_906/main_1                             macrocell103    5551  10261  27896  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                             macrocell103        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer2:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13188
-------------------------------------   ----- 
End-of-path arrival time (ps)           13188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0       datapathcell4    760    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell5      0    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0       datapathcell5   1210   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell6      0   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell6   2740   4710  20417  RISE       1
\Timer2:TimerUDB:status_tc\/main_1         macrocell12     2804   7514  27979  RISE       1
\Timer2:TimerUDB:status_tc\/q              macrocell12     3350  10864  27979  RISE       1
\Timer2:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2323  13188  27979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:rstSts:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28101p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7506
-------------------------------------   ---- 
End-of-path arrival time (ps)           7506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20417  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell6   2796   7506  28101  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 29032p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9125
-------------------------------------   ---- 
End-of-path arrival time (ps)           9125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell5       2009   2009  24341  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell26   7116   9125  29032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 29032p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9125
-------------------------------------   ---- 
End-of-path arrival time (ps)           9125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell5       2009   2009  24341  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell27   7116   9125  29032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 30654p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell5       2009   2009  24341  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell23   5493   7502  30654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 30654p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell5       2009   2009  24341  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell29   5493   7502  30654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 30655p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell5       2009   2009  24341  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell20   5493   7502  30655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 30655p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell5       2009   2009  24341  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell28   5493   7502  30655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer2:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30710p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  25168  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell6   3686   4896  30710  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer2:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  25168  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell5   2631   3841  31766  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  25168  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell4   2628   3838  31768  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_906/main_0
Capture Clock  : Net_906/clock_0
Path slack     : 32643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  25168  RISE       1
Net_906/main_0                                        macrocell103   4303   5513  32643  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                             macrocell103        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_994/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32658p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_994/q                                  macrocell100   1250   1250  32658  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell101   4249   5499  32658  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_994/main_0
Capture Clock  : Net_994/clock_0
Path slack     : 34279p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_SAR_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell101   1250   1250  34279  RISE       1
Net_994/main_0                        macrocell100   2628   3878  34279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34279p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_SAR_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell101   1250   1250  34279  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/main_0     macrocell102   2628   3878  34279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell101   1250   1250  34284  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell101   2623   3873  34284  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3333
-------------------------------------   ---- 
End-of-path arrival time (ps)           3333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:Sync:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR:Sync:genblk1[0]:INST\/out         synccell       1020   1020  34823  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell101   2313   3333  34823  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 957757p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38733
-------------------------------------   ----- 
End-of-path arrival time (ps)           38733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell43  18003  38733  957757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 957757p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38733
-------------------------------------   ----- 
End-of-path arrival time (ps)           38733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell49  18003  38733  957757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 957757p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38733
-------------------------------------   ----- 
End-of-path arrival time (ps)           38733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell80  18003  38733  957757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 957768p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38722
-------------------------------------   ----- 
End-of-path arrival time (ps)           38722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell63  17992  38722  957768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 957768p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38722
-------------------------------------   ----- 
End-of-path arrival time (ps)           38722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell90  17992  38722  957768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 959077p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37413
-------------------------------------   ----- 
End-of-path arrival time (ps)           37413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell36  16683  37413  959077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 959077p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37413
-------------------------------------   ----- 
End-of-path arrival time (ps)           37413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell58  16683  37413  959077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 959077p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37413
-------------------------------------   ----- 
End-of-path arrival time (ps)           37413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell71  16683  37413  959077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 959117p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37373
-------------------------------------   ----- 
End-of-path arrival time (ps)           37373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell40  16643  37373  959117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 959117p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37373
-------------------------------------   ----- 
End-of-path arrival time (ps)           37373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell64  16643  37373  959117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 959117p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37373
-------------------------------------   ----- 
End-of-path arrival time (ps)           37373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell74  16643  37373  959117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 959117p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37373
-------------------------------------   ----- 
End-of-path arrival time (ps)           37373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell76  16643  37373  959117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 961014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35476
-------------------------------------   ----- 
End-of-path arrival time (ps)           35476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell41  14746  35476  961014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 961014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35476
-------------------------------------   ----- 
End-of-path arrival time (ps)           35476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell53  14746  35476  961014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 961123p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35367
-------------------------------------   ----- 
End-of-path arrival time (ps)           35367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell61  14636  35367  961123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 961123p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35367
-------------------------------------   ----- 
End-of-path arrival time (ps)           35367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell67  14636  35367  961123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 961123p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35367
-------------------------------------   ----- 
End-of-path arrival time (ps)           35367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell89  14636  35367  961123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 961849p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34641
-------------------------------------   ----- 
End-of-path arrival time (ps)           34641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell44  13910  34641  961849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 961849p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34641
-------------------------------------   ----- 
End-of-path arrival time (ps)           34641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell93  13910  34641  961849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 961851p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34639
-------------------------------------   ----- 
End-of-path arrival time (ps)           34639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell42  13909  34639  961851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 961851p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34639
-------------------------------------   ----- 
End-of-path arrival time (ps)           34639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell47  13909  34639  961851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 961851p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34639
-------------------------------------   ----- 
End-of-path arrival time (ps)           34639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell56  13909  34639  961851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 961966p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34524
-------------------------------------   ----- 
End-of-path arrival time (ps)           34524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell45  13793  34524  961966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 961966p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34524
-------------------------------------   ----- 
End-of-path arrival time (ps)           34524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell62  13793  34524  961966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 961966p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34524
-------------------------------------   ----- 
End-of-path arrival time (ps)           34524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell75  13793  34524  961966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 961966p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34524
-------------------------------------   ----- 
End-of-path arrival time (ps)           34524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell99  13793  34524  961966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 961991p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34499
-------------------------------------   ----- 
End-of-path arrival time (ps)           34499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell50  13768  34499  961991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 961991p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34499
-------------------------------------   ----- 
End-of-path arrival time (ps)           34499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell55  13768  34499  961991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 961991p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34499
-------------------------------------   ----- 
End-of-path arrival time (ps)           34499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell57  13768  34499  961991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 962542p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33948
-------------------------------------   ----- 
End-of-path arrival time (ps)           33948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell68  13217  33948  962542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 962542p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33948
-------------------------------------   ----- 
End-of-path arrival time (ps)           33948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell85  13217  33948  962542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 962946p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33544
-------------------------------------   ----- 
End-of-path arrival time (ps)           33544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell82  12814  33544  962946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 962946p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33544
-------------------------------------   ----- 
End-of-path arrival time (ps)           33544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell91  12814  33544  962946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 963912p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32578
-------------------------------------   ----- 
End-of-path arrival time (ps)           32578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell72  11848  32578  963912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 963912p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32578
-------------------------------------   ----- 
End-of-path arrival time (ps)           32578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell92  11848  32578  963912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 964088p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32402
-------------------------------------   ----- 
End-of-path arrival time (ps)           32402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell81  11672  32402  964088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 964630p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31860
-------------------------------------   ----- 
End-of-path arrival time (ps)           31860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell48  11129  31860  964630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 965211p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31279
-------------------------------------   ----- 
End-of-path arrival time (ps)           31279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell37  10548  31279  965211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 965211p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31279
-------------------------------------   ----- 
End-of-path arrival time (ps)           31279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell54  10548  31279  965211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 965533p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30957
-------------------------------------   ----- 
End-of-path arrival time (ps)           30957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell70  10227  30957  965533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 965533p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30957
-------------------------------------   ----- 
End-of-path arrival time (ps)           30957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell83  10227  30957  965533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 965533p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30957
-------------------------------------   ----- 
End-of-path arrival time (ps)           30957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell98  10227  30957  965533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 965626p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30864
-------------------------------------   ----- 
End-of-path arrival time (ps)           30864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell66  10133  30864  965626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 965626p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30864
-------------------------------------   ----- 
End-of-path arrival time (ps)           30864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell84  10133  30864  965626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 965631p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30859
-------------------------------------   ----- 
End-of-path arrival time (ps)           30859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell79  10129  30859  965631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 965631p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30859
-------------------------------------   ----- 
End-of-path arrival time (ps)           30859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell86  10129  30859  965631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 965631p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30859
-------------------------------------   ----- 
End-of-path arrival time (ps)           30859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell88  10129  30859  965631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 965647p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30843
-------------------------------------   ----- 
End-of-path arrival time (ps)           30843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell46  10112  30843  965647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 965647p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30843
-------------------------------------   ----- 
End-of-path arrival time (ps)           30843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell65  10112  30843  965647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 966368p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30122
-------------------------------------   ----- 
End-of-path arrival time (ps)           30122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell38   9391  30122  966368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 966368p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30122
-------------------------------------   ----- 
End-of-path arrival time (ps)           30122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell69   9391  30122  966368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 966368p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30122
-------------------------------------   ----- 
End-of-path arrival time (ps)           30122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell73   9391  30122  966368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 966368p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30122
-------------------------------------   ----- 
End-of-path arrival time (ps)           30122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell87   9391  30122  966368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 966471p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30019
-------------------------------------   ----- 
End-of-path arrival time (ps)           30019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell39   9288  30019  966471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 966471p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30019
-------------------------------------   ----- 
End-of-path arrival time (ps)           30019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell52   9288  30019  966471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 967612p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28878
-------------------------------------   ----- 
End-of-path arrival time (ps)           28878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell77   8147  28878  967612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 967612p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28878
-------------------------------------   ----- 
End-of-path arrival time (ps)           28878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell97   8147  28878  967612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 967612p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28878
-------------------------------------   ----- 
End-of-path arrival time (ps)           28878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell59   8147  28878  967612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 967612p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28878
-------------------------------------   ----- 
End-of-path arrival time (ps)           28878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell95   8147  28878  967612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 967626p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28864
-------------------------------------   ----- 
End-of-path arrival time (ps)           28864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell51   8134  28864  967626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 971215p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25275
-------------------------------------   ----- 
End-of-path arrival time (ps)           25275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell60   4544  25275  971215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 971215p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25275
-------------------------------------   ----- 
End-of-path arrival time (ps)           25275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell78   4544  25275  971215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 971215p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25275
-------------------------------------   ----- 
End-of-path arrival time (ps)           25275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell94   4544  25275  971215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 971215p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25275
-------------------------------------   ----- 
End-of-path arrival time (ps)           25275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q               macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9858  11108  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  14458  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2922  17380  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  20730  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell96   4544  25275  971215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 978115p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18375
-------------------------------------   ----- 
End-of-path arrival time (ps)           18375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell42  17125  18375  978115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 978115p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18375
-------------------------------------   ----- 
End-of-path arrival time (ps)           18375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell47  17125  18375  978115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 978115p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18375
-------------------------------------   ----- 
End-of-path arrival time (ps)           18375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell56  17125  18375  978115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 979208p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17282
-------------------------------------   ----- 
End-of-path arrival time (ps)           17282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell45  16032  17282  979208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 979208p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17282
-------------------------------------   ----- 
End-of-path arrival time (ps)           17282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell62  16032  17282  979208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 979208p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17282
-------------------------------------   ----- 
End-of-path arrival time (ps)           17282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell75  16032  17282  979208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 979208p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17282
-------------------------------------   ----- 
End-of-path arrival time (ps)           17282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell99  16032  17282  979208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 979225p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17265
-------------------------------------   ----- 
End-of-path arrival time (ps)           17265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell82  16015  17265  979225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 979225p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17265
-------------------------------------   ----- 
End-of-path arrival time (ps)           17265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell91  16015  17265  979225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 979418p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17072
-------------------------------------   ----- 
End-of-path arrival time (ps)           17072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell44  15822  17072  979418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 979418p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17072
-------------------------------------   ----- 
End-of-path arrival time (ps)           17072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell93  15822  17072  979418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 979426p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17064
-------------------------------------   ----- 
End-of-path arrival time (ps)           17064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell50  15814  17064  979426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 979426p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17064
-------------------------------------   ----- 
End-of-path arrival time (ps)           17064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell55  15814  17064  979426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 979426p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17064
-------------------------------------   ----- 
End-of-path arrival time (ps)           17064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell57  15814  17064  979426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 979942p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16548
-------------------------------------   ----- 
End-of-path arrival time (ps)           16548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell68  15298  16548  979942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 979942p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16548
-------------------------------------   ----- 
End-of-path arrival time (ps)           16548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell85  15298  16548  979942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 980413p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16077
-------------------------------------   ----- 
End-of-path arrival time (ps)           16077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell44  14827  16077  980413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 980413p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16077
-------------------------------------   ----- 
End-of-path arrival time (ps)           16077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell93  14827  16077  980413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 980471p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16019
-------------------------------------   ----- 
End-of-path arrival time (ps)           16019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell81  14769  16019  980471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 980718p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15772
-------------------------------------   ----- 
End-of-path arrival time (ps)           15772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell44  14522  15772  980718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 980718p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15772
-------------------------------------   ----- 
End-of-path arrival time (ps)           15772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell93  14522  15772  980718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 980927p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15563
-------------------------------------   ----- 
End-of-path arrival time (ps)           15563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell42  14313  15563  980927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 980927p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15563
-------------------------------------   ----- 
End-of-path arrival time (ps)           15563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell47  14313  15563  980927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 980927p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15563
-------------------------------------   ----- 
End-of-path arrival time (ps)           15563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell56  14313  15563  980927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 981038p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15452
-------------------------------------   ----- 
End-of-path arrival time (ps)           15452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell50  14202  15452  981038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 981038p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15452
-------------------------------------   ----- 
End-of-path arrival time (ps)           15452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell55  14202  15452  981038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 981038p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15452
-------------------------------------   ----- 
End-of-path arrival time (ps)           15452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell57  14202  15452  981038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 981057p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15433
-------------------------------------   ----- 
End-of-path arrival time (ps)           15433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell42  14183  15433  981057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 981057p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15433
-------------------------------------   ----- 
End-of-path arrival time (ps)           15433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell47  14183  15433  981057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 981057p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15433
-------------------------------------   ----- 
End-of-path arrival time (ps)           15433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell56  14183  15433  981057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 981231p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15259
-------------------------------------   ----- 
End-of-path arrival time (ps)           15259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell42  14009  15259  981231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 981231p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15259
-------------------------------------   ----- 
End-of-path arrival time (ps)           15259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell47  14009  15259  981231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 981231p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15259
-------------------------------------   ----- 
End-of-path arrival time (ps)           15259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell56  14009  15259  981231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 981244p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15246
-------------------------------------   ----- 
End-of-path arrival time (ps)           15246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell66  13996  15246  981244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 981244p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15246
-------------------------------------   ----- 
End-of-path arrival time (ps)           15246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell84  13996  15246  981244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 981296p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15194
-------------------------------------   ----- 
End-of-path arrival time (ps)           15194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell43  13944  15194  981296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 981296p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15194
-------------------------------------   ----- 
End-of-path arrival time (ps)           15194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell49  13944  15194  981296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 981296p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15194
-------------------------------------   ----- 
End-of-path arrival time (ps)           15194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell80  13944  15194  981296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 981336p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15154
-------------------------------------   ----- 
End-of-path arrival time (ps)           15154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell50  13904  15154  981336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 981336p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15154
-------------------------------------   ----- 
End-of-path arrival time (ps)           15154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell55  13904  15154  981336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 981336p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15154
-------------------------------------   ----- 
End-of-path arrival time (ps)           15154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell57  13904  15154  981336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 981569p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14921
-------------------------------------   ----- 
End-of-path arrival time (ps)           14921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell41  13671  14921  981569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 981569p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14921
-------------------------------------   ----- 
End-of-path arrival time (ps)           14921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell53  13671  14921  981569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 981579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14911
-------------------------------------   ----- 
End-of-path arrival time (ps)           14911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell61  13661  14911  981579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 981579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14911
-------------------------------------   ----- 
End-of-path arrival time (ps)           14911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell67  13661  14911  981579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 981579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14911
-------------------------------------   ----- 
End-of-path arrival time (ps)           14911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell89  13661  14911  981579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 981650p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14840
-------------------------------------   ----- 
End-of-path arrival time (ps)           14840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell50  13590  14840  981650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 981650p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14840
-------------------------------------   ----- 
End-of-path arrival time (ps)           14840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell55  13590  14840  981650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 981650p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14840
-------------------------------------   ----- 
End-of-path arrival time (ps)           14840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell57  13590  14840  981650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 981707p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14783
-------------------------------------   ----- 
End-of-path arrival time (ps)           14783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell44  13533  14783  981707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 981707p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14783
-------------------------------------   ----- 
End-of-path arrival time (ps)           14783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell93  13533  14783  981707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 981806p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14684
-------------------------------------   ----- 
End-of-path arrival time (ps)           14684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell46  13434  14684  981806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 981806p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14684
-------------------------------------   ----- 
End-of-path arrival time (ps)           14684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell65  13434  14684  981806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 981910p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14580
-------------------------------------   ----- 
End-of-path arrival time (ps)           14580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell41  13330  14580  981910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 981910p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14580
-------------------------------------   ----- 
End-of-path arrival time (ps)           14580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell53  13330  14580  981910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 982212p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14278
-------------------------------------   ----- 
End-of-path arrival time (ps)           14278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell39  13028  14278  982212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 982212p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14278
-------------------------------------   ----- 
End-of-path arrival time (ps)           14278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell52  13028  14278  982212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 982222p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14268
-------------------------------------   ----- 
End-of-path arrival time (ps)           14268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell41  13018  14268  982222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 982222p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14268
-------------------------------------   ----- 
End-of-path arrival time (ps)           14268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell53  13018  14268  982222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 982243p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14247
-------------------------------------   ----- 
End-of-path arrival time (ps)           14247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell79  12997  14247  982243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 982243p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14247
-------------------------------------   ----- 
End-of-path arrival time (ps)           14247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell86  12997  14247  982243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 982243p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14247
-------------------------------------   ----- 
End-of-path arrival time (ps)           14247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell88  12997  14247  982243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 982474p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14016
-------------------------------------   ----- 
End-of-path arrival time (ps)           14016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell61  12766  14016  982474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 982474p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14016
-------------------------------------   ----- 
End-of-path arrival time (ps)           14016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell67  12766  14016  982474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 982474p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14016
-------------------------------------   ----- 
End-of-path arrival time (ps)           14016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell89  12766  14016  982474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 982667p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13823
-------------------------------------   ----- 
End-of-path arrival time (ps)           13823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell40  12573  13823  982667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 982667p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13823
-------------------------------------   ----- 
End-of-path arrival time (ps)           13823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell64  12573  13823  982667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 982667p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13823
-------------------------------------   ----- 
End-of-path arrival time (ps)           13823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell74  12573  13823  982667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 982667p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13823
-------------------------------------   ----- 
End-of-path arrival time (ps)           13823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell76  12573  13823  982667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 982792p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13698
-------------------------------------   ----- 
End-of-path arrival time (ps)           13698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell61  12448  13698  982792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 982792p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13698
-------------------------------------   ----- 
End-of-path arrival time (ps)           13698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell67  12448  13698  982792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 982792p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13698
-------------------------------------   ----- 
End-of-path arrival time (ps)           13698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell89  12448  13698  982792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 983213p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13277
-------------------------------------   ----- 
End-of-path arrival time (ps)           13277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell72  12027  13277  983213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 983213p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13277
-------------------------------------   ----- 
End-of-path arrival time (ps)           13277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell92  12027  13277  983213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 983221p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13269
-------------------------------------   ----- 
End-of-path arrival time (ps)           13269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell70  12019  13269  983221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 983221p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13269
-------------------------------------   ----- 
End-of-path arrival time (ps)           13269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell83  12019  13269  983221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 983221p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13269
-------------------------------------   ----- 
End-of-path arrival time (ps)           13269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell98  12019  13269  983221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 983496p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12994
-------------------------------------   ----- 
End-of-path arrival time (ps)           12994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell63  11744  12994  983496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 983496p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12994
-------------------------------------   ----- 
End-of-path arrival time (ps)           12994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell90  11744  12994  983496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 983503p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12987
-------------------------------------   ----- 
End-of-path arrival time (ps)           12987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell36  11737  12987  983503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 983503p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12987
-------------------------------------   ----- 
End-of-path arrival time (ps)           12987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell58  11737  12987  983503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 983503p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12987
-------------------------------------   ----- 
End-of-path arrival time (ps)           12987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell71  11737  12987  983503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 983732p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12758
-------------------------------------   ----- 
End-of-path arrival time (ps)           12758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell42  11508  12758  983732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 983732p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12758
-------------------------------------   ----- 
End-of-path arrival time (ps)           12758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell47  11508  12758  983732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 983732p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12758
-------------------------------------   ----- 
End-of-path arrival time (ps)           12758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell56  11508  12758  983732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 983732p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12758
-------------------------------------   ----- 
End-of-path arrival time (ps)           12758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell44  11508  12758  983732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 983732p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12758
-------------------------------------   ----- 
End-of-path arrival time (ps)           12758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell93  11508  12758  983732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 983752p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12738
-------------------------------------   ----- 
End-of-path arrival time (ps)           12738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell50  11488  12738  983752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 983752p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12738
-------------------------------------   ----- 
End-of-path arrival time (ps)           12738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell55  11488  12738  983752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 983752p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12738
-------------------------------------   ----- 
End-of-path arrival time (ps)           12738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell57  11488  12738  983752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 983808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12682
-------------------------------------   ----- 
End-of-path arrival time (ps)           12682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell41  11432  12682  983808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 983808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12682
-------------------------------------   ----- 
End-of-path arrival time (ps)           12682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell53  11432  12682  983808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 983878p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12612
-------------------------------------   ----- 
End-of-path arrival time (ps)           12612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell40  11362  12612  983878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 983878p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12612
-------------------------------------   ----- 
End-of-path arrival time (ps)           12612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell64  11362  12612  983878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 983878p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12612
-------------------------------------   ----- 
End-of-path arrival time (ps)           12612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell74  11362  12612  983878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 983878p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12612
-------------------------------------   ----- 
End-of-path arrival time (ps)           12612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell76  11362  12612  983878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 983882p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12608
-------------------------------------   ----- 
End-of-path arrival time (ps)           12608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell63  11358  12608  983882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 983882p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12608
-------------------------------------   ----- 
End-of-path arrival time (ps)           12608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell90  11358  12608  983882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 983885p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12605
-------------------------------------   ----- 
End-of-path arrival time (ps)           12605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell36  11355  12605  983885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 983885p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12605
-------------------------------------   ----- 
End-of-path arrival time (ps)           12605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell58  11355  12605  983885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 983885p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12605
-------------------------------------   ----- 
End-of-path arrival time (ps)           12605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell71  11355  12605  983885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 983958p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12532
-------------------------------------   ----- 
End-of-path arrival time (ps)           12532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell70  11282  12532  983958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 983958p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12532
-------------------------------------   ----- 
End-of-path arrival time (ps)           12532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell83  11282  12532  983958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 983958p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12532
-------------------------------------   ----- 
End-of-path arrival time (ps)           12532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell98  11282  12532  983958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 983968p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12522
-------------------------------------   ----- 
End-of-path arrival time (ps)           12522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell59  11272  12522  983968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 983968p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12522
-------------------------------------   ----- 
End-of-path arrival time (ps)           12522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell95  11272  12522  983968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 983972p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12518
-------------------------------------   ----- 
End-of-path arrival time (ps)           12518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell77  11268  12518  983972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 983972p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12518
-------------------------------------   ----- 
End-of-path arrival time (ps)           12518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell97  11268  12518  983972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 983997p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12493
-------------------------------------   ----- 
End-of-path arrival time (ps)           12493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell60  11243  12493  983997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 983997p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12493
-------------------------------------   ----- 
End-of-path arrival time (ps)           12493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell78  11243  12493  983997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 983997p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12493
-------------------------------------   ----- 
End-of-path arrival time (ps)           12493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell94  11243  12493  983997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 983997p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12493
-------------------------------------   ----- 
End-of-path arrival time (ps)           12493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell96  11243  12493  983997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 984000p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12490
-------------------------------------   ----- 
End-of-path arrival time (ps)           12490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell51  11240  12490  984000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 984144p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12346
-------------------------------------   ----- 
End-of-path arrival time (ps)           12346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell44  11096  12346  984144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 984144p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12346
-------------------------------------   ----- 
End-of-path arrival time (ps)           12346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell93  11096  12346  984144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 984208p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12282
-------------------------------------   ----- 
End-of-path arrival time (ps)           12282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell43  11032  12282  984208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984208p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12282
-------------------------------------   ----- 
End-of-path arrival time (ps)           12282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell49  11032  12282  984208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984208p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12282
-------------------------------------   ----- 
End-of-path arrival time (ps)           12282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell80  11032  12282  984208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 984275p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12215
-------------------------------------   ----- 
End-of-path arrival time (ps)           12215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell37  10965  12215  984275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 984275p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12215
-------------------------------------   ----- 
End-of-path arrival time (ps)           12215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell54  10965  12215  984275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 984287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12203
-------------------------------------   ----- 
End-of-path arrival time (ps)           12203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell38  10953  12203  984287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 984287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12203
-------------------------------------   ----- 
End-of-path arrival time (ps)           12203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell69  10953  12203  984287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 984287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12203
-------------------------------------   ----- 
End-of-path arrival time (ps)           12203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell73  10953  12203  984287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 984287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12203
-------------------------------------   ----- 
End-of-path arrival time (ps)           12203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell87  10953  12203  984287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 984333p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12157
-------------------------------------   ----- 
End-of-path arrival time (ps)           12157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell70  10907  12157  984333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 984333p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12157
-------------------------------------   ----- 
End-of-path arrival time (ps)           12157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell83  10907  12157  984333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 984333p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12157
-------------------------------------   ----- 
End-of-path arrival time (ps)           12157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell98  10907  12157  984333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 984380p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12110
-------------------------------------   ----- 
End-of-path arrival time (ps)           12110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell45  10860  12110  984380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 984380p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12110
-------------------------------------   ----- 
End-of-path arrival time (ps)           12110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell62  10860  12110  984380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 984380p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12110
-------------------------------------   ----- 
End-of-path arrival time (ps)           12110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell75  10860  12110  984380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 984380p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12110
-------------------------------------   ----- 
End-of-path arrival time (ps)           12110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell99  10860  12110  984380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 984393p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12097
-------------------------------------   ----- 
End-of-path arrival time (ps)           12097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell82  10847  12097  984393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 984393p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12097
-------------------------------------   ----- 
End-of-path arrival time (ps)           12097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell91  10847  12097  984393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 984408p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -4060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  984408  RISE       1
\ADC_SAR:bSAR_SEQ:cnt_enable\/main_1      macrocell11    2781   3991  984408  RISE       1
\ADC_SAR:bSAR_SEQ:cnt_enable\/q           macrocell11    3350   7341  984408  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/enable  count7cell     4191  11532  984408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 984489p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell72  10751  12001  984489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 984489p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell92  10751  12001  984489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 984490p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12000
-------------------------------------   ----- 
End-of-path arrival time (ps)           12000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell43  10750  12000  984490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984490p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12000
-------------------------------------   ----- 
End-of-path arrival time (ps)           12000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell49  10750  12000  984490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984490p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12000
-------------------------------------   ----- 
End-of-path arrival time (ps)           12000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell80  10750  12000  984490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 984638p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11852
-------------------------------------   ----- 
End-of-path arrival time (ps)           11852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell43  10602  11852  984638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984638p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11852
-------------------------------------   ----- 
End-of-path arrival time (ps)           11852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell49  10602  11852  984638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984638p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11852
-------------------------------------   ----- 
End-of-path arrival time (ps)           11852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell80  10602  11852  984638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 984650p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11840
-------------------------------------   ----- 
End-of-path arrival time (ps)           11840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell63  10590  11840  984650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 984650p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11840
-------------------------------------   ----- 
End-of-path arrival time (ps)           11840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell90  10590  11840  984650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 984657p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell72  10583  11833  984657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 984657p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell92  10583  11833  984657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 984659p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11831
-------------------------------------   ----- 
End-of-path arrival time (ps)           11831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell42  10581  11831  984659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 984659p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11831
-------------------------------------   ----- 
End-of-path arrival time (ps)           11831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell47  10581  11831  984659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 984659p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11831
-------------------------------------   ----- 
End-of-path arrival time (ps)           11831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell56  10581  11831  984659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 984736p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11754
-------------------------------------   ----- 
End-of-path arrival time (ps)           11754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell40  10504  11754  984736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 984736p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11754
-------------------------------------   ----- 
End-of-path arrival time (ps)           11754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell64  10504  11754  984736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 984736p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11754
-------------------------------------   ----- 
End-of-path arrival time (ps)           11754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell74  10504  11754  984736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984736p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11754
-------------------------------------   ----- 
End-of-path arrival time (ps)           11754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell76  10504  11754  984736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 984778p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11712
-------------------------------------   ----- 
End-of-path arrival time (ps)           11712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell61  10462  11712  984778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 984778p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11712
-------------------------------------   ----- 
End-of-path arrival time (ps)           11712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell67  10462  11712  984778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 984778p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11712
-------------------------------------   ----- 
End-of-path arrival time (ps)           11712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell89  10462  11712  984778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 984805p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11685
-------------------------------------   ----- 
End-of-path arrival time (ps)           11685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell40  10435  11685  984805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 984805p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11685
-------------------------------------   ----- 
End-of-path arrival time (ps)           11685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell64  10435  11685  984805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 984805p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11685
-------------------------------------   ----- 
End-of-path arrival time (ps)           11685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell74  10435  11685  984805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984805p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11685
-------------------------------------   ----- 
End-of-path arrival time (ps)           11685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell76  10435  11685  984805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 984857p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11633
-------------------------------------   ----- 
End-of-path arrival time (ps)           11633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell36  10383  11633  984857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 984857p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11633
-------------------------------------   ----- 
End-of-path arrival time (ps)           11633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell58  10383  11633  984857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 984857p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11633
-------------------------------------   ----- 
End-of-path arrival time (ps)           11633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell71  10383  11633  984857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 984863p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell72  10377  11627  984863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 984863p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell92  10377  11627  984863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 984973p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell41  10267  11517  984973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 984973p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell53  10267  11517  984973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 984987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11503
-------------------------------------   ----- 
End-of-path arrival time (ps)           11503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell61  10253  11503  984987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 984987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11503
-------------------------------------   ----- 
End-of-path arrival time (ps)           11503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell67  10253  11503  984987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 984987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11503
-------------------------------------   ----- 
End-of-path arrival time (ps)           11503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell89  10253  11503  984987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 985044p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11446
-------------------------------------   ----- 
End-of-path arrival time (ps)           11446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell63  10196  11446  985044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985044p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11446
-------------------------------------   ----- 
End-of-path arrival time (ps)           11446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell90  10196  11446  985044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 985065p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11425
-------------------------------------   ----- 
End-of-path arrival time (ps)           11425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell50  10175  11425  985065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 985065p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11425
-------------------------------------   ----- 
End-of-path arrival time (ps)           11425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell55  10175  11425  985065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 985065p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11425
-------------------------------------   ----- 
End-of-path arrival time (ps)           11425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell57  10175  11425  985065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 985086p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11404
-------------------------------------   ----- 
End-of-path arrival time (ps)           11404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell68  10154  11404  985086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985086p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11404
-------------------------------------   ----- 
End-of-path arrival time (ps)           11404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell85  10154  11404  985086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 985183p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11307
-------------------------------------   ----- 
End-of-path arrival time (ps)           11307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell70  10057  11307  985183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 985183p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11307
-------------------------------------   ----- 
End-of-path arrival time (ps)           11307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell83  10057  11307  985183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 985183p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11307
-------------------------------------   ----- 
End-of-path arrival time (ps)           11307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell98  10057  11307  985183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 985287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11203
-------------------------------------   ----- 
End-of-path arrival time (ps)           11203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell38   9953  11203  985287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11203
-------------------------------------   ----- 
End-of-path arrival time (ps)           11203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell69   9953  11203  985287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 985287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11203
-------------------------------------   ----- 
End-of-path arrival time (ps)           11203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell73   9953  11203  985287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 985287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11203
-------------------------------------   ----- 
End-of-path arrival time (ps)           11203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell87   9953  11203  985287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 985302p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11188
-------------------------------------   ----- 
End-of-path arrival time (ps)           11188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell63   9938  11188  985302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985302p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11188
-------------------------------------   ----- 
End-of-path arrival time (ps)           11188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell90   9938  11188  985302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 985373p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell48   9867  11117  985373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 985449p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11041
-------------------------------------   ----- 
End-of-path arrival time (ps)           11041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell40   9791  11041  985449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985449p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11041
-------------------------------------   ----- 
End-of-path arrival time (ps)           11041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell64   9791  11041  985449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 985449p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11041
-------------------------------------   ----- 
End-of-path arrival time (ps)           11041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell74   9791  11041  985449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 985449p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11041
-------------------------------------   ----- 
End-of-path arrival time (ps)           11041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell76   9791  11041  985449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 985611p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10879
-------------------------------------   ----- 
End-of-path arrival time (ps)           10879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell81   9629  10879  985611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 985677p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10813
-------------------------------------   ----- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell38   9563  10813  985677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985677p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10813
-------------------------------------   ----- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell69   9563  10813  985677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 985677p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10813
-------------------------------------   ----- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell73   9563  10813  985677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 985677p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10813
-------------------------------------   ----- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell87   9563  10813  985677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985700p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell43   9540  10790  985700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 985700p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell49   9540  10790  985700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 985700p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell80   9540  10790  985700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 985703p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10787
-------------------------------------   ----- 
End-of-path arrival time (ps)           10787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell36   9537  10787  985703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 985703p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10787
-------------------------------------   ----- 
End-of-path arrival time (ps)           10787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell58   9537  10787  985703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 985703p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10787
-------------------------------------   ----- 
End-of-path arrival time (ps)           10787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell71   9537  10787  985703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985815p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10675
-------------------------------------   ----- 
End-of-path arrival time (ps)           10675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell72   9425  10675  985815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 985815p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10675
-------------------------------------   ----- 
End-of-path arrival time (ps)           10675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell92   9425  10675  985815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 985826p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10664
-------------------------------------   ----- 
End-of-path arrival time (ps)           10664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell70   9414  10664  985826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 985826p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10664
-------------------------------------   ----- 
End-of-path arrival time (ps)           10664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell83   9414  10664  985826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 985826p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10664
-------------------------------------   ----- 
End-of-path arrival time (ps)           10664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell98   9414  10664  985826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 985843p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10647
-------------------------------------   ----- 
End-of-path arrival time (ps)           10647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell37   9397  10647  985843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 985843p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10647
-------------------------------------   ----- 
End-of-path arrival time (ps)           10647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell54   9397  10647  985843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 985962p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10528
-------------------------------------   ----- 
End-of-path arrival time (ps)           10528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell37   9278  10528  985962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 985962p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10528
-------------------------------------   ----- 
End-of-path arrival time (ps)           10528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell54   9278  10528  985962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985988p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10502
-------------------------------------   ----- 
End-of-path arrival time (ps)           10502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell72   9252  10502  985988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 985988p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10502
-------------------------------------   ----- 
End-of-path arrival time (ps)           10502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell92   9252  10502  985988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986076p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10414
-------------------------------------   ----- 
End-of-path arrival time (ps)           10414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell36   9164  10414  986076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 986076p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10414
-------------------------------------   ----- 
End-of-path arrival time (ps)           10414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell58   9164  10414  986076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 986076p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10414
-------------------------------------   ----- 
End-of-path arrival time (ps)           10414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell71   9164  10414  986076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986235p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10255
-------------------------------------   ----- 
End-of-path arrival time (ps)           10255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell37   9005  10255  986235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 986235p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10255
-------------------------------------   ----- 
End-of-path arrival time (ps)           10255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell54   9005  10255  986235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 986369p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10121
-------------------------------------   ----- 
End-of-path arrival time (ps)           10121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell81   8871  10121  986369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986518p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell70   8722   9972  986518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986518p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell83   8722   9972  986518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986518p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell98   8722   9972  986518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 986526p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell38   8714   9964  986526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 986526p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell69   8714   9964  986526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 986526p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell73   8714   9964  986526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 986526p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell87   8714   9964  986526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986609p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9881
-------------------------------------   ---- 
End-of-path arrival time (ps)           9881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell41   8631   9881  986609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 986609p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9881
-------------------------------------   ---- 
End-of-path arrival time (ps)           9881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell53   8631   9881  986609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 986622p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9868
-------------------------------------   ---- 
End-of-path arrival time (ps)           9868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell61   8618   9868  986622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 986622p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9868
-------------------------------------   ---- 
End-of-path arrival time (ps)           9868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell67   8618   9868  986622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986622p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9868
-------------------------------------   ---- 
End-of-path arrival time (ps)           9868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell89   8618   9868  986622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986879p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9611
-------------------------------------   ---- 
End-of-path arrival time (ps)           9611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell37   8361   9611  986879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 986879p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9611
-------------------------------------   ---- 
End-of-path arrival time (ps)           9611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell54   8361   9611  986879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 986892p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9598
-------------------------------------   ---- 
End-of-path arrival time (ps)           9598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell38   8348   9598  986892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 986892p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9598
-------------------------------------   ---- 
End-of-path arrival time (ps)           9598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell69   8348   9598  986892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 986892p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9598
-------------------------------------   ---- 
End-of-path arrival time (ps)           9598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell73   8348   9598  986892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 986892p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9598
-------------------------------------   ---- 
End-of-path arrival time (ps)           9598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell87   8348   9598  986892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 986926p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9564
-------------------------------------   ---- 
End-of-path arrival time (ps)           9564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell82   8314   9564  986926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 986926p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9564
-------------------------------------   ---- 
End-of-path arrival time (ps)           9564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell91   8314   9564  986926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 986974p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9516
-------------------------------------   ---- 
End-of-path arrival time (ps)           9516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell39   8266   9516  986974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 986974p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9516
-------------------------------------   ---- 
End-of-path arrival time (ps)           9516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell52   8266   9516  986974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 987009p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell48   8231   9481  987009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 987323p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell45   7917   9167  987323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 987323p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell62   7917   9167  987323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987323p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell75   7917   9167  987323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 987323p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell99   7917   9167  987323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 987342p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9148
-------------------------------------   ---- 
End-of-path arrival time (ps)           9148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell68   7898   9148  987342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 987342p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9148
-------------------------------------   ---- 
End-of-path arrival time (ps)           9148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell85   7898   9148  987342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987342p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9148
-------------------------------------   ---- 
End-of-path arrival time (ps)           9148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell39   7898   9148  987342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 987342p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9148
-------------------------------------   ---- 
End-of-path arrival time (ps)           9148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell52   7898   9148  987342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 987466p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell43   7774   9024  987466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 987466p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell49   7774   9024  987466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 987466p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell80   7774   9024  987466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 987593p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8897
-------------------------------------   ---- 
End-of-path arrival time (ps)           8897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell48   7647   8897  987593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell40   7529   8779  987711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 987711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell64   7529   8779  987711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 987711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell74   7529   8779  987711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell76   7529   8779  987711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987723p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell36   7517   8767  987723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987723p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell58   7517   8767  987723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 987723p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell71   7517   8767  987723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 987888p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell68   7352   8602  987888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 987888p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell85   7352   8602  987888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 987898p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8592
-------------------------------------   ---- 
End-of-path arrival time (ps)           8592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell81   7342   8592  987898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 988104p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell39   7136   8386  988104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 988104p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell52   7136   8386  988104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988135p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8355
-------------------------------------   ---- 
End-of-path arrival time (ps)           8355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell48   7105   8355  988135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 988185p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  963428  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell35   6365   8305  988185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988259p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8231
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell59   6981   8231  988259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988259p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8231
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell95   6981   8231  988259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 988275p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell38   6965   8215  988275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 988275p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell69   6965   8215  988275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 988275p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell73   6965   8215  988275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988275p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell87   6965   8215  988275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988433p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell48   6807   8057  988433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 988610p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7880
-------------------------------------   ---- 
End-of-path arrival time (ps)           7880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell45   6630   7880  988610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 988610p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7880
-------------------------------------   ---- 
End-of-path arrival time (ps)           7880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell62   6630   7880  988610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 988610p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7880
-------------------------------------   ---- 
End-of-path arrival time (ps)           7880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell75   6630   7880  988610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 988610p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7880
-------------------------------------   ---- 
End-of-path arrival time (ps)           7880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell99   6630   7880  988610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 988661p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7829
-------------------------------------   ---- 
End-of-path arrival time (ps)           7829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell66   6579   7829  988661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 988661p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7829
-------------------------------------   ---- 
End-of-path arrival time (ps)           7829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell84   6579   7829  988661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988774p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell59   6466   7716  988774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988774p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell95   6466   7716  988774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 988787p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell60   6453   7703  988787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 988787p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell78   6453   7703  988787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 988787p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell94   6453   7703  988787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 988787p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell96   6453   7703  988787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 988843p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell60   6397   7647  988843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 988843p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell78   6397   7647  988843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 988843p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell94   6397   7647  988843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 988843p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell96   6397   7647  988843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 988845p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell51   6395   7645  988845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 988943p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7547
-------------------------------------   ---- 
End-of-path arrival time (ps)           7547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell37   6297   7547  988943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 988943p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7547
-------------------------------------   ---- 
End-of-path arrival time (ps)           7547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell54   6297   7547  988943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 989014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell63   6226   7476  989014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 989014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  957757  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell90   6226   7476  989014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 989058p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell46   6182   7432  989058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 989058p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell65   6182   7432  989058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 989077p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell79   6163   7413  989077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 989077p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell86   6163   7413  989077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 989077p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell88   6163   7413  989077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 989189p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell82   6051   7301  989189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 989189p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell91   6051   7301  989189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 989276p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7214
-------------------------------------   ---- 
End-of-path arrival time (ps)           7214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell60   5964   7214  989276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989276p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7214
-------------------------------------   ---- 
End-of-path arrival time (ps)           7214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell78   5964   7214  989276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 989276p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7214
-------------------------------------   ---- 
End-of-path arrival time (ps)           7214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell94   5964   7214  989276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 989276p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7214
-------------------------------------   ---- 
End-of-path arrival time (ps)           7214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell96   5964   7214  989276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_994/q
Path End       : \ADC_SAR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 989292p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10208
-------------------------------------   ----- 
End-of-path arrival time (ps)           10208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
Net_994/q                           macrocell100   1250   1250  989292  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/status_0  statuscell1    8958  10208  989292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/clock                            statuscell1         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 989371p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell82   5869   7119  989371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 989371p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell91   5869   7119  989371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 989500p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6990
-------------------------------------   ---- 
End-of-path arrival time (ps)           6990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell51   5740   6990  989500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 989545p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6945
-------------------------------------   ---- 
End-of-path arrival time (ps)           6945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell77   5695   6945  989545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 989545p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6945
-------------------------------------   ---- 
End-of-path arrival time (ps)           6945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell97   5695   6945  989545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 989808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  963660  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell33   4742   6682  989808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 989842p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6648
-------------------------------------   ---- 
End-of-path arrival time (ps)           6648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell51   5398   6648  989842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 989870p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell48   5370   6620  989870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 989932p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell68   5308   6558  989932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 989932p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell85   5308   6558  989932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 989942p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell59   5298   6548  989942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 989942p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  960517  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell95   5298   6548  989942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 989963p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell46   5277   6527  989963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 989963p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell65   5277   6527  989963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 989982p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell79   5258   6508  989982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 989982p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell86   5258   6508  989982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 989982p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell88   5258   6508  989982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 989982p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell66   5258   6508  989982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 989982p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell84   5258   6508  989982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 990073p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6417
-------------------------------------   ---- 
End-of-path arrival time (ps)           6417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell77   5167   6417  990073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990073p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6417
-------------------------------------   ---- 
End-of-path arrival time (ps)           6417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell97   5167   6417  990073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 990273p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell59   4967   6217  990273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990273p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell95   4967   6217  990273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 990277p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6213
-------------------------------------   ---- 
End-of-path arrival time (ps)           6213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell77   4963   6213  990277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990277p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6213
-------------------------------------   ---- 
End-of-path arrival time (ps)           6213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell97   4963   6213  990277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 990319p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell81   4921   6171  990319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 990321p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell45   4919   6169  990321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 990321p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell62   4919   6169  990321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 990321p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell75   4919   6169  990321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 990321p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell99   4919   6169  990321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 990439p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6051
-------------------------------------   ---- 
End-of-path arrival time (ps)           6051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  964600  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell30   4111   6051  990439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 990605p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  964581  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell34   3945   5885  990605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 990652p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3988
-------------------------------------   ---- 
End-of-path arrival time (ps)           3988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  984408  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/load  count7cell     2778   3988  990652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell82   4432   5682  990808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 990808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell91   4432   5682  990808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 990809p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell68   4431   5681  990809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 990809p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell85   4431   5681  990809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 991019p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  964253  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell31   3531   5471  991019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991052p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5438
-------------------------------------   ---- 
End-of-path arrival time (ps)           5438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell81   4188   5438  991052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 991062p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell45   4178   5428  991062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 991062p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell62   4178   5428  991062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 991062p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell75   4178   5428  991062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991062p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell99   4178   5428  991062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 991081p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell79   4159   5409  991081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 991081p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell86   4159   5409  991081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 991081p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell88   4159   5409  991081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 991082p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell66   4158   5408  991082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 991082p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell84   4158   5408  991082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 991188p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  964588  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell32   3362   5302  991188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 991205p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell77   4035   5285  991205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 991205p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell97   4035   5285  991205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991210p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell60   4030   5280  991210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 991210p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell78   4030   5280  991210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 991210p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell94   4030   5280  991210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 991210p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell96   4030   5280  991210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991210p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell51   4030   5280  991210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 991345p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell46   3895   5145  991345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991345p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell65   3895   5145  991345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 991475p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell59   3765   5015  991475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 991475p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  961156  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell95   3765   5015  991475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 991869p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell66   3371   4621  991869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 991869p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell84   3371   4621  991869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 991871p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell79   3369   4619  991871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 991871p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell86   3369   4619  991871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 991871p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell88   3369   4619  991871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 991871p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell46   3369   4619  991871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991871p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell65   3369   4619  991871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 992058p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell66   3182   4432  992058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 992058p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell84   3182   4432  992058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 992061p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell79   3179   4429  992061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 992061p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell86   3179   4429  992061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 992061p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell88   3179   4429  992061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 992061p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell39   3179   4429  992061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 992061p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell52   3179   4429  992061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 992064p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell46   3176   4426  992064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 992064p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959949  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell65   3176   4426  992064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 992136p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell39   3104   4354  992136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 992136p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  960511  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell52   3104   4354  992136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 992140p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell51   3100   4350  992140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 992141p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell60   3099   4349  992141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 992141p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell78   3099   4349  992141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 992141p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell94   3099   4349  992141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 992141p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell96   3099   4349  992141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 992262p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell77   2978   4228  992262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 992262p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  961970  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell97   2978   4228  992262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 992708p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -2100
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  992708  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3982   5192  992708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/clock                            statuscell1         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_994/main_1
Capture Clock  : Net_994/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:nrq_reg\/q  macrocell102   1250   1250  992945  RISE       1
Net_994/main_1                macrocell100   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_994/clk_en
Capture Clock  : Net_994/clock_0
Path slack     : 993488p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -2100
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  992708  RISE       1
Net_994/clk_en                        macrocell100   3202   4412  993488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 993488p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -2100
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  992708  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en     macrocell102   3202   4412  993488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 994383p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -2100
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  992708  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2307   3517  994383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023420p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12887
-------------------------------------   ----- 
End-of-path arrival time (ps)           12887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q            macrocell23   1250   1250  13023420  RISE       1
\UART_1:BUART:rx_counter_load\/main_3  macrocell6    5421   6671  13023420  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350  10021  13023420  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2866  12887  13023420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023982p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell16     1250   1250  13023982  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell3      4660   5910  13023982  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   9260  13023982  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2235  11495  13023982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 13026182p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14984
-------------------------------------   ----- 
End-of-path arrival time (ps)           14984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024624  RISE       1
\UART_1:BUART:tx_status_0\/main_2              macrocell4      8542   8732  13026182  RISE       1
\UART_1:BUART:tx_status_0\/q                   macrocell4      3350  12082  13026182  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0              statusicell1    2902  14984  13026182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13026745p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8911
-------------------------------------   ---- 
End-of-path arrival time (ps)           8911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024624  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   8721   8911  13026745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 13028260p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12907
-------------------------------------   ----- 
End-of-path arrival time (ps)           12907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13028260  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      2303   5883  13028260  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350   9233  13028260  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    3674  12907  13028260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13028691p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9465
-------------------------------------   ---- 
End-of-path arrival time (ps)           9465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024624  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell17     9275   9465  13028691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028798p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6858
-------------------------------------   ---- 
End-of-path arrival time (ps)           6858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell19     1250   1250  13024710  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5608   6858  13028798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13029043p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9113
-------------------------------------   ---- 
End-of-path arrival time (ps)           9113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell19   1250   1250  13024710  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell23   7863   9113  13029043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029043p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9113
-------------------------------------   ---- 
End-of-path arrival time (ps)           9113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell19   1250   1250  13024710  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell25   7863   9113  13029043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029479p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell20     1250   1250  13024473  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4928   6178  13029479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13029565p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell19   1250   1250  13024710  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell20   7341   8591  13029565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13029565p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell19   1250   1250  13024710  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell21   7341   8591  13029565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13029565p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell19   1250   1250  13024710  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell22   7341   8591  13029565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13029565p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell19   1250   1250  13024710  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell28   7341   8591  13029565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13030335p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024624  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell15     7632   7822  13030335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13030335p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024624  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell16     7632   7822  13030335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13030881p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027223  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell16     3696   7276  13030881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13030907p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7250
-------------------------------------   ---- 
End-of-path arrival time (ps)           7250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13030907  RISE       1
\UART_1:BUART:txn\/main_3                macrocell14     2880   7250  13030907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13031013p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7144
-------------------------------------   ---- 
End-of-path arrival time (ps)           7144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell23   1250   1250  13023420  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell20   5894   7144  13031013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13031013p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7144
-------------------------------------   ---- 
End-of-path arrival time (ps)           7144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell23   1250   1250  13023420  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell21   5894   7144  13031013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13031013p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7144
-------------------------------------   ---- 
End-of-path arrival time (ps)           7144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell23   1250   1250  13023420  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell22   5894   7144  13031013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13031013p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7144
-------------------------------------   ---- 
End-of-path arrival time (ps)           7144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell23   1250   1250  13023420  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell28   5894   7144  13031013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13031058p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7099
-------------------------------------   ---- 
End-of-path arrival time (ps)           7099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024624  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell18     6909   7099  13031058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13031221p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell26   1250   1250  13027860  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell20   5686   6936  13031221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13031221p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell26   1250   1250  13027860  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell28   5686   6936  13031221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031282p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell15     1250   1250  13024472  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3124   4374  13031282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031506p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell24     1250   1250  13031506  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2901   4151  13031506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031511p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell16     1250   1250  13023982  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2896   4146  13031511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13031695p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6462
-------------------------------------   ---- 
End-of-path arrival time (ps)           6462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell16   1250   1250  13023982  RISE       1
\UART_1:BUART:txn\/main_2    macrocell14   5212   6462  13031695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13031695p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6462
-------------------------------------   ---- 
End-of-path arrival time (ps)           6462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell16   1250   1250  13023982  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell18   5212   6462  13031695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13031757p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell27   1250   1250  13027432  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell20   5150   6400  13031757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13031757p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell27   1250   1250  13027432  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell28   5150   6400  13031757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13031979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell17   1250   1250  13024243  RISE       1
\UART_1:BUART:txn\/main_4    macrocell14   4927   6177  13031979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13031979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell17   1250   1250  13024243  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell18   4927   6177  13031979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13032121p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032121  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell20   4096   6036  13032121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13032121p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032121  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell21   4096   6036  13032121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13032121p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032121  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell22   4096   6036  13032121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13032257p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell18   1250   1250  13032257  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell15   4649   5899  13032257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13032257p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell18   1250   1250  13032257  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell16   4649   5899  13032257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032616p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13032616  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell24   3601   5541  13032616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032621p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032621  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell24   3595   5535  13032621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13032621p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032621  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell26   3595   5535  13032621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13032621p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032621  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell27   3595   5535  13032621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032636p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032636  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell24   3581   5521  13032636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13032636p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032636  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell26   3581   5521  13032636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13032636p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032636  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell27   3581   5521  13032636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13032656p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032121  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell23   3561   5501  13032656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13032748p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell15   1250   1250  13024472  RISE       1
\UART_1:BUART:txn\/main_1    macrocell14   4158   5408  13032748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13032748p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell15   1250   1250  13024472  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell18   4158   5408  13032748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13032810p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell18   1250   1250  13032257  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell17   4097   5347  13032810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13032937p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell24   1250   1250  13031506  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell23   3969   5219  13032937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13032946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell24   1250   1250  13031506  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell20   3961   5211  13032946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13032946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell24   1250   1250  13031506  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell21   3961   5211  13032946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13032946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell24   1250   1250  13031506  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell22   3961   5211  13032946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13032946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell24   1250   1250  13031506  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell28   3961   5211  13032946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033296p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell23   1250   1250  13023420  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell23   3611   4861  13033296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033296p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell23   1250   1250  13023420  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell25   3611   4861  13033296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033327p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033327  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell15     4640   4830  13033327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033480p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033480  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell23   2737   4677  13033480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033490p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033480  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell20   2727   4667  13033490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033490p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033480  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell21   2727   4667  13033490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13033490p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033480  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell22   2727   4667  13033490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033496p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033496  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell23   2721   4661  13033496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033510p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033496  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell20   2706   4646  13033510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033510p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033496  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell21   2706   4646  13033510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13033510p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033496  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell22   2706   4646  13033510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033788p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell15   1250   1250  13024472  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell17   3119   4369  13033788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033898p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033327  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell17     4068   4258  13033898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell22   1250   1250  13025084  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell20   2998   4248  13033909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell22   1250   1250  13025084  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell21   2998   4248  13033909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13033909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell22   1250   1250  13025084  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell22   2998   4248  13033909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13033909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell22   1250   1250  13025084  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell28   2998   4248  13033909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033943p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell15   1250   1250  13024472  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell15   2963   4213  13033943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13033943p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell15   1250   1250  13024472  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell16   2963   4213  13033943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033944p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell22   1250   1250  13025084  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell23   2963   4213  13033944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033944p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell22   1250   1250  13025084  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell25   2963   4213  13033944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13034016p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell16   1250   1250  13023982  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell17   2891   4141  13034016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13034029p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell16   1250   1250  13023982  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell15   2877   4127  13034029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13034029p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell16   1250   1250  13023982  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell16   2877   4127  13034029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 13034057p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7109
-------------------------------------   ---- 
End-of-path arrival time (ps)           7109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell28    1250   1250  13034057  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   5859   7109  13034057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034272p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell21     1250   1250  13029895  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3014   4264  13034272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13034278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell26   1250   1250  13027860  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell26   2629   3879  13034278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13034291p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell17   1250   1250  13024243  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell17   2616   3866  13034291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13034298p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell17   1250   1250  13024243  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell15   2608   3858  13034298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13034298p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell17   1250   1250  13024243  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell16   2608   3858  13034298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13034374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell20   1250   1250  13024473  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell20   2533   3783  13034374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13034374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell20   1250   1250  13024473  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell21   2533   3783  13034374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13034374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell20   1250   1250  13024473  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell22   2533   3783  13034374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13034374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell20   1250   1250  13024473  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell28   2533   3783  13034374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13034375p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell20   1250   1250  13024473  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell23   2532   3782  13034375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034375p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell20   1250   1250  13024473  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell25   2532   3782  13034375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13034620p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell27   1250   1250  13027432  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell26   2286   3536  13034620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13034620p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell27   1250   1250  13027432  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell27   2286   3536  13034620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13034657p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell18   1250   1250  13032257  RISE       1
\UART_1:BUART:txn\/main_6   macrocell14   2250   3500  13034657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13034658p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell29   1250   1250  13034658  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell23   2249   3499  13034658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13034659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:txn\/q       macrocell14   1250   1250  13034659  RISE       1
\UART_1:BUART:txn\/main_0  macrocell14   2247   3497  13034659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13035727p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2430
-------------------------------------   ---- 
End-of-path arrival time (ps)           2430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033327  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell14     2240   2430  13035727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

