$comment
	File created using the following command:
		vcd file nsubburaj_Lab6_2Verilog.msim.vcd -direction
$end
$date
	Thu Nov 11 10:59:14 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module nsubburaj_Lab6_2Verilog_vlg_vec_tst $end
$var reg 9 ! sw [8:0] $end
$var wire 1 " led [4] $end
$var wire 1 # led [3] $end
$var wire 1 $ led [2] $end
$var wire 1 % led [1] $end
$var wire 1 & led [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . sw[0]~input_o $end
$var wire 1 / sw[8]~input_o $end
$var wire 1 0 sw[4]~input_o $end
$var wire 1 1 Sum~0_combout $end
$var wire 1 2 sw[1]~input_o $end
$var wire 1 3 sw[5]~input_o $end
$var wire 1 4 Sum~1_combout $end
$var wire 1 5 sw[6]~input_o $end
$var wire 1 6 sw[2]~input_o $end
$var wire 1 7 Sum~2_combout $end
$var wire 1 8 sw[3]~input_o $end
$var wire 1 9 sw[7]~input_o $end
$var wire 1 : Sum~3_combout $end
$var wire 1 ; Cout~0_combout $end
$var wire 1 < C [6] $end
$var wire 1 = C [5] $end
$var wire 1 > C [4] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010010 !
1&
1%
1$
0#
0"
0'
1(
x)
1*
1+
1,
0-
0.
0/
10
11
12
03
14
15
06
17
08
09
0:
0;
z>
0=
z<
$end
#1000000
