DECL|M2M_ATE_CHANNEL_10|enumerator|M2M_ATE_CHANNEL_10 = 0x0A,
DECL|M2M_ATE_CHANNEL_11|enumerator|M2M_ATE_CHANNEL_11 = 0x0B,
DECL|M2M_ATE_CHANNEL_12|enumerator|M2M_ATE_CHANNEL_12 = 0x0C,
DECL|M2M_ATE_CHANNEL_13|enumerator|M2M_ATE_CHANNEL_13 = 0x0D,
DECL|M2M_ATE_CHANNEL_14|enumerator|M2M_ATE_CHANNEL_14 = 0x0E,
DECL|M2M_ATE_CHANNEL_1|enumerator|M2M_ATE_CHANNEL_1 = 0x01,
DECL|M2M_ATE_CHANNEL_2|enumerator|M2M_ATE_CHANNEL_2 = 0x02,
DECL|M2M_ATE_CHANNEL_3|enumerator|M2M_ATE_CHANNEL_3 = 0x03,
DECL|M2M_ATE_CHANNEL_4|enumerator|M2M_ATE_CHANNEL_4 = 0x04,
DECL|M2M_ATE_CHANNEL_5|enumerator|M2M_ATE_CHANNEL_5 = 0x05,
DECL|M2M_ATE_CHANNEL_6|enumerator|M2M_ATE_CHANNEL_6 = 0x06,
DECL|M2M_ATE_CHANNEL_7|enumerator|M2M_ATE_CHANNEL_7 = 0x07,
DECL|M2M_ATE_CHANNEL_8|enumerator|M2M_ATE_CHANNEL_8 = 0x08,
DECL|M2M_ATE_CHANNEL_9|enumerator|M2M_ATE_CHANNEL_9 = 0x09,
DECL|M2M_ATE_DISABLE_SELF_MACADDR|macro|M2M_ATE_DISABLE_SELF_MACADDR
DECL|M2M_ATE_ERR_RX_ALREADY_RUNNING|macro|M2M_ATE_ERR_RX_ALREADY_RUNNING
DECL|M2M_ATE_ERR_TX_ALREADY_RUNNING|macro|M2M_ATE_ERR_TX_ALREADY_RUNNING
DECL|M2M_ATE_ERR_UNHANDLED_CASE|macro|M2M_ATE_ERR_UNHANDLED_CASE
DECL|M2M_ATE_ERR_VALIDATE|macro|M2M_ATE_ERR_VALIDATE
DECL|M2M_ATE_FW_STATE_RUN|enumerator|M2M_ATE_FW_STATE_RUN = 0x01,
DECL|M2M_ATE_FW_STATE_STOP|enumerator|M2M_ATE_FW_STATE_STOP = 0x00,
DECL|M2M_ATE_MAX_FRAME_LENGTH|macro|M2M_ATE_MAX_FRAME_LENGTH
DECL|M2M_ATE_MAX_NUM_OF_RATES|macro|M2M_ATE_MAX_NUM_OF_RATES
DECL|M2M_ATE_MIN_FRAME_LENGTH|macro|M2M_ATE_MIN_FRAME_LENGTH
DECL|M2M_ATE_PMU_DISBLE|enumerator|M2M_ATE_PMU_DISBLE = 0x00,
DECL|M2M_ATE_PMU_ENABLE|enumerator|M2M_ATE_PMU_ENABLE = 0x01,
DECL|M2M_ATE_RX_DISABLE_DA|macro|M2M_ATE_RX_DISABLE_DA
DECL|M2M_ATE_RX_DISABLE_SA|macro|M2M_ATE_RX_DISABLE_SA
DECL|M2M_ATE_RX_ENABLE_DA|macro|M2M_ATE_RX_ENABLE_DA
DECL|M2M_ATE_RX_ENABLE_SA|macro|M2M_ATE_RX_ENABLE_SA
DECL|M2M_ATE_RX_PWR_HIGH|enumerator|M2M_ATE_RX_PWR_HIGH = 0x00,
DECL|M2M_ATE_RX_PWR_LOW|enumerator|M2M_ATE_RX_PWR_LOW = 0x01,
DECL|M2M_ATE_SET_SELF_MACADDR|macro|M2M_ATE_SET_SELF_MACADDR
DECL|M2M_ATE_SUCCESS|macro|M2M_ATE_SUCCESS
DECL|M2M_ATE_TX_DPD_BYPASS|enumerator|M2M_ATE_TX_DPD_BYPASS = 0x01,
DECL|M2M_ATE_TX_DPD_DYNAMIC|enumerator|M2M_ATE_TX_DPD_DYNAMIC = 0x00,
DECL|M2M_ATE_TX_DPD_ENABLED|enumerator|M2M_ATE_TX_DPD_ENABLED = 0x02,
DECL|M2M_ATE_TX_DUTY_10|enumerator|M2M_ATE_TX_DUTY_10 = 0xA0,
DECL|M2M_ATE_TX_DUTY_1|enumerator|M2M_ATE_TX_DUTY_1 = 0x01,
DECL|M2M_ATE_TX_DUTY_2|enumerator|M2M_ATE_TX_DUTY_2 = 0x02,
DECL|M2M_ATE_TX_DUTY_3|enumerator|M2M_ATE_TX_DUTY_3 = 0x03,
DECL|M2M_ATE_TX_DUTY_4|enumerator|M2M_ATE_TX_DUTY_4 = 0x04,
DECL|M2M_ATE_TX_DUTY_5|enumerator|M2M_ATE_TX_DUTY_5 = 0x05,
DECL|M2M_ATE_TX_DUTY_6|enumerator|M2M_ATE_TX_DUTY_6 = 0x06,
DECL|M2M_ATE_TX_DUTY_7|enumerator|M2M_ATE_TX_DUTY_7 = 0x07,
DECL|M2M_ATE_TX_DUTY_8|enumerator|M2M_ATE_TX_DUTY_8 = 0x08,
DECL|M2M_ATE_TX_DUTY_9|enumerator|M2M_ATE_TX_DUTY_9 = 0x09,
DECL|M2M_ATE_TX_DUTY_MAX_VALUE|macro|M2M_ATE_TX_DUTY_MAX_VALUE
DECL|M2M_ATE_TX_DUTY_MIN_VALUE|macro|M2M_ATE_TX_DUTY_MIN_VALUE
DECL|M2M_ATE_TX_GAIN_BYPASS|enumerator|M2M_ATE_TX_GAIN_BYPASS = 0x01,
DECL|M2M_ATE_TX_GAIN_DYNAMIC|enumerator|M2M_ATE_TX_GAIN_DYNAMIC = 0x00,
DECL|M2M_ATE_TX_GAIN_FCC|enumerator|M2M_ATE_TX_GAIN_FCC = 0x02,
DECL|M2M_ATE_TX_GAIN_TELEC|enumerator|M2M_ATE_TX_GAIN_TELEC = 0x03,
DECL|M2M_ATE_TX_MODE_CW|enumerator|M2M_ATE_TX_MODE_CW = 0x01,
DECL|M2M_ATE_TX_MODE_NORM|enumerator|M2M_ATE_TX_MODE_NORM = 0x00,
DECL|M2M_ATE_TX_RATE_11_Mbps_INDEX|enumerator|M2M_ATE_TX_RATE_11_Mbps_INDEX = 0x03,
DECL|M2M_ATE_TX_RATE_12_Mbps_INDEX|enumerator|M2M_ATE_TX_RATE_12_Mbps_INDEX = 0x06,
DECL|M2M_ATE_TX_RATE_18_Mbps_INDEX|enumerator|M2M_ATE_TX_RATE_18_Mbps_INDEX = 0x07,
DECL|M2M_ATE_TX_RATE_1_Mbps_INDEX|enumerator|M2M_ATE_TX_RATE_1_Mbps_INDEX = 0x00,
DECL|M2M_ATE_TX_RATE_24_Mbps_INDEX|enumerator|M2M_ATE_TX_RATE_24_Mbps_INDEX = 0x08,
DECL|M2M_ATE_TX_RATE_2_Mbps_INDEX|enumerator|M2M_ATE_TX_RATE_2_Mbps_INDEX = 0x01,
DECL|M2M_ATE_TX_RATE_36_Mbps_INDEX|enumerator|M2M_ATE_TX_RATE_36_Mbps_INDEX = 0x09,
DECL|M2M_ATE_TX_RATE_48_Mbps_INDEX|enumerator|M2M_ATE_TX_RATE_48_Mbps_INDEX = 0x0A,
DECL|M2M_ATE_TX_RATE_54_Mbps_INDEX|enumerator|M2M_ATE_TX_RATE_54_Mbps_INDEX = 0x0B,
DECL|M2M_ATE_TX_RATE_55_Mbps_INDEX|enumerator|M2M_ATE_TX_RATE_55_Mbps_INDEX = 0x02,
DECL|M2M_ATE_TX_RATE_6_Mbps_INDEX|enumerator|M2M_ATE_TX_RATE_6_Mbps_INDEX = 0x04,
DECL|M2M_ATE_TX_RATE_9_Mbps_INDEX|enumerator|M2M_ATE_TX_RATE_9_Mbps_INDEX = 0x05,
DECL|M2M_ATE_TX_RATE_MCS_0_INDEX|enumerator|M2M_ATE_TX_RATE_MCS_0_INDEX = 0x0C,
DECL|M2M_ATE_TX_RATE_MCS_1_INDEX|enumerator|M2M_ATE_TX_RATE_MCS_1_INDEX = 0x0D,
DECL|M2M_ATE_TX_RATE_MCS_2_INDEX|enumerator|M2M_ATE_TX_RATE_MCS_2_INDEX = 0x0E,
DECL|M2M_ATE_TX_RATE_MCS_3_INDEX|enumerator|M2M_ATE_TX_RATE_MCS_3_INDEX = 0x0F,
DECL|M2M_ATE_TX_RATE_MCS_4_INDEX|enumerator|M2M_ATE_TX_RATE_MCS_4_INDEX = 0x10,
DECL|M2M_ATE_TX_RATE_MCS_5_INDEX|enumerator|M2M_ATE_TX_RATE_MCS_5_INDEX = 0x11,
DECL|M2M_ATE_TX_RATE_MCS_6_INDEX|enumerator|M2M_ATE_TX_RATE_MCS_6_INDEX = 0x12,
DECL|M2M_ATE_TX_RATE_MCS_7_INDEX|enumerator|M2M_ATE_TX_RATE_MCS_7_INDEX = 0x13,
DECL|M2M_ATE_TX_SRC_MAC|enumerator|M2M_ATE_TX_SRC_MAC = 0x00,
DECL|M2M_ATE_TX_SRC_PHY|enumerator|M2M_ATE_TX_SRC_PHY = 0x01,
DECL|_M2M_ATE_MODE_H_|macro|_M2M_ATE_MODE_H_
DECL|channel_num|member|uint8 channel_num;
DECL|channel_num|member|uint8 channel_num;
DECL|cw_tx|member|uint8 cw_tx;
DECL|data_rate|member|uint32 data_rate;
DECL|dpd_ctrl|member|uint8 dpd_ctrl;
DECL|duty_cycle|member|uint8 duty_cycle;
DECL|frame_len|member|uint16 frame_len;
DECL|mac_filter_en_da|member|uint8 mac_filter_en_da;
DECL|mac_filter_en_sa|member|uint8 mac_filter_en_sa;
DECL|num_err_pkts|member|uint32 num_err_pkts;
DECL|num_frames|member|uint32 num_frames;
DECL|num_good_pkts|member|uint32 num_good_pkts;
DECL|num_rx_pkts|member|uint32 num_rx_pkts;
DECL|override_self_mac_addr|member|uint8 override_self_mac_addr;
DECL|peer_mac_addr|member|uint8 peer_mac_addr[6];
DECL|peer_mac_addr|member|uint8 peer_mac_addr[6];
DECL|phy_burst_tx|member|uint8 phy_burst_tx;
DECL|self_mac_addr|member|uint8 self_mac_addr[6];
DECL|tenuM2mAteChannels|typedef|}tenuM2mAteChannels;
DECL|tenuM2mAteFwState|typedef|}tenuM2mAteFwState;
DECL|tenuM2mAtePMUSetting|typedef|}tenuM2mAtePMUSetting;
DECL|tenuM2mAteRxPwrMode|typedef|}tenuM2mAteRxPwrMode;
DECL|tenuM2mAteTxDpdControl|typedef|}tenuM2mAteTxDpdControl;
DECL|tenuM2mAteTxDutyCycle|typedef|}tenuM2mAteTxDutyCycle;
DECL|tenuM2mAteTxGainSetting|typedef|}tenuM2mAteTxGainSetting;
DECL|tenuM2mAteTxIndexOfRates|typedef|}tenuM2mAteTxIndexOfRates;
DECL|tenuM2mAteTxMode|typedef|}tenuM2mAteTxMode;
DECL|tenuM2mAteTxSource|typedef|}tenuM2mAteTxSource;
DECL|tstrM2mAteInit|typedef|} tstrM2mAteInit;
DECL|tstrM2mAteRxStatus|typedef|} tstrM2mAteRxStatus;
DECL|tstrM2mAteRx|typedef|} tstrM2mAteRx;
DECL|tstrM2mAteTx|typedef|} tstrM2mAteTx;
DECL|tx_gain_sel|member|uint8 tx_gain_sel;
DECL|u8RxPwrMode|member|uint8 u8RxPwrMode;
DECL|use_efuse_xo_offset|member|uint8 use_efuse_xo_offset;
DECL|use_efuse_xo_offset|member|uint8 use_efuse_xo_offset;
DECL|use_pmu|member|uint8 use_pmu;
DECL|use_pmu|member|uint8 use_pmu;
DECL|xo_offset_x1000|member|uint32 xo_offset_x1000;
DECL|xo_offset_x1000|member|uint32 xo_offset_x1000;
