V 000050 55 2888          1383952677883 Structure
(_unit VHDL (vmuxregsre 0 17 (structure 0 26 ))
	(_version va7)
	(_time 1383952677884 2013.11.08 15:17:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 06535500545057110f02145c520001010501040003)
	(_entity
		(_time 1383952677880)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 28 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1230          1383952677889 Structure
(_unit VHDL (vcc 0 39 (structure 0 46 ))
	(_version va7)
	(_time 1383952677890 2013.11.08 15:17:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 06535500035151110100155c540100000500050100)
	(_entity
		(_time 1383952677887)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 48 (_component .machxo2.components.vhi )
		(_port
			((z)(PWR1))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_object
		(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1230          1383952677895 Structure
(_unit VHDL (gnd 0 58 (structure 0 65 ))
	(_version va7)
	(_time 1383952677896 2013.11.08 15:17:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 06525400555156100000435c530001005300020001)
	(_entity
		(_time 1383952677893)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vlo
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1468 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 67 (_component .machxo2.components.vlo )
		(_port
			((z)(PWR0))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_object
		(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4638          1383952677901 Structure
(_unit VHDL (ccu2b0 0 77 (structure 0 87 ))
	(_version va7)
	(_time 1383952677902 2013.11.08 15:17:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 065250000350571505061459570005000501030504)
	(_entity
		(_time 1383952677899)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 89 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111101010101010"\))
			((init1)(_string \"1111101010101010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111101010101010"\))
				((init1)(_string \"1111101010101010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16254         1383952677907 Structure
(_unit VHDL (slice_0 0 102 (structure 0 147 ))
	(_version va7)
	(_time 1383952677908 2013.11.08 15:17:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1643401143414b001511131550494711151045101f1015)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952677905)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 183 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 183 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 183 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i30 0 186 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 189 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 191 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i29 0 193 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_31 0 196 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(_open))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 202 
		(_object
			(_process
				(line__204(_architecture 0 0 204 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__205(_architecture 1 0 205 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__206(_architecture 2 0 206 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__207(_architecture 3 0 207 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__208(_architecture 4 0 208 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__209(_architecture 5 0 209 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__210(_architecture 6 0 210 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 214 
		(_object
			(_process
				(line__216(_architecture 7 0 216 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__217(_architecture 8 0 217 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__218(_architecture 9 0 218 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__219(_architecture 10 0 219 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 105 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 106 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 107 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 108 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 108 (_entity (_string \"SLICE_0"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 110 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 111 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 112 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 113 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 114 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 115 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 116 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 117 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 119 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 120 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 121 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 122 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 123 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 124 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 125 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 126 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 127 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 128 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 129 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 130 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 131 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 132 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 133 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 134 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 135 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 136 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 160 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 161 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 162 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 163 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 164 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 167 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 224 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 225 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 226 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 227 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 228 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 229 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 230 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 231 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 233 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 234 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 235 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 236 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 237 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 238 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 239 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 240 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 222 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(20)(21)(22)(23)(24)(25))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17032         1383952677917 Structure
(_unit VHDL (slice_1 0 367 (structure 0 415 ))
	(_version va7)
	(_time 1383952677918 2013.11.08 15:17:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2673702273717b302521227260797621252075202f2025)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952677911)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 438 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 438 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 438 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 439 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 439 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 439 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 440 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 443 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 446 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 449 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 449 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 449 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 450 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 450 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 450 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 451 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 451 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 451 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 452 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 452 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 452 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i28 0 455 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 458 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 460 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i27 0 462 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_29 0 465 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 471 
		(_object
			(_process
				(line__473(_architecture 0 0 473 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__474(_architecture 1 0 474 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__475(_architecture 2 0 475 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__476(_architecture 3 0 476 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__477(_architecture 4 0 477 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__478(_architecture 5 0 478 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__479(_architecture 6 0 479 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 483 
		(_object
			(_process
				(line__485(_architecture 7 0 485 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__486(_architecture 8 0 486 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__487(_architecture 9 0 487 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__488(_architecture 10 0 488 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 370 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 371 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 372 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 373 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 373 (_entity (_string \"SLICE_1"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 375 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 376 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 377 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 378 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 379 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 380 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 381 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 382 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 383 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 384 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 385 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 386 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 387 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 388 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 389 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 390 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 391 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 392 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 393 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 394 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 395 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 396 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 397 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 398 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 399 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 400 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 401 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 402 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 403 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 404 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 406 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 406 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 406 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 407 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 407 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 407 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 408 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 408 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 408 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 409 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 409 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 409 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 418 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 419 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 420 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 421 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 422 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 423 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 424 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 425 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 426 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 427 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 429 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 430 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 431 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 432 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 433 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 435 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 436 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 493 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 494 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 495 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 496 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 497 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 498 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 499 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 500 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 501 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 502 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 504 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 505 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 506 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 507 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 508 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 509 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 510 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 511 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 491 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17032         1383952677927 Structure
(_unit VHDL (slice_2 0 652 (structure 0 700 ))
	(_version va7)
	(_time 1383952677928 2013.11.08 15:17:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2673702273717b302521227260797521252075202f2025)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952677923)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 723 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 723 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 723 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 724 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 724 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 724 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 725 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 728 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 731 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 734 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 734 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 734 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 735 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 735 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 735 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 736 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 736 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 736 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i26 0 740 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 743 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 745 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i25 0 747 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_27 0 750 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 756 
		(_object
			(_process
				(line__758(_architecture 0 0 758 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__759(_architecture 1 0 759 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__760(_architecture 2 0 760 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__761(_architecture 3 0 761 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__762(_architecture 4 0 762 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__763(_architecture 5 0 763 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__764(_architecture 6 0 764 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 768 
		(_object
			(_process
				(line__770(_architecture 7 0 770 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__771(_architecture 8 0 771 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__772(_architecture 9 0 772 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__773(_architecture 10 0 773 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 655 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 656 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 657 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 658 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 658 (_entity (_string \"SLICE_2"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 660 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 661 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 662 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 663 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 664 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 665 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 666 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 667 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 668 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 669 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 670 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 671 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 672 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 673 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 674 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 675 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 676 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 677 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 678 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 679 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 680 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 681 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 682 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 683 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 684 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 685 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 686 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 687 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 688 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 689 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 691 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 691 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 691 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 692 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 692 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 692 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 693 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 694 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 694 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 694 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 703 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 704 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 705 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 706 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 707 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 708 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 709 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 710 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 711 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 712 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 713 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 714 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 715 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 716 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 717 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 718 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 720 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 721 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 778 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 779 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 780 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 781 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 782 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 783 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 784 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 785 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 786 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 787 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 789 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 790 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 791 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 792 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 793 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 794 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 795 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 796 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 776 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17107         1383952677938 Structure
(_unit VHDL (slice_3 0 937 (structure 0 985 ))
	(_version va7)
	(_time 1383952677939 2013.11.08 15:17:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 356063306362682336323161736a6732363366333c3336)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952677935)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1009 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1009 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1009 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1010 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1013 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1016 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1019 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1019 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1019 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1020 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1020 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1020 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1021 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1021 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1021 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1022 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1022 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1022 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i24 0 1025 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1028 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 1030 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i23 0 1032 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_25 0 1035 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 1041 
		(_object
			(_process
				(line__1043(_architecture 0 0 1043 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__1044(_architecture 1 0 1044 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__1045(_architecture 2 0 1045 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__1046(_architecture 3 0 1046 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__1047(_architecture 4 0 1047 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__1048(_architecture 5 0 1048 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__1049(_architecture 6 0 1049 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1053 
		(_object
			(_process
				(line__1055(_architecture 7 0 1055 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__1056(_architecture 8 0 1056 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__1057(_architecture 9 0 1057 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__1058(_architecture 10 0 1058 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 940 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 941 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 942 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 943 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 943 (_entity (_string \"SLICE_3"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 953 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 956 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 962 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 963 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 964 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 965 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 966 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 967 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 968 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 969 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 970 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 971 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 972 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 973 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 974 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 976 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 976 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 976 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 977 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 977 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 977 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 978 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 978 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 978 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 979 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 979 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 979 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 988 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 989 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 990 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 991 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 992 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 993 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 994 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 995 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 996 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 997 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 998 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1000 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1001 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1002 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1003 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1005 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1006 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1063 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1064 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1065 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1066 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1067 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1068 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1069 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1070 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1071 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1072 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1074 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1075 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1076 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1077 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 1078 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1079 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1080 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1081 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 1061 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17168         1383952677949 Structure
(_unit VHDL (slice_4 0 1222 (structure 0 1270 ))
	(_version va7)
	(_time 1383952677950 2013.11.08 15:17:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 451013471312185346424111031a1042464316434c4346)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952677945)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1293 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1293 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1293 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1294 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1294 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1294 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1295 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1298 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1301 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1304 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1304 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1304 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1305 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1305 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1305 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1306 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1306 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1306 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1307 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1307 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1307 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i22 0 1310 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1313 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 1315 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i21 0 1317 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_23 0 1320 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 1326 
		(_object
			(_process
				(line__1328(_architecture 0 0 1328 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__1329(_architecture 1 0 1329 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__1330(_architecture 2 0 1330 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__1331(_architecture 3 0 1331 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__1332(_architecture 4 0 1332 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__1333(_architecture 5 0 1333 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__1334(_architecture 6 0 1334 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1338 
		(_object
			(_process
				(line__1340(_architecture 7 0 1340 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__1341(_architecture 8 0 1341 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__1342(_architecture 9 0 1342 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__1343(_architecture 10 0 1343 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1225 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1226 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1227 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1228 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1228 (_entity (_string \"SLICE_4"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1230 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 1234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1239 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1240 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1241 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1242 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1243 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1245 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1246 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1247 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1248 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1249 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1250 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1251 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1252 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1253 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1254 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1255 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1256 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1257 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1258 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1259 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1261 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1261 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1261 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1262 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 1262 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1262 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1263 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1263 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1263 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1264 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1264 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1264 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1273 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1274 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1275 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1276 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1277 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1278 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1279 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 1280 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1281 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1282 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1283 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1284 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1285 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1286 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1287 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1288 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1290 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1291 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1348 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1349 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1350 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1351 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1352 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1353 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1354 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1355 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1356 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1357 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1359 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1360 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1361 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1362 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 1363 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1364 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1365 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1366 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 1346 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17168         1383952677963 Structure
(_unit VHDL (slice_5 0 1507 (structure 0 1555 ))
	(_version va7)
	(_time 1383952677964 2013.11.08 15:17:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 540102570303094257535000120b0053575207525d5257)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952677958)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1578 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1578 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1578 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1579 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1579 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1579 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1580 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1583 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1586 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1589 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1589 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1589 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1590 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1590 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1590 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1591 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1591 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1591 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1592 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1592 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1592 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i20 0 1595 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1598 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 1600 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i19 0 1602 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_21 0 1605 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 1611 
		(_object
			(_process
				(line__1613(_architecture 0 0 1613 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__1614(_architecture 1 0 1614 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__1615(_architecture 2 0 1615 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__1616(_architecture 3 0 1616 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__1617(_architecture 4 0 1617 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__1618(_architecture 5 0 1618 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__1619(_architecture 6 0 1619 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1623 
		(_object
			(_process
				(line__1625(_architecture 7 0 1625 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__1626(_architecture 8 0 1626 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__1627(_architecture 9 0 1627 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__1628(_architecture 10 0 1628 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1510 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1511 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1512 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1513 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1513 (_entity (_string \"SLICE_5"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1515 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1516 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1517 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 1519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1523 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1524 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1525 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1526 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1527 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1529 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1530 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1531 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1532 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1533 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1534 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1535 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1536 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1537 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1538 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1539 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1540 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1541 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1542 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1543 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1544 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1546 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1546 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1546 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1547 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 1547 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1547 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1548 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1548 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1548 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1549 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1549 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1549 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1558 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1559 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1560 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1561 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1562 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1563 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1564 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 1565 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1566 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1567 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1568 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1569 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1570 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1571 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1572 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1573 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1575 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1576 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1633 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1634 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1635 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1636 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1637 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1638 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1639 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1640 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1641 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1642 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1644 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1645 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1646 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1647 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 1648 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1649 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1650 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1651 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 1631 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17168         1383952677975 Structure
(_unit VHDL (slice_6 0 1792 (structure 0 1840 ))
	(_version va7)
	(_time 1383952677976 2013.11.08 15:17:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 643132643333397267636030223b3363676237626d6267)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952677970)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1863 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1863 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1863 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1864 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1864 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1864 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1865 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1868 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1871 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1874 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1874 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1874 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1875 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1875 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1875 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1876 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1876 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1876 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1877 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1877 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1877 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i18 0 1880 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1883 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 1885 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i17 0 1887 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_19 0 1890 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 1896 
		(_object
			(_process
				(line__1898(_architecture 0 0 1898 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__1899(_architecture 1 0 1899 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__1900(_architecture 2 0 1900 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__1901(_architecture 3 0 1901 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__1902(_architecture 4 0 1902 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__1903(_architecture 5 0 1903 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__1904(_architecture 6 0 1904 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1908 
		(_object
			(_process
				(line__1910(_architecture 7 0 1910 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__1911(_architecture 8 0 1911 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__1912(_architecture 9 0 1912 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__1913(_architecture 10 0 1913 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1795 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1796 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1797 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1798 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1798 (_entity (_string \"SLICE_6"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1800 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1801 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1802 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1803 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 1804 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1805 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1806 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1807 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1808 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1809 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1810 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1811 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1812 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1813 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1814 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1815 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1816 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1817 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1818 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1819 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1820 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1821 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1822 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1823 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1824 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1825 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1826 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1827 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1828 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1829 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1831 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1831 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1831 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1832 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 1832 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1832 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1833 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1833 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1833 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1834 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1834 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1834 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1843 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1844 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1845 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1846 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1847 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1848 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1849 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 1850 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1851 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1852 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1853 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1854 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1855 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1856 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1857 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1858 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1860 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1861 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1918 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1919 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1920 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1921 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1922 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1923 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1924 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1925 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1926 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1927 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1929 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1930 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1931 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1932 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 1933 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1934 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1935 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1936 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 1916 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17168         1383952677993 Structure
(_unit VHDL (slice_7 0 2077 (structure 0 2125 ))
	(_version va7)
	(_time 1383952677994 2013.11.08 15:17:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 742122752323296277737020322b2273777227727d7277)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952677984)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2148 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2148 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2148 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2149 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2149 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2149 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2150 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2153 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2156 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2159 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2159 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2159 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2160 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2160 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2160 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2161 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2161 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2161 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2162 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2162 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2162 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i16 0 2165 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2168 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 2170 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i15 0 2172 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_17 0 2175 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 2181 
		(_object
			(_process
				(line__2183(_architecture 0 0 2183 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__2184(_architecture 1 0 2184 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__2185(_architecture 2 0 2185 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__2186(_architecture 3 0 2186 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__2187(_architecture 4 0 2187 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__2188(_architecture 5 0 2188 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__2189(_architecture 6 0 2189 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2193 
		(_object
			(_process
				(line__2195(_architecture 7 0 2195 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__2196(_architecture 8 0 2196 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__2197(_architecture 9 0 2197 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__2198(_architecture 10 0 2198 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2080 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2081 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2082 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2083 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2083 (_entity (_string \"SLICE_7"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 2089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2102 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2103 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2104 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2105 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2106 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2107 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2108 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2109 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2110 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2111 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2112 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2113 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2114 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2116 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2116 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2116 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2117 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2117 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2117 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2118 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2118 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2118 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2119 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2119 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2119 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2128 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2129 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2130 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2131 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2132 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2133 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2134 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 2135 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2136 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2137 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2138 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2139 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2140 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2141 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2142 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2143 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2145 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2146 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2203 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2204 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2205 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2206 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2207 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2208 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2209 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2210 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2211 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2212 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2214 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2215 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2216 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2217 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 2218 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2219 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2220 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2221 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 2201 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17168         1383952678006 Structure
(_unit VHDL (slice_8 0 2362 (structure 0 2410 ))
	(_version va7)
	(_time 1383952678007 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 83d6d58dd3d4de95808487d7c5dcda848085d0858a8580)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678001)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2433 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2433 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2433 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2434 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2434 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2434 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2435 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2438 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2441 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2444 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2444 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2444 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2445 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2445 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2445 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2446 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2446 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2446 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2447 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2447 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2447 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i14 0 2450 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2453 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 2455 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i13 0 2457 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_15 0 2460 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 2466 
		(_object
			(_process
				(line__2468(_architecture 0 0 2468 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__2469(_architecture 1 0 2469 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__2470(_architecture 2 0 2470 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__2471(_architecture 3 0 2471 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__2472(_architecture 4 0 2472 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__2473(_architecture 5 0 2473 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__2474(_architecture 6 0 2474 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2478 
		(_object
			(_process
				(line__2480(_architecture 7 0 2480 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__2481(_architecture 8 0 2481 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__2482(_architecture 9 0 2482 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__2483(_architecture 10 0 2483 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2365 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2366 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2367 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2368 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2368 (_entity (_string \"SLICE_8"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2370 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2371 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2372 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2373 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 2374 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2375 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2376 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2377 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2378 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2379 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2380 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2381 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2382 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2383 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2384 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2385 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2386 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2387 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2388 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2389 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2390 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2391 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2392 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2393 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2394 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2395 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2396 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2397 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2398 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2399 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2401 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2401 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2401 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2402 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2402 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2402 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2403 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2403 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2403 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2404 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2404 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2404 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2413 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2414 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2415 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2416 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2417 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2418 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2419 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 2420 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2421 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2422 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2423 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2424 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2425 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2426 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2427 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2428 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2430 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2431 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2488 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2489 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2490 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2491 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2492 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2493 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2494 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2495 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2496 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2497 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2499 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2500 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2501 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2502 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 2503 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2504 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2505 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2506 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 2486 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17168         1383952678020 Structure
(_unit VHDL (slice_9 0 2647 (structure 0 2695 ))
	(_version va7)
	(_time 1383952678021 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 83d6d58dd3d4de95808487d7c5dcdb848085d0858a8580)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678015)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2718 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2718 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2718 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2719 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2719 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2719 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2720 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2723 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2726 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2729 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2729 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2729 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2730 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2730 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2730 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2731 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2731 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2731 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2732 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2732 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2732 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i12 0 2735 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2738 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 2740 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i11 0 2742 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_13 0 2745 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 2751 
		(_object
			(_process
				(line__2753(_architecture 0 0 2753 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__2754(_architecture 1 0 2754 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__2755(_architecture 2 0 2755 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__2756(_architecture 3 0 2756 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__2757(_architecture 4 0 2757 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__2758(_architecture 5 0 2758 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__2759(_architecture 6 0 2759 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2763 
		(_object
			(_process
				(line__2765(_architecture 7 0 2765 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__2766(_architecture 8 0 2766 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__2767(_architecture 9 0 2767 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__2768(_architecture 10 0 2768 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2650 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2651 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2652 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2653 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2653 (_entity (_string \"SLICE_9"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2658 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 2659 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2660 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2661 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2662 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2663 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2664 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2665 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2666 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2667 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2668 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2669 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2670 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2671 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2672 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2673 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2674 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2675 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2676 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2677 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2678 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2679 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2680 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2681 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2682 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2683 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2684 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2686 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2686 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2686 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2687 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2687 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2687 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2688 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2688 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2688 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2689 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2689 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2689 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2698 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2699 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2700 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2701 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2702 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2703 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2704 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 2705 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2706 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2707 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2708 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2709 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2710 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2711 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2712 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2713 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2715 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2716 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2773 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2774 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2775 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2776 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2777 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2778 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2779 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2780 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2781 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2782 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2784 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2785 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2786 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2787 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 2788 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2789 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2790 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2791 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 2771 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17169         1383952678033 Structure
(_unit VHDL (slice_10 0 2932 (structure 0 2980 ))
	(_version va7)
	(_time 1383952678034 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 93c6c59cc3c4ce85909497c7d5ccc39093949095c0959a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678027)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3003 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3003 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3003 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3004 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3004 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3004 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3005 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3008 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3011 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3014 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3014 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3014 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3015 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3015 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3015 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3016 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3016 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3016 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3017 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3017 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3017 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i10 0 3020 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3023 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3025 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i9 0 3027 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_11 0 3030 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 3036 
		(_object
			(_process
				(line__3038(_architecture 0 0 3038 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__3039(_architecture 1 0 3039 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__3040(_architecture 2 0 3040 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__3041(_architecture 3 0 3041 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__3042(_architecture 4 0 3042 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__3043(_architecture 5 0 3043 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__3044(_architecture 6 0 3044 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3048 
		(_object
			(_process
				(line__3050(_architecture 7 0 3050 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__3051(_architecture 8 0 3051 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__3052(_architecture 9 0 3052 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__3053(_architecture 10 0 3053 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2935 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2936 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2937 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2938 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2938 (_entity (_string \"SLICE_10"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 2944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2953 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2956 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2957 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2958 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2959 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2960 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2961 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2962 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2963 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2964 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2965 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2966 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2967 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2968 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2969 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2971 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2971 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2971 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2972 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2972 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2972 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2973 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2973 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2973 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2974 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2974 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2974 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2983 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2984 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2985 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2986 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2987 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2988 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2989 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 2990 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2991 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2992 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2993 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2994 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2995 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2996 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2997 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2998 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3000 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3001 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3058 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3059 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3060 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3061 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3062 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3063 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3064 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3065 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3066 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3067 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3069 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3070 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3071 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3072 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 3073 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3074 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3075 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3076 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 3056 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17167         1383952678048 Structure
(_unit VHDL (slice_11 0 3217 (structure 0 3265 ))
	(_version va7)
	(_time 1383952678049 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a2f7f4f5f3f5ffb4a1a5a6f6e4fdf2a1a3a5a1a4f1a4ab)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678042)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3288 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3288 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3288 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3289 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3289 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3289 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3290 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3293 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3296 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3299 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3299 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3299 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3300 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3300 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3300 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3301 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3301 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3301 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3302 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3302 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3302 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i8 0 3305 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3308 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3310 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i7 0 3312 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_9 0 3315 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 3321 
		(_object
			(_process
				(line__3323(_architecture 0 0 3323 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__3324(_architecture 1 0 3324 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__3325(_architecture 2 0 3325 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__3326(_architecture 3 0 3326 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__3327(_architecture 4 0 3327 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__3328(_architecture 5 0 3328 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__3329(_architecture 6 0 3329 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3333 
		(_object
			(_process
				(line__3335(_architecture 7 0 3335 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__3336(_architecture 8 0 3336 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__3337(_architecture 9 0 3337 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__3338(_architecture 10 0 3338 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3220 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3221 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3222 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3223 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3223 (_entity (_string \"SLICE_11"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3225 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3226 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3227 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3228 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 3229 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3230 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3239 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3240 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3241 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3242 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3243 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3244 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3245 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3246 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3247 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3248 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3249 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3250 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3251 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3252 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3253 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3254 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3256 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3256 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3256 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3257 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 3257 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3257 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3258 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3258 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3258 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3259 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3259 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3259 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3268 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3269 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3270 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3271 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3272 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3273 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3274 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 3275 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3276 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3277 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3278 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3279 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3280 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3281 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3282 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3283 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3285 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3286 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3343 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3344 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3345 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3346 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3347 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3348 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3349 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3350 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3351 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3352 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3354 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3355 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3356 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3357 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 3358 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3359 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3360 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3361 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 3341 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17167         1383952678061 Structure
(_unit VHDL (slice_12 0 3502 (structure 0 3550 ))
	(_version va7)
	(_time 1383952678062 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b2e7e4e6e3e5efa4b1b5b6e6f4ede2b1b0b5b1b4e1b4bb)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678057)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3573 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3573 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3573 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3574 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3574 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3574 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3575 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3578 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3581 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3584 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3584 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3584 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3585 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3585 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3585 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3586 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3586 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3586 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3587 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3587 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3587 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i6 0 3590 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3593 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3595 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i5 0 3597 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_7 0 3600 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 3606 
		(_object
			(_process
				(line__3608(_architecture 0 0 3608 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__3609(_architecture 1 0 3609 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__3610(_architecture 2 0 3610 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__3611(_architecture 3 0 3611 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__3612(_architecture 4 0 3612 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__3613(_architecture 5 0 3613 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__3614(_architecture 6 0 3614 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3618 
		(_object
			(_process
				(line__3620(_architecture 7 0 3620 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__3621(_architecture 8 0 3621 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__3622(_architecture 9 0 3622 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__3623(_architecture 10 0 3623 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3505 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3506 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3507 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3508 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3508 (_entity (_string \"SLICE_12"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3510 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3511 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3512 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3513 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 3514 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3515 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3516 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3517 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3523 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3524 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3525 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3526 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3527 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3528 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3529 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3530 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3531 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3532 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3533 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3534 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3535 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3536 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3537 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3538 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3539 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3541 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3541 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3541 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3542 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 3542 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3542 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3543 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3543 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3543 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3544 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3544 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3544 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3553 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3554 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3555 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3556 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3557 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3558 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3559 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 3560 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3561 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3562 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3563 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3564 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3565 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3566 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3567 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3568 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3570 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3571 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3628 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3629 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3630 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3631 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3632 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3633 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3634 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3635 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3636 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3637 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3639 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3640 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3641 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3642 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 3643 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3644 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3645 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3646 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 3626 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17167         1383952678073 Structure
(_unit VHDL (slice_13 0 3787 (structure 0 3835 ))
	(_version va7)
	(_time 1383952678074 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c297949793959fd4c1c5c696849d92c1c1c5c1c491c4cb)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678068)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3858 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3858 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3858 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3859 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3859 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3859 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3860 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3863 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3866 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3869 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3869 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3869 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3870 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3870 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3870 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3871 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3871 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3871 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3872 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3872 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3872 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i4 0 3875 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3878 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3880 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i3 0 3882 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_5 0 3885 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 3891 
		(_object
			(_process
				(line__3893(_architecture 0 0 3893 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__3894(_architecture 1 0 3894 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__3895(_architecture 2 0 3895 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__3896(_architecture 3 0 3896 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__3897(_architecture 4 0 3897 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__3898(_architecture 5 0 3898 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__3899(_architecture 6 0 3899 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3903 
		(_object
			(_process
				(line__3905(_architecture 7 0 3905 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__3906(_architecture 8 0 3906 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__3907(_architecture 9 0 3907 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__3908(_architecture 10 0 3908 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3790 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3791 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3792 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3793 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3793 (_entity (_string \"SLICE_13"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3795 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3796 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3797 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3798 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 3799 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3800 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3801 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3802 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3803 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3804 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3805 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3806 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3807 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3808 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3809 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3810 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3811 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3812 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3813 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3814 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3815 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3816 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3817 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3818 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3819 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3820 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3821 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3822 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3823 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3824 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3826 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3826 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3826 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3827 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 3827 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3827 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3828 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3828 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3828 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3829 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3829 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3829 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3838 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3839 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3840 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3841 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3842 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3843 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3844 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 3845 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3846 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3847 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3848 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3849 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3850 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3851 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3852 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3853 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3855 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3856 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3913 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3914 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3915 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3916 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3917 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3918 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3919 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3920 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3921 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3922 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3924 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3925 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3926 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3927 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 3928 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3929 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3930 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3931 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 3911 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17167         1383952678088 Structure
(_unit VHDL (slice_14 0 4072 (structure 0 4120 ))
	(_version va7)
	(_time 1383952678089 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d184878383868cc7d2d6d585978e81d2d5d6d2d782d7d8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678081)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4143 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4143 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4143 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4144 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4144 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4144 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4145 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4148 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4151 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4154 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4154 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4154 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4155 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4155 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4155 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4156 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4156 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4156 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4157 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4157 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4157 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i2 0 4160 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4163 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4165 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_i1 0 4167 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_954_add_4_3 0 4170 (_component ccu2B0 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 4176 
		(_object
			(_process
				(line__4178(_architecture 0 0 4178 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__4179(_architecture 1 0 4179 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__4180(_architecture 2 0 4180 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__4181(_architecture 3 0 4181 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__4182(_architecture 4 0 4182 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__4183(_architecture 5 0 4183 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__4184(_architecture 6 0 4184 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4188 
		(_object
			(_process
				(line__4190(_architecture 7 0 4190 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__4191(_architecture 8 0 4191 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__4192(_architecture 9 0 4192 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__4193(_architecture 10 0 4193 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4075 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4076 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4077 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4078 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4078 (_entity (_string \"SLICE_14"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4097 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4098 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4099 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4100 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4101 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4102 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4103 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4104 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4105 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4106 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4107 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4108 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4109 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4111 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4111 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4111 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4112 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4112 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4112 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4113 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4113 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4113 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4114 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4114 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4114 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4123 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4124 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4125 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4126 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4127 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4128 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4129 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 4130 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4131 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4132 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4133 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4134 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4135 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4136 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4137 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4138 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4140 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4141 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4198 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4199 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4200 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4201 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4202 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4203 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4204 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4205 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4206 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4207 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4209 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4210 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4211 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4212 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 4213 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4214 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4215 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4216 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 4196 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 4670          1383952678095 Structure
(_unit VHDL (ccu20001 0 4357 (structure 0 4367 ))
	(_version va7)
	(_time 1383952678096 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d1858783d38780c2d2d4c18e80d2d1d2d0d7d2d7d2)
	(_entity
		(_time 1383952678093)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 4369 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000000000"\))
			((init1)(_string \"0000010101010101"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000000000"\))
				((init1)(_string \"0000010101010101"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4358 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4358 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4358 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4359 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4359 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4359 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4360 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4360 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4360 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4361 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4361 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4361 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 13127         1383952678101 Structure
(_unit VHDL (slice_15 0 4382 (structure 0 4416 ))
	(_version va7)
	(_time 1383952678102 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d184878383868cc781dfc488d6d2d0d2d4d6d2d782)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678099)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4433 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4433 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4433 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4434 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4434 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4434 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4435 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4438 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4441 (_entity (_out ))))
			)
		)
		(ccu20001
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4444 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4444 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4444 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4445 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4445 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4445 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4446 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4446 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4446 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4447 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4447 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4447 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_954_i0 0 4450 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4453 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4455 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_954_add_4_1 0 4457 (_component ccu20001 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20001)
		)
	)
	(_block WireDelay 0 4463 
		(_object
			(_process
				(line__4465(_architecture 0 0 4465 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__4466(_architecture 1 0 4466 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__4467(_architecture 2 0 4467 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__4468(_architecture 3 0 4468 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4472 
		(_object
			(_process
				(line__4474(_architecture 4 0 4474 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
				(line__4475(_architecture 5 0 4475 (_procedure_call (_simple)(_target(11))(_sensitivity(10)))))
				(line__4476(_architecture 6 0 4476 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4385 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4386 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4387 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4388 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4388 (_entity (_string \"SLICE_15"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4390 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4391 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4392 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4393 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4394 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4395 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4397 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4398 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4399 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4400 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4401 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4402 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4403 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4404 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4405 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4406 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4409 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4409 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4409 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4410 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4419 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4420 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4421 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4422 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 4423 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4424 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4425 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4426 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4427 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4428 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4430 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4431 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4481 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4482 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4483 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4484 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4485 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4486 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4488 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4489 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 4490 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4491 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4492 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4493 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 4479 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)(9)(11)(13)(14)(15)(16))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(17731 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 4670          1383952678108 Structure
(_unit VHDL (ccu20002 0 4585 (structure 0 4595 ))
	(_version va7)
	(_time 1383952678109 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e1b5b7b2e3b7b0f2e2e4f1beb0e2e1e2e3e7e2e7e2)
	(_entity
		(_time 1383952678106)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 4597 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011110011001100"\))
			((init1)(_string \"0101101010101010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011110011001100"\))
				((init1)(_string \"0101101010101010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4586 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4586 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4586 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4587 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4587 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4587 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4588 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4588 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4588 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4589 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4589 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4589 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7282          1383952678114 Structure
(_unit VHDL (slice_16 0 4610 (structure 0 4634 ))
	(_version va7)
	(_time 1383952678115 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e1b4b7b2b3b6bcf7e4b6f4b8e6e2e0e2e7e6e2e7b2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678112)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4648 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4648 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4648 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4649 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4649 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4649 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4650 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4650 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4650 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4651 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4651 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4651 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4645 (_entity (_out ))))
			)
		)
	)
	(_instantiation add_50_7 0 4654 (_component ccu20002 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(_open))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_instantiation DRIVEGND 0 4658 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4662 
		(_object
			(_process
				(line__4664(_architecture 0 0 4664 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__4665(_architecture 1 0 4665 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__4666(_architecture 2 0 4666 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4613 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4614 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4615 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4616 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4616 (_entity (_string \"SLICE_16"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4624 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4625 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4627 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4627 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4627 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4628 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4628 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4637 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4638 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4639 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4640 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4641 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4643 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4670 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4671 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4672 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4673 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 4669 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)(7)(8)(9))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 4670          1383952678120 Structure
(_unit VHDL (ccu20003 0 4719 (structure 0 4729 ))
	(_version va7)
	(_time 1383952678121 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f0a4a6a0f3a6a1e3f3f5e0afa1f3f0f3f3f6f3f6f3)
	(_entity
		(_time 1383952678118)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 4731 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011110011001100"\))
			((init1)(_string \"0011110011001100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011110011001100"\))
				((init1)(_string \"0011110011001100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4720 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4720 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4720 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4721 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4721 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4721 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4722 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4722 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4722 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4723 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4723 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4723 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8067          1383952678126 Structure
(_unit VHDL (slice_17 0 4744 (structure 0 4771 ))
	(_version va7)
	(_time 1383952678127 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f0a5a6a0a3a7ade6f4a3e5a9f7f3f1f3f7f7f3f6a3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678124)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4786 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4786 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4786 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4787 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4787 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4787 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4788 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4788 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4788 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4789 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4789 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4789 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4783 (_entity (_out ))))
			)
		)
	)
	(_instantiation add_50_5 0 4792 (_component ccu20003 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_instantiation DRIVEGND 0 4796 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4800 
		(_object
			(_process
				(line__4802(_architecture 0 0 4802 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__4803(_architecture 1 0 4803 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__4804(_architecture 2 0 4804 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4747 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4748 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4749 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4750 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4750 (_entity (_string \"SLICE_17"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4752 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4753 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4754 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4755 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4762 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4764 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4764 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4764 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4765 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4765 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4765 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4774 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4775 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4776 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4777 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4778 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4779 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4781 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4808 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4809 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4810 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4811 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4812 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4813 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 4807 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 8067          1383952678135 Structure
(_unit VHDL (slice_18 0 4873 (structure 0 4900 ))
	(_version va7)
	(_time 1383952678136 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0055550653575d1604531559070301030807030653)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678133)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4915 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4915 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4915 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4916 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4916 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4916 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4917 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4917 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4917 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4918 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4918 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4918 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4912 (_entity (_out ))))
			)
		)
	)
	(_instantiation add_50_3 0 4921 (_component ccu20003 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_instantiation DRIVEGND 0 4925 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4929 
		(_object
			(_process
				(line__4931(_architecture 0 0 4931 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__4932(_architecture 1 0 4932 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__4933(_architecture 2 0 4933 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4876 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4877 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4878 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4879 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4879 (_entity (_string \"SLICE_18"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4881 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4882 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4883 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4884 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4885 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4886 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4890 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4891 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4893 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4893 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4893 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4894 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4894 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4894 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4903 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4904 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4905 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4906 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4907 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4908 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4910 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4937 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4938 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4939 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4940 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4941 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4942 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 4936 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 4670          1383952678144 Structure
(_unit VHDL (ccu20004 0 5002 (structure 0 5012 ))
	(_version va7)
	(_time 1383952678145 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 00545506035651130305105f510300030406030603)
	(_entity
		(_time 1383952678141)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5014 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000000000"\))
			((init1)(_string \"0101010101010101"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000000000"\))
				((init1)(_string \"0101010101010101"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5003 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5003 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5003 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5004 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5004 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5004 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5005 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5005 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5005 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5006 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5006 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5006 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 6076          1383952678150 Structure
(_unit VHDL (slice_19 0 5027 (structure 0 5045 ))
	(_version va7)
	(_time 1383952678151 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1045451743474d0616110549171311131917131643)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678148)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5057 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5057 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5057 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5058 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5058 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5058 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5059 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5059 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5059 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5060 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5060 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5060 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5054 (_entity (_out ))))
			)
		)
	)
	(_instantiation add_50_1 0 5063 (_component ccu20004 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_instantiation DRIVEGND 0 5067 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5071 
		(_object
			(_process
				(line__5073(_architecture 0 0 5073 (_procedure_call (_simple)(_target(3))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5030 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5031 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5032 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5033 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5033 (_entity (_string \"SLICE_19"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5035 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5036 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5037 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5039 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5039 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5039 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5048 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5049 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5050 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5052 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5077 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5078 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5079 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5080 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 5076 (_process (_simple)(_target(1)(2))(_sensitivity(3)(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12614 )
		(5194566 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4670          1383952678156 Structure
(_unit VHDL (ccu20005 0 5117 (structure 0 5127 ))
	(_version va7)
	(_time 1383952678157 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 10444517134641031315004f411310131516131613)
	(_entity
		(_time 1383952678154)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5129 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111111111111111"\))
			((init1)(_string \"0000000000000000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111111111111111"\))
				((init1)(_string \"0000000000000000"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5118 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5118 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5118 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5119 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5119 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5119 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5120 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5120 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5120 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5121 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5121 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5121 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 5536          1383952678162 Structure
(_unit VHDL (slice_20 0 5142 (structure 0 5159 ))
	(_version va7)
	(_time 1383952678163 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1045451743474d0617440549171312131017131643)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678160)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5170 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5170 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5170 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5171 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5171 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5171 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5172 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5172 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5172 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5173 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5173 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5173 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5167 (_entity (_out ))))
			)
		)
	)
	(_instantiation equal_49_31 0 5176 (_component ccu20005 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_instantiation DRIVEGND 0 5180 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5184 
		(_object
			(_process
				(line__5186(_architecture 0 0 5186 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5145 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5146 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5147 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5148 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5148 (_entity (_string \"SLICE_20"\))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5150 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5151 (_entity (((ns 0))((ns 0))))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5153 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5153 (_entity (_out )(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5162 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5163 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5165 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5190 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5191 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 5189 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4674          1383952678168 Structure
(_unit VHDL (ccu20006 0 5220 (structure 0 5230 ))
	(_version va7)
	(_time 1383952678169 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1f4b4a184a494e0c1c1a0f404e1c1f1c19191c191c)
	(_entity
		(_time 1383952678166)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5232 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"1000001001000001"\))
			((init1)(_string \"1000010000100001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"1000001001000001"\))
				((init1)(_string \"1000010000100001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5221 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5221 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5221 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5222 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5222 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5222 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5223 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5223 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5223 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5224 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5224 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5224 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9609          1383952678174 Structure
(_unit VHDL (slice_21 0 5245 (structure 0 5281 ))
	(_version va7)
	(_time 1383952678175 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1f4a4a181a48420914180a46181c1d1c1e181c194c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678172)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5299 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5299 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5299 (_entity (_out ))))
			)
		)
	)
	(_instantiation equal_49_31_4833 0 5302 (_component ccu20006 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_block WireDelay 0 5308 
		(_object
			(_process
				(line__5310(_architecture 0 0 5310 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__5311(_architecture 1 0 5311 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__5312(_architecture 2 0 5312 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__5313(_architecture 3 0 5313 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__5314(_architecture 4 0 5314 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__5315(_architecture 5 0 5315 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__5316(_architecture 6 0 5316 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__5317(_architecture 7 0 5317 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
				(line__5318(_architecture 8 0 5318 (_procedure_call (_simple)(_target(18))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5248 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5249 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5250 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5251 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5251 (_entity (_string \"SLICE_21"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5253 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5254 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5257 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5270 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5272 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5272 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5272 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5273 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5273 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5273 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5274 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5274 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5274 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5275 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5284 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5285 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5286 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5287 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5288 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5289 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5290 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5291 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5292 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5293 (_architecture (_uni ((i 1))))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5323 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5324 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 5321 (_process (_simple)(_target(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2914          1383952678180 Structure
(_unit VHDL (vmuxregsre0007 0 5377 (structure 0 5386 ))
	(_version va7)
	(_time 1383952678181 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1f4a4f181d494e08161b0d454b1918181c181d191a)
	(_entity
		(_time 1383952678178)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3iy
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1572 1 811 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 813 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 814 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 815 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 816 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 817 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 818 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 819 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 5388 (_component .machxo2.components.fl1p3iy )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3iy)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5378 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5378 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5378 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5379 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5379 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5379 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5380 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1572 (machxo2 components ~STRING~1572)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1468          1383952678186 Structure
(_unit VHDL (inverter 0 5399 (structure 0 5406 ))
	(_version va7)
	(_time 1383952678187 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1f4b40181c494d091b180d444a191a181d1916194a)
	(_entity
		(_time 1383952678184)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 5408 (_component .machxo2.components.inv )
		(_port
			((a)(I))
			((z)(Z))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 5400 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5400 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4670          1383952678192 Structure
(_unit VHDL (ccu20008 0 5418 (structure 0 5428 ))
	(_version va7)
	(_time 1383952678193 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2f7b7a2b7a797e3c2c2a3f707e2c2f2c27292c292c)
	(_entity
		(_time 1383952678190)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5430 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0000010101010101"\))
			((init1)(_string \"0000000000000000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0000010101010101"\))
				((init1)(_string \"0000000000000000"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5419 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5419 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5419 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5420 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5420 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5420 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5421 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5421 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5421 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5422 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5422 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5422 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 15449         1383952678198 Structure
(_unit VHDL (sr_16_0_slice_22 0 5443 (structure 0 5485 ))
	(_version va7)
	(_time 1383952678199 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2f7a7a2a7b7b2d3c782a3976282c2f2a79282c297c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678196)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5511 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5511 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5511 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5512 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5512 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5512 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5513 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5505 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 5516 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5516 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5519 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5519 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5519 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5521 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5521 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5521 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5522 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5522 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5522 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5508 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i31 0 5525 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 5528 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 5530 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_33 0 5532 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 5536 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5540 
		(_object
			(_process
				(line__5542(_architecture 0 0 5542 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__5543(_architecture 1 0 5543 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__5544(_architecture 2 0 5544 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__5545(_architecture 3 0 5545 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__5546(_architecture 4 0 5546 (_procedure_call (_simple)(_target(15))(_sensitivity(4)))))
				(line__5547(_architecture 5 0 5547 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5551 
		(_object
			(_process
				(line__5553(_architecture 6 0 5553 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__5554(_architecture 7 0 5554 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
				(line__5555(_architecture 8 0 5555 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__5556(_architecture 9 0 5556 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5446 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5447 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5448 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5449 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5449 (_entity (_string \"SR_16_0_SLICE_22"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 5453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 5454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 5460 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5461 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5462 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5463 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5464 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5465 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5466 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5467 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5468 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5469 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5470 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5471 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5472 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5473 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5474 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5475 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5477 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5477 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5477 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5478 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5478 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5478 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5479 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5479 (_entity (_out )(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5488 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5489 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5490 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5491 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5492 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5493 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 5494 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5495 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5496 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5497 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5498 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5499 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5501 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 5502 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5503 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5561 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5562 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5563 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5564 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5566 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5567 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5568 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5569 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 5570 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5571 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 5572 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5573 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5574 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5575 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 5559 (_process (_simple)(_target(6)(7))(_sensitivity(8)(10)(12)(14)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
	)
	(_model . Structure 11 -1
	)
)
V 000050 55 4670          1383952678204 Structure
(_unit VHDL (ccu20009 0 5692 (structure 0 5702 ))
	(_version va7)
	(_time 1383952678205 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2f7b7a2b7a797e3c2c2a3f707e2c2f2c26292c292c)
	(_entity
		(_time 1383952678202)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5704 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0000010101010101"\))
			((init1)(_string \"0000010101010101"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0000010101010101"\))
				((init1)(_string \"0000010101010101"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5693 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5693 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5693 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5694 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5694 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5694 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5695 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5695 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5695 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5696 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5696 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5696 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19511         1383952678210 Structure
(_unit VHDL (sr_16_0_slice_23 0 5717 (structure 0 5773 ))
	(_version va7)
	(_time 1383952678211 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3e6b6b3a696a3c2d3f3c3c6e78616f3b68393d386d3837)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678208)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5805 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5805 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5805 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5806 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5806 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5806 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5807 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 5810 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5810 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5813 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5813 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5813 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5814 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5814 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5814 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5815 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5815 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5815 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5816 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5816 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5816 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5802 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i30 0 5819 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 5822 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 5824 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i29 0 5826 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_31 0 5829 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 5833 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5837 
		(_object
			(_process
				(line__5839(_architecture 0 0 5839 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__5840(_architecture 1 0 5840 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__5841(_architecture 2 0 5841 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__5842(_architecture 3 0 5842 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__5843(_architecture 4 0 5843 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__5844(_architecture 5 0 5844 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__5845(_architecture 6 0 5845 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__5846(_architecture 7 0 5846 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5850 
		(_object
			(_process
				(line__5852(_architecture 8 0 5852 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__5853(_architecture 9 0 5853 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__5854(_architecture 10 0 5854 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__5855(_architecture 11 0 5855 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__5856(_architecture 12 0 5856 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5720 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5721 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5722 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5723 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5723 (_entity (_string \"SR_16_0_SLICE_23"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5725 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5726 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5727 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5728 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 5729 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 5730 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5731 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5732 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5733 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5734 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5735 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5736 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5737 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5738 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5739 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5740 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5741 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5742 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 5743 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5744 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5745 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5746 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5747 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5748 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5749 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5750 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5751 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5752 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5753 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5754 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5755 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5756 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5757 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5758 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5759 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5760 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5761 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5763 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5763 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5763 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5764 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5764 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5764 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5765 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5765 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5765 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5766 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5766 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5766 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5767 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5776 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5777 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5778 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5779 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5780 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5781 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5782 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5783 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5784 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 5785 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5786 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5787 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5788 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5789 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5790 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5791 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5792 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5793 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5795 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 5796 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5797 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5861 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5862 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5863 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5864 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5865 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5866 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5867 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5868 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5869 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5870 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5872 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5873 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5874 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5875 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5876 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5877 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 5878 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5879 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 5880 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5881 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5882 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5883 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 5859 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 19511         1383952678216 Structure
(_unit VHDL (sr_16_0_slice_24 0 6054 (structure 0 6110 ))
	(_version va7)
	(_time 1383952678217 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4e1b1b4d191a4c5d4f4c4c1e08111f4b18494d481d4847)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678214)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6142 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6142 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6142 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6143 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6143 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6143 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6136 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6147 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6147 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6150 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6150 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6150 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6151 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6151 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6151 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6152 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6152 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6152 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6153 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6153 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6153 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6139 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i28 0 6156 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 6159 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 6161 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i27 0 6163 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_29 0 6166 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 6170 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 6174 
		(_object
			(_process
				(line__6176(_architecture 0 0 6176 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__6177(_architecture 1 0 6177 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__6178(_architecture 2 0 6178 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__6179(_architecture 3 0 6179 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__6180(_architecture 4 0 6180 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__6181(_architecture 5 0 6181 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__6182(_architecture 6 0 6182 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__6183(_architecture 7 0 6183 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6187 
		(_object
			(_process
				(line__6189(_architecture 8 0 6189 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__6190(_architecture 9 0 6190 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__6191(_architecture 10 0 6191 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__6192(_architecture 11 0 6192 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__6193(_architecture 12 0 6193 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6057 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6058 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6059 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6060 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6060 (_entity (_string \"SR_16_0_SLICE_24"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6062 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6063 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6064 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6065 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 6067 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6068 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6069 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6070 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6071 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6072 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6073 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6074 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6075 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 6080 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6081 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6082 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6083 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6084 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6085 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6086 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6087 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6088 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6089 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6090 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6091 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6092 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6093 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6094 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6095 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6096 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6097 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6098 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6100 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6100 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6100 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6101 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6101 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6101 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6102 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6102 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6102 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6103 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6103 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6103 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6104 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6113 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6114 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6115 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6116 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6117 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6118 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6119 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6120 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6121 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 6122 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6123 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6124 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6125 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6126 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6127 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6128 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6129 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6130 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6132 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 6133 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6134 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6198 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6199 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6200 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6201 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6202 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6203 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6204 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6205 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6206 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6207 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6209 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6210 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6211 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6212 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6213 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6214 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 6215 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6216 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 6217 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6218 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6219 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6220 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 6196 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 19511         1383952678227 Structure
(_unit VHDL (sr_16_0_slice_25 0 6391 (structure 0 6447 ))
	(_version va7)
	(_time 1383952678228 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5e0b0b5c090a5c4d5f5c5c0e18010f5b08595d580d5857)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678222)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6479 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6479 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6479 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6480 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6480 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6480 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6481 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6473 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6484 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6484 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6487 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6487 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6487 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6488 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6488 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6488 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6489 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6489 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6489 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6490 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6490 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6490 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6476 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i26 0 6493 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 6496 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 6498 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i25 0 6500 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_27 0 6503 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 6507 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 6511 
		(_object
			(_process
				(line__6513(_architecture 0 0 6513 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__6514(_architecture 1 0 6514 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__6515(_architecture 2 0 6515 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__6516(_architecture 3 0 6516 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__6517(_architecture 4 0 6517 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__6518(_architecture 5 0 6518 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__6519(_architecture 6 0 6519 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__6520(_architecture 7 0 6520 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6524 
		(_object
			(_process
				(line__6526(_architecture 8 0 6526 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__6527(_architecture 9 0 6527 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__6528(_architecture 10 0 6528 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__6529(_architecture 11 0 6529 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__6530(_architecture 12 0 6530 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6394 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6395 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6396 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6397 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6397 (_entity (_string \"SR_16_0_SLICE_25"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 6404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6409 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6412 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6413 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 6417 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6418 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6419 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6420 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6421 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6422 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6423 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6424 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6425 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6426 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6427 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6428 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6429 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6430 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6431 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6432 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6433 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6434 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6435 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6437 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6437 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6437 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6438 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6438 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6438 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6439 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6439 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6439 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6440 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6440 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6440 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6441 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6450 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6451 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6452 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6453 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6454 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6455 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6456 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6457 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6458 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 6459 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6460 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6461 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6462 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6463 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6464 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6465 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6466 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6467 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6469 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 6470 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6471 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6535 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6536 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6537 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6538 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6539 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6540 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6541 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6542 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6543 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6544 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6546 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6547 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6548 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6549 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6550 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6551 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 6552 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6553 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 6554 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6555 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6556 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6557 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 6533 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 19511         1383952678240 Structure
(_unit VHDL (sr_16_0_slice_26 0 6728 (structure 0 6784 ))
	(_version va7)
	(_time 1383952678241 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6d38386c3b396f7e6c6f6f3d2b323c683b6a6e6b3e6b64)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678235)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6816 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6816 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6816 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6817 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6817 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6817 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6818 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6810 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6821 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6821 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6824 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6824 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6824 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6825 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6825 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6825 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6826 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6826 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6826 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6827 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6827 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6827 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6813 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i24 0 6830 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 6833 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 6835 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i23 0 6837 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_25 0 6840 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 6844 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 6848 
		(_object
			(_process
				(line__6850(_architecture 0 0 6850 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__6851(_architecture 1 0 6851 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__6852(_architecture 2 0 6852 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__6853(_architecture 3 0 6853 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__6854(_architecture 4 0 6854 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__6855(_architecture 5 0 6855 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__6856(_architecture 6 0 6856 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__6857(_architecture 7 0 6857 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6861 
		(_object
			(_process
				(line__6863(_architecture 8 0 6863 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__6864(_architecture 9 0 6864 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__6865(_architecture 10 0 6865 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__6866(_architecture 11 0 6866 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__6867(_architecture 12 0 6867 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6731 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6732 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6733 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6734 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6734 (_entity (_string \"SR_16_0_SLICE_26"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6736 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6737 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6738 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6739 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6740 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 6741 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6742 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6743 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6744 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6745 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6746 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6747 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6748 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6749 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6750 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6751 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6752 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6753 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 6754 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6755 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6756 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6757 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6758 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6759 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6760 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6761 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6762 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6763 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6764 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6765 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6766 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6767 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6768 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6769 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6770 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6771 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6772 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6774 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6774 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6774 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6775 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6775 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6775 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6776 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6776 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6776 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6777 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6777 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6777 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6778 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6787 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6788 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6789 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6790 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6791 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6792 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6793 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6794 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6795 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 6796 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6797 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6798 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6799 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6800 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6801 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6802 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6803 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6804 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6806 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 6807 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6808 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6872 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6873 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6874 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6875 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6876 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6877 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6878 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6879 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6880 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6881 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6883 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6884 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6885 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6886 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6887 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6888 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 6889 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6890 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 6891 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6892 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6893 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6894 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 6870 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 19511         1383952678253 Structure
(_unit VHDL (sr_16_0_slice_27 0 7065 (structure 0 7121 ))
	(_version va7)
	(_time 1383952678254 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6d38386c3b396f7e6c6f6f3d2b323c683b6a6e6b3e6b64)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678249)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7153 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7153 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7153 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7154 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7154 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7154 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7155 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7147 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7158 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7158 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7163 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7163 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7163 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7164 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7164 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7164 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7150 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i22 0 7167 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 7170 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 7172 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i21 0 7174 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_23 0 7177 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 7181 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7185 
		(_object
			(_process
				(line__7187(_architecture 0 0 7187 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__7188(_architecture 1 0 7188 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__7189(_architecture 2 0 7189 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__7190(_architecture 3 0 7190 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__7191(_architecture 4 0 7191 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__7192(_architecture 5 0 7192 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__7193(_architecture 6 0 7193 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__7194(_architecture 7 0 7194 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7198 
		(_object
			(_process
				(line__7200(_architecture 8 0 7200 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__7201(_architecture 9 0 7201 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__7202(_architecture 10 0 7202 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__7203(_architecture 11 0 7203 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__7204(_architecture 12 0 7204 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7068 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7069 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7070 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7071 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7071 (_entity (_string \"SR_16_0_SLICE_27"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7073 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7074 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7075 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 7078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 7091 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7092 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7093 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7094 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7095 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7096 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7097 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7098 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7099 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7100 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7101 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7102 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7103 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7104 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7105 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7106 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7107 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7108 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7109 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7111 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7111 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7111 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7112 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7112 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7112 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7113 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7113 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7113 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7114 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7114 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7114 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7115 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7124 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7125 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7126 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7127 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7128 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7129 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7130 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7131 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7132 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 7133 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7134 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7135 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7136 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7137 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7138 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7139 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7140 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7141 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7143 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 7144 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7145 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7209 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7210 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7211 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7212 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7213 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7214 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7215 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7216 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7217 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7218 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7220 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7221 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7222 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7223 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7224 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7225 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 7226 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7227 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 7228 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7229 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7230 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7231 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 7207 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 19511         1383952678264 Structure
(_unit VHDL (sr_16_0_slice_28 0 7402 (structure 0 7458 ))
	(_version va7)
	(_time 1383952678265 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7d28287d2b297f6e7c7f7f2d3b222c782b7a7e7b2e7b74)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678259)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7490 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7490 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7490 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7491 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7491 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7491 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7492 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7484 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7495 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7495 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7498 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7498 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7498 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7499 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7499 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7499 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7500 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7500 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7500 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7501 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7501 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7501 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7487 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i20 0 7504 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 7507 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 7509 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i19 0 7511 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_21 0 7514 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 7518 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7522 
		(_object
			(_process
				(line__7524(_architecture 0 0 7524 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__7525(_architecture 1 0 7525 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__7526(_architecture 2 0 7526 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__7527(_architecture 3 0 7527 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__7528(_architecture 4 0 7528 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__7529(_architecture 5 0 7529 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__7530(_architecture 6 0 7530 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__7531(_architecture 7 0 7531 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7535 
		(_object
			(_process
				(line__7537(_architecture 8 0 7537 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__7538(_architecture 9 0 7538 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__7539(_architecture 10 0 7539 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__7540(_architecture 11 0 7540 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__7541(_architecture 12 0 7541 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7405 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7406 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7407 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7408 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7408 (_entity (_string \"SR_16_0_SLICE_28"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7412 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7413 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 7415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7417 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7418 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7419 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7420 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7421 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7422 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7423 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7424 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7425 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7426 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7427 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 7428 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7429 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7430 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7431 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7432 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7433 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7434 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7435 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7436 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7437 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7438 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7439 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7440 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7441 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7442 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7443 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7444 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7445 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7446 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7448 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7448 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7448 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7449 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7449 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7449 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7450 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7450 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7450 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7451 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7451 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7451 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7452 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7461 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7462 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7463 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7464 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7465 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7466 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7467 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7468 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7469 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 7470 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7471 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7472 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7473 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7474 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7475 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7476 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7477 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7478 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7480 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 7481 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7482 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7546 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7547 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7548 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7549 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7550 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7551 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7552 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7553 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7554 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7555 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7557 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7558 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7559 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7560 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7561 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7562 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 7563 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7564 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 7565 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7566 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7567 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7568 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 7544 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 19511         1383952678273 Structure
(_unit VHDL (sr_16_0_slice_29 0 7739 (structure 0 7795 ))
	(_version va7)
	(_time 1383952678274 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8cd9d983ddd88e9f8d8e8edccad3dd89da8b8f8adf8a85)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678270)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7827 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7827 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7827 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7828 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7828 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7828 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7829 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7821 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7832 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7832 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7835 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7835 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7835 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7836 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7836 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7836 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7837 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7837 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7837 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7838 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7838 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7838 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7824 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i18 0 7841 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 7844 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 7846 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i17 0 7848 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_19 0 7851 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 7855 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7859 
		(_object
			(_process
				(line__7861(_architecture 0 0 7861 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__7862(_architecture 1 0 7862 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__7863(_architecture 2 0 7863 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__7864(_architecture 3 0 7864 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__7865(_architecture 4 0 7865 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__7866(_architecture 5 0 7866 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__7867(_architecture 6 0 7867 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__7868(_architecture 7 0 7868 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7872 
		(_object
			(_process
				(line__7874(_architecture 8 0 7874 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__7875(_architecture 9 0 7875 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__7876(_architecture 10 0 7876 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__7877(_architecture 11 0 7877 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__7878(_architecture 12 0 7878 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7742 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7743 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7744 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7745 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7745 (_entity (_string \"SR_16_0_SLICE_29"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7747 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7748 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7749 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7750 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7751 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 7752 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7753 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7754 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7755 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7762 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7763 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7764 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 7765 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7766 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7767 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7768 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7769 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7770 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7771 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7772 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7773 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7774 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7775 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7776 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7777 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7778 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7779 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7780 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7781 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7782 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7783 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7785 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7785 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7785 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7786 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7786 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7786 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7787 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7787 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7787 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7788 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7788 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7788 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7789 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7798 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7799 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7800 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7801 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7802 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7803 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7804 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7805 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7806 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 7807 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7808 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7809 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7810 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7811 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7812 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7813 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7814 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7815 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7817 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 7818 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7819 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7883 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7884 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7885 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7886 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7887 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7888 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7889 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7890 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7891 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7892 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7894 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7895 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7896 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7897 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7898 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7899 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 7900 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7901 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 7902 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7903 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7904 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7905 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 7881 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 19511         1383952678286 Structure
(_unit VHDL (sr_16_0_slice_30 0 8076 (structure 0 8132 ))
	(_version va7)
	(_time 1383952678287 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8cd9d983ddd88e9f8d8e8edccad3dd89da8b8f8adf8a85)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678282)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8164 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8164 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8164 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8165 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8165 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8165 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8166 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8158 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8169 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8169 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8172 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8172 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8172 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8173 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8173 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8173 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8174 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8174 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8174 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8175 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8175 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8175 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8161 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i16 0 8178 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 8181 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 8183 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i15 0 8185 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_17 0 8188 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 8192 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8196 
		(_object
			(_process
				(line__8198(_architecture 0 0 8198 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__8199(_architecture 1 0 8199 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__8200(_architecture 2 0 8200 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__8201(_architecture 3 0 8201 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__8202(_architecture 4 0 8202 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__8203(_architecture 5 0 8203 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__8204(_architecture 6 0 8204 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__8205(_architecture 7 0 8205 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8209 
		(_object
			(_process
				(line__8211(_architecture 8 0 8211 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__8212(_architecture 9 0 8212 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__8213(_architecture 10 0 8213 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__8214(_architecture 11 0 8214 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__8215(_architecture 12 0 8215 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8079 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8080 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8081 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8082 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8082 (_entity (_string \"SR_16_0_SLICE_30"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 8089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 8102 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8103 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8104 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8105 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8106 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8107 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8108 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8109 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8110 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8111 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8112 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8113 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8114 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8115 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8116 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8117 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8118 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8119 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8120 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8122 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8122 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8122 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8123 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8123 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8123 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8124 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8124 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8124 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8125 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8125 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8125 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8126 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8135 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8136 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8137 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8138 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8139 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8140 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8141 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8142 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8143 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 8144 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8145 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8146 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8147 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8148 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8149 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8150 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8151 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8152 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8154 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 8155 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8156 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8220 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8221 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8222 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8223 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8224 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8225 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8226 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8227 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8228 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8229 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8231 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8232 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8233 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8234 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8235 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8236 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 8237 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8238 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 8239 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8240 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8241 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8242 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 8218 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 19511         1383952678302 Structure
(_unit VHDL (sr_16_0_slice_31 0 8413 (structure 0 8469 ))
	(_version va7)
	(_time 1383952678303 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code acf9f9fafdf8aebfadaeaefceaf3fda9faabafaaffaaa5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678294)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8501 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8501 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8501 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8502 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8502 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8502 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8503 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8495 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8506 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8506 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8509 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8509 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8509 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8510 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8510 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8510 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8511 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8511 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8511 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8512 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8512 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8512 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8498 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i14 0 8515 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 8518 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 8520 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i13 0 8522 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_15 0 8525 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 8529 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8533 
		(_object
			(_process
				(line__8535(_architecture 0 0 8535 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__8536(_architecture 1 0 8536 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__8537(_architecture 2 0 8537 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__8538(_architecture 3 0 8538 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__8539(_architecture 4 0 8539 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__8540(_architecture 5 0 8540 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__8541(_architecture 6 0 8541 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__8542(_architecture 7 0 8542 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8546 
		(_object
			(_process
				(line__8548(_architecture 8 0 8548 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__8549(_architecture 9 0 8549 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__8550(_architecture 10 0 8550 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__8551(_architecture 11 0 8551 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__8552(_architecture 12 0 8552 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8416 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8417 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8418 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8419 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8419 (_entity (_string \"SR_16_0_SLICE_31"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8421 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8422 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8423 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8424 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8425 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 8426 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8427 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8428 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8429 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8430 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8431 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8432 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8433 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8434 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8435 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8436 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8437 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8438 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 8439 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8440 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8441 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8442 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8443 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8444 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8445 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8446 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8447 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8448 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8449 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8450 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8451 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8452 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8453 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8454 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8455 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8456 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8457 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8459 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8459 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8459 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8460 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8460 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8460 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8461 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8461 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8461 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8462 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8462 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8462 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8463 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8472 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8473 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8474 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8475 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8476 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8477 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8478 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8479 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8480 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 8481 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8482 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8483 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8484 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8485 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8486 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8487 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8488 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8489 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8491 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 8492 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8493 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8557 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8558 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8559 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8560 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8561 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8562 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8563 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8564 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8565 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8566 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8568 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8569 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8570 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8571 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8572 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8573 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 8574 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8575 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 8576 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8577 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8578 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8579 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 8555 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 19511         1383952678316 Structure
(_unit VHDL (sr_16_0_slice_32 0 8750 (structure 0 8806 ))
	(_version va7)
	(_time 1383952678317 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code acf9f9fafdf8aebfadaeaefceaf3fda9faabafaaffaaa5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678310)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8838 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8838 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8838 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8839 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8839 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8839 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8840 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8832 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8843 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8843 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8846 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8846 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8846 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8847 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8847 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8847 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8848 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8848 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8848 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8849 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8849 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8849 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8835 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i12 0 8852 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 8855 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 8857 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i11 0 8859 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_13 0 8862 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 8866 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8870 
		(_object
			(_process
				(line__8872(_architecture 0 0 8872 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__8873(_architecture 1 0 8873 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__8874(_architecture 2 0 8874 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__8875(_architecture 3 0 8875 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__8876(_architecture 4 0 8876 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__8877(_architecture 5 0 8877 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__8878(_architecture 6 0 8878 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__8879(_architecture 7 0 8879 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8883 
		(_object
			(_process
				(line__8885(_architecture 8 0 8885 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__8886(_architecture 9 0 8886 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__8887(_architecture 10 0 8887 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__8888(_architecture 11 0 8888 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__8889(_architecture 12 0 8889 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8753 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8754 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8755 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8756 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8756 (_entity (_string \"SR_16_0_SLICE_32"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8762 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 8763 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8764 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8765 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8766 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8767 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8769 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 8776 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8777 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8778 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8779 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8780 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8781 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8782 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8783 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8784 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8785 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8786 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8787 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8788 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8789 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8790 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8791 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8792 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8793 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8794 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8796 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8796 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8796 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8797 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8797 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8797 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8798 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8798 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8798 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8799 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8799 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8799 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8800 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8809 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8810 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8811 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8812 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8813 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8814 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8815 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8816 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8817 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 8818 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8819 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8820 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8821 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8822 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8823 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8824 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8825 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8826 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8828 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 8829 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8830 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8894 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8895 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8896 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8897 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8898 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8899 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8900 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8901 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8902 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8903 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8905 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8906 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8907 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8908 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8909 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8910 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 8911 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8912 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 8913 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8914 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8915 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8916 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 8892 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 19510         1383952678327 Structure
(_unit VHDL (sr_16_0_slice_33 0 9087 (structure 0 9143 ))
	(_version va7)
	(_time 1383952678328 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code bbeeeeeeebefb9a8bab9b9ebfde4eabeedbcb8bde8bdb2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678322)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9175 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9175 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9175 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9176 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9176 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9176 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9177 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9169 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9180 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9180 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9183 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9183 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9183 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9184 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9184 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9184 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9185 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9185 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9185 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9186 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9186 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9186 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9172 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i10 0 9189 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 9192 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 9194 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i9 0 9196 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_11 0 9199 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 9203 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9207 
		(_object
			(_process
				(line__9209(_architecture 0 0 9209 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__9210(_architecture 1 0 9210 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__9211(_architecture 2 0 9211 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__9212(_architecture 3 0 9212 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9213(_architecture 4 0 9213 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__9214(_architecture 5 0 9214 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__9215(_architecture 6 0 9215 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__9216(_architecture 7 0 9216 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9220 
		(_object
			(_process
				(line__9222(_architecture 8 0 9222 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__9223(_architecture 9 0 9223 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__9224(_architecture 10 0 9224 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__9225(_architecture 11 0 9225 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__9226(_architecture 12 0 9226 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9090 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9091 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9092 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9093 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9093 (_entity (_string \"SR_16_0_SLICE_33"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 9100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9103 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9104 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9105 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9106 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9107 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9108 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9109 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9110 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9111 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9112 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 9113 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9114 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9115 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9116 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9117 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9118 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9119 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9120 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9121 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9122 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9123 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9124 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9125 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9126 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9127 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9128 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9129 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9130 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9131 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9133 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9133 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9133 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9134 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9134 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9134 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9135 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9135 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9135 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9136 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9136 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9136 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9137 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9146 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9147 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9148 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9149 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9150 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9151 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9152 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9153 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9154 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 9155 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9156 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9157 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9158 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9159 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9160 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9161 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9162 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9163 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9165 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 9166 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9167 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9231 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9232 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9233 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9234 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9235 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9236 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9237 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9238 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9239 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9240 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9242 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9243 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9244 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9245 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9246 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9247 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9248 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9249 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 9250 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9251 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9252 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9253 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 9229 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 19508         1383952678342 Structure
(_unit VHDL (sr_16_0_slice_34 0 9424 (structure 0 9480 ))
	(_version va7)
	(_time 1383952678343 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code cb9e9e9f9b9fc9d8cac9c99b8d949ace9dccc8cd98cdc2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678338)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9512 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9512 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9512 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9513 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9513 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9513 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9514 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9506 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9517 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9517 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9520 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9520 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9520 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9521 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9521 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9521 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9522 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9522 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9522 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9523 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9523 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9523 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9509 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i8 0 9526 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 9529 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 9531 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i7 0 9533 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_9 0 9536 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 9540 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9544 
		(_object
			(_process
				(line__9546(_architecture 0 0 9546 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__9547(_architecture 1 0 9547 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__9548(_architecture 2 0 9548 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__9549(_architecture 3 0 9549 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9550(_architecture 4 0 9550 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__9551(_architecture 5 0 9551 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__9552(_architecture 6 0 9552 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__9553(_architecture 7 0 9553 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9557 
		(_object
			(_process
				(line__9559(_architecture 8 0 9559 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__9560(_architecture 9 0 9560 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__9561(_architecture 10 0 9561 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__9562(_architecture 11 0 9562 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__9563(_architecture 12 0 9563 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9427 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9428 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9429 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9430 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9430 (_entity (_string \"SR_16_0_SLICE_34"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9432 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9433 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9434 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9435 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9436 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 9437 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9438 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9439 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9440 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9441 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9445 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9446 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9447 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9448 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 9450 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9451 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9452 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9453 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9454 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9455 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9456 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9457 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9458 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9459 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9460 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9461 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9462 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9463 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9464 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9465 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9466 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9467 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9468 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9470 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9470 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9470 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9471 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9471 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9471 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9472 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9472 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9472 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9473 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9473 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9473 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9474 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9483 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9484 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9485 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9486 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9487 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9488 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9489 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9490 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9491 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 9492 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9493 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9494 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9495 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9496 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9497 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9498 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9499 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9500 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9502 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 9503 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9504 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9568 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9569 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9570 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9571 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9572 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9573 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9574 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9575 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9576 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9577 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9579 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9580 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9581 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9582 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9583 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9584 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9585 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9586 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 9587 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9588 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9589 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9590 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 9566 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 19508         1383952678356 Structure
(_unit VHDL (sr_16_0_slice_35 0 9761 (structure 0 9817 ))
	(_version va7)
	(_time 1383952678357 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code da8f8f89898ed8c9dbd8d88a9c858bdf8cddd9dc89dcd3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678350)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9849 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9849 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9849 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9850 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9850 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9850 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9851 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9843 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9854 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9854 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9857 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9857 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9857 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9858 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9858 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9858 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9859 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9859 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9859 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9860 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9860 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9860 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9846 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i6 0 9863 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 9866 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 9868 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i5 0 9870 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_7 0 9873 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 9877 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9881 
		(_object
			(_process
				(line__9883(_architecture 0 0 9883 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__9884(_architecture 1 0 9884 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__9885(_architecture 2 0 9885 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__9886(_architecture 3 0 9886 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9887(_architecture 4 0 9887 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__9888(_architecture 5 0 9888 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__9889(_architecture 6 0 9889 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__9890(_architecture 7 0 9890 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9894 
		(_object
			(_process
				(line__9896(_architecture 8 0 9896 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__9897(_architecture 9 0 9897 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__9898(_architecture 10 0 9898 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__9899(_architecture 11 0 9899 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__9900(_architecture 12 0 9900 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9764 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9765 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9766 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9767 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9767 (_entity (_string \"SR_16_0_SLICE_35"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9769 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 9774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 9787 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9788 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9789 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9790 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9791 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9792 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9793 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9794 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9795 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9796 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9797 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9798 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9799 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9800 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9801 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9802 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9803 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9804 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9805 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9807 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9807 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9807 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9808 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9808 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9808 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9809 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9809 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9809 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9810 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9810 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9810 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9811 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9820 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9821 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9822 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9823 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9824 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9825 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9826 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9827 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9828 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 9829 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9830 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9831 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9832 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9833 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9834 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9835 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9836 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9837 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9839 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 9840 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9841 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9905 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9906 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9907 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9908 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9909 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9910 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9911 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9912 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9913 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9914 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9916 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9917 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9918 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9919 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9920 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9921 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9922 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9923 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 9924 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9925 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9926 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9927 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 9903 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2924          1383952678364 Structure
(_unit VHDL (vmuxregsre0010 0 10098 (structure 0 10107 ))
	(_version va7)
	(_time 1383952678365 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code da8f8a88df8c8bcdd3dec8808edcddddd9ddd8dcdf)
	(_entity
		(_time 1383952678362)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3jy
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1573 1 824 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 826 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 827 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 828 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 829 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 830 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 1 831 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 832 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 10109 (_component .machxo2.components.fl1p3jy )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3jy)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10099 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10099 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10099 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10100 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10100 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10100 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10101 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1573 (machxo2 components ~STRING~1573)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 20319         1383952678372 Structure
(_unit VHDL (sr_16_0_slice_36 0 10120 (structure 0 10176 ))
	(_version va7)
	(_time 1383952678373 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code eabfbfb8b9bee8f9ebe8e9ecacb5bbefbcede9ecb9ece3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678368)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0010
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10222 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10222 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10222 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10223 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10223 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10223 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10224 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10202 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10213 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10213 (_entity (_out ))))
			)
		)
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10208 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10208 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10208 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10209 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10209 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10209 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10210 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10216 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10216 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10216 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10217 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10217 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10217 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10218 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10218 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 10218 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10219 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10219 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 10219 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10205 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i4 0 10227 (_component vmuxregsre0010 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0010)
		)
	)
	(_instantiation DRIVEVCC 0 10230 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 10232 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i3 0 10234 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_5 0 10237 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 10241 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10245 
		(_object
			(_process
				(line__10247(_architecture 0 0 10247 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__10248(_architecture 1 0 10248 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__10249(_architecture 2 0 10249 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__10250(_architecture 3 0 10250 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__10251(_architecture 4 0 10251 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__10252(_architecture 5 0 10252 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__10253(_architecture 6 0 10253 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__10254(_architecture 7 0 10254 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10258 
		(_object
			(_process
				(line__10260(_architecture 8 0 10260 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__10261(_architecture 9 0 10261 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__10262(_architecture 10 0 10262 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__10263(_architecture 11 0 10263 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__10264(_architecture 12 0 10264 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10123 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10124 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10125 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10126 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10126 (_entity (_string \"SR_16_0_SLICE_36"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10128 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10129 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10130 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10131 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10132 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 10133 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10134 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10135 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10136 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10137 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10138 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10139 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10143 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10144 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10145 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 10146 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10147 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10148 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10149 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10150 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10151 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10152 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10153 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10154 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10155 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10156 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10157 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10158 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10159 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10160 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10161 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10162 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10163 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10164 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10166 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10166 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10166 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10167 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10167 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10167 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10168 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10168 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10168 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10169 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10169 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10169 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10170 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10179 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10180 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10181 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10182 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10183 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10184 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10185 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10186 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10187 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 10188 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10189 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10190 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10191 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10192 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10193 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10194 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10195 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 10196 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10198 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10199 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10200 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10269 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10270 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10271 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10272 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10273 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10274 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10275 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10276 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10277 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10278 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10280 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10281 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10282 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10283 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10284 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10285 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 10286 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10287 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 10288 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10289 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10290 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10291 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 10267 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 19666         1383952678387 Structure
(_unit VHDL (sr_16_0_slice_37 0 10462 (structure 0 10518 ))
	(_version va7)
	(_time 1383952678388 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code faafafaba9aef8e9fbf8f8aabca5abffacfdf9fca9fcf3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678380)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10550 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10550 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10550 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10551 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10551 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10551 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10552 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10544 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10555 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10555 (_entity (_out ))))
			)
		)
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10558 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10558 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10558 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10559 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10559 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10559 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10560 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10560 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 10560 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10561 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10561 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 10561 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10547 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i2 0 10564 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 10567 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 10569 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i1 0 10571 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_3 0 10574 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 10578 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10582 
		(_object
			(_process
				(line__10584(_architecture 0 0 10584 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__10585(_architecture 1 0 10585 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__10586(_architecture 2 0 10586 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__10587(_architecture 3 0 10587 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__10588(_architecture 4 0 10588 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__10589(_architecture 5 0 10589 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__10590(_architecture 6 0 10590 (_procedure_call (_simple)(_target(23))(_sensitivity(6)))))
				(line__10591(_architecture 7 0 10591 (_procedure_call (_simple)(_target(25))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10595 
		(_object
			(_process
				(line__10597(_architecture 8 0 10597 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__10598(_architecture 9 0 10598 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__10599(_architecture 10 0 10599 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__10600(_architecture 11 0 10600 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__10601(_architecture 12 0 10601 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10465 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10466 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10467 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10468 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10468 (_entity (_string \"SR_16_0_SLICE_37"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 10475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10477 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10482 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10483 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10484 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10485 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10486 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10487 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 10488 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10489 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10490 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10491 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10492 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10493 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10494 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10495 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10496 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10497 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10498 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10499 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10500 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10501 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10502 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10503 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10504 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10505 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10506 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10508 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10508 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10508 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10509 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10509 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10509 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10510 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10510 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10510 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10511 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10511 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10511 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10512 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10521 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10523 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10524 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10525 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10526 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10527 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10528 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10529 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 10530 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10531 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10532 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10533 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10534 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10535 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10536 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10537 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 10538 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10540 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10541 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10542 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10606 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10607 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10608 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10609 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10610 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10611 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10612 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10613 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10614 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10615 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10617 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10618 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10619 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10620 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10621 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10622 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 10623 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10624 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 10625 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10626 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10627 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10628 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 10604 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 15561         1383952678398 Structure
(_unit VHDL (sr_16_0_slice_38 0 10799 (structure 0 10840 ))
	(_version va7)
	(_time 1383952678399 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 095d0a0e025d0b1a5e581f500e0a090c5f0e0a0f5a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678393)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10872 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10872 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10872 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10873 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10873 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10873 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10874 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10860 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10877 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10877 (_entity (_out ))))
			)
		)
		(ccu20001
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10866 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10866 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10866 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10867 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10867 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10867 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10868 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10868 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 10868 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10869 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10869 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 10869 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10863 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_956_i0 0 10880 (_component vmuxregsre0007 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 10883 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 10885 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_shift_count_956_add_4_1 0 10887 (_component ccu20001 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20001)
		)
	)
	(_instantiation DRIVEGND 0 10891 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10895 
		(_object
			(_process
				(line__10897(_architecture 0 0 10897 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__10898(_architecture 1 0 10898 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__10899(_architecture 2 0 10899 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__10900(_architecture 3 0 10900 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__10901(_architecture 4 0 10901 (_procedure_call (_simple)(_target(15))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10905 
		(_object
			(_process
				(line__10907(_architecture 5 0 10907 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__10908(_architecture 6 0 10908 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
				(line__10909(_architecture 7 0 10909 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__10910(_architecture 8 0 10910 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10802 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10803 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10804 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10805 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10805 (_entity (_string \"SR_16_0_SLICE_38"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10807 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10808 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10809 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 10810 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10811 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10812 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10813 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10814 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 10815 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10816 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10817 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10818 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10819 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10820 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10821 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10822 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10823 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10824 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10825 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10826 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10827 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10828 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10829 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10830 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10832 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10832 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10832 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10833 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10833 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10833 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10834 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10834 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10843 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10844 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10845 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10846 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10847 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10848 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 10849 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10850 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10851 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10852 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10853 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 10854 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10856 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10857 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10858 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10915 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10916 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10917 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10918 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10919 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10920 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10922 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10923 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10924 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10925 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 10926 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10927 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 10928 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10929 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10930 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10931 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 10913 (_process (_simple)(_target(5)(6)(7))(_sensitivity(8)(10)(12)(14)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(17731 )
		(5395276 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4689          1383952678407 Structure
(_unit VHDL (ccu20011 0 11053 (structure 0 11063 ))
	(_version va7)
	(_time 1383952678408 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 095c0a0f035f581a0a0c1956580a080a080f0a0f0a)
	(_entity
		(_time 1383952678405)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 11065 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"1001000000001001"\))
			((init1)(_string \"1000010000100001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"1001000000001001"\))
				((init1)(_string \"1000010000100001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11054 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11054 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11054 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11055 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11055 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11055 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11056 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11056 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11056 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11057 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11057 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11057 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9684          1383952678416 Structure
(_unit VHDL (slice_39 0 11078 (structure 0 11114 ))
	(_version va7)
	(_time 1383952678417 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 194d1a1e434e440f121e0c401e1a1a1a101e1a1f4a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678411)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20011
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11129 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11129 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11129 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11130 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11130 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11130 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11131 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11131 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11131 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11132 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11132 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11132 (_entity (_out ))))
			)
		)
	)
	(_instantiation equal_49_29 0 11135 (_component ccu20011 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20011)
		)
	)
	(_block WireDelay 0 11141 
		(_object
			(_process
				(line__11143(_architecture 0 0 11143 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__11144(_architecture 1 0 11144 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__11145(_architecture 2 0 11145 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__11146(_architecture 3 0 11146 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__11147(_architecture 4 0 11147 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__11148(_architecture 5 0 11148 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__11149(_architecture 6 0 11149 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__11150(_architecture 7 0 11150 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
				(line__11151(_architecture 8 0 11151 (_procedure_call (_simple)(_target(18))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11081 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11082 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11083 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11084 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11084 (_entity (_string \"SLICE_39"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11103 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11105 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11105 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11105 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11106 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11106 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11106 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11107 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11107 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11107 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11108 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11117 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11118 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11119 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11120 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11121 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11122 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11123 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11124 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11125 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 11126 (_architecture (_uni ((i 1))))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 11156 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11157 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 11154 (_process (_simple)(_target(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4689          1383952678423 Structure
(_unit VHDL (ccu20012 0 11210 (structure 0 11220 ))
	(_version va7)
	(_time 1383952678424 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 194c1a1e134f480a1a1c0946481a181a1b1f1a1f1a)
	(_entity
		(_time 1383952678421)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 11222 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"1000010000100001"\))
			((init1)(_string \"1001000000001001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"1000010000100001"\))
				((init1)(_string \"1001000000001001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11211 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11211 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11211 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11212 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11212 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11212 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11213 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11213 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11213 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11214 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11214 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11214 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9684          1383952678429 Structure
(_unit VHDL (slice_40 0 11235 (structure 0 11271 ))
	(_version va7)
	(_time 1383952678430 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 287c2b2c737f753e232f3d712f2b2c2b282f2b2e7b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678427)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11286 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11286 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11286 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11287 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11287 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11287 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11288 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11288 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11288 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11289 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11289 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11289 (_entity (_out ))))
			)
		)
	)
	(_instantiation equal_49_27 0 11292 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 11298 
		(_object
			(_process
				(line__11300(_architecture 0 0 11300 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__11301(_architecture 1 0 11301 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__11302(_architecture 2 0 11302 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__11303(_architecture 3 0 11303 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__11304(_architecture 4 0 11304 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__11305(_architecture 5 0 11305 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__11306(_architecture 6 0 11306 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__11307(_architecture 7 0 11307 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
				(line__11308(_architecture 8 0 11308 (_procedure_call (_simple)(_target(18))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11238 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11239 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11240 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11241 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11241 (_entity (_string \"SLICE_40"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11243 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11245 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11246 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11247 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11248 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11249 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11250 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11251 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11252 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11253 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11254 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11257 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11260 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11263 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11263 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11263 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11264 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11264 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11264 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11265 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11274 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11275 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11276 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11277 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11278 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11279 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11280 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11281 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11282 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 11283 (_architecture (_uni ((i 1))))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 11313 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11314 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 11311 (_process (_simple)(_target(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4689          1383952678435 Structure
(_unit VHDL (ccu20013 0 11367 (structure 0 11377 ))
	(_version va7)
	(_time 1383952678436 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 287d2b2c237e793b2b2d3877792b292b2b2e2b2e2b)
	(_entity
		(_time 1383952678433)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 11379 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"1000001001000001"\))
			((init1)(_string \"1000001001000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"1000001001000001"\))
				((init1)(_string \"1000001001000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11368 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11368 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11368 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11369 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11369 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11369 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11370 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11370 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11370 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11371 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11371 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11371 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9684          1383952678441 Structure
(_unit VHDL (slice_41 0 11392 (structure 0 11428 ))
	(_version va7)
	(_time 1383952678442 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 287c2b2c737f753e232f3d712f2b2c2b292f2b2e7b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678439)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11443 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11443 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11443 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11444 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11444 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11444 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11445 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11445 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11445 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11446 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11446 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11446 (_entity (_out ))))
			)
		)
	)
	(_instantiation equal_49_25 0 11449 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 11455 
		(_object
			(_process
				(line__11457(_architecture 0 0 11457 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__11458(_architecture 1 0 11458 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__11459(_architecture 2 0 11459 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__11460(_architecture 3 0 11460 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__11461(_architecture 4 0 11461 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__11462(_architecture 5 0 11462 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__11463(_architecture 6 0 11463 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__11464(_architecture 7 0 11464 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
				(line__11465(_architecture 8 0 11465 (_procedure_call (_simple)(_target(18))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11395 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11396 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11397 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11398 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11398 (_entity (_string \"SLICE_41"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11409 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11412 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11413 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11417 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11419 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11419 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11419 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11420 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11420 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11420 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11421 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11421 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11421 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11422 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11431 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11432 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11433 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11434 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11435 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11436 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11437 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11438 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11439 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 11440 (_architecture (_uni ((i 1))))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 11470 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11471 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 11468 (_process (_simple)(_target(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4689          1383952678451 Structure
(_unit VHDL (ccu20014 0 11524 (structure 0 11534 ))
	(_version va7)
	(_time 1383952678452 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 386d3b3d336e692b3b3d2867693b393b3c3e3b3e3b)
	(_entity
		(_time 1383952678448)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 11536 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"1000001001000001"\))
			((init1)(_string \"1001000000001001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"1000001001000001"\))
				((init1)(_string \"1001000000001001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11525 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11525 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11525 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11526 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11526 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11526 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11527 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11527 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11527 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11528 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11528 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11528 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9684          1383952678457 Structure
(_unit VHDL (slice_42 0 11549 (structure 0 11585 ))
	(_version va7)
	(_time 1383952678458 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 386c3b3d636f652e333f2d613f3b3c3b3a3f3b3e6b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678455)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20014
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11600 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11600 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11600 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11601 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11601 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11601 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11602 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11602 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11602 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11603 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11603 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11603 (_entity (_out ))))
			)
		)
	)
	(_instantiation equal_49_23 0 11606 (_component ccu20014 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20014)
		)
	)
	(_block WireDelay 0 11612 
		(_object
			(_process
				(line__11614(_architecture 0 0 11614 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__11615(_architecture 1 0 11615 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__11616(_architecture 2 0 11616 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__11617(_architecture 3 0 11617 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__11618(_architecture 4 0 11618 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__11619(_architecture 5 0 11619 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__11620(_architecture 6 0 11620 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__11621(_architecture 7 0 11621 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
				(line__11622(_architecture 8 0 11622 (_procedure_call (_simple)(_target(18))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11552 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11553 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11554 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11555 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11555 (_entity (_string \"SLICE_42"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11557 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11558 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11568 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11569 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11570 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11571 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11574 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11576 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11576 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11576 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11577 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11577 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11577 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11578 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11578 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11578 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11579 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11588 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11589 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11590 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11592 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11593 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11594 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11595 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11596 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 11597 (_architecture (_uni ((i 1))))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 11627 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11628 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 11625 (_process (_simple)(_target(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 9684          1383952678465 Structure
(_unit VHDL (slice_43 0 11681 (structure 0 11717 ))
	(_version va7)
	(_time 1383952678466 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 481c4b4a131f155e434f5d114f4b4c4b4b4f4b4e1b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678461)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20014
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11732 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11732 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11732 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11733 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11733 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11733 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11734 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11734 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11734 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11735 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11735 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11735 (_entity (_out ))))
			)
		)
	)
	(_instantiation equal_49_21 0 11738 (_component ccu20014 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20014)
		)
	)
	(_block WireDelay 0 11744 
		(_object
			(_process
				(line__11746(_architecture 0 0 11746 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__11747(_architecture 1 0 11747 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__11748(_architecture 2 0 11748 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__11749(_architecture 3 0 11749 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__11750(_architecture 4 0 11750 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__11751(_architecture 5 0 11751 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__11752(_architecture 6 0 11752 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__11753(_architecture 7 0 11753 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
				(line__11754(_architecture 8 0 11754 (_procedure_call (_simple)(_target(18))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11684 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11685 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11686 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11687 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11687 (_entity (_string \"SLICE_43"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11689 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11690 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11691 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11692 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11693 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11694 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11695 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11696 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11697 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11698 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11699 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11700 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11701 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11702 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11703 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11704 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11705 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11706 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11708 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11708 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11708 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11709 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11709 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11709 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11710 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11710 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11710 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11711 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11720 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11721 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11722 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11723 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11724 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11725 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11726 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11727 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11728 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 11729 (_architecture (_uni ((i 1))))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 11759 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11760 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 11757 (_process (_simple)(_target(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4689          1383952678472 Structure
(_unit VHDL (ccu20015 0 11813 (structure 0 11823 ))
	(_version va7)
	(_time 1383952678473 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 481d4b4a431e195b4b4d5817194b494b4d4e4b4e4b)
	(_entity
		(_time 1383952678470)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 11825 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"1001000000001001"\))
			((init1)(_string \"1001000000001001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"1001000000001001"\))
				((init1)(_string \"1001000000001001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11814 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11814 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11814 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11815 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11815 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11815 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11816 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11816 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11816 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11817 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11817 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11817 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9684          1383952678478 Structure
(_unit VHDL (slice_44 0 11838 (structure 0 11874 ))
	(_version va7)
	(_time 1383952678479 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5703545403000a415c50420e505453545350545104)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678476)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20015
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11889 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11889 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11889 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11890 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11890 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11890 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11891 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11891 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11891 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11892 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11892 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11892 (_entity (_out ))))
			)
		)
	)
	(_instantiation equal_49_19 0 11895 (_component ccu20015 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20015)
		)
	)
	(_block WireDelay 0 11901 
		(_object
			(_process
				(line__11903(_architecture 0 0 11903 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__11904(_architecture 1 0 11904 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__11905(_architecture 2 0 11905 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__11906(_architecture 3 0 11906 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__11907(_architecture 4 0 11907 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__11908(_architecture 5 0 11908 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__11909(_architecture 6 0 11909 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__11910(_architecture 7 0 11910 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
				(line__11911(_architecture 8 0 11911 (_procedure_call (_simple)(_target(18))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11841 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11842 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11843 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11844 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11844 (_entity (_string \"SLICE_44"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11846 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11847 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11848 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11849 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11850 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11851 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11852 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11853 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11854 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11855 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11856 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11857 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11858 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11859 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11862 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 11863 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11868 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11877 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11878 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11879 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11880 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11881 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11882 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11883 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11884 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11885 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 11886 (_architecture (_uni ((i 1))))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 11916 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11917 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 11914 (_process (_simple)(_target(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4687          1383952678488 Structure
(_unit VHDL (ccu20016 0 11970 (structure 0 11980 ))
	(_version va7)
	(_time 1383952678489 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 570254545301064454524708065456545151545154)
	(_entity
		(_time 1383952678486)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 11982 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"1001000000000000"\))
			((init1)(_string \"1001000000001001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"1001000000000000"\))
				((init1)(_string \"1001000000001001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11971 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11971 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11971 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11972 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11972 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11972 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11973 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11973 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 11973 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11974 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 11974 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 11974 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8345          1383952678494 Structure
(_unit VHDL (slice_45 0 11995 (structure 0 12024 ))
	(_version va7)
	(_time 1383952678495 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6733646733303a716360723e606463646260646134)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678492)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20016
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12040 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12040 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 12040 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12041 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12041 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12041 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12042 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12042 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 12042 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 12043 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12043 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 12043 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12037 (_entity (_out ))))
			)
		)
	)
	(_instantiation equal_49_0 0 12046 (_component ccu20016 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20016)
		)
	)
	(_instantiation DRIVEGND 0 12050 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 12054 
		(_object
			(_process
				(line__12056(_architecture 0 0 12056 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__12057(_architecture 1 0 12057 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__12058(_architecture 2 0 12058 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__12059(_architecture 3 0 12059 (_procedure_call (_simple)(_target(10))(_sensitivity(3)))))
				(line__12060(_architecture 4 0 12060 (_procedure_call (_simple)(_target(11))(_sensitivity(4)))))
				(line__12061(_architecture 5 0 12061 (_procedure_call (_simple)(_target(12))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11998 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11999 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12000 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12001 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12001 (_entity (_string \"SLICE_45"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12003 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12004 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12005 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12006 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12007 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12008 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12009 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12010 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12011 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12012 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12013 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 12014 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12016 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12016 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12016 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12017 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12017 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12017 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 12018 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12027 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12028 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12029 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12030 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12031 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12032 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 12033 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 12035 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 12066 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12067 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 12064 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2552          1383952678500 Structure
(_unit VHDL (lut4 0 12111 (structure 0 12119 ))
	(_version va7)
	(_time 1383952678501 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 67323466653137746263243c336063646361346062)
	(_entity
		(_time 1383952678498)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12121 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010001110100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010001110100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12112 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12112 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12112 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12112 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12113 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678506 Structure
(_unit VHDL (lut40017 0 12132 (structure 0 12140 ))
	(_version va7)
	(_time 1383952678507 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 673234666531377462667738366466646061346062)
	(_entity
		(_time 1383952678504)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12142 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0011000100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0011000100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12133 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12133 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12133 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12133 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12134 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2924          1383952678512 Structure
(_unit VHDL (vmuxregsre0018 0 12153 (structure 0 12162 ))
	(_version va7)
	(_time 1383952678513 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 76227077242027617f72642c227071717571747073)
	(_entity
		(_time 1383952678510)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 12164 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12154 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12154 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12154 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12155 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12155 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12155 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12156 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19483         1383952678522 Structure
(_unit VHDL (sr_16_0_slice_46 0 12175 (structure 0 12230 ))
	(_version va7)
	(_time 1383952678523 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 86d2858982d28495878482d0c0d9d783d0818580d5808f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678516)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12267 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12267 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12267 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12267 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12268 (_entity (_out ))))
			)
		)
		(lut40017
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12271 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12271 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12271 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12271 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12272 (_entity (_out ))))
			)
		)
		(vmuxregsre0018
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12275 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12275 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12275 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12276 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12276 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12276 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12277 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12258 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 12264 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12264 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12261 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_mux_740_i2_4_lut 0 12280 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation SR_16_0_i1_3_lut_4_lut 0 12282 (_component lut40017 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40017)
		)
	)
	(_instantiation SR_16_0_data_i0_i1 0 12284 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_instantiation DRIVEVCC 0 12287 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 12289 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 12291 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_i0_i0 0 12293 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_block WireDelay 0 12298 
		(_object
			(_process
				(line__12300(_architecture 0 0 12300 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__12301(_architecture 1 0 12301 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__12302(_architecture 2 0 12302 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__12303(_architecture 3 0 12303 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__12304(_architecture 4 0 12304 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__12305(_architecture 5 0 12305 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__12306(_architecture 6 0 12306 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__12307(_architecture 7 0 12307 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__12308(_architecture 8 0 12308 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__12309(_architecture 9 0 12309 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__12310(_architecture 10 0 12310 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__12311(_architecture 11 0 12311 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12315 
		(_object
			(_process
				(line__12317(_architecture 12 0 12317 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__12318(_architecture 13 0 12318 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__12319(_architecture 14 0 12319 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__12320(_architecture 15 0 12320 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12178 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12179 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12180 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12181 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12181 (_entity (_string \"SR_16_0_SLICE_46"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12183 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12184 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12185 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12186 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12187 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12188 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12189 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12190 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12191 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12192 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 12193 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12194 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12195 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12196 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12197 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12198 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12199 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12200 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12201 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12202 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12203 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12204 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12205 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12206 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12207 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12208 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12209 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12210 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12211 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12212 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12213 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12214 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12215 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12216 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12217 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12219 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12219 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12219 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12220 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12220 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 12220 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12221 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12221 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 12221 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12222 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12222 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12222 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12223 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12223 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12223 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 12224 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12233 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12234 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12235 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12236 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12237 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12238 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12239 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12240 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12241 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 12242 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12243 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12244 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12245 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 12246 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12247 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12248 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12249 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12250 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12251 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 12252 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12254 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 12255 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 12256 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12326 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12327 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12328 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12329 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12330 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12331 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12332 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12333 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 12335 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12336 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 12337 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12338 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 12339 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12340 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12341 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12342 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 12323 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2556          1383952678535 Structure
(_unit VHDL (lut40019 0 12478 (structure 0 12486 ))
	(_version va7)
	(_time 1383952678536 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 86d3d58985d0d695838796d9d78587858f80d58183)
	(_entity
		(_time 1383952678531)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12488 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010000011101111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010000011101111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12479 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12479 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12479 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12479 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12480 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678543 Structure
(_unit VHDL (lut40020 0 12499 (structure 0 12507 ))
	(_version va7)
	(_time 1383952678544 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 96c3c59895c0c685939786c9c79594959690c59193)
	(_entity
		(_time 1383952678539)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12509 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010000010110001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010000010110001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12500 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12500 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12500 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12500 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12501 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19496         1383952678558 Structure
(_unit VHDL (sr_16_0_slice_47 0 12520 (structure 0 12575 ))
	(_version va7)
	(_time 1383952678559 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a5f1a6f3a2f1a7b6a4a7a1f3e3faf4a0f3a2a6a3f6a3ac)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678550)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40019
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12617 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12617 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12617 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12617 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12618 (_entity (_out ))))
			)
		)
		(lut40020
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12621 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12621 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12621 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12621 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12622 (_entity (_out ))))
			)
		)
		(vmuxregsre0018
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12612 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12612 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12612 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12613 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12613 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12613 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12614 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12603 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 12609 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12609 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12606 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_mux_740_i4_3_lut_4_lut 0 12625 (_component lut40019 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40019)
		)
	)
	(_instantiation SR_16_0_i23_4_lut 0 12627 (_component lut40020 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40020)
		)
	)
	(_instantiation SR_16_0_data_i0_i3 0 12629 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_instantiation DRIVEVCC 0 12632 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 12634 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 12636 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_i0_i2 0 12638 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_block WireDelay 0 12643 
		(_object
			(_process
				(line__12645(_architecture 0 0 12645 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__12646(_architecture 1 0 12646 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__12647(_architecture 2 0 12647 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__12648(_architecture 3 0 12648 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__12649(_architecture 4 0 12649 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__12650(_architecture 5 0 12650 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__12651(_architecture 6 0 12651 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__12652(_architecture 7 0 12652 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__12653(_architecture 8 0 12653 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__12654(_architecture 9 0 12654 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__12655(_architecture 10 0 12655 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__12656(_architecture 11 0 12656 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12660 
		(_object
			(_process
				(line__12662(_architecture 12 0 12662 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__12663(_architecture 13 0 12663 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__12664(_architecture 14 0 12664 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__12665(_architecture 15 0 12665 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12523 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12524 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12525 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12526 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12526 (_entity (_string \"SR_16_0_SLICE_47"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12529 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12530 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12531 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12532 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12533 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12534 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12535 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12536 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12537 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 12538 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12539 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12540 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12541 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12542 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12543 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12544 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12545 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12546 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12547 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12548 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12549 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12550 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12551 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12552 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12553 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12554 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12555 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12556 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12557 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12558 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12559 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12560 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12561 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12562 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12564 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12564 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12564 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12565 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12565 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 12565 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12566 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12566 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 12566 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12567 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12567 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12567 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12568 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12568 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12568 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 12569 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12578 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12579 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12580 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12581 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12582 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12583 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12584 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12585 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12586 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 12587 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12588 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12589 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12590 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 12591 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12592 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12593 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12594 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12595 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12596 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 12597 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12599 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 12600 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 12601 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12671 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12672 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12673 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12674 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12675 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12676 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12677 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12678 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 12680 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12681 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 12682 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12683 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 12684 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12685 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12686 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12687 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 12668 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2556          1383952678569 Structure
(_unit VHDL (lut40021 0 12823 (structure 0 12831 ))
	(_version va7)
	(_time 1383952678570 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b5e0e6e0b5e3e5a6b0b4a5eae4b6b7b6b4b3e6b2b0)
	(_entity
		(_time 1383952678566)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12833 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100110000000101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100110000000101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12824 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12824 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12824 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12824 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12825 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678575 Structure
(_unit VHDL (lut40022 0 12844 (structure 0 12852 ))
	(_version va7)
	(_time 1383952678576 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b5e0e6e0b5e3e5a6b0b4a5eae4b6b7b6b7b3e6b2b0)
	(_entity
		(_time 1383952678573)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12854 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010101000001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010101000001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12845 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12845 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12845 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12845 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12846 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19490         1383952678587 Structure
(_unit VHDL (sr_16_0_slice_48 0 12865 (structure 0 12920 ))
	(_version va7)
	(_time 1383952678588 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c490c790c290c6d7c5c6c092829b95c192c3c7c297c2cd)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678579)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40021
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12962 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12962 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12962 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12962 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12963 (_entity (_out ))))
			)
		)
		(lut40022
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12966 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12966 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12966 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12966 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12967 (_entity (_out ))))
			)
		)
		(vmuxregsre0018
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12957 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12957 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12957 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12958 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12958 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12958 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12959 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12948 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 12954 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12954 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12951 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_mux_740_i6_4_lut 0 12970 (_component lut40021 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40021)
		)
	)
	(_instantiation SR_16_0_i22_4_lut 0 12972 (_component lut40022 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40022)
		)
	)
	(_instantiation SR_16_0_data_i0_i5 0 12974 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_instantiation DRIVEVCC 0 12977 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 12979 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 12981 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_i0_i4 0 12983 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_block WireDelay 0 12988 
		(_object
			(_process
				(line__12990(_architecture 0 0 12990 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__12991(_architecture 1 0 12991 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__12992(_architecture 2 0 12992 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__12993(_architecture 3 0 12993 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__12994(_architecture 4 0 12994 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__12995(_architecture 5 0 12995 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__12996(_architecture 6 0 12996 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__12997(_architecture 7 0 12997 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__12998(_architecture 8 0 12998 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__12999(_architecture 9 0 12999 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__13000(_architecture 10 0 13000 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__13001(_architecture 11 0 13001 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13005 
		(_object
			(_process
				(line__13007(_architecture 12 0 13007 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__13008(_architecture 13 0 13008 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__13009(_architecture 14 0 13009 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__13010(_architecture 15 0 13010 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12868 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12869 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12870 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12871 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12871 (_entity (_string \"SR_16_0_SLICE_48"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12875 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12876 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12877 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12878 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12879 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12880 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12881 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12882 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 12883 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12884 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12885 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12886 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12890 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12891 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12895 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12896 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12897 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12898 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12899 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12900 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12901 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12902 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12903 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12904 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12905 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12906 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12907 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12909 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12909 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12909 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12910 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12910 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 12910 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12911 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12911 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 12911 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12912 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12912 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12912 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12913 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12913 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12913 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 12914 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12923 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12924 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12925 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12926 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12927 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12928 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12929 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12930 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12931 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 12932 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12933 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12934 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12935 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 12936 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12937 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12938 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12939 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12940 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12941 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 12942 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12944 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 12945 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 12946 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13016 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13017 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13018 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13019 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13020 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13021 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13022 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13023 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 13025 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13026 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13027 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13028 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 13029 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13030 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13031 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13032 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 13013 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2556          1383952678597 Structure
(_unit VHDL (lut40023 0 13168 (structure 0 13176 ))
	(_version va7)
	(_time 1383952678598 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c4919790c59294d7c1c5d49b95c7c6c7c7c297c3c1)
	(_entity
		(_time 1383952678594)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13178 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100000011100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100000011100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13169 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13169 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13169 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13169 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13170 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19503         1383952678608 Structure
(_unit VHDL (sr_16_0_slice_49 0 13189 (structure 0 13244 ))
	(_version va7)
	(_time 1383952678609 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d480d787d280d6c7d5d6d082928b85d182d3d7d287d2dd)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678602)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40019
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13286 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13286 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13286 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13286 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13287 (_entity (_out ))))
			)
		)
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13290 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13290 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13290 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13290 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13291 (_entity (_out ))))
			)
		)
		(vmuxregsre0018
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13281 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13281 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13281 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13282 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13282 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13282 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13283 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13272 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 13278 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13278 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 13275 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_mux_740_i8_3_lut_4_lut 0 13294 (_component lut40019 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40019)
		)
	)
	(_instantiation SR_16_0_mux_740_i7_4_lut 0 13296 (_component lut40023 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_data_i0_i7 0 13298 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_instantiation DRIVEVCC 0 13301 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 13303 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 13305 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_i0_i6 0 13307 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_block WireDelay 0 13312 
		(_object
			(_process
				(line__13314(_architecture 0 0 13314 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__13315(_architecture 1 0 13315 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__13316(_architecture 2 0 13316 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__13317(_architecture 3 0 13317 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__13318(_architecture 4 0 13318 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__13319(_architecture 5 0 13319 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__13320(_architecture 6 0 13320 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__13321(_architecture 7 0 13321 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__13322(_architecture 8 0 13322 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__13323(_architecture 9 0 13323 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__13324(_architecture 10 0 13324 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__13325(_architecture 11 0 13325 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13329 
		(_object
			(_process
				(line__13331(_architecture 12 0 13331 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__13332(_architecture 13 0 13332 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__13333(_architecture 14 0 13333 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__13334(_architecture 15 0 13334 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13192 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13193 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13194 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13195 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13195 (_entity (_string \"SR_16_0_SLICE_49"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13197 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13198 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13199 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13200 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13201 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13202 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13203 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13204 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13205 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13206 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 13207 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13208 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13209 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13210 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13211 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13212 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13213 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13219 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13220 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13221 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13222 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13223 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13224 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13225 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13226 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13227 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13228 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13229 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13230 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13231 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13233 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13233 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13233 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13234 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13234 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13234 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13235 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13235 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13235 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13236 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13236 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13236 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13237 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13237 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13237 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13238 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13247 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13248 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13249 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13250 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13251 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13252 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13253 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13254 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13255 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 13256 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13257 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13258 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13259 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 13260 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13261 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13262 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13263 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13264 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13265 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 13266 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13268 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 13269 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 13270 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13340 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13341 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13342 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13343 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13344 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13345 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13346 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13347 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 13349 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13350 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13351 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13352 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 13353 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13354 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13355 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13356 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 13337 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2556          1383952678618 Structure
(_unit VHDL (lut40024 0 13492 (structure 0 13500 ))
	(_version va7)
	(_time 1383952678619 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e4b1b7b6e5b2b4f7e1e5f4bbb5e7e6e7e0e2b7e3e1)
	(_entity
		(_time 1383952678615)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13502 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100110100000001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100110100000001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13493 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13493 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13493 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13493 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13494 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678624 Structure
(_unit VHDL (lut40025 0 13513 (structure 0 13521 ))
	(_version va7)
	(_time 1383952678625 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e4b1b7b6e5b2b4f7e1e5f4bbb5e7e6e7e1e2b7e3e1)
	(_entity
		(_time 1383952678622)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13523 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110110000100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110110000100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13514 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13514 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13514 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13514 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13515 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19498         1383952678634 Structure
(_unit VHDL (sr_16_0_slice_50 0 13534 (structure 0 13589 ))
	(_version va7)
	(_time 1383952678635 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f3a7f0a2f2a7f1e0f2f1f7a5b5aca2f6a5f4f0f5a0f5fa)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678628)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40024
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13632 (_entity (_out ))))
			)
		)
		(lut40025
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13635 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13635 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13635 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13635 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13636 (_entity (_out ))))
			)
		)
		(vmuxregsre0018
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13626 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13626 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13626 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13627 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13627 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13627 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13628 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13617 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 13623 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13623 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 13620 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_mux_740_i10_4_lut 0 13639 (_component lut40024 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40024)
		)
	)
	(_instantiation SR_16_0_mux_740_i9_4_lut 0 13641 (_component lut40025 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40025)
		)
	)
	(_instantiation SR_16_0_data_i0_i9 0 13643 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_instantiation DRIVEVCC 0 13646 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 13648 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 13650 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_i0_i8 0 13652 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_block WireDelay 0 13657 
		(_object
			(_process
				(line__13659(_architecture 0 0 13659 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__13660(_architecture 1 0 13660 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__13661(_architecture 2 0 13661 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__13662(_architecture 3 0 13662 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__13663(_architecture 4 0 13663 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__13664(_architecture 5 0 13664 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__13665(_architecture 6 0 13665 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__13666(_architecture 7 0 13666 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__13667(_architecture 8 0 13667 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__13668(_architecture 9 0 13668 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__13669(_architecture 10 0 13669 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__13670(_architecture 11 0 13670 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13674 
		(_object
			(_process
				(line__13676(_architecture 12 0 13676 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__13677(_architecture 13 0 13677 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__13678(_architecture 14 0 13678 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__13679(_architecture 15 0 13679 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13537 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13538 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13539 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13540 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13540 (_entity (_string \"SR_16_0_SLICE_50"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13542 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13543 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13544 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13545 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13546 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13547 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13548 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13549 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13550 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13551 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 13552 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13553 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13554 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13555 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13556 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13557 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13558 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13564 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13565 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13566 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13567 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13568 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13569 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13570 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13571 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13572 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13573 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13574 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13575 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13576 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13578 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13578 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13578 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13579 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13579 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13579 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13580 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13580 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13580 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13581 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13581 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13581 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13582 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13582 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13582 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13583 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13592 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13593 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13594 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13595 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13596 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13597 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13598 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13599 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13600 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 13601 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13602 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13603 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13604 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 13605 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13606 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13607 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13608 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13609 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13610 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 13611 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13613 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 13614 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 13615 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13685 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13686 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13687 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13688 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13689 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13690 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13691 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13692 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 13694 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13695 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13696 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13697 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 13698 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13699 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13700 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13701 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 13682 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2556          1383952678644 Structure
(_unit VHDL (lut40026 0 13837 (structure 0 13845 ))
	(_version va7)
	(_time 1383952678645 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f3a6a0a2f5a5a3e0f6f2e3aca2f0f1f0f5f5a0f4f6)
	(_entity
		(_time 1383952678641)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13847 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000100010001011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000100010001011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13838 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13838 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13838 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13838 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13839 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19507         1383952678656 Structure
(_unit VHDL (sr_16_0_slice_51 0 13858 (structure 0 13913 ))
	(_version va7)
	(_time 1383952678657 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 035701040257011002010755455c52065504000550050a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678649)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40019
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13955 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13955 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13955 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13955 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13956 (_entity (_out ))))
			)
		)
		(lut40026
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13959 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13959 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13959 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13959 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13960 (_entity (_out ))))
			)
		)
		(vmuxregsre0018
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13950 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13950 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13950 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13951 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13951 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13951 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13952 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13941 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 13947 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13947 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 13944 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_mux_740_i12_3_lut_4_lut 0 13963 (_component lut40019 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40019)
		)
	)
	(_instantiation SR_16_0_mux_740_i11_4_lut 0 13965 (_component lut40026 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40026)
		)
	)
	(_instantiation SR_16_0_data_i0_i11 0 13967 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_instantiation DRIVEVCC 0 13970 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 13972 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 13974 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_i0_i10 0 13976 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_block WireDelay 0 13981 
		(_object
			(_process
				(line__13983(_architecture 0 0 13983 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__13984(_architecture 1 0 13984 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__13985(_architecture 2 0 13985 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__13986(_architecture 3 0 13986 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__13987(_architecture 4 0 13987 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__13988(_architecture 5 0 13988 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__13989(_architecture 6 0 13989 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__13990(_architecture 7 0 13990 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__13991(_architecture 8 0 13991 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__13992(_architecture 9 0 13992 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__13993(_architecture 10 0 13993 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__13994(_architecture 11 0 13994 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13998 
		(_object
			(_process
				(line__14000(_architecture 12 0 14000 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__14001(_architecture 13 0 14001 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__14002(_architecture 14 0 14002 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__14003(_architecture 15 0 14003 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13861 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13862 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13863 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13864 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13864 (_entity (_string \"SR_16_0_SLICE_51"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13866 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13867 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13868 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13869 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13870 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13871 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13872 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13875 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 13876 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13877 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13878 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13879 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13880 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13881 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13882 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13883 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13884 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13885 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13886 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13888 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13889 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13890 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13891 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13892 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13893 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13894 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13895 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13896 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13897 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13898 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13899 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13900 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13902 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13902 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13902 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13904 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13904 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13904 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13905 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13905 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13905 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13906 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13906 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13906 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13907 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13916 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13917 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13918 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13919 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13920 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13921 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13922 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13923 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13924 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 13925 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13926 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13927 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13928 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 13929 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13930 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13931 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13932 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13933 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13934 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 13935 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13937 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 13938 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 13939 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14009 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14010 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14011 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14012 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14013 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14014 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14015 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14016 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 14018 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14019 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14020 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14021 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 14022 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14023 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14024 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14025 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 14006 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2556          1383952678668 Structure
(_unit VHDL (lut40027 0 14161 (structure 0 14169 ))
	(_version va7)
	(_time 1383952678669 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 12474014154442011713024d431110111514411517)
	(_entity
		(_time 1383952678665)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14171 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010000010101100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010000010101100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14162 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14162 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14162 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14162 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14163 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678678 Structure
(_unit VHDL (lut40028 0 14182 (structure 0 14190 ))
	(_version va7)
	(_time 1383952678679 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 22777027257472312723327d732120212a24712527)
	(_entity
		(_time 1383952678672)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14192 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1101100011001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1101100011001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14183 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14183 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14183 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14183 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14184 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19505         1383952678690 Structure
(_unit VHDL (sr_16_0_slice_52 0 14203 (structure 0 14258 ))
	(_version va7)
	(_time 1383952678691 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 227620272276203123202674647d73277425212471242b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678682)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40027
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14300 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14300 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14300 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14300 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14301 (_entity (_out ))))
			)
		)
		(lut40028
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14304 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14304 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14304 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14304 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14305 (_entity (_out ))))
			)
		)
		(vmuxregsre0018
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14295 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14295 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14295 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14296 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14296 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14296 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14297 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14286 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 14292 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14292 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14289 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_mux_740_i14_4_lut 0 14308 (_component lut40027 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40027)
		)
	)
	(_instantiation SR_16_0_n9851_bdd_3_lut_4_lut 0 14310 (_component lut40028 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40028)
		)
	)
	(_instantiation SR_16_0_data_i0_i13 0 14312 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_instantiation DRIVEVCC 0 14315 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 14317 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 14319 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_i0_i12 0 14321 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_block WireDelay 0 14326 
		(_object
			(_process
				(line__14328(_architecture 0 0 14328 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__14329(_architecture 1 0 14329 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__14330(_architecture 2 0 14330 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__14331(_architecture 3 0 14331 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__14332(_architecture 4 0 14332 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__14333(_architecture 5 0 14333 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__14334(_architecture 6 0 14334 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__14335(_architecture 7 0 14335 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__14336(_architecture 8 0 14336 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__14337(_architecture 9 0 14337 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__14338(_architecture 10 0 14338 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__14339(_architecture 11 0 14339 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14343 
		(_object
			(_process
				(line__14345(_architecture 12 0 14345 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__14346(_architecture 13 0 14346 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__14347(_architecture 14 0 14347 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__14348(_architecture 15 0 14348 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14206 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14207 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14208 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14209 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14209 (_entity (_string \"SR_16_0_SLICE_52"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14211 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14212 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14213 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14219 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14220 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 14221 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 14222 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14223 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14224 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14225 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14226 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14227 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14228 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14229 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14230 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14233 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14234 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14235 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14236 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14237 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14238 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14239 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14240 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14241 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14242 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14243 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14244 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14245 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14247 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14247 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14247 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14248 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14248 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 14248 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14249 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14249 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 14249 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 14250 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 14250 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14250 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 14251 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 14251 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 14251 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 14252 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14261 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14262 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14263 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14264 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14265 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14266 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14267 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14268 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14269 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 14270 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14271 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14272 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14273 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 14274 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14275 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14276 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14277 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14278 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14279 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 14280 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14282 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 14283 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14284 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14354 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14355 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14356 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14357 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14358 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14359 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14360 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14361 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 14363 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14364 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14365 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14366 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 14367 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14368 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14369 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14370 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 14351 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2556          1383952678702 Structure
(_unit VHDL (lut40029 0 14506 (structure 0 14514 ))
	(_version va7)
	(_time 1383952678703 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 32676036356462213733226d633130313b34613537)
	(_entity
		(_time 1383952678698)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14516 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010111000001111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010111000001111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14507 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14507 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14507 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14507 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14508 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678708 Structure
(_unit VHDL (lut40030 0 14527 (structure 0 14535 ))
	(_version va7)
	(_time 1383952678709 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 32676036356462213733226d633131313234613537)
	(_entity
		(_time 1383952678706)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14537 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100110100000001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100110100000001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14528 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14528 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14528 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14528 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14529 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19507         1383952678719 Structure
(_unit VHDL (sr_16_0_slice_53 0 14548 (structure 0 14603 ))
	(_version va7)
	(_time 1383952678720 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 411543424215435240434517071e104417464247124748)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678712)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40029
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14645 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14645 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14645 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14645 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14646 (_entity (_out ))))
			)
		)
		(lut40030
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14649 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14649 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14649 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14649 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14650 (_entity (_out ))))
			)
		)
		(vmuxregsre0018
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14640 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14640 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14640 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14641 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14641 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14641 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14642 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14631 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 14637 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14637 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14634 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_mux_740_i16_3_lut_4_lut 0 14653 (_component lut40029 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40029)
		)
	)
	(_instantiation SR_16_0_mux_740_i15_4_lut 0 14655 (_component lut40030 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40030)
		)
	)
	(_instantiation SR_16_0_data_i0_i15 0 14657 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_instantiation DRIVEVCC 0 14660 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 14662 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 14664 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_i0_i14 0 14666 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_block WireDelay 0 14671 
		(_object
			(_process
				(line__14673(_architecture 0 0 14673 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__14674(_architecture 1 0 14674 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__14675(_architecture 2 0 14675 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__14676(_architecture 3 0 14676 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__14677(_architecture 4 0 14677 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__14678(_architecture 5 0 14678 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__14679(_architecture 6 0 14679 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__14680(_architecture 7 0 14680 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__14681(_architecture 8 0 14681 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__14682(_architecture 9 0 14682 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__14683(_architecture 10 0 14683 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__14684(_architecture 11 0 14684 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14688 
		(_object
			(_process
				(line__14690(_architecture 12 0 14690 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__14691(_architecture 13 0 14691 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__14692(_architecture 14 0 14692 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__14693(_architecture 15 0 14693 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14551 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14552 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14553 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14554 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14554 (_entity (_string \"SR_16_0_SLICE_53"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14556 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14557 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14558 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 14566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 14567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14568 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14569 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14570 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14571 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14575 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14576 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14577 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14578 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14579 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14580 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14581 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14582 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14583 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14584 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14585 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14586 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14587 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14588 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14589 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14590 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14592 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14592 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14592 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14593 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14593 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 14593 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14594 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14594 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 14594 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 14595 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 14595 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14595 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 14596 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 14596 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 14596 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 14597 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14606 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14607 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14608 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14609 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14610 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14611 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14612 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14613 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14614 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 14615 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14616 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14617 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14618 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 14619 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14620 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14621 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14622 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14623 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14624 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 14625 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14627 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 14628 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14629 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14699 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14700 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14701 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14702 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14703 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14704 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14705 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14706 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 14708 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14709 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14710 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14711 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 14712 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14713 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14714 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14715 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 14696 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2556          1383952678732 Structure
(_unit VHDL (lut40031 0 14851 (structure 0 14859 ))
	(_version va7)
	(_time 1383952678733 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 51040353550701425450410e005252525057025654)
	(_entity
		(_time 1383952678729)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14861 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14852 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14852 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14852 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14852 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14853 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678740 Structure
(_unit VHDL (lut40032 0 14872 (structure 0 14880 ))
	(_version va7)
	(_time 1383952678741 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 60353261653630736561703f316363636266336765)
	(_entity
		(_time 1383952678736)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14882 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14873 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14873 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14873 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14873 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14874 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17511         1383952678752 Structure
(_unit VHDL (sr_16_0_slice_54 0 14893 (structure 0 14945 ))
	(_version va7)
	(_time 1383952678753 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 603462616234627361626634263f316536676366336669)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678744)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40031
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14980 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14980 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14980 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14980 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14981 (_entity (_out ))))
			)
		)
		(lut40032
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14984 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14984 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14984 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14984 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14985 (_entity (_out ))))
			)
		)
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14975 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14975 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14975 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14976 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14976 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14976 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14977 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14969 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14972 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_i21_4_lut 0 14988 (_component lut40031 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40031)
		)
	)
	(_instantiation SR_16_0_i19_4_lut 0 14990 (_component lut40032 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40032)
		)
	)
	(_instantiation SR_16_0_shift_state_38 0 14992 (_component vmuxregsre0007 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 14995 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 14997 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 15001 
		(_object
			(_process
				(line__15003(_architecture 0 0 15003 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__15004(_architecture 1 0 15004 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__15005(_architecture 2 0 15005 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__15006(_architecture 3 0 15006 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__15007(_architecture 4 0 15007 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__15008(_architecture 5 0 15008 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__15009(_architecture 6 0 15009 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__15010(_architecture 7 0 15010 (_procedure_call (_simple)(_target(21))(_sensitivity(7)))))
				(line__15011(_architecture 8 0 15011 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
				(line__15012(_architecture 9 0 15012 (_procedure_call (_simple)(_target(24))(_sensitivity(9)))))
				(line__15013(_architecture 10 0 15013 (_procedure_call (_simple)(_target(26))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 15017 
		(_object
			(_process
				(line__15019(_architecture 11 0 15019 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__15020(_architecture 12 0 15020 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__15021(_architecture 13 0 15021 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14896 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14897 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14898 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14899 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14899 (_entity (_string \"SR_16_0_SLICE_54"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14908 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14909 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 14910 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 14911 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14912 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14913 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14914 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14915 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14916 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14917 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14918 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14919 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14920 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14921 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14922 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14923 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14924 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14925 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14926 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14927 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 14928 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14929 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14930 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14931 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14932 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14933 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14935 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14935 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14935 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14936 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14936 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 14936 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14937 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14937 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 14937 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14938 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14938 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 14938 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 14939 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 14939 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14948 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14949 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14950 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14951 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14952 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14953 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14954 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14955 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14956 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14957 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14958 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 14959 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14960 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14961 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14962 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14963 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14964 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14966 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14967 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15026 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15027 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15028 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15029 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15030 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15031 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 15033 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 15034 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 15035 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 15036 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 15037 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 15038 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 15039 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 15040 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 15024 (_process (_simple)(_target(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2556          1383952678764 Structure
(_unit VHDL (lut40033 0 15162 (structure 0 15170 ))
	(_version va7)
	(_time 1383952678765 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 70252270752620637571602f217373737376237775)
	(_entity
		(_time 1383952678760)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15172 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0011001100001111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0011001100001111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15163 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15163 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15163 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15163 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15164 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678771 Structure
(_unit VHDL (lut40034 0 15183 (structure 0 15191 ))
	(_version va7)
	(_time 1383952678772 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 80d5d28f85d6d093858190dfd18383838486d38785)
	(_entity
		(_time 1383952678768)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15193 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0011001111110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0011001111110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15184 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15184 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15184 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15184 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15185 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 15067         1383952678782 Structure
(_unit VHDL (sr_16_0_slice_55 0 15204 (structure 0 15244 ))
	(_version va7)
	(_time 1383952678783 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 80d4828f82d48293d58796d987838085d6878386d3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678775)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40033
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15279 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15279 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15279 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15279 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15280 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15268 (_entity (_out ))))
			)
		)
		(lut40034
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15283 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15283 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15283 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15283 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15284 (_entity (_out ))))
			)
		)
		(vmuxregsre0018
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15274 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15274 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15274 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 15275 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 15275 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 15275 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 15276 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 15265 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 15271 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15271 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_i909_3_lut_rep_43 0 15287 (_component lut40033 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40033)
		)
	)
	(_instantiation DRIVEGND 0 15289 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_i25_3_lut 0 15291 (_component lut40034 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40034)
		)
	)
	(_instantiation SR_16_0_shift_state_next_40 0 15293 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_instantiation DRIVEVCC 0 15296 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 15298 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 15302 
		(_object
			(_process
				(line__15304(_architecture 0 0 15304 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__15305(_architecture 1 0 15305 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__15306(_architecture 2 0 15306 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__15307(_architecture 3 0 15307 (_procedure_call (_simple)(_target(14))(_sensitivity(3)))))
				(line__15308(_architecture 4 0 15308 (_procedure_call (_simple)(_target(15))(_sensitivity(4)))))
				(line__15309(_architecture 5 0 15309 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
				(line__15310(_architecture 6 0 15310 (_procedure_call (_simple)(_target(17))(_sensitivity(6)))))
				(line__15311(_architecture 7 0 15311 (_procedure_call (_simple)(_target(19))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 15315 
		(_object
			(_process
				(line__15317(_architecture 8 0 15317 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__15318(_architecture 9 0 15318 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15207 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15208 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15209 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15210 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15210 (_entity (_string \"SR_16_0_SLICE_55"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15212 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15213 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 15219 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15220 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15221 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15222 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15223 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15224 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15225 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15226 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15227 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15228 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15229 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15230 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15231 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15232 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15233 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15235 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15235 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15235 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15236 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15236 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15236 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 15237 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15237 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15237 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 15238 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15238 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15247 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15248 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15249 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15250 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15251 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15252 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15253 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 15254 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15255 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 15256 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15257 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 15258 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15259 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15261 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 15262 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 15263 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15323 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15324 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15325 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15326 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15327 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15328 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 15330 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 15331 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 15332 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 15333 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 15321 (_process (_simple)(_target(8)(9)(10))(_sensitivity(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 11 -1
	)
)
V 000050 55 2556          1383952678793 Structure
(_unit VHDL (lut40035 0 15419 (structure 0 15427 ))
	(_version va7)
	(_time 1383952678794 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8fdadd80dcd9df9c8a8e9fd0de8c8c8c8a89dc888a)
	(_entity
		(_time 1383952678790)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15429 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100110001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100110001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15420 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15420 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15420 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15420 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15421 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678802 Structure
(_unit VHDL (lut40036 0 15440 (structure 0 15448 ))
	(_version va7)
	(_time 1383952678803 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9fcacd91ccc9cf8c9a9e8fc0ce9c9c9c9999cc989a)
	(_entity
		(_time 1383952678798)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15450 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001000100000101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001000100000101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15441 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15441 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15441 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15441 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15442 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 3454          1383952678811 Structure
(_unit VHDL (vmuxregsre0037 0 15461 (structure 0 15470 ))
	(_version va7)
	(_time 1383952678812 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9fcb98909dc9ce88969e8dc5cb9998989c989d999a)
	(_entity
		(_time 1383952678806)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 125 (_entity (_in ((i 1))))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1577 1 871 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 873 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 874 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 875 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 876 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 877 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 878 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST50 0 15473 (_component .machxo2.components.and2 )
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_entity machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation INST01 0 15475 (_component .machxo2.components.fl1s1d )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1s1d)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15462 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15462 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15462 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 15463 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 15463 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 15463 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 15464 (_entity (_out ))))
		(_signal (_internal GATE ~extieee.std_logic_1164.STD_LOGIC 0 15471 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1577 (machxo2 components ~STRING~1577)))
	)
)
V 000050 55 1904          1383952678819 Structure
(_unit VHDL (selmux2 0 15486 (structure 0 15494 ))
	(_version va7)
	(_time 1383952678820 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code aefaacf9fef9a9b8fba8bbf5f7adaca9ada8aba8fd)
	(_entity
		(_time 1383952678816)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.mux21
			(_object
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 1034 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 1035 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 1036 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1037 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 15496 (_component .machxo2.components.mux21 )
		(_port
			((d0)(D0))
			((d1)(D1))
			((sd)(SD))
			((z)(Z))
		)
		(_use (_entity machxo2 mux21)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15487 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15487 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15487 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15488 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16698         1383952678830 Structure
(_unit VHDL (slice_56 0 15506 (structure 0 15553 ))
	(_version va7)
	(_time 1383952678831 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code aefaacf9a8f9f3b8f8afbbf7a9adabada8a9ada8fd)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678823)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40035
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15583 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15583 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15583 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15583 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15584 (_entity (_out ))))
			)
		)
		(lut40036
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15587 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15587 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15587 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15587 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15588 (_entity (_out ))))
			)
		)
		(vmuxregsre0037
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15591 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15591 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15591 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 15592 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 15592 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 15592 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 15593 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 15577 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15580 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15596 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15596 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15596 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15597 (_entity (_out ))))
			)
		)
	)
	(_instantiation SLICE_56_K1 0 15600 (_component lut40035 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(SLICE_56_SLICE_56_K1_H1))
		)
		(_use (_entity . lut40035)
		)
	)
	(_instantiation mux_806_i3_GATE 0 15603 (_component lut40036 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(SLICE_56_mux_806_i3_GATE_H0))
		)
		(_use (_entity . lut40036)
		)
	)
	(_instantiation i2996 0 15606 (_component vmuxregsre0037 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0037)
		)
	)
	(_instantiation DRIVEVCC 0 15609 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 15611 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SLICE_56_K0K1MUX 0 15613 (_component selmux2 )
		(_port
			((D0)(SLICE_56_mux_806_i3_GATE_H0))
			((D1)(SLICE_56_SLICE_56_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 15618 
		(_object
			(_process
				(line__15620(_architecture 0 0 15620 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__15621(_architecture 1 0 15621 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__15622(_architecture 2 0 15622 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__15623(_architecture 3 0 15623 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__15624(_architecture 4 0 15624 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__15625(_architecture 5 0 15625 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__15626(_architecture 6 0 15626 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__15627(_architecture 7 0 15627 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__15628(_architecture 8 0 15628 (_procedure_call (_simple)(_target(21))(_sensitivity(8)))))
				(line__15629(_architecture 9 0 15629 (_procedure_call (_simple)(_target(23))(_sensitivity(9)))))
				(line__15630(_architecture 10 0 15630 (_procedure_call (_simple)(_target(24))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 15634 
		(_object
			(_process
				(line__15636(_architecture 11 0 15636 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__15637(_architecture 12 0 15637 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15509 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15510 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15511 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15512 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15512 (_entity (_string \"SLICE_56"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15514 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15515 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15516 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15517 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15523 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 15524 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15525 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15526 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15527 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15529 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15530 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15531 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15532 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15533 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15534 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15535 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15536 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15537 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15538 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15539 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15540 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15541 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15543 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15543 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15543 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15544 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15544 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15544 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15545 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15545 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 15545 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 15546 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15546 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 15546 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 15547 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15556 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15557 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15558 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15559 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15560 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15561 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15562 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15563 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15564 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 15565 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15566 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15567 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 15568 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 15569 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 15570 (_architecture (_uni ((i 1))))))
		(_signal (_internal SLICE_56_SLICE_56_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 15572 (_architecture (_uni ))))
		(_signal (_internal SLICE_56_mux_806_i3_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 15573 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 15574 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15575 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15642 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15643 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15644 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15645 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 15647 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 15648 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 15649 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 15650 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 15640 (_process (_simple)(_target(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(20)(22)(23)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(811091535 )
		(12369 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2556          1383952678841 Structure
(_unit VHDL (lut40038 0 15740 (structure 0 15748 ))
	(_version va7)
	(_time 1383952678842 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code beebecebeee8eeadbbbfaee1efbdbdbdb6b8edb9bb)
	(_entity
		(_time 1383952678838)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15750 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15741 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15741 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15741 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15741 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15742 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678847 Structure
(_unit VHDL (lut40039 0 15761 (structure 0 15769 ))
	(_version va7)
	(_time 1383952678848 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code beebecebeee8eeadbbbfaee1efbdbdbdb7b8edb9bb)
	(_entity
		(_time 1383952678845)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15771 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15762 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15762 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15762 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15762 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15763 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16698         1383952678858 Structure
(_unit VHDL (slice_57 0 15782 (structure 0 15829 ))
	(_version va7)
	(_time 1383952678859 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code ce9acc9bc89993d898cfdb97c9cdcbcdc9c9cdc89d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678851)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15868 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15868 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15868 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15868 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15869 (_entity (_out ))))
			)
		)
		(lut40039
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15872 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15872 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15872 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15872 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15873 (_entity (_out ))))
			)
		)
		(vmuxregsre0037
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15859 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15859 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15859 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 15860 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 15860 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 15860 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 15861 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 15853 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15856 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15864 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15864 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15864 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15865 (_entity (_out ))))
			)
		)
	)
	(_instantiation SLICE_57_K1 0 15876 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(SLICE_57_SLICE_57_K1_H1))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation mux_806_i4_GATE 0 15879 (_component lut40039 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(SLICE_57_mux_806_i4_GATE_H0))
		)
		(_use (_entity . lut40039)
		)
	)
	(_instantiation i2999 0 15882 (_component vmuxregsre0037 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0037)
		)
	)
	(_instantiation DRIVEVCC 0 15885 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 15887 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SLICE_57_K0K1MUX 0 15889 (_component selmux2 )
		(_port
			((D0)(SLICE_57_mux_806_i4_GATE_H0))
			((D1)(SLICE_57_SLICE_57_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 15894 
		(_object
			(_process
				(line__15896(_architecture 0 0 15896 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__15897(_architecture 1 0 15897 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__15898(_architecture 2 0 15898 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__15899(_architecture 3 0 15899 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__15900(_architecture 4 0 15900 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__15901(_architecture 5 0 15901 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__15902(_architecture 6 0 15902 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__15903(_architecture 7 0 15903 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__15904(_architecture 8 0 15904 (_procedure_call (_simple)(_target(21))(_sensitivity(8)))))
				(line__15905(_architecture 9 0 15905 (_procedure_call (_simple)(_target(23))(_sensitivity(9)))))
				(line__15906(_architecture 10 0 15906 (_procedure_call (_simple)(_target(24))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 15910 
		(_object
			(_process
				(line__15912(_architecture 11 0 15912 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__15913(_architecture 12 0 15913 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15785 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15786 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15787 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15788 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15788 (_entity (_string \"SLICE_57"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15793 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15794 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15795 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15796 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15797 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15798 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15799 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 15800 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15801 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15802 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15803 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15804 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15805 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15806 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15807 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15808 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15809 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15810 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15811 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15812 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15813 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15814 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 15815 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15816 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 15817 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15819 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15819 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15819 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15820 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15820 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15820 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15821 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15821 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 15821 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 15822 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15822 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 15822 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 15823 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15832 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15833 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15834 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15835 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15836 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15837 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15838 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15839 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15840 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 15841 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15842 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15843 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 15844 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 15845 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 15846 (_architecture (_uni ((i 1))))))
		(_signal (_internal SLICE_57_SLICE_57_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 15848 (_architecture (_uni ))))
		(_signal (_internal SLICE_57_mux_806_i4_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 15849 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 15850 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15851 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15918 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15919 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15920 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15921 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 15923 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 15924 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 15925 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 15926 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 15916 (_process (_simple)(_target(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(20)(22)(23)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(811091535 )
		(12369 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2556          1383952678870 Structure
(_unit VHDL (lut40040 0 16016 (structure 0 16024 ))
	(_version va7)
	(_time 1383952678871 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code dd888f8e8c8b8dced8dccd828cded9dedddb8edad8)
	(_entity
		(_time 1383952678867)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16026 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100000001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100000001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16017 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16017 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16017 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16017 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16018 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678877 Structure
(_unit VHDL (lut40041 0 16037 (structure 0 16045 ))
	(_version va7)
	(_time 1383952678878 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code dd888f8e8c8b8dced8dccd828cded9dedcdb8edad8)
	(_entity
		(_time 1383952678874)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16047 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100000001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100000001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16038 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16038 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16038 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16038 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16039 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 15582         1383952678887 Structure
(_unit VHDL (slice_58 0 16058 (structure 0 16100 ))
	(_version va7)
	(_time 1383952678888 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code edb9efbeeabab0fbbae3f8b4eaeee8eee5eaeeebbe)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678881)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40040
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16137 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16137 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16137 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16137 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16138 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16125 (_entity (_out ))))
			)
		)
		(lut40041
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16141 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16141 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16141 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16141 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16142 (_entity (_out ))))
			)
		)
		(vmuxregsre0037
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16128 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16128 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16128 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 16129 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 16129 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16129 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 16130 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 16122 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16133 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16133 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16133 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16134 (_entity (_out ))))
			)
		)
	)
	(_instantiation SLICE_58_K1 0 16145 (_component lut40040 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SLICE_58_SLICE_58_K1_H1))
		)
		(_use (_entity . lut40040)
		)
	)
	(_instantiation DRIVEGND 0 16148 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation mux_806_i6_GATE 0 16150 (_component lut40041 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(SLICE_58_mux_806_i6_GATE_H0))
		)
		(_use (_entity . lut40041)
		)
	)
	(_instantiation i3003 0 16153 (_component vmuxregsre0037 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0037)
		)
	)
	(_instantiation DRIVEVCC 0 16156 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation SLICE_58_K0K1MUX 0 16158 (_component selmux2 )
		(_port
			((D0)(SLICE_58_mux_806_i6_GATE_H0))
			((D1)(SLICE_58_SLICE_58_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 16163 
		(_object
			(_process
				(line__16165(_architecture 0 0 16165 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__16166(_architecture 1 0 16166 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__16167(_architecture 2 0 16167 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__16168(_architecture 3 0 16168 (_procedure_call (_simple)(_target(14))(_sensitivity(3)))))
				(line__16169(_architecture 4 0 16169 (_procedure_call (_simple)(_target(15))(_sensitivity(4)))))
				(line__16170(_architecture 5 0 16170 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
				(line__16171(_architecture 6 0 16171 (_procedure_call (_simple)(_target(17))(_sensitivity(6)))))
				(line__16172(_architecture 7 0 16172 (_procedure_call (_simple)(_target(19))(_sensitivity(7)))))
				(line__16173(_architecture 8 0 16173 (_procedure_call (_simple)(_target(20))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 16177 
		(_object
			(_process
				(line__16179(_architecture 9 0 16179 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__16180(_architecture 10 0 16180 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16061 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16062 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16063 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16064 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16064 (_entity (_string \"SLICE_58"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16067 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16068 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16069 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16070 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16071 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16072 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16073 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 16074 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16075 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16083 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16084 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16085 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16086 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16087 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16088 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16089 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16091 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16091 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16091 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16092 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16092 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16092 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 16093 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 16093 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16093 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 16094 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 16094 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16103 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16104 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16105 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16106 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16107 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16108 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16109 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 16110 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16111 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16112 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 16113 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 16114 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 16115 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16117 (_architecture (_uni ))))
		(_signal (_internal SLICE_58_SLICE_58_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 16118 (_architecture (_uni ))))
		(_signal (_internal SLICE_58_mux_806_i6_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 16119 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 16120 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16185 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16186 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16187 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16188 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 16190 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16191 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 16192 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16193 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 16183 (_process (_simple)(_target(9)(10))(_sensitivity(11)(12)(13)(14)(15)(16)(18)(19)(21)(22)(23))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(811091535 )
		(12369 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 2556          1383952678897 Structure
(_unit VHDL (lut40042 0 16277 (structure 0 16285 ))
	(_version va7)
	(_time 1383952678898 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fca9aeadaaaaaceff9fdeca3adfff8fffefaaffbf9)
	(_entity
		(_time 1383952678894)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16287 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000001100000011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000001100000011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16278 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16278 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16278 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16278 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16279 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678904 Structure
(_unit VHDL (lut40043 0 16298 (structure 0 16306 ))
	(_version va7)
	(_time 1383952678905 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fca9aeadaaaaaceff9fdeca3adfff8fffffaaffbf9)
	(_entity
		(_time 1383952678901)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16308 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16299 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16299 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16299 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16299 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16300 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 15024         1383952678915 Structure
(_unit VHDL (slice_59 0 16319 (structure 0 16359 ))
	(_version va7)
	(_time 1383952678916 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0c580d0a0c5b511a5b0b19550b0f090f050b0f0a5f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678908)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40042
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16395 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16395 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16395 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16395 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16396 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16383 (_entity (_out ))))
			)
		)
		(lut40043
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16400 (_entity (_out ))))
			)
		)
		(vmuxregsre0037
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16386 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16386 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16386 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 16387 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 16387 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16387 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 16388 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 16380 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16391 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16391 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16391 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16392 (_entity (_out ))))
			)
		)
	)
	(_instantiation SLICE_59_K1 0 16403 (_component lut40042 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SLICE_59_SLICE_59_K1_H1))
		)
		(_use (_entity . lut40042)
		)
	)
	(_instantiation DRIVEGND 0 16406 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation mux_806_i7_GATE 0 16408 (_component lut40043 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(SLICE_59_mux_806_i7_GATE_H0))
		)
		(_use (_entity . lut40043)
		)
	)
	(_instantiation i3006 0 16411 (_component vmuxregsre0037 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0037)
		)
	)
	(_instantiation DRIVEVCC 0 16414 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation SLICE_59_K0K1MUX 0 16416 (_component selmux2 )
		(_port
			((D0)(SLICE_59_mux_806_i7_GATE_H0))
			((D1)(SLICE_59_SLICE_59_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 16421 
		(_object
			(_process
				(line__16423(_architecture 0 0 16423 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__16424(_architecture 1 0 16424 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__16425(_architecture 2 0 16425 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__16426(_architecture 3 0 16426 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__16427(_architecture 4 0 16427 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__16428(_architecture 5 0 16428 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__16429(_architecture 6 0 16429 (_procedure_call (_simple)(_target(17))(_sensitivity(6)))))
				(line__16430(_architecture 7 0 16430 (_procedure_call (_simple)(_target(18))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 16434 
		(_object
			(_process
				(line__16436(_architecture 8 0 16436 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__16437(_architecture 9 0 16437 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16322 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16323 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16324 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16325 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16325 (_entity (_string \"SLICE_59"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16331 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16332 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16333 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 16334 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16335 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16336 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16337 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16338 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16339 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16340 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16341 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16342 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16343 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16344 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16345 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16346 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16347 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16348 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16350 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16350 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16350 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16351 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16351 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 16351 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 16352 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16352 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 16352 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 16353 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16362 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16363 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16364 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16365 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16366 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16367 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 16368 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16369 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16370 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 16371 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 16372 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 16373 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16375 (_architecture (_uni ))))
		(_signal (_internal SLICE_59_SLICE_59_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 16376 (_architecture (_uni ))))
		(_signal (_internal SLICE_59_mux_806_i7_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 16377 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 16378 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16442 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16443 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16444 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16445 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 16447 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16448 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 16449 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16450 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 16440 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(16)(17)(19)(20)(21))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(811091535 )
		(12369 )
	)
	(_model . Structure 11 -1
	)
)
V 000050 55 2556          1383952678924 Structure
(_unit VHDL (lut40044 0 16531 (structure 0 16539 ))
	(_version va7)
	(_time 1383952678925 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0c595d0b5a5a5c1f090d1c535d0f080f080a5f0b09)
	(_entity
		(_time 1383952678921)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16541 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000001000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000001000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16532 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16532 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16532 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16532 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16533 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678930 Structure
(_unit VHDL (lut40045 0 16552 (structure 0 16560 ))
	(_version va7)
	(_time 1383952678931 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1c494d1a4a4a4c0f191d0c434d1f181f191a4f1b19)
	(_entity
		(_time 1383952678928)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16562 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16553 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16553 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16553 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16553 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16554 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16140         1383952678940 Structure
(_unit VHDL (slice_60 0 16573 (structure 0 16617 ))
	(_version va7)
	(_time 1383952678941 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1c481d1b1c4b410a4b4c09451b1f1a1f1c1b1f1a4f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678934)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40044
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16655 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16655 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16655 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16655 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16656 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16643 (_entity (_out ))))
			)
		)
		(lut40045
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16660 (_entity (_out ))))
			)
		)
		(vmuxregsre0037
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16646 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16646 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16646 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 16647 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 16647 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16647 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 16648 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 16640 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16651 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16651 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16651 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16652 (_entity (_out ))))
			)
		)
	)
	(_instantiation SLICE_60_K1 0 16663 (_component lut40044 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(SLICE_60_SLICE_60_K1_H1))
		)
		(_use (_entity . lut40044)
		)
	)
	(_instantiation DRIVEGND 0 16666 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation mux_806_i8_GATE 0 16668 (_component lut40045 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(SLICE_60_mux_806_i8_GATE_H0))
		)
		(_use (_entity . lut40045)
		)
	)
	(_instantiation i3009 0 16671 (_component vmuxregsre0037 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0037)
		)
	)
	(_instantiation DRIVEVCC 0 16674 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation SLICE_60_K0K1MUX 0 16676 (_component selmux2 )
		(_port
			((D0)(SLICE_60_mux_806_i8_GATE_H0))
			((D1)(SLICE_60_SLICE_60_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 16681 
		(_object
			(_process
				(line__16683(_architecture 0 0 16683 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__16684(_architecture 1 0 16684 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__16685(_architecture 2 0 16685 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__16686(_architecture 3 0 16686 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__16687(_architecture 4 0 16687 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__16688(_architecture 5 0 16688 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__16689(_architecture 6 0 16689 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__16690(_architecture 7 0 16690 (_procedure_call (_simple)(_target(19))(_sensitivity(7)))))
				(line__16691(_architecture 8 0 16691 (_procedure_call (_simple)(_target(21))(_sensitivity(8)))))
				(line__16692(_architecture 9 0 16692 (_procedure_call (_simple)(_target(22))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 16696 
		(_object
			(_process
				(line__16698(_architecture 10 0 16698 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__16699(_architecture 11 0 16699 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16576 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16577 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16578 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16579 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16579 (_entity (_string \"SLICE_60"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16581 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16582 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16583 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16584 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16585 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16586 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16587 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16589 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 16590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16600 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16601 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16602 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16603 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16604 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16605 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16606 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16608 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16608 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16608 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16609 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16609 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16609 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16610 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 16610 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 16610 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16611 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 16611 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 16611 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16620 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16621 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16622 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16623 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16624 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16625 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16627 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 16628 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16629 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16630 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 16631 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 16632 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 16633 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16635 (_architecture (_uni ))))
		(_signal (_internal SLICE_60_SLICE_60_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 16636 (_architecture (_uni ))))
		(_signal (_internal SLICE_60_mux_806_i8_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 16637 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 16638 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16704 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16705 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16706 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16707 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 16709 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16710 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 16711 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16712 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 16702 (_process (_simple)(_target(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(18)(20)(21)(23)(24)(25))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(811091535 )
		(12369 )
	)
	(_model . Structure 13 -1
	)
)
V 000050 55 2556          1383952678950 Structure
(_unit VHDL (lut40046 0 16799 (structure 0 16807 ))
	(_version va7)
	(_time 1383952678951 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2b7e7a2e7c7d7b382e2a3b747a282f282d2d782c2e)
	(_entity
		(_time 1383952678947)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16809 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16800 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16800 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16800 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16800 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16801 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678959 Structure
(_unit VHDL (lut40047 0 16820 (structure 0 16828 ))
	(_version va7)
	(_time 1383952678960 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3b6e6a3f6c6d6b283e3a2b646a383f383c3d683c3e)
	(_entity
		(_time 1383952678954)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16830 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16821 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16821 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16821 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16821 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16822 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16698         1383952678971 Structure
(_unit VHDL (slice_61 0 16841 (structure 0 16888 ))
	(_version va7)
	(_time 1383952678972 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3b6f3a3e3a6c662d6d3a2e623c383d383a3c383d68)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678964)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40046
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16927 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16927 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16927 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16927 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16928 (_entity (_out ))))
			)
		)
		(lut40047
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16931 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16931 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16931 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16931 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16932 (_entity (_out ))))
			)
		)
		(vmuxregsre0037
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16918 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16918 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16918 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 16919 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 16919 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16919 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 16920 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 16912 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16915 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16923 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16923 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16923 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16924 (_entity (_out ))))
			)
		)
	)
	(_instantiation SLICE_61_K1 0 16935 (_component lut40046 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(SLICE_61_SLICE_61_K1_H1))
		)
		(_use (_entity . lut40046)
		)
	)
	(_instantiation mux_806_i9_GATE 0 16938 (_component lut40047 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(SLICE_61_mux_806_i9_GATE_H0))
		)
		(_use (_entity . lut40047)
		)
	)
	(_instantiation i3012 0 16941 (_component vmuxregsre0037 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0037)
		)
	)
	(_instantiation DRIVEVCC 0 16944 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 16946 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SLICE_61_K0K1MUX 0 16948 (_component selmux2 )
		(_port
			((D0)(SLICE_61_mux_806_i9_GATE_H0))
			((D1)(SLICE_61_SLICE_61_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 16953 
		(_object
			(_process
				(line__16955(_architecture 0 0 16955 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__16956(_architecture 1 0 16956 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__16957(_architecture 2 0 16957 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__16958(_architecture 3 0 16958 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__16959(_architecture 4 0 16959 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__16960(_architecture 5 0 16960 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__16961(_architecture 6 0 16961 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__16962(_architecture 7 0 16962 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__16963(_architecture 8 0 16963 (_procedure_call (_simple)(_target(21))(_sensitivity(8)))))
				(line__16964(_architecture 9 0 16964 (_procedure_call (_simple)(_target(23))(_sensitivity(9)))))
				(line__16965(_architecture 10 0 16965 (_procedure_call (_simple)(_target(24))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 16969 
		(_object
			(_process
				(line__16971(_architecture 11 0 16971 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__16972(_architecture 12 0 16972 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16844 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16845 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16846 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16847 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16847 (_entity (_string \"SLICE_61"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16849 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16850 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16851 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16852 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16853 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16854 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16855 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16856 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16857 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16858 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 16859 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16862 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16863 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16864 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16865 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16866 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16867 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16868 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16869 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16870 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16871 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16872 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16873 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16874 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16875 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16876 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16878 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16878 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16878 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16879 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16879 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16879 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16880 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16880 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 16880 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 16881 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16881 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 16881 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 16882 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16891 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16892 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16893 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16894 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16895 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16896 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16897 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16898 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16899 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 16900 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16901 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16902 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 16903 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 16904 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 16905 (_architecture (_uni ((i 1))))))
		(_signal (_internal SLICE_61_SLICE_61_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 16907 (_architecture (_uni ))))
		(_signal (_internal SLICE_61_mux_806_i9_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 16908 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 16909 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16910 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16977 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16978 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16979 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16980 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 16982 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16983 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 16984 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16985 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 16975 (_process (_simple)(_target(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(20)(22)(23)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(811091535 )
		(12369 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2556          1383952678981 Structure
(_unit VHDL (lut40048 0 17075 (structure 0 17083 ))
	(_version va7)
	(_time 1383952678982 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4a1f1b491e1c1a594f4b5a151b494e49424c194d4f)
	(_entity
		(_time 1383952678978)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 17085 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111100000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111100000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17076 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17076 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17076 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17076 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17077 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952678987 Structure
(_unit VHDL (lut40049 0 17096 (structure 0 17104 ))
	(_version va7)
	(_time 1383952678988 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4a1f1b491e1c1a594f4b5a151b494e49434c194d4f)
	(_entity
		(_time 1383952678985)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 17106 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0011001110101111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0011001110101111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17097 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17097 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17097 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17097 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17098 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 15670         1383952678996 Structure
(_unit VHDL (slice_62 0 17117 (structure 0 17162 ))
	(_version va7)
	(_time 1383952678997 2013.11.08 15:17:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5a0e5b59580d074c0d084f035d595c59585d595c09)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952678991)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40048
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17195 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17195 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17195 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17195 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17196 (_entity (_out ))))
			)
		)
		(lut40049
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17199 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17199 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17199 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17199 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17200 (_entity (_out ))))
			)
		)
		(vmuxregsre0037
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17190 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 17190 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 17190 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 17191 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 17191 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17191 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17192 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 17184 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17187 (_entity (_out ))))
			)
		)
	)
	(_instantiation i1_2_lut_3_lut_4_lut_adj_2 0 17203 (_component lut40048 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40048)
		)
	)
	(_instantiation mux_821_i1_4_lut 0 17205 (_component lut40049 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40049)
		)
	)
	(_instantiation i2993 0 17207 (_component vmuxregsre0037 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0037)
		)
	)
	(_instantiation DRIVEVCC 0 17210 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 17212 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17216 
		(_object
			(_process
				(line__17218(_architecture 0 0 17218 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__17219(_architecture 1 0 17219 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__17220(_architecture 2 0 17220 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__17221(_architecture 3 0 17221 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__17222(_architecture 4 0 17222 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__17223(_architecture 5 0 17223 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__17224(_architecture 6 0 17224 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__17225(_architecture 7 0 17225 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__17226(_architecture 8 0 17226 (_procedure_call (_simple)(_target(21))(_sensitivity(8)))))
				(line__17227(_architecture 9 0 17227 (_procedure_call (_simple)(_target(23))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 17231 
		(_object
			(_process
				(line__17233(_architecture 10 0 17233 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__17234(_architecture 11 0 17234 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17120 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17121 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17122 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17123 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17123 (_entity (_string \"SLICE_62"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17125 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17126 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17127 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17128 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17129 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17130 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17131 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17132 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17133 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 17134 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17135 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17136 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17137 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17138 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17139 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17143 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17144 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17145 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17146 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17147 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17148 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17149 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17150 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 17152 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 17152 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 17152 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 17153 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17153 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 17153 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 17154 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 17154 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 17154 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17155 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 17155 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 17155 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 17156 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17165 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17166 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17167 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17168 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17169 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17170 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17171 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17172 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17173 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 17174 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17175 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 17176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 17177 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 17178 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 17179 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 17181 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17182 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17239 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17240 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17241 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17242 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17243 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17244 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 17246 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17247 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 17248 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17249 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 17237 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
V 000050 55 2556          1383952679006 Structure
(_unit VHDL (lut40050 0 17341 (structure 0 17349 ))
	(_version va7)
	(_time 1383952679007 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6a3f3b6b3e3c3a796f6b7a353b696f696a6c396d6f)
	(_entity
		(_time 1383952679003)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 17351 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010101000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010101000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17342 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17342 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17342 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17342 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17343 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679013 Structure
(_unit VHDL (lut40051 0 17362 (structure 0 17370 ))
	(_version va7)
	(_time 1383952679014 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6a3f3b6b3e3c3a796f6b7a353b696f696b6c396d6f)
	(_entity
		(_time 1383952679010)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 17372 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111010111110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111010111110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17363 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17363 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17363 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17363 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17364 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18611         1383952679023 Structure
(_unit VHDL (slice_63 0 17383 (structure 0 17436 ))
	(_version va7)
	(_time 1383952679024 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 792d7878232e246f7a7e7e293f262e7a7a7e7a7f2a7f70)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679017)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40050
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17475 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17475 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17475 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17475 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17476 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17464 (_entity (_out ))))
			)
		)
		(lut40051
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17479 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17479 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17479 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17479 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17480 (_entity (_out ))))
			)
		)
		(vmuxregsre0018
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17470 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 17470 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 17470 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 17471 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 17471 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17471 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17472 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 17461 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17467 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17467 (_entity (_out ))))
			)
		)
	)
	(_instantiation i1_2_lut_rep_52 0 17483 (_component lut40050 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40050)
		)
	)
	(_instantiation DRIVEGND 0 17485 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i1_2_lut_3_lut 0 17487 (_component lut40051 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40051)
		)
	)
	(_instantiation current_state_FSM_i4 0 17489 (_component vmuxregsre0018 )
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_instantiation DRIVEVCC 0 17492 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 17494 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation current_state_FSM_i5 0 17496 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_block WireDelay 0 17501 
		(_object
			(_process
				(line__17503(_architecture 0 0 17503 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__17504(_architecture 1 0 17504 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__17505(_architecture 2 0 17505 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__17506(_architecture 3 0 17506 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__17507(_architecture 4 0 17507 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__17508(_architecture 5 0 17508 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__17509(_architecture 6 0 17509 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__17510(_architecture 7 0 17510 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__17511(_architecture 8 0 17511 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 17515 
		(_object
			(_process
				(line__17517(_architecture 9 0 17517 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__17518(_architecture 10 0 17518 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__17519(_architecture 11 0 17519 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__17520(_architecture 12 0 17520 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17386 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17387 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17388 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17389 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17389 (_entity (_string \"SLICE_63"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17391 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17392 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17393 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17394 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17395 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17397 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 17398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 17399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 17409 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17410 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17411 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17412 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17413 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17414 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17415 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17416 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17417 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17418 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17419 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17420 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17421 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17422 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17423 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17424 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 17426 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 17426 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17426 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 17427 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 17427 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 17427 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 17428 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17428 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17428 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 17429 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 17429 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 17429 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 17430 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17439 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17440 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17441 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17442 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17443 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17444 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 17445 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17446 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M1_dly ~extieee.std_logic_1164.STD_LOGIC 0 17447 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17448 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 17449 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17450 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 17451 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 17452 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 17453 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 17454 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 17455 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17457 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 17458 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 17459 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17525 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17526 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17527 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17528 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17529 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17530 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17531 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17532 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 17534 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17535 (_process 0 )))
		(_variable (_internal tviol_M1_CLK ~extieee.std_logic_1164.X01 0 17536 (_process 0 ((i 2)))))
		(_variable (_internal M1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17537 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 17538 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17539 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 17540 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17541 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 17542 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17543 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 17523 (_process (_simple)(_target(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12621 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2556          1383952679034 Structure
(_unit VHDL (lut40052 0 17688 (structure 0 17696 ))
	(_version va7)
	(_time 1383952679035 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 792c2879752f296a7c786926287a7c7a7b7f2a7e7c)
	(_entity
		(_time 1383952679030)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 17698 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111011111100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111011111100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17689 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17689 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17689 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17689 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17690 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679044 Structure
(_unit VHDL (lut40053 0 17709 (structure 0 17717 ))
	(_version va7)
	(_time 1383952679045 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 89dcd88685dfd99a8c8899d6d88a8c8a8a8fda8e8c)
	(_entity
		(_time 1383952679039)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 17719 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111001000100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111001000100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17710 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17710 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17710 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17710 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17711 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19959         1383952679059 Structure
(_unit VHDL (slice_64 0 17730 (structure 0 17790 ))
	(_version va7)
	(_time 1383952679060 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 98cc9997c3cfc58e9b9f9ecbdec7cf9b9c9f9b9ecb9e91)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679050)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40052
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17828 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17828 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17828 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17828 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17829 (_entity (_out ))))
			)
		)
		(lut40053
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17832 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17832 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17832 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17832 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17833 (_entity (_out ))))
			)
		)
		(vmuxregsre0018
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17823 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 17823 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 17823 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 17824 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 17824 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17824 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17825 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 17817 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17820 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17820 (_entity (_out ))))
			)
		)
	)
	(_instantiation i2_4_lut_adj_6 0 17836 (_component lut40052 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40052)
		)
	)
	(_instantiation reduce_or_587_i1_4_lut 0 17838 (_component lut40053 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40053)
		)
	)
	(_instantiation current_state_FSM_i2 0 17840 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_instantiation DRIVEVCC 0 17843 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 17845 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation current_state_FSM_i3 0 17847 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_block WireDelay 0 17852 
		(_object
			(_process
				(line__17854(_architecture 0 0 17854 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__17855(_architecture 1 0 17855 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__17856(_architecture 2 0 17856 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__17857(_architecture 3 0 17857 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__17858(_architecture 4 0 17858 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__17859(_architecture 5 0 17859 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__17860(_architecture 6 0 17860 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__17861(_architecture 7 0 17861 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__17862(_architecture 8 0 17862 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__17863(_architecture 9 0 17863 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__17864(_architecture 10 0 17864 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__17865(_architecture 11 0 17865 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 17869 
		(_object
			(_process
				(line__17871(_architecture 12 0 17871 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__17872(_architecture 13 0 17872 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__17873(_architecture 14 0 17873 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__17874(_architecture 15 0 17874 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17733 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17734 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17735 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17736 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17736 (_entity (_string \"SLICE_64"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17738 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17739 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17740 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17741 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17742 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17743 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17744 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17745 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17746 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17747 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 17748 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 17749 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17750 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17751 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17752 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17753 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17754 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17755 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 17762 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17763 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17764 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17765 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17766 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17767 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17768 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17769 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17770 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17771 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17772 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17773 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17774 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17775 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17776 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17777 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 17779 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 17779 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 17779 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 17780 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17780 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 17780 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 17781 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 17781 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 17781 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 17782 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17782 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17782 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 17783 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 17783 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 17783 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 17784 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17793 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17794 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17795 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17796 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17797 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17798 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17799 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17800 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17801 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 17802 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17803 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 17804 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17805 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 17806 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17807 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 17808 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 17809 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 17810 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 17811 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 17812 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 17814 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 17815 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17880 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17881 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17882 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17883 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17884 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17885 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17886 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17887 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 17889 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17890 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 17891 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17892 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 17893 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17894 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 17895 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17896 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 17897 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17898 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 17877 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2556          1383952679073 Structure
(_unit VHDL (lut40054 0 18052 (structure 0 18060 ))
	(_version va7)
	(_time 1383952679074 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a8fdf9fea5fef8bbada9b8f7f9abadabacaefbafad)
	(_entity
		(_time 1383952679068)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18062 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100100011001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100100011001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18053 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18053 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18053 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18053 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18054 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679084 Structure
(_unit VHDL (lut40055 0 18073 (structure 0 18081 ))
	(_version va7)
	(_time 1383952679085 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b8ede9edb5eee8abbdb9a8e7e9bbbdbbbdbeebbfbd)
	(_entity
		(_time 1383952679077)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18083 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100111000001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100111000001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18074 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18074 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18074 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18074 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18075 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2924          1383952679093 Structure
(_unit VHDL (vmuxregsre0056 0 18094 (structure 0 18103 ))
	(_version va7)
	(_time 1383952679094 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b8ecbcece4eee9afb1bcaae2ecbebfbfbbbfbabebd)
	(_entity
		(_time 1383952679089)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3bx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1570 1 785 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 787 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 788 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 789 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 790 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 791 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 1 792 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 793 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 18105 (_component .machxo2.components.fl1p3bx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3bx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18095 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18095 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18095 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 18096 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 18096 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18096 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 18097 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1570 (machxo2 components ~STRING~1570)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17761         1383952679116 Structure
(_unit VHDL (slice_65 0 18116 (structure 0 18169 ))
	(_version va7)
	(_time 1383952679117 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d783d68583808ac1d4d0d287918880d4d2d0d4d184d1de)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679100)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40054
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18199 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18199 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18199 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18199 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18200 (_entity (_out ))))
			)
		)
		(lut40055
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18203 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18203 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18203 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18203 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18204 (_entity (_out ))))
			)
		)
		(vmuxregsre0056
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18207 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18207 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18207 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 18208 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 18208 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18208 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 18209 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 18193 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 18196 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18196 (_entity (_out ))))
			)
		)
	)
	(_instantiation i1_2_lut_3_lut_4_lut 0 18212 (_component lut40054 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40054)
		)
	)
	(_instantiation i1_4_lut 0 18214 (_component lut40055 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40055)
		)
	)
	(_instantiation current_state_FSM_i1 0 18216 (_component vmuxregsre0056 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0056)
		)
	)
	(_instantiation DRIVEVCC 0 18219 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 18221 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 18225 
		(_object
			(_process
				(line__18227(_architecture 0 0 18227 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__18228(_architecture 1 0 18228 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__18229(_architecture 2 0 18229 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__18230(_architecture 3 0 18230 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__18231(_architecture 4 0 18231 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__18232(_architecture 5 0 18232 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__18233(_architecture 6 0 18233 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__18234(_architecture 7 0 18234 (_procedure_call (_simple)(_target(21))(_sensitivity(7)))))
				(line__18235(_architecture 8 0 18235 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
				(line__18236(_architecture 9 0 18236 (_procedure_call (_simple)(_target(24))(_sensitivity(9)))))
				(line__18237(_architecture 10 0 18237 (_procedure_call (_simple)(_target(26))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 18241 
		(_object
			(_process
				(line__18243(_architecture 11 0 18243 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__18244(_architecture 12 0 18244 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__18245(_architecture 13 0 18245 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 18119 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 18120 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 18121 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 18122 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 18122 (_entity (_string \"SLICE_65"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18124 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18125 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18126 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18127 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18128 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18129 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18130 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18131 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18132 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 18133 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 18134 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18135 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18136 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18137 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18138 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18139 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18143 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18144 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 18145 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18146 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18147 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18148 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18149 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18150 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18151 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18152 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18153 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18154 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18155 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18156 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18157 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18159 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18159 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18159 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18160 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18160 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18160 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18161 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18161 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18161 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18162 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18162 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18162 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18163 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18163 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18172 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18173 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18174 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18177 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18178 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18179 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18180 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 18181 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18182 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 18183 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18184 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 18185 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 18186 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 18187 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 18188 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 18190 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 18191 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18250 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18251 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18252 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18253 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 18254 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18255 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 18257 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 18258 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 18259 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 18260 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 18261 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 18262 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 18263 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 18264 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 18248 (_process (_simple)(_target(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2556          1383952679127 Structure
(_unit VHDL (lut40057 0 18389 (structure 0 18397 ))
	(_version va7)
	(_time 1383952679128 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d7828684d58187c4d2d6c78886d4d2d4d0d184d0d2)
	(_entity
		(_time 1383952679124)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18399 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000010000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000010000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18390 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18390 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18390 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18390 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18391 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679134 Structure
(_unit VHDL (lut40058 0 18410 (structure 0 18418 ))
	(_version va7)
	(_time 1383952679135 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e6b3b7b4e5b0b6f5e3e7f6b9b7e5e3e5eee0b5e1e3)
	(_entity
		(_time 1383952679131)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18420 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000111111101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000111111101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18411 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18411 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18411 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18411 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18412 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 15665         1383952679145 Structure
(_unit VHDL (slice_66 0 18431 (structure 0 18476 ))
	(_version va7)
	(_time 1383952679146 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f6a2f7a6a3a1abe0a1a4e3aff1f5f0f5f0f1f5f0a5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679138)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40057
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18509 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18509 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18509 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18509 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18510 (_entity (_out ))))
			)
		)
		(lut40058
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18513 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18513 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18513 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18513 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18514 (_entity (_out ))))
			)
		)
		(vmuxregsre0037
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18504 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18504 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18504 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 18505 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 18505 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18505 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 18506 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 18498 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 18501 (_entity (_out ))))
			)
		)
	)
	(_instantiation i3_3_lut_rep_46_4_lut 0 18517 (_component lut40057 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40057)
		)
	)
	(_instantiation mux_844_i1_4_lut 0 18519 (_component lut40058 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40058)
		)
	)
	(_instantiation i2988 0 18521 (_component vmuxregsre0037 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0037)
		)
	)
	(_instantiation DRIVEVCC 0 18524 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 18526 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 18530 
		(_object
			(_process
				(line__18532(_architecture 0 0 18532 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__18533(_architecture 1 0 18533 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__18534(_architecture 2 0 18534 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__18535(_architecture 3 0 18535 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__18536(_architecture 4 0 18536 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__18537(_architecture 5 0 18537 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__18538(_architecture 6 0 18538 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__18539(_architecture 7 0 18539 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__18540(_architecture 8 0 18540 (_procedure_call (_simple)(_target(21))(_sensitivity(8)))))
				(line__18541(_architecture 9 0 18541 (_procedure_call (_simple)(_target(23))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 18545 
		(_object
			(_process
				(line__18547(_architecture 10 0 18547 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__18548(_architecture 11 0 18548 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 18434 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 18435 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 18436 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 18437 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 18437 (_entity (_string \"SLICE_66"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18439 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18440 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18441 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18445 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18446 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18447 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 18448 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18458 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18459 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18460 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18461 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18462 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18463 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18464 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18466 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18466 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18466 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18467 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18467 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18467 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18468 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18468 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18468 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18469 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18469 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18469 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18470 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18479 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18480 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18481 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18482 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18483 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18484 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18485 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18486 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18487 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 18488 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18489 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 18490 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 18491 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 18492 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 18493 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 18495 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 18496 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18553 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18554 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18555 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18556 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 18557 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18558 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 18560 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 18561 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 18562 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 18563 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 18551 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
V 000050 55 2556          1383952679155 Structure
(_unit VHDL (lut40059 0 18655 (structure 0 18663 ))
	(_version va7)
	(_time 1383952679156 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f6a3a7a7f5a0a6e5f3f7e6a9a7f5f3f5fff0a5f1f3)
	(_entity
		(_time 1383952679152)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18665 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18656 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18656 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18656 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18656 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18657 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679162 Structure
(_unit VHDL (lut40060 0 18676 (structure 0 18684 ))
	(_version va7)
	(_time 1383952679163 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 065356010550561503071659570500050600550103)
	(_entity
		(_time 1383952679159)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18686 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010101010101011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010101010101011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18677 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18677 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18677 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18677 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18678 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17887         1383952679176 Structure
(_unit VHDL (slice_67 0 18697 (structure 0 18749 ))
	(_version va7)
	(_time 1383952679177 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 154115124342480316121044534a42161212161346131c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679168)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40059
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18785 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18785 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18785 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18785 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18786 (_entity (_out ))))
			)
		)
		(lut40060
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18789 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18789 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18789 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18789 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18790 (_entity (_out ))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18780 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18780 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18780 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 18781 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 18781 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18781 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 18782 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 18774 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 18777 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18777 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_i24_4_lut 0 18793 (_component lut40059 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40059)
		)
	)
	(_instantiation SR_16_0_i5609_4_lut 0 18795 (_component lut40060 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40060)
		)
	)
	(_instantiation s_en_39 0 18797 (_component vmuxregsre0010 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_NOTIN))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0010)
		)
	)
	(_instantiation DRIVEVCC 0 18800 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 18802 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation LSR_INVERTERIN 0 18804 (_component inverter )
		(_port
			((I)(LSR_dly))
			((Z)(LSR_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 18808 
		(_object
			(_process
				(line__18810(_architecture 0 0 18810 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__18811(_architecture 1 0 18811 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__18812(_architecture 2 0 18812 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__18813(_architecture 3 0 18813 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__18814(_architecture 4 0 18814 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__18815(_architecture 5 0 18815 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__18816(_architecture 6 0 18816 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__18817(_architecture 7 0 18817 (_procedure_call (_simple)(_target(21))(_sensitivity(7)))))
				(line__18818(_architecture 8 0 18818 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
				(line__18819(_architecture 9 0 18819 (_procedure_call (_simple)(_target(24))(_sensitivity(9)))))
				(line__18820(_architecture 10 0 18820 (_procedure_call (_simple)(_target(26))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 18824 
		(_object
			(_process
				(line__18826(_architecture 11 0 18826 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__18827(_architecture 12 0 18827 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__18828(_architecture 13 0 18828 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 18700 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 18701 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 18702 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 18703 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 18703 (_entity (_string \"SLICE_67"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18705 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18706 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18707 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18708 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18709 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18710 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18711 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18712 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18713 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 18714 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 18715 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18716 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18717 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18718 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18720 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18721 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18722 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18723 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 18724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 18725 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18726 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18727 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18728 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18729 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18730 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18731 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18732 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18733 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18734 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 18735 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18736 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 18737 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18739 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18739 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18739 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18740 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18740 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18740 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18741 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18741 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18741 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18742 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18742 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18742 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18743 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18743 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18752 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18753 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18754 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18755 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18756 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18757 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18758 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18759 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18760 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 18761 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18762 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 18763 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18764 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 18765 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 18766 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 18767 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 18768 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 18770 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 18771 (_architecture (_uni ))))
		(_signal (_internal LSR_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 18772 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18833 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18834 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 18835 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18836 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 18837 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 18838 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 18840 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 18841 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 18842 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 18843 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 18844 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 18845 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 18846 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 18847 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 18831 (_process (_simple)(_target(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(28)(29)(30))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2556          1383952679188 Structure
(_unit VHDL (lut40061 0 18969 (structure 0 18977 ))
	(_version va7)
	(_time 1383952679189 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 15404513154345061014054a441613161413461210)
	(_entity
		(_time 1383952679185)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18979 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111011111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111011111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18970 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18970 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18970 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18970 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18971 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679196 Structure
(_unit VHDL (lut40062 0 18990 (structure 0 18998 ))
	(_version va7)
	(_time 1383952679197 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 25707520257375362024357a742623262723762220)
	(_entity
		(_time 1383952679192)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19000 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111110101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111110101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 18991 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 18991 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 18991 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18991 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 18992 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 13981         1383952679208 Structure
(_unit VHDL (slice_68 0 19011 (structure 0 19049 ))
	(_version va7)
	(_time 1383952679209 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 34603431636369226435216d333732373c33373267)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679200)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40061
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19079 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19079 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19079 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19079 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19080 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 19071 (_entity (_out ))))
			)
		)
		(lut40062
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19083 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19083 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19083 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19083 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19084 (_entity (_out ))))
			)
		)
		(vmuxregsre0037
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19074 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 19074 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 19074 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 19075 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 19075 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 19075 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19076 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 19068 (_entity (_out ))))
			)
		)
	)
	(_instantiation i2_3_lut_rep_49 0 19087 (_component lut40061 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40061)
		)
	)
	(_instantiation DRIVEGND 0 19089 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i4022_2_lut_rep_53 0 19091 (_component lut40062 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40062)
		)
	)
	(_instantiation i2981 0 19093 (_component vmuxregsre0037 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0037)
		)
	)
	(_instantiation DRIVEVCC 0 19096 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 19100 
		(_object
			(_process
				(line__19102(_architecture 0 0 19102 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__19103(_architecture 1 0 19103 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__19104(_architecture 2 0 19104 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__19105(_architecture 3 0 19105 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__19106(_architecture 4 0 19106 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__19107(_architecture 5 0 19107 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__19108(_architecture 6 0 19108 (_procedure_call (_simple)(_target(17))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 19112 
		(_object
			(_process
				(line__19114(_architecture 7 0 19114 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__19115(_architecture 8 0 19115 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 19014 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 19015 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 19016 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 19017 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 19017 (_entity (_string \"SLICE_68"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19019 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19020 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19021 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19022 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19023 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19024 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 19025 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19026 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19027 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19028 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19029 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19030 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19031 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19032 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19033 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19034 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19035 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 19036 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19037 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 19038 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 19040 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 19040 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 19040 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19041 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 19041 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 19041 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19042 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 19042 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 19042 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 19043 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19052 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19053 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19054 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19055 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19056 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19057 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 19058 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19059 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 19060 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 19061 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 19062 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 19063 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 19065 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 19066 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 19120 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19121 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 19122 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19123 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 19124 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19125 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 19127 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 19128 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 19129 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 19130 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 19118 (_process (_simple)(_target(7)(8)(9))(_sensitivity(10)(11)(12)(13)(14)(16)(18)(19)(20)(21))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2556          1383952679218 Structure
(_unit VHDL (lut40063 0 19213 (structure 0 19221 ))
	(_version va7)
	(_time 1383952679219 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 34616430356264273135246b653732373732673331)
	(_entity
		(_time 1383952679214)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19223 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111110101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111110101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19214 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19214 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19214 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19214 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19215 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679226 Structure
(_unit VHDL (lut40064 0 19234 (structure 0 19242 ))
	(_version va7)
	(_time 1383952679227 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 44111447451214574145541b154742474042174341)
	(_entity
		(_time 1383952679223)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19244 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19235 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19235 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19235 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19235 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19236 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9785          1383952679234 Structure
(_unit VHDL (i5790_slice_69 0 19255 (structure 0 19286 ))
	(_version va7)
	(_time 1383952679235 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 44114e43451617574541541d4343474217424d4247)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679230)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40063
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19309 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19309 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19309 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19309 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19310 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 19302 (_entity (_out ))))
			)
		)
		(lut40064
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19313 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19313 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19313 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19313 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19314 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19305 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 19305 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 19305 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19306 (_entity (_out ))))
			)
		)
	)
	(_instantiation i5790_SLICE_69_K1 0 19317 (_component lut40063 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(i5790_SLICE_69_i5790_SLICE_69_K1_H1))
		)
		(_use (_entity . lut40063)
		)
	)
	(_instantiation DRIVEGND 0 19320 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i5790_GATE 0 19322 (_component lut40064 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(i5790_SLICE_69_i5790_GATE_H0))
		)
		(_use (_entity . lut40064)
		)
	)
	(_instantiation i5790_SLICE_69_K0K1MUX 0 19325 (_component selmux2 )
		(_port
			((D0)(i5790_SLICE_69_i5790_GATE_H0))
			((D1)(i5790_SLICE_69_i5790_SLICE_69_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 19331 
		(_object
			(_process
				(line__19333(_architecture 0 0 19333 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__19334(_architecture 1 0 19334 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__19335(_architecture 2 0 19335 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__19336(_architecture 3 0 19336 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__19337(_architecture 4 0 19337 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__19338(_architecture 5 0 19338 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
				(line__19339(_architecture 6 0 19339 (_procedure_call (_simple)(_target(14))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 19258 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 19259 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 19260 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 19261 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 19261 (_entity (_string \"i5790_SLICE_69"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19271 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19272 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19273 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19274 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19275 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19276 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 19278 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 19278 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19278 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 19279 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 19279 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 19279 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 19280 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 19280 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19289 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19290 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19291 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19292 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19293 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19294 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19295 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 19296 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 19298 (_architecture (_uni ))))
		(_signal (_internal i5790_SLICE_69_i5790_SLICE_69_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 19299 (_architecture (_uni ))))
		(_signal (_internal i5790_SLICE_69_i5790_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 19300 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 19344 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19345 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 19342 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2556          1383952679241 Structure
(_unit VHDL (lut40065 0 19392 (structure 0 19400 ))
	(_version va7)
	(_time 1383952679242 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 54010456550204475155440b055752575152075351)
	(_entity
		(_time 1383952679238)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19402 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100110011111101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100110011111101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19393 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19393 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19393 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19393 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19394 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679247 Structure
(_unit VHDL (lut40066 0 19413 (structure 0 19421 ))
	(_version va7)
	(_time 1383952679248 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 54010456550204475155440b055752575252075351)
	(_entity
		(_time 1383952679245)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19423 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19414 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19414 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19414 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19414 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19415 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9482          1383952679259 Structure
(_unit VHDL (slice_70 0 19434 (structure 0 19468 ))
	(_version va7)
	(_time 1383952679260 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6337636333343e756861763a646064606364606530)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679252)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40065
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19483 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19483 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19483 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19483 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19484 (_entity (_out ))))
			)
		)
		(lut40066
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19487 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19487 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19487 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19487 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19488 (_entity (_out ))))
			)
		)
	)
	(_instantiation i1_3_lut_4_lut_adj_8 0 19491 (_component lut40065 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40065)
		)
	)
	(_instantiation i1_2_lut_rep_47_3_lut_4_lut 0 19493 (_component lut40066 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40066)
		)
	)
	(_block WireDelay 0 19497 
		(_object
			(_process
				(line__19499(_architecture 0 0 19499 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__19500(_architecture 1 0 19500 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__19501(_architecture 2 0 19501 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__19502(_architecture 3 0 19502 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__19503(_architecture 4 0 19503 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__19504(_architecture 5 0 19504 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__19505(_architecture 6 0 19505 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__19506(_architecture 7 0 19506 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 19437 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 19438 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 19439 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 19440 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 19440 (_entity (_string \"SLICE_70"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19445 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19446 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19447 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19448 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19457 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 19459 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 19459 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 19459 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 19460 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19460 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 19460 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 19461 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 19461 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 19461 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 19462 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19471 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19472 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19473 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19474 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19475 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19476 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19477 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19478 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 19479 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 19480 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 19511 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19512 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 19513 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19514 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 19509 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2556          1383952679268 Structure
(_unit VHDL (lut40067 0 19569 (structure 0 19577 ))
	(_version va7)
	(_time 1383952679269 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 63363362653533706662733c326065606465306466)
	(_entity
		(_time 1383952679264)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19579 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19570 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19570 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19570 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19570 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19571 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679275 Structure
(_unit VHDL (lut40068 0 19590 (structure 0 19598 ))
	(_version va7)
	(_time 1383952679276 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 73262373752523607672632c227075707b75207476)
	(_entity
		(_time 1383952679272)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19600 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1011001110000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1011001110000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19591 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19591 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19591 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19591 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19592 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9249          1383952679282 Structure
(_unit VHDL (slice_71 0 19611 (structure 0 19642 ))
	(_version va7)
	(_time 1383952679283 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7327737223242e657877662a747074707274707520)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679279)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40067
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19660 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19660 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19660 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19660 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19661 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 19657 (_entity (_out ))))
			)
		)
		(lut40068
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19664 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19664 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19664 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19664 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19665 (_entity (_out ))))
			)
		)
	)
	(_instantiation i2_3_lut_rep_54 0 19668 (_component lut40067 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40067)
		)
	)
	(_instantiation DRIVEGND 0 19670 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation mux_611_i5_4_lut 0 19672 (_component lut40068 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40068)
		)
	)
	(_block WireDelay 0 19676 
		(_object
			(_process
				(line__19678(_architecture 0 0 19678 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__19679(_architecture 1 0 19679 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__19680(_architecture 2 0 19680 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__19681(_architecture 3 0 19681 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__19682(_architecture 4 0 19682 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__19683(_architecture 5 0 19683 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__19684(_architecture 6 0 19684 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 19614 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 19615 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 19616 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 19617 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 19617 (_entity (_string \"SLICE_71"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19624 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19625 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19626 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19627 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19628 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19629 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19630 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19631 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19632 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 19634 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 19634 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 19634 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19635 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 19635 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 19635 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 19636 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 19636 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 19636 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19645 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19646 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19647 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19648 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19649 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19650 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19651 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 19652 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 19653 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 19655 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 19689 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19690 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 19691 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19692 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 19687 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2556          1383952679296 Structure
(_unit VHDL (lut40069 0 19744 (structure 0 19752 ))
	(_version va7)
	(_time 1383952679297 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 82d7d28d85d4d291878392ddd38184818b84d18587)
	(_entity
		(_time 1383952679288)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19754 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000111110000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000111110000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19745 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19745 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19745 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19745 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19746 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679304 Structure
(_unit VHDL (lut40070 0 19765 (structure 0 19773 ))
	(_version va7)
	(_time 1383952679305 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 92c7c29c95c4c281979382cdc39195919294c19597)
	(_entity
		(_time 1383952679301)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 19775 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111001111110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111001111110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19766 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19766 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19766 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19766 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19767 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8696          1383952679313 Structure
(_unit VHDL (slice_72 0 19786 (structure 0 19815 ))
	(_version va7)
	(_time 1383952679314 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 92c6929dc3c5cf8496c687cb9591959190959194c1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679309)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40069
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19832 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19832 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19832 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19832 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19833 (_entity (_out ))))
			)
		)
		(lut40070
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19836 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19836 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19836 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19836 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19837 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 19829 (_entity (_out ))))
			)
		)
	)
	(_instantiation mux_611_i1_4_lut 0 19840 (_component lut40069 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40069)
		)
	)
	(_instantiation i4012_2_lut_rep_55 0 19842 (_component lut40070 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40070)
		)
	)
	(_instantiation DRIVEGND 0 19844 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 19848 
		(_object
			(_process
				(line__19850(_architecture 0 0 19850 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__19851(_architecture 1 0 19851 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__19852(_architecture 2 0 19852 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__19853(_architecture 3 0 19853 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__19854(_architecture 4 0 19854 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__19855(_architecture 5 0 19855 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 19789 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 19790 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 19791 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 19792 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 19792 (_entity (_string \"SLICE_72"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19794 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19795 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19796 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19797 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19798 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19799 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19800 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19801 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19802 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19803 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19804 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19805 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 19807 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 19807 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 19807 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 19808 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 19808 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 19808 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 19809 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 19809 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19818 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19819 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19820 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19821 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19822 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19823 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 19824 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 19825 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 19827 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 19860 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19861 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 19862 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19863 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 19858 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 9467          1383952679324 Structure
(_unit VHDL (slice_73 0 19912 (structure 0 19946 ))
	(_version va7)
	(_time 1383952679325 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a2f6a2f5f3f5ffb4a9a0b7fba5a1a5a1a1a5a1a4f1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679318)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40068
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19965 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19965 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19965 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19965 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19966 (_entity (_out ))))
			)
		)
		(lut40032
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19961 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19961 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19961 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19961 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 19962 (_entity (_out ))))
			)
		)
	)
	(_instantiation i3661_4_lut 0 19969 (_component lut40068 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40068)
		)
	)
	(_instantiation i1_2_lut_rep_48_4_lut 0 19971 (_component lut40032 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40032)
		)
	)
	(_block WireDelay 0 19975 
		(_object
			(_process
				(line__19977(_architecture 0 0 19977 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__19978(_architecture 1 0 19978 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__19979(_architecture 2 0 19979 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__19980(_architecture 3 0 19980 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__19981(_architecture 4 0 19981 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__19982(_architecture 5 0 19982 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__19983(_architecture 6 0 19983 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__19984(_architecture 7 0 19984 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 19915 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 19916 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 19917 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 19918 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 19918 (_entity (_string \"SLICE_73"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19920 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19921 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19922 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19923 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19924 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19925 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19926 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19927 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19928 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19930 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 19935 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 19937 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 19937 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 19937 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 19938 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19938 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 19938 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 19939 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 19939 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 19939 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 19940 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19949 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19950 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19951 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19952 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19953 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19954 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19955 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 19956 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 19957 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 19958 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 19989 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19990 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 19991 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 19992 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 19987 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2556          1383952679337 Structure
(_unit VHDL (lut40071 0 20047 (structure 0 20055 ))
	(_version va7)
	(_time 1383952679338 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b1e4e1e4b5e7e1a2b4b0a1eee0b2b6b2b0b7e2b6b4)
	(_entity
		(_time 1383952679332)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20057 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1101100001010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1101100001010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20048 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20048 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20048 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20048 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20049 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679346 Structure
(_unit VHDL (lut40072 0 20068 (structure 0 20076 ))
	(_version va7)
	(_time 1383952679347 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b1e4e1e4b5e7e1a2b4b0a1eee0b2b6b2b3b7e2b6b4)
	(_entity
		(_time 1383952679342)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20078 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101101001011010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101101001011010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20069 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20069 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20069 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20069 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20070 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8688          1383952679357 Structure
(_unit VHDL (slice_74 0 20089 (structure 0 20118 ))
	(_version va7)
	(_time 1383952679358 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c195c19493969cd7c595d498c6c2c6c2c5c6c2c792)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679352)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40071
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20135 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20135 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20135 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20135 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20136 (_entity (_out ))))
			)
		)
		(lut40072
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20139 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20139 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20139 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20139 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20140 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 20132 (_entity (_out ))))
			)
		)
	)
	(_instantiation mux_611_i2_4_lut 0 20143 (_component lut40071 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40071)
		)
	)
	(_instantiation i875_2_lut 0 20145 (_component lut40072 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40072)
		)
	)
	(_instantiation DRIVEGND 0 20147 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 20151 
		(_object
			(_process
				(line__20153(_architecture 0 0 20153 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__20154(_architecture 1 0 20154 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__20155(_architecture 2 0 20155 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__20156(_architecture 3 0 20156 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__20157(_architecture 4 0 20157 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__20158(_architecture 5 0 20158 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 20092 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 20093 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 20094 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 20095 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 20095 (_entity (_string \"SLICE_74"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20103 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20104 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20105 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20106 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20107 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20108 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 20110 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 20110 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 20110 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 20111 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 20111 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 20111 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 20112 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 20112 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20121 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20122 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20123 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20124 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20125 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20126 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 20127 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 20128 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 20130 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 20163 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20164 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 20165 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20166 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 20161 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679367 Structure
(_unit VHDL (lut40073 0 20215 (structure 0 20223 ))
	(_version va7)
	(_time 1383952679368 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d0858083d58680c3d5d1c08f81d3d7d3d3d683d7d5)
	(_entity
		(_time 1383952679363)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20225 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20216 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20216 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20216 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20216 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20217 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9251          1383952679379 Structure
(_unit VHDL (slice_75 0 20236 (structure 0 20267 ))
	(_version va7)
	(_time 1383952679380 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d084d08283878dc6dbd4c589d7d3d7d3d5d7d3d683)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679372)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40071
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20285 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20285 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20285 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20285 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20286 (_entity (_out ))))
			)
		)
		(lut40073
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20289 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20289 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20289 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20289 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20290 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 20282 (_entity (_out ))))
			)
		)
	)
	(_instantiation mux_611_i3_4_lut 0 20293 (_component lut40071 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40071)
		)
	)
	(_instantiation i4201_2_lut_3_lut 0 20295 (_component lut40073 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40073)
		)
	)
	(_instantiation DRIVEGND 0 20297 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 20301 
		(_object
			(_process
				(line__20303(_architecture 0 0 20303 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__20304(_architecture 1 0 20304 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__20305(_architecture 2 0 20305 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__20306(_architecture 3 0 20306 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__20307(_architecture 4 0 20307 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__20308(_architecture 5 0 20308 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__20309(_architecture 6 0 20309 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 20239 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 20240 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 20241 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 20242 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 20242 (_entity (_string \"SLICE_75"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20245 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20246 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20247 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20248 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20249 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20250 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20251 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20252 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20253 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20254 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20257 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 20259 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 20259 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 20259 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 20260 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 20260 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 20260 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 20261 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 20261 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 20261 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20270 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20271 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20272 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20273 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20274 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20275 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20276 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 20277 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 20278 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 20280 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 20314 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20315 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 20316 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20317 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 20312 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2556          1383952679388 Structure
(_unit VHDL (lut40074 0 20369 (structure 0 20377 ))
	(_version va7)
	(_time 1383952679389 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e0b5b0b2e5b6b0f3e5e1f0bfb1e3e7e3e4e6b3e7e5)
	(_entity
		(_time 1383952679385)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20379 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1011100010001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1011100010001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20370 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20370 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20370 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20370 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20371 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679395 Structure
(_unit VHDL (lut40075 0 20390 (structure 0 20398 ))
	(_version va7)
	(_time 1383952679396 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f0a5a0a1f5a6a0e3f5f1e0afa1f3f7f3f5f6a3f7f5)
	(_entity
		(_time 1383952679392)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20400 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1101100001010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1101100001010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20391 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20391 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20391 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20391 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20392 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9466          1383952679406 Structure
(_unit VHDL (slice_76 0 20411 (structure 0 20445 ))
	(_version va7)
	(_time 1383952679407 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f0a4f0a0a3a7ade6fbf2e5a9f7f3f7f3f6f7f3f6a3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679400)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40074
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20460 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20460 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20460 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20460 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20461 (_entity (_out ))))
			)
		)
		(lut40075
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20464 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20464 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20464 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20464 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20465 (_entity (_out ))))
			)
		)
	)
	(_instantiation i11_3_lut_4_lut 0 20468 (_component lut40074 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40074)
		)
	)
	(_instantiation mux_611_i7_4_lut 0 20470 (_component lut40075 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40075)
		)
	)
	(_block WireDelay 0 20474 
		(_object
			(_process
				(line__20476(_architecture 0 0 20476 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__20477(_architecture 1 0 20477 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__20478(_architecture 2 0 20478 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__20479(_architecture 3 0 20479 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__20480(_architecture 4 0 20480 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__20481(_architecture 5 0 20481 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__20482(_architecture 6 0 20482 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__20483(_architecture 7 0 20483 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 20414 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 20415 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 20416 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 20417 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 20417 (_entity (_string \"SLICE_76"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20419 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20420 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20421 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20422 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20423 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20424 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20425 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20426 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20427 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20428 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20429 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20430 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20431 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20432 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20433 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20434 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 20436 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 20436 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 20436 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 20437 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 20437 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 20437 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 20438 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 20438 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 20438 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 20439 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20448 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20449 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20450 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20451 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20452 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20453 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20454 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20455 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 20456 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 20457 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 20488 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20489 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 20490 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20491 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 20486 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2556          1383952679416 Structure
(_unit VHDL (lut40076 0 20546 (structure 0 20554 ))
	(_version va7)
	(_time 1383952679417 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code ffaaafaeaca9afecfafeefa0aefcf8fcf9f9acf8fa)
	(_entity
		(_time 1383952679412)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20556 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20547 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20547 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20547 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20547 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20548 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679425 Structure
(_unit VHDL (lut40077 0 20567 (structure 0 20575 ))
	(_version va7)
	(_time 1383952679426 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code ffaaafaeaca9afecfafeefa0aefcf8fcf8f9acf8fa)
	(_entity
		(_time 1383952679422)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20577 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0011000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0011000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20568 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20568 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20568 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20568 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20569 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9255          1383952679439 Structure
(_unit VHDL (slice_77 0 20588 (structure 0 20619 ))
	(_version va7)
	(_time 1383952679440 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0f5b08090a585219040b1a56080c080c08080c095c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679434)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40076
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20637 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20637 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20637 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20637 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20638 (_entity (_out ))))
			)
		)
		(lut40077
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20641 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20641 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20641 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20641 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20642 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 20634 (_entity (_out ))))
			)
		)
	)
	(_instantiation i1_2_lut_4_lut 0 20645 (_component lut40076 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40076)
		)
	)
	(_instantiation i4097_2_lut_3_lut_3_lut 0 20647 (_component lut40077 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40077)
		)
	)
	(_instantiation DRIVEGND 0 20649 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 20653 
		(_object
			(_process
				(line__20655(_architecture 0 0 20655 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__20656(_architecture 1 0 20656 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__20657(_architecture 2 0 20657 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__20658(_architecture 3 0 20658 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__20659(_architecture 4 0 20659 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__20660(_architecture 5 0 20660 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__20661(_architecture 6 0 20661 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 20591 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 20592 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 20593 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 20594 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 20594 (_entity (_string \"SLICE_77"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20609 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 20611 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 20611 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 20611 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 20612 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 20612 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 20612 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 20613 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 20613 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 20613 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20622 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20623 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20624 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20625 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20627 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20628 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 20629 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 20630 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 20632 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 20666 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20667 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 20668 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20669 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 20664 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2556          1383952679450 Structure
(_unit VHDL (lut40078 0 20721 (structure 0 20729 ))
	(_version va7)
	(_time 1383952679451 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1e4b49184e484e0d1b1f0e414f1d191d16184d191b)
	(_entity
		(_time 1383952679446)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20731 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101111101001110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101111101001110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20722 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20722 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20722 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20722 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20723 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9262          1383952679464 Structure
(_unit VHDL (slice_78 0 20742 (structure 0 20773 ))
	(_version va7)
	(_time 1383952679465 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2e7a292a28797338252a3b77292d292d26292d287d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679456)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40077
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20791 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20791 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20791 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20791 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20792 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 20788 (_entity (_out ))))
			)
		)
		(lut40078
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20795 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20795 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20795 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20795 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20796 (_entity (_out ))))
			)
		)
	)
	(_instantiation i4019_2_lut_3_lut_3_lut 0 20799 (_component lut40077 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40077)
		)
	)
	(_instantiation DRIVEGND 0 20801 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i1_4_lut_rep_51_4_lut 0 20803 (_component lut40078 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40078)
		)
	)
	(_block WireDelay 0 20807 
		(_object
			(_process
				(line__20809(_architecture 0 0 20809 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__20810(_architecture 1 0 20810 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__20811(_architecture 2 0 20811 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__20812(_architecture 3 0 20812 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__20813(_architecture 4 0 20813 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__20814(_architecture 5 0 20814 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__20815(_architecture 6 0 20815 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 20745 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 20746 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 20747 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 20748 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 20748 (_entity (_string \"SLICE_78"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20750 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20751 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20752 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20753 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20754 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20755 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20762 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20763 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 20765 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 20765 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 20765 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 20766 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 20766 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 20766 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 20767 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 20767 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 20767 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20776 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20777 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20778 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20779 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20780 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20781 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20782 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 20783 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 20784 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 20786 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 20820 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20821 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 20822 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20823 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 20818 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2556          1383952679476 Structure
(_unit VHDL (lut40079 0 20875 (structure 0 20883 ))
	(_version va7)
	(_time 1383952679477 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3e6b693a6e686e2d3b3f2e616f3d393d37386d393b)
	(_entity
		(_time 1383952679473)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20885 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111110011111100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111110011111100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20876 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20876 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20876 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20876 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20877 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679485 Structure
(_unit VHDL (lut40080 0 20896 (structure 0 20904 ))
	(_version va7)
	(_time 1383952679486 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3e6b693a6e686e2d3b3f2e616f3d363d3e386d393b)
	(_entity
		(_time 1383952679481)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 20906 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111011001111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111011001111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20897 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20897 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20897 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20897 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20898 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8690          1383952679496 Structure
(_unit VHDL (slice_79 0 20917 (structure 0 20946 ))
	(_version va7)
	(_time 1383952679497 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4d194a4f4a1a105b491958144a4e4a4e444a4e4b1e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679491)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40079
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20963 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20963 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20963 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20963 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20964 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 20960 (_entity (_out ))))
			)
		)
		(lut40080
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20967 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20967 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20967 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20967 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 20968 (_entity (_out ))))
			)
		)
	)
	(_instantiation i1_2_lut_adj_5 0 20971 (_component lut40079 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40079)
		)
	)
	(_instantiation DRIVEGND 0 20973 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i2_4_lut_4_lut 0 20975 (_component lut40080 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40080)
		)
	)
	(_block WireDelay 0 20979 
		(_object
			(_process
				(line__20981(_architecture 0 0 20981 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__20982(_architecture 1 0 20982 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__20983(_architecture 2 0 20983 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__20984(_architecture 3 0 20984 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__20985(_architecture 4 0 20985 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__20986(_architecture 5 0 20986 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 20920 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 20921 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 20922 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 20923 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 20923 (_entity (_string \"SLICE_79"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20925 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20926 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20927 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20928 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20930 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 20936 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 20938 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 20938 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 20938 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 20939 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 20939 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 20939 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 20940 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 20940 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20949 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20950 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20951 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20952 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20953 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 20954 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 20955 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 20956 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 20958 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 20991 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20992 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 20993 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 20994 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 20989 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679510 Structure
(_unit VHDL (lut40081 0 21043 (structure 0 21051 ))
	(_version va7)
	(_time 1383952679511 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5d080a5f0c0b0d4e585c4d020c5e555e5c5b0e5a58)
	(_entity
		(_time 1383952679507)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21053 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21044 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21044 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21044 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21044 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21045 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679518 Structure
(_unit VHDL (lut40082 0 21064 (structure 0 21072 ))
	(_version va7)
	(_time 1383952679519 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5d080a5f0c0b0d4e585c4d020c5e555e5f5b0e5a58)
	(_entity
		(_time 1383952679515)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21074 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001000011111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001000011111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21065 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21065 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21065 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21065 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21066 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9477          1383952679533 Structure
(_unit VHDL (slice_80 0 21085 (structure 0 21119 ))
	(_version va7)
	(_time 1383952679534 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6c386b6c6c3b317a676e79356b6f646f6c6b6f6a3f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679523)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40081
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21134 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21134 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21134 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21134 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21135 (_entity (_out ))))
			)
		)
		(lut40082
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21138 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21138 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21138 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21138 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21139 (_entity (_out ))))
			)
		)
	)
	(_instantiation i126_2_lut_4_lut 0 21142 (_component lut40081 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40081)
		)
	)
	(_instantiation i1_2_lut_3_lut_4_lut_adj_3 0 21144 (_component lut40082 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40082)
		)
	)
	(_block WireDelay 0 21148 
		(_object
			(_process
				(line__21150(_architecture 0 0 21150 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__21151(_architecture 1 0 21151 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__21152(_architecture 2 0 21152 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__21153(_architecture 3 0 21153 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__21154(_architecture 4 0 21154 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__21155(_architecture 5 0 21155 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__21156(_architecture 6 0 21156 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__21157(_architecture 7 0 21157 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 21088 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 21089 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 21090 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 21091 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 21091 (_entity (_string \"SLICE_80"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21103 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21104 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21105 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21106 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21107 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21108 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21110 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 21110 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 21110 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 21111 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21111 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 21111 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 21112 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 21112 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 21112 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 21113 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21122 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21123 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21124 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21125 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21126 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21127 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21128 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21129 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 21130 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 21131 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 21162 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21163 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 21164 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21165 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 21160 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2556          1383952679546 Structure
(_unit VHDL (lut40083 0 21220 (structure 0 21228 ))
	(_version va7)
	(_time 1383952679547 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7c292b7c2a2a2c6f797d6c232d7f747f7f7a2f7b79)
	(_entity
		(_time 1383952679542)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21230 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21221 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21221 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21221 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21221 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21222 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679554 Structure
(_unit VHDL (lut40084 0 21241 (structure 0 21249 ))
	(_version va7)
	(_time 1383952679555 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8cd9db83dadadc9f898d9cd3dd8f848f888adf8b89)
	(_entity
		(_time 1383952679550)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21251 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21242 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21242 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21242 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21242 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21243 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8704          1383952679564 Structure
(_unit VHDL (slice_81 0 21262 (structure 0 21291 ))
	(_version va7)
	(_time 1383952679565 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8cd88b828cdbd19a88d899d58b8f848f8d8b8f8adf)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679558)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40083
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21308 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21308 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21308 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21308 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21309 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 21305 (_entity (_out ))))
			)
		)
		(lut40084
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21312 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21312 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21312 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21312 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21313 (_entity (_out ))))
			)
		)
	)
	(_instantiation i1_2_lut_rep_56 0 21316 (_component lut40083 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40083)
		)
	)
	(_instantiation DRIVEGND 0 21318 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i1_2_lut_rep_44_3_lut_4_lut 0 21320 (_component lut40084 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40084)
		)
	)
	(_block WireDelay 0 21324 
		(_object
			(_process
				(line__21326(_architecture 0 0 21326 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__21327(_architecture 1 0 21327 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__21328(_architecture 2 0 21328 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__21329(_architecture 3 0 21329 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__21330(_architecture 4 0 21330 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__21331(_architecture 5 0 21331 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 21265 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 21266 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 21267 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 21268 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 21268 (_entity (_string \"SLICE_81"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21271 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21272 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21273 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21274 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21275 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21276 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21277 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21279 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21280 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21281 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 21283 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 21283 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21283 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 21284 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 21284 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 21284 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 21285 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 21285 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21294 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21295 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21296 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21297 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21298 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21299 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 21300 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 21301 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 21303 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 21336 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21337 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 21338 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21339 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 21334 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679575 Structure
(_unit VHDL (lut40085 0 21388 (structure 0 21396 ))
	(_version va7)
	(_time 1383952679576 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9bcecc95cccdcb889e9a8bc4ca9893989e9dc89c9e)
	(_entity
		(_time 1383952679571)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21398 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000010001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000010001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21389 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21389 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21389 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21389 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21390 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679586 Structure
(_unit VHDL (lut40086 0 21409 (structure 0 21417 ))
	(_version va7)
	(_time 1383952679587 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code abfefcfdfcfdfbb8aeaabbf4faa8a3a8adadf8acae)
	(_entity
		(_time 1383952679579)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21419 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000100011110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000100011110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21410 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21410 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21410 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21410 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21411 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9260          1383952679595 Structure
(_unit VHDL (slice_82 0 21430 (structure 0 21461 ))
	(_version va7)
	(_time 1383952679596 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code abffacfcaafcf6bda0afbef2aca8a3a8a9aca8adf8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679590)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40085
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21479 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21479 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21479 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21479 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21480 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 21476 (_entity (_out ))))
			)
		)
		(lut40086
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21483 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21483 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21483 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21483 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21484 (_entity (_out ))))
			)
		)
	)
	(_instantiation i2_3_lut_4_lut_2_lut_3_lut 0 21487 (_component lut40085 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40085)
		)
	)
	(_instantiation DRIVEGND 0 21489 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation mux_611_i6_4_lut 0 21491 (_component lut40086 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40086)
		)
	)
	(_block WireDelay 0 21495 
		(_object
			(_process
				(line__21497(_architecture 0 0 21497 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__21498(_architecture 1 0 21498 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__21499(_architecture 2 0 21499 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__21500(_architecture 3 0 21500 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__21501(_architecture 4 0 21501 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__21502(_architecture 5 0 21502 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__21503(_architecture 6 0 21503 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 21433 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 21434 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 21435 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 21436 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 21436 (_entity (_string \"SLICE_82"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21438 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21439 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21440 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21441 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21445 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21446 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21447 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21448 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21451 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21453 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 21453 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 21453 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21454 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 21454 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 21454 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 21455 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 21455 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 21455 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21464 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21465 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21466 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21467 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21468 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21469 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21470 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 21471 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 21472 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 21474 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 21508 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21509 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 21510 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21511 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 21506 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2556          1383952679633 Structure
(_unit VHDL (lut40087 0 21563 (structure 0 21571 ))
	(_version va7)
	(_time 1383952679634 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code da8f8d898e8c8ac9dfdbca858bd9d2d9dddc89dddf)
	(_entity
		(_time 1383952679629)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21573 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21564 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21564 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21564 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21564 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21565 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9017          1383952679646 Structure
(_unit VHDL (sr_16_0_slice_83 0 21584 (structure 0 21618 ))
	(_version va7)
	(_time 1383952679647 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e9bdeebbe2bdebfae0eaffb0eeeae9ecbfeeeaefba)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679638)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40087
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21633 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21633 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21633 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21633 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21634 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_i27_4_lut 0 21637 (_component lut40087 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40087)
		)
	)
	(_instantiation SR_16_0_i29_4_lut 0 21639 (_component lut40087 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40087)
		)
	)
	(_block WireDelay 0 21643 
		(_object
			(_process
				(line__21645(_architecture 0 0 21645 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__21646(_architecture 1 0 21646 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__21647(_architecture 2 0 21647 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__21648(_architecture 3 0 21648 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__21649(_architecture 4 0 21649 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__21650(_architecture 5 0 21650 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__21651(_architecture 6 0 21651 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__21652(_architecture 7 0 21652 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 21587 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 21588 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 21589 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 21590 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 21590 (_entity (_string \"SR_16_0_SLICE_83"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21607 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21609 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 21609 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 21609 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 21610 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21610 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 21610 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 21611 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 21611 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 21611 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 21612 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21621 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21622 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21623 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21624 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21625 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21627 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21628 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 21629 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 21630 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 21657 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21658 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 21659 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21660 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 21655 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 8711          1383952679658 Structure
(_unit VHDL (sr_16_0_slice_84 0 21715 (structure 0 21744 ))
	(_version va7)
	(_time 1383952679659 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e9bdeebbe2bdebfaefb8ffb0eeeae9ecbfeeeaefba)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679652)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40059
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21761 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21761 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21761 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21761 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21762 (_entity (_out ))))
			)
		)
		(lut40079
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21765 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21765 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21765 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21765 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21766 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 21758 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_i25_4_lut 0 21769 (_component lut40059 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40059)
		)
	)
	(_instantiation SR_16_0_i5_2_lut 0 21771 (_component lut40079 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40079)
		)
	)
	(_instantiation DRIVEGND 0 21773 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 21777 
		(_object
			(_process
				(line__21779(_architecture 0 0 21779 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__21780(_architecture 1 0 21780 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__21781(_architecture 2 0 21781 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__21782(_architecture 3 0 21782 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__21783(_architecture 4 0 21783 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__21784(_architecture 5 0 21784 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 21718 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 21719 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 21720 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 21721 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 21721 (_entity (_string \"SR_16_0_SLICE_84"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21723 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21725 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21726 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21727 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21728 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21729 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21730 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21731 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21732 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21733 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21734 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21736 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 21736 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 21736 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 21737 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 21737 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 21737 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 21738 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 21738 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21747 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21748 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21749 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21750 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21751 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21752 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 21753 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 21754 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 21756 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 21789 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21790 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 21791 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21792 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 21787 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679670 Structure
(_unit VHDL (lut40088 0 21841 (structure 0 21849 ))
	(_version va7)
	(_time 1383952679671 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f9acaea8f5afa9eafcf8e9a6a8faf1faf1ffaafefc)
	(_entity
		(_time 1383952679665)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21851 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000010111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000010111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21842 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21842 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21842 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21842 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21843 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679677 Structure
(_unit VHDL (lut40089 0 21862 (structure 0 21870 ))
	(_version va7)
	(_time 1383952679678 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 085d5e0f055e581b0d091857590b000b010e5b0f0d)
	(_entity
		(_time 1383952679674)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 21872 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21863 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21863 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21863 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21863 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21864 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9249          1383952679688 Structure
(_unit VHDL (slice_85 0 21883 (structure 0 21914 ))
	(_version va7)
	(_time 1383952679689 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 085c0e0e535f551e030c1d510f0b000b0d0f0b0e5b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679681)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40088
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21932 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21932 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21932 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21932 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21933 (_entity (_out ))))
			)
		)
		(lut40089
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21936 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 21936 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 21936 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 21936 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 21937 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 21929 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_idx_0_bdd_4_lut 0 21940 (_component lut40088 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40088)
		)
	)
	(_instantiation i1_3_lut 0 21942 (_component lut40089 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40089)
		)
	)
	(_instantiation DRIVEGND 0 21944 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 21948 
		(_object
			(_process
				(line__21950(_architecture 0 0 21950 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__21951(_architecture 1 0 21951 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__21952(_architecture 2 0 21952 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__21953(_architecture 3 0 21953 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__21954(_architecture 4 0 21954 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__21955(_architecture 5 0 21955 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__21956(_architecture 6 0 21956 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 21886 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 21887 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 21888 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 21889 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 21889 (_entity (_string \"SLICE_85"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21891 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 21904 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 21906 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 21906 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 21906 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 21907 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 21907 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 21907 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 21908 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 21908 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 21908 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21917 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21918 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21919 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21920 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21921 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21922 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 21923 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 21924 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 21925 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 21927 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 21961 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21962 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 21963 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 21964 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 21959 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2556          1383952679696 Structure
(_unit VHDL (lut40090 0 22016 (structure 0 22024 ))
	(_version va7)
	(_time 1383952679697 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 184d4e1e154e480b1d190847491b111b181e4b1f1d)
	(_entity
		(_time 1383952679693)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22026 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001001000010010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001001000010010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22017 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22017 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22017 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22017 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22018 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679702 Structure
(_unit VHDL (lut40091 0 22037 (structure 0 22045 ))
	(_version va7)
	(_time 1383952679703 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 184d4e1e154e480b1d190847491b111b191e4b1f1d)
	(_entity
		(_time 1383952679700)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22047 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1011100010111000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1011100010111000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22038 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22038 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22038 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22038 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22039 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8711          1383952679709 Structure
(_unit VHDL (sr_16_0_slice_86 0 22058 (structure 0 22087 ))
	(_version va7)
	(_time 1383952679710 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 287c2e2d227c2a3b2e793e712f2b282d7e2f2b2e7b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679706)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40090
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22104 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22104 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22104 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22104 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22105 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 22101 (_entity (_out ))))
			)
		)
		(lut40091
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22108 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22108 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22108 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22108 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22109 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_i1_3_lut 0 22112 (_component lut40090 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40090)
		)
	)
	(_instantiation DRIVEGND 0 22114 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_i24_3_lut 0 22116 (_component lut40091 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40091)
		)
	)
	(_block WireDelay 0 22120 
		(_object
			(_process
				(line__22122(_architecture 0 0 22122 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__22123(_architecture 1 0 22123 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__22124(_architecture 2 0 22124 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__22125(_architecture 3 0 22125 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__22126(_architecture 4 0 22126 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__22127(_architecture 5 0 22127 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 22061 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 22062 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 22063 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 22064 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 22064 (_entity (_string \"SR_16_0_SLICE_86"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22067 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22068 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22069 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22070 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22071 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22072 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22073 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22074 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22075 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22077 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 22079 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 22079 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 22079 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 22080 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 22080 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 22080 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 22081 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 22081 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22090 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22091 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22092 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22093 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22094 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22095 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 22096 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 22097 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 22099 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 22132 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22133 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 22134 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22135 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 22130 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679719 Structure
(_unit VHDL (lut40092 0 22184 (structure 0 22192 ))
	(_version va7)
	(_time 1383952679720 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 287d7e2d257e783b2d293877792b212b2a2e7b2f2d)
	(_entity
		(_time 1383952679715)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22194 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0100010000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0100010000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22185 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22185 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22185 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22185 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22186 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679726 Structure
(_unit VHDL (lut40093 0 22205 (structure 0 22213 ))
	(_version va7)
	(_time 1383952679727 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 37626133356167243236276866343e343431643032)
	(_entity
		(_time 1383952679723)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22215 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010001000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010001000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22206 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22206 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22206 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22206 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22207 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8708          1383952679737 Structure
(_unit VHDL (slice_87 0 22226 (structure 0 22255 ))
	(_version va7)
	(_time 1383952679738 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4713414513101a514313521e40444f444040444114)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679733)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40092
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22272 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22272 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22272 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22272 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22273 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 22269 (_entity (_out ))))
			)
		)
		(lut40093
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22276 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22276 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22276 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22276 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22277 (_entity (_out ))))
			)
		)
	)
	(_instantiation i4088_2_lut_3_lut_3_lut 0 22280 (_component lut40092 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40092)
		)
	)
	(_instantiation DRIVEGND 0 22282 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i4089_2_lut_3_lut_3_lut 0 22284 (_component lut40093 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40093)
		)
	)
	(_block WireDelay 0 22288 
		(_object
			(_process
				(line__22290(_architecture 0 0 22290 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__22291(_architecture 1 0 22291 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__22292(_architecture 2 0 22292 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__22293(_architecture 3 0 22293 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__22294(_architecture 4 0 22294 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__22295(_architecture 5 0 22295 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 22229 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 22230 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 22231 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 22232 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 22232 (_entity (_string \"SLICE_87"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22239 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22240 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22241 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22242 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22243 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22245 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 22247 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 22247 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 22247 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 22248 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 22248 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 22248 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 22249 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 22249 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22258 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22259 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22260 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22261 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22262 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22263 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 22264 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 22265 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 22267 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 22300 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22301 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 22302 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22303 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 22298 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679747 Structure
(_unit VHDL (lut40094 0 22352 (structure 0 22360 ))
	(_version va7)
	(_time 1383952679748 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 47121144451117544246571816444e444341144042)
	(_entity
		(_time 1383952679743)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22362 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000010000000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000010000000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22353 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22353 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22353 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22353 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22354 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679755 Structure
(_unit VHDL (lut40095 0 22373 (structure 0 22381 ))
	(_version va7)
	(_time 1383952679756 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 56030054550006455357460907555f555350055153)
	(_entity
		(_time 1383952679751)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22383 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111011111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111011111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22374 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22374 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22374 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22374 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22375 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9258          1383952679764 Structure
(_unit VHDL (slice_88 0 22394 (structure 0 22425 ))
	(_version va7)
	(_time 1383952679765 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5602505503010b405d52430f51555e555e51555005)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679759)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40094
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22443 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22443 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22443 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22443 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22444 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 22440 (_entity (_out ))))
			)
		)
		(lut40095
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22447 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22447 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22447 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22447 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22448 (_entity (_out ))))
			)
		)
	)
	(_instantiation i2_2_lut_3_lut 0 22451 (_component lut40094 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40094)
		)
	)
	(_instantiation DRIVEGND 0 22453 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i1_2_lut_3_lut_4_lut_adj_4 0 22455 (_component lut40095 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40095)
		)
	)
	(_block WireDelay 0 22459 
		(_object
			(_process
				(line__22461(_architecture 0 0 22461 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__22462(_architecture 1 0 22462 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__22463(_architecture 2 0 22463 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__22464(_architecture 3 0 22464 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__22465(_architecture 4 0 22465 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__22466(_architecture 5 0 22466 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__22467(_architecture 6 0 22467 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 22397 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 22398 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 22399 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 22400 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 22400 (_entity (_string \"SLICE_88"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22409 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22412 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22413 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22415 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 22417 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 22417 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 22417 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 22418 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 22418 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 22418 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 22419 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 22419 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 22419 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22428 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22429 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22430 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22431 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22432 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22433 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22434 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 22435 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 22436 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 22438 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 22472 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22473 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 22474 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22475 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 22470 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2556          1383952679775 Structure
(_unit VHDL (lut40096 0 22527 (structure 0 22535 ))
	(_version va7)
	(_time 1383952679776 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 66333067653036756367763937656f656060356163)
	(_entity
		(_time 1383952679772)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22537 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010000000100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010000000100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22528 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22528 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22528 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22528 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22529 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679781 Structure
(_unit VHDL (lut40097 0 22548 (structure 0 22556 ))
	(_version va7)
	(_time 1383952679782 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 66333067653036756367763937656f656160356163)
	(_entity
		(_time 1383952679779)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22558 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22549 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22549 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22549 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22549 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22550 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8708          1383952679789 Structure
(_unit VHDL (slice_89 0 22569 (structure 0 22598 ))
	(_version va7)
	(_time 1383952679790 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7622707723212b607222632f71757e757f71757025)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679785)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40096
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22615 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22615 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22615 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22615 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22616 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 22612 (_entity (_out ))))
			)
		)
		(lut40097
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22619 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22619 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22619 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22619 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22620 (_entity (_out ))))
			)
		)
	)
	(_instantiation i4086_2_lut_3_lut_3_lut 0 22623 (_component lut40096 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40096)
		)
	)
	(_instantiation DRIVEGND 0 22625 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i4091_2_lut_3_lut_3_lut 0 22627 (_component lut40097 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40097)
		)
	)
	(_block WireDelay 0 22631 
		(_object
			(_process
				(line__22633(_architecture 0 0 22633 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__22634(_architecture 1 0 22634 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__22635(_architecture 2 0 22635 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__22636(_architecture 3 0 22636 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__22637(_architecture 4 0 22637 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__22638(_architecture 5 0 22638 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 22572 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 22573 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 22574 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 22575 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 22575 (_entity (_string \"SLICE_89"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22577 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22578 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22579 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22580 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22581 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22582 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22583 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22584 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22585 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22586 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22587 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22588 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 22590 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 22590 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 22590 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 22591 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 22591 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 22591 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 22592 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 22592 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22601 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22602 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22603 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22604 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22605 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22606 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 22607 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 22608 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 22610 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 22643 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22644 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 22645 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22646 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 22641 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679797 Structure
(_unit VHDL (lut40098 0 22695 (structure 0 22703 ))
	(_version va7)
	(_time 1383952679798 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 76232076752026657377662927757f757e70257173)
	(_entity
		(_time 1383952679794)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22705 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22696 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22696 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22696 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22696 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22697 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8708          1383952679807 Structure
(_unit VHDL (slice_90 0 22716 (structure 0 22745 ))
	(_version va7)
	(_time 1383952679808 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 85d1838bd3d2d89381d190dc82868c8685828683d6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679801)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40098
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22766 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22766 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22766 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22766 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22767 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 22759 (_entity (_out ))))
			)
		)
		(lut40097
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22762 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22762 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22762 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22762 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22763 (_entity (_out ))))
			)
		)
	)
	(_instantiation i4079_2_lut_3_lut_3_lut 0 22770 (_component lut40098 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40098)
		)
	)
	(_instantiation DRIVEGND 0 22772 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i4090_2_lut_3_lut_3_lut 0 22774 (_component lut40097 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40097)
		)
	)
	(_block WireDelay 0 22778 
		(_object
			(_process
				(line__22780(_architecture 0 0 22780 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__22781(_architecture 1 0 22781 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__22782(_architecture 2 0 22782 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__22783(_architecture 3 0 22783 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__22784(_architecture 4 0 22784 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__22785(_architecture 5 0 22785 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 22719 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 22720 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 22721 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 22722 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 22722 (_entity (_string \"SLICE_90"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22725 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22726 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22727 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22728 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22729 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22730 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22731 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22732 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22733 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22734 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22735 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 22737 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 22737 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 22737 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 22738 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 22738 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 22738 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 22739 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 22739 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22748 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22749 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22750 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22751 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22752 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22753 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 22754 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 22755 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 22757 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 22790 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22791 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 22792 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22793 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 22788 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679814 Structure
(_unit VHDL (lut40099 0 22842 (structure 0 22850 ))
	(_version va7)
	(_time 1383952679815 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 85d0d38a85d3d596808495dad4868c868c83d68280)
	(_entity
		(_time 1383952679811)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22852 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000100000001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000100000001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22843 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22843 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22843 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22843 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22844 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679821 Structure
(_unit VHDL (lut40100 0 22863 (structure 0 22871 ))
	(_version va7)
	(_time 1383952679822 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 95c0c39b95c3c586909485cac59695969593c69290)
	(_entity
		(_time 1383952679818)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 22873 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000101000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000101000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22864 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22864 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22864 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22864 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22865 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8708          1383952679829 Structure
(_unit VHDL (slice_91 0 22884 (structure 0 22913 ))
	(_version va7)
	(_time 1383952679830 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 95c1939ac3c2c88391c180cc92969c9694929693c6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679825)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40099
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22930 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22930 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22930 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22930 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22931 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 22927 (_entity (_out ))))
			)
		)
		(lut40100
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22934 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22934 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 22934 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 22934 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 22935 (_entity (_out ))))
			)
		)
	)
	(_instantiation i4078_2_lut_3_lut_3_lut 0 22938 (_component lut40099 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40099)
		)
	)
	(_instantiation DRIVEGND 0 22940 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i4085_2_lut_3_lut_3_lut 0 22942 (_component lut40100 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40100)
		)
	)
	(_block WireDelay 0 22946 
		(_object
			(_process
				(line__22948(_architecture 0 0 22948 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__22949(_architecture 1 0 22949 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__22950(_architecture 2 0 22950 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__22951(_architecture 3 0 22951 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__22952(_architecture 4 0 22952 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__22953(_architecture 5 0 22953 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 22887 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 22888 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 22889 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 22890 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 22890 (_entity (_string \"SLICE_91"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 22903 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 22905 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 22905 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 22905 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 22906 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 22906 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 22906 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 22907 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 22907 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22916 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22917 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22918 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22919 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22920 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 22921 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 22922 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 22923 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 22925 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 22958 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22959 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 22960 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 22961 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 22956 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679839 Structure
(_unit VHDL (lut40101 0 23010 (structure 0 23018 ))
	(_version va7)
	(_time 1383952679840 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a4f1f2f2a5f2f4b7a1a5b4fbf4a7a4a7a5a2f7a3a1)
	(_entity
		(_time 1383952679835)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23020 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100111111001111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100111111001111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23011 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23011 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23011 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23011 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23012 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679846 Structure
(_unit VHDL (lut40102 0 23031 (structure 0 23039 ))
	(_version va7)
	(_time 1383952679847 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a4f1f2f2a5f2f4b7a1a5b4fbf4a7a4a7a6a2f7a3a1)
	(_entity
		(_time 1383952679843)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23041 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0011000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0011000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23032 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23032 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23032 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23032 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23033 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8150          1383952679855 Structure
(_unit VHDL (slice_92 0 23052 (structure 0 23079 ))
	(_version va7)
	(_time 1383952679856 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b4e0b2e0e3e3e9a2b0b6a1edb3b7bdb7b6b3b7b2e7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679850)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40101
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23095 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23095 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23095 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23095 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23096 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 23092 (_entity (_out ))))
			)
		)
		(lut40102
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23099 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23099 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23099 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23099 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23100 (_entity (_out ))))
			)
		)
	)
	(_instantiation i1_2_lut_rep_45_2_lut 0 23103 (_component lut40101 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40101)
		)
	)
	(_instantiation DRIVEGND 0 23105 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i4084_2_lut_3_lut_3_lut 0 23107 (_component lut40102 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40102)
		)
	)
	(_block WireDelay 0 23111 
		(_object
			(_process
				(line__23113(_architecture 0 0 23113 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__23114(_architecture 1 0 23114 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__23115(_architecture 2 0 23115 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__23116(_architecture 3 0 23116 (_procedure_call (_simple)(_target(10))(_sensitivity(3)))))
				(line__23117(_architecture 4 0 23117 (_procedure_call (_simple)(_target(11))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 23055 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 23056 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 23057 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 23058 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 23058 (_entity (_string \"SLICE_92"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23060 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23061 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23062 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23063 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23064 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23065 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23067 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23068 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23069 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 23071 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 23071 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 23071 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 23072 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 23072 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 23072 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 23073 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23082 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23083 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23084 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23085 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23086 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 23087 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 23088 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 23090 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 23122 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23123 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 23124 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23125 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 23120 (_process (_simple)(_target(5)(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 2556          1383952679864 Structure
(_unit VHDL (lut40103 0 23171 (structure 0 23179 ))
	(_version va7)
	(_time 1383952679865 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c4919290c59294d7c1c5d49b94c7c4c7c7c297c3c1)
	(_entity
		(_time 1383952679862)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23181 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0100010000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0100010000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23172 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23172 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23172 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23172 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23173 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8708          1383952679871 Structure
(_unit VHDL (slice_93 0 23192 (structure 0 23221 ))
	(_version va7)
	(_time 1383952679872 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c490c291939399d2c090d19dc3c7cdc7c7c3c7c297)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679868)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40092
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23238 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23238 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23238 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23238 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23239 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 23235 (_entity (_out ))))
			)
		)
		(lut40103
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23242 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23242 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23242 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23242 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23243 (_entity (_out ))))
			)
		)
	)
	(_instantiation i4077_2_lut_3_lut_3_lut 0 23246 (_component lut40092 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40092)
		)
	)
	(_instantiation DRIVEGND 0 23248 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i4083_2_lut_3_lut_3_lut 0 23250 (_component lut40103 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40103)
		)
	)
	(_block WireDelay 0 23254 
		(_object
			(_process
				(line__23256(_architecture 0 0 23256 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__23257(_architecture 1 0 23257 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__23258(_architecture 2 0 23258 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__23259(_architecture 3 0 23259 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__23260(_architecture 4 0 23260 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__23261(_architecture 5 0 23261 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 23195 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 23196 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 23197 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 23198 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 23198 (_entity (_string \"SLICE_93"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23200 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23201 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23202 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23203 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23204 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23205 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23206 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23207 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23208 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23209 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23210 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23211 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 23213 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 23213 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 23213 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 23214 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 23214 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 23214 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 23215 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 23215 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23224 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23225 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23226 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23227 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23228 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23229 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 23230 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 23231 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 23233 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 23266 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23267 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 23268 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23269 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 23264 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679880 Structure
(_unit VHDL (lut40104 0 23318 (structure 0 23326 ))
	(_version va7)
	(_time 1383952679881 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d3868580d58583c0d6d2c38c83d0d3d0d7d580d4d6)
	(_entity
		(_time 1383952679878)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23328 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23319 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23319 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23319 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23319 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23320 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8708          1383952679891 Structure
(_unit VHDL (slice_94 0 23339 (structure 0 23368 ))
	(_version va7)
	(_time 1383952679892 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d387d58183848ec5d787c68ad4d0dad0d7d4d0d580)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679887)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40098
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23385 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23385 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23385 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23385 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23386 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 23382 (_entity (_out ))))
			)
		)
		(lut40104
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23389 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23389 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23389 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23389 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23390 (_entity (_out ))))
			)
		)
	)
	(_instantiation i4076_2_lut_3_lut_3_lut 0 23393 (_component lut40098 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40098)
		)
	)
	(_instantiation DRIVEGND 0 23395 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i4082_2_lut_3_lut_3_lut 0 23397 (_component lut40104 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40104)
		)
	)
	(_block WireDelay 0 23401 
		(_object
			(_process
				(line__23403(_architecture 0 0 23403 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__23404(_architecture 1 0 23404 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__23405(_architecture 2 0 23405 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__23406(_architecture 3 0 23406 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__23407(_architecture 4 0 23407 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__23408(_architecture 5 0 23408 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 23342 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 23343 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 23344 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 23345 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 23345 (_entity (_string \"SLICE_94"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23347 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23348 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23349 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23350 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23351 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23352 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23353 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23354 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23355 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23356 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23357 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23358 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 23360 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 23360 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 23360 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 23361 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 23361 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 23361 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 23362 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 23362 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23371 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23372 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23373 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23374 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23375 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23376 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 23377 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 23378 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 23380 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 23413 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23414 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 23415 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23416 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 23411 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679898 Structure
(_unit VHDL (lut40105 0 23465 (structure 0 23473 ))
	(_version va7)
	(_time 1383952679899 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e3b6b5b1e5b5b3f0e6e2f3bcb3e0e3e0e6e5b0e4e6)
	(_entity
		(_time 1383952679895)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23475 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000100000001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000100000001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23466 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23466 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23466 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23466 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23467 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679904 Structure
(_unit VHDL (lut40106 0 23486 (structure 0 23494 ))
	(_version va7)
	(_time 1383952679905 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e3b6b5b1e5b5b3f0e6e2f3bcb3e0e3e0e5e5b0e4e6)
	(_entity
		(_time 1383952679902)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23496 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0100000001000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0100000001000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23487 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23487 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23487 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23487 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23488 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8708          1383952679910 Structure
(_unit VHDL (slice_95 0 23507 (structure 0 23536 ))
	(_version va7)
	(_time 1383952679911 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f2a6f4a2a3a5afe4f6a6e7abf5f1fbf1f7f5f1f4a1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679908)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40105
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23553 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23553 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23553 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23553 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23554 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 23550 (_entity (_out ))))
			)
		)
		(lut40106
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23557 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23557 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23557 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23557 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23558 (_entity (_out ))))
			)
		)
	)
	(_instantiation i4100_2_lut_3_lut_3_lut 0 23561 (_component lut40105 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40105)
		)
	)
	(_instantiation DRIVEGND 0 23563 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i4081_2_lut_3_lut_3_lut 0 23565 (_component lut40106 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40106)
		)
	)
	(_block WireDelay 0 23569 
		(_object
			(_process
				(line__23571(_architecture 0 0 23571 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__23572(_architecture 1 0 23572 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__23573(_architecture 2 0 23573 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__23574(_architecture 3 0 23574 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__23575(_architecture 4 0 23575 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__23576(_architecture 5 0 23576 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 23510 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 23511 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 23512 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 23513 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 23513 (_entity (_string \"SLICE_95"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23515 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23516 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23517 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23523 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23524 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23525 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23526 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 23528 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 23528 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 23528 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 23529 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 23529 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 23529 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 23530 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 23530 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23539 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23540 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23541 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23542 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23543 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23544 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 23545 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 23546 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 23548 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 23581 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23582 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 23583 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23584 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 23579 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679920 Structure
(_unit VHDL (lut40107 0 23633 (structure 0 23641 ))
	(_version va7)
	(_time 1383952679921 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f2a7a4a3f5a4a2e1f7f3e2ada2f1f2f1f5f4a1f5f7)
	(_entity
		(_time 1383952679915)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23643 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23634 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23634 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23634 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23634 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23635 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8708          1383952679927 Structure
(_unit VHDL (slice_96 0 23654 (structure 0 23683 ))
	(_version va7)
	(_time 1383952679928 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0256070453555f140656175b05010b010405010451)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679924)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40107
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23704 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23704 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23704 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23704 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23705 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 23697 (_entity (_out ))))
			)
		)
		(lut40096
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23700 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23700 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23700 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23700 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23701 (_entity (_out ))))
			)
		)
	)
	(_instantiation i4075_2_lut_3_lut_3_lut 0 23708 (_component lut40107 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40107)
		)
	)
	(_instantiation DRIVEGND 0 23710 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i4080_2_lut_3_lut_3_lut 0 23712 (_component lut40096 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40096)
		)
	)
	(_block WireDelay 0 23716 
		(_object
			(_process
				(line__23718(_architecture 0 0 23718 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__23719(_architecture 1 0 23719 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__23720(_architecture 2 0 23720 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__23721(_architecture 3 0 23721 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__23722(_architecture 4 0 23722 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__23723(_architecture 5 0 23723 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 23657 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 23658 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 23659 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 23660 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 23660 (_entity (_string \"SLICE_96"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23662 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23663 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23664 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23665 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23666 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23667 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23668 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23669 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23670 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23671 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23672 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23673 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 23675 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 23675 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 23675 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 23676 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 23676 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 23676 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 23677 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 23677 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23686 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23687 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23688 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23689 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23690 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23691 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 23692 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 23693 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 23695 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 23728 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23729 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 23730 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23731 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 23726 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 8708          1383952679938 Structure
(_unit VHDL (slice_97 0 23780 (structure 0 23809 ))
	(_version va7)
	(_time 1383952679939 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0256070453555f140656175b05010b010505010451)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679935)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40104
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23830 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23830 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23830 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23830 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23831 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 23823 (_entity (_out ))))
			)
		)
		(lut40096
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23826 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23826 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23826 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23826 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23827 (_entity (_out ))))
			)
		)
	)
	(_instantiation i4074_2_lut_3_lut_3_lut 0 23834 (_component lut40104 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40104)
		)
	)
	(_instantiation DRIVEGND 0 23836 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i4098_2_lut_3_lut_3_lut 0 23838 (_component lut40096 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40096)
		)
	)
	(_block WireDelay 0 23842 
		(_object
			(_process
				(line__23844(_architecture 0 0 23844 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__23845(_architecture 1 0 23845 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__23846(_architecture 2 0 23846 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__23847(_architecture 3 0 23847 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__23848(_architecture 4 0 23848 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__23849(_architecture 5 0 23849 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 23783 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 23784 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 23785 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 23786 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 23786 (_entity (_string \"SLICE_97"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23793 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23794 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23795 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23796 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23797 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23798 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23799 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 23801 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 23801 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 23801 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 23802 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 23802 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 23802 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 23803 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 23803 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23812 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23813 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23814 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23815 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23816 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23817 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 23818 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 23819 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 23821 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 23854 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23855 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 23856 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 23857 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 23852 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679945 Structure
(_unit VHDL (lut40108 0 23906 (structure 0 23914 ))
	(_version va7)
	(_time 1383952679946 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 12474714154442011713024d421112111a14411517)
	(_entity
		(_time 1383952679942)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 23916 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23907 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23907 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23907 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23907 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23908 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8708          1383952679955 Structure
(_unit VHDL (slice_98 0 23927 (structure 0 23956 ))
	(_version va7)
	(_time 1383952679956 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1246171543454f041646074b15111b111a15111441)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679952)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40102
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23973 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23973 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23973 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23973 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23974 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 23970 (_entity (_out ))))
			)
		)
		(lut40108
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 23977 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23977 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 23977 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 23977 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 23978 (_entity (_out ))))
			)
		)
	)
	(_instantiation i4073_2_lut_3_lut_3_lut 0 23981 (_component lut40102 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40102)
		)
	)
	(_instantiation DRIVEGND 0 23983 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i4009_2_lut_3_lut_3_lut 0 23985 (_component lut40108 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40108)
		)
	)
	(_block WireDelay 0 23989 
		(_object
			(_process
				(line__23991(_architecture 0 0 23991 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__23992(_architecture 1 0 23992 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__23993(_architecture 2 0 23993 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__23994(_architecture 3 0 23994 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__23995(_architecture 4 0 23995 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__23996(_architecture 5 0 23996 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 23930 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 23931 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 23932 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 23933 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 23933 (_entity (_string \"SLICE_98"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23936 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23937 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23938 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23939 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 23946 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 23948 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 23948 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 23948 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 23949 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 23949 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 23949 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 23950 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 23950 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23959 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23960 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23961 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23962 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23963 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 23964 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 23965 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 23966 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 23968 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 24001 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24002 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 24003 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24004 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 23999 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952679964 Structure
(_unit VHDL (lut40109 0 24053 (structure 0 24061 ))
	(_version va7)
	(_time 1383952679965 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 21747424257771322420317e712221222827722624)
	(_entity
		(_time 1383952679962)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24063 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000100010001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000100010001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24054 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24054 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24054 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24054 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24055 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679971 Structure
(_unit VHDL (lut40110 0 24074 (structure 0 24082 ))
	(_version va7)
	(_time 1383952679972 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 21747424257771322420317e712220222127722624)
	(_entity
		(_time 1383952679968)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24084 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010101011111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010101011111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24075 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24075 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24075 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24075 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24076 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7573          1383952679979 Structure
(_unit VHDL (slice_99 0 24095 (structure 0 24119 ))
	(_version va7)
	(_time 1383952679980 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3165343463666c2734652468363238323836323762)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952679975)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40109
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24134 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24134 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24134 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24134 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24135 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 24131 (_entity (_out ))))
			)
		)
		(lut40110
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24138 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24138 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24138 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24138 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24139 (_entity (_out ))))
			)
		)
	)
	(_instantiation i1_2_lut_rep_57 0 24142 (_component lut40109 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40109)
		)
	)
	(_instantiation DRIVEGND 0 24144 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i1_2_lut 0 24146 (_component lut40110 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40110)
		)
	)
	(_block WireDelay 0 24150 
		(_object
			(_process
				(line__24152(_architecture 0 0 24152 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__24153(_architecture 1 0 24153 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__24154(_architecture 2 0 24154 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__24155(_architecture 3 0 24155 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 24098 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 24099 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 24100 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 24101 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 24101 (_entity (_string \"SLICE_99"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24103 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24104 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24105 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24106 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24107 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24108 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24109 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24110 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 24112 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 24112 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 24112 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 24113 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 24113 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 24113 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24122 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24123 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24124 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24125 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 24126 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 24127 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 24129 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 24159 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24160 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 24161 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24162 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 4 0 24158 (_process (_simple)(_target(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 5 -1
	)
)
V 000050 55 2556          1383952679991 Structure
(_unit VHDL (lut40111 0 24205 (structure 0 24213 ))
	(_version va7)
	(_time 1383952679992 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 40151543451610534541501f104341434146134745)
	(_entity
		(_time 1383952679988)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24215 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000001100000011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000001100000011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24206 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24206 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24206 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24206 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24207 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952679997 Structure
(_unit VHDL (lut40112 0 24226 (structure 0 24234 ))
	(_version va7)
	(_time 1383952679998 2013.11.08 15:17:59)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 40151543451610534541501f104341434246134745)
	(_entity
		(_time 1383952679995)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24236 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101000001010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101000001010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24227 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24227 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24227 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24227 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24228 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7630          1383952680003 Structure
(_unit VHDL (sr_16_0_slice_100 0 24247 (structure 0 24271 ))
	(_version va7)
	(_time 1383952680004 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 401445434214425347115619474340451647434613)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680001)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40111
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24286 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24286 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24286 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24286 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24287 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 24283 (_entity (_out ))))
			)
		)
		(lut40112
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24290 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24290 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24290 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24290 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24291 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_i5626_2_lut_2_lut_3_lut_2_lut 0 24294 (_component lut40111 )
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40111)
		)
	)
	(_instantiation DRIVEGND 0 24296 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_i740_2_lut_rep_42 0 24298 (_component lut40112 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40112)
		)
	)
	(_block WireDelay 0 24302 
		(_object
			(_process
				(line__24304(_architecture 0 0 24304 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__24305(_architecture 1 0 24305 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__24306(_architecture 2 0 24306 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__24307(_architecture 3 0 24307 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 24250 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 24251 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 24252 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 24253 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 24253 (_entity (_string \"SR_16_0_SLICE_100"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24257 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24262 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 24264 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 24264 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 24264 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 24265 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 24265 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 24265 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24274 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24275 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24276 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24277 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 24278 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 24279 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 24281 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 24311 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24312 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 24313 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24314 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 4 0 24310 (_process (_simple)(_target(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 5 -1
	)
)
V 000050 55 2556          1383952680010 Structure
(_unit VHDL (lut40113 0 24357 (structure 0 24365 ))
	(_version va7)
	(_time 1383952680011 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 50050552550600435551400f005351535356035755)
	(_entity
		(_time 1383952680007)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24367 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24358 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24358 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24358 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24358 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24359 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952680016 Structure
(_unit VHDL (lut40114 0 24378 (structure 0 24386 ))
	(_version va7)
	(_time 1383952680017 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 50050552550600435551400f005351535456035755)
	(_entity
		(_time 1383952680014)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24388 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24379 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24379 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24379 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24379 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24380 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8720          1383952680025 Structure
(_unit VHDL (sr_16_0_slice_101 0 24399 (structure 0 24428 ))
	(_version va7)
	(_time 1383952680026 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 603465616234627366317639676360653667636633)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680020)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40113
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24445 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24445 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24445 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24445 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24446 (_entity (_out ))))
			)
		)
		(lut40114
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24449 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24449 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24449 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24449 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24450 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 24442 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_i23_4_lut_adj_1 0 24453 (_component lut40113 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40113)
		)
	)
	(_instantiation SR_16_0_i13_2_lut 0 24455 (_component lut40114 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40114)
		)
	)
	(_instantiation DRIVEGND 0 24457 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 24461 
		(_object
			(_process
				(line__24463(_architecture 0 0 24463 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__24464(_architecture 1 0 24464 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__24465(_architecture 2 0 24465 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__24466(_architecture 3 0 24466 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__24467(_architecture 4 0 24467 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__24468(_architecture 5 0 24468 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 24402 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 24403 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 24404 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 24405 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 24405 (_entity (_string \"SR_16_0_SLICE_101"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24409 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24412 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24413 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24417 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24418 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 24420 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 24420 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 24420 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 24421 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 24421 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 24421 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 24422 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 24422 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24431 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24432 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24433 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24434 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24435 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24436 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 24437 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 24438 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 24440 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 24473 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24474 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 24475 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24476 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 24471 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2556          1383952680034 Structure
(_unit VHDL (lut40115 0 24525 (structure 0 24533 ))
	(_version va7)
	(_time 1383952680035 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 60353561653630736561703f306361636566336765)
	(_entity
		(_time 1383952680031)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24535 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111110011111100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111110011111100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24526 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24526 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24526 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24526 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24527 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7600          1383952680042 Structure
(_unit VHDL (sr_16_0_slice_102 0 24546 (structure 0 24570 ))
	(_version va7)
	(_time 1383952680043 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6f3b6a6e3b3b6d7c683e7936686c6f6a39686c693c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680038)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40062
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24585 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24585 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24585 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24585 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24586 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 24582 (_entity (_out ))))
			)
		)
		(lut40115
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24589 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24589 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24589 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24589 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24590 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_i8_2_lut 0 24593 (_component lut40062 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40062)
		)
	)
	(_instantiation DRIVEGND 0 24595 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_i9_2_lut 0 24597 (_component lut40115 )
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40115)
		)
	)
	(_block WireDelay 0 24601 
		(_object
			(_process
				(line__24603(_architecture 0 0 24603 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__24604(_architecture 1 0 24604 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__24605(_architecture 2 0 24605 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__24606(_architecture 3 0 24606 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 24549 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 24550 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 24551 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 24552 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 24552 (_entity (_string \"SR_16_0_SLICE_102"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24554 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24555 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24556 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24557 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24558 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24561 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 24563 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 24563 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 24563 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 24564 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 24564 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 24564 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24573 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24574 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24575 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24576 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 24577 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 24578 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 24580 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 24610 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24611 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 24612 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24613 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 4 0 24609 (_process (_simple)(_target(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 5 -1
	)
)
V 000050 55 2556          1383952680051 Structure
(_unit VHDL (lut40116 0 24656 (structure 0 24664 ))
	(_version va7)
	(_time 1383952680052 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7f2a2a7f2c292f6c7a7e6f202f7c7e7c79792c787a)
	(_entity
		(_time 1383952680049)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24666 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111101011111010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111101011111010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24657 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24657 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24657 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24657 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24658 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8149          1383952680061 Structure
(_unit VHDL (slice_103 0 24677 (structure 0 24704 ))
	(_version va7)
	(_time 1383952680062 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7f2b7a7e7a2822697b7d6a26787c7e7c7f7c7c787c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680055)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40107
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24720 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24720 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24720 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24720 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24721 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 24717 (_entity (_out ))))
			)
		)
		(lut40116
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24724 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24724 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24724 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24724 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24725 (_entity (_out ))))
			)
		)
	)
	(_instantiation i4072_2_lut_3_lut_3_lut 0 24728 (_component lut40107 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40107)
		)
	)
	(_instantiation DRIVEGND 0 24730 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation i5345_2_lut_rep_50 0 24732 (_component lut40116 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40116)
		)
	)
	(_block WireDelay 0 24736 
		(_object
			(_process
				(line__24738(_architecture 0 0 24738 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__24739(_architecture 1 0 24739 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__24740(_architecture 2 0 24740 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__24741(_architecture 3 0 24741 (_procedure_call (_simple)(_target(10))(_sensitivity(3)))))
				(line__24742(_architecture 4 0 24742 (_procedure_call (_simple)(_target(11))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 24680 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 24681 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 24682 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 24683 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 24683 (_entity (_string \"SLICE_103"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24685 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24686 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24687 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24688 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24689 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24690 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24691 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24692 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24693 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24694 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 24696 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 24696 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 24696 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 24697 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 24697 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 24697 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 24698 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24707 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24708 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24709 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24710 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24711 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 24712 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 24713 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 24715 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 24747 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24748 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 24749 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24750 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 24745 (_process (_simple)(_target(5)(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 2556          1383952680068 Structure
(_unit VHDL (lut40117 0 24796 (structure 0 24804 ))
	(_version va7)
	(_time 1383952680069 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8edbdb81ded8de9d8b8f9ed1de8d8f8d8988dd898b)
	(_entity
		(_time 1383952680066)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24806 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24797 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24797 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24797 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24797 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24798 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2556          1383952680074 Structure
(_unit VHDL (lut40118 0 24817 (structure 0 24825 ))
	(_version va7)
	(_time 1383952680075 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8edbdb81ded8de9d8b8f9ed1de8d8f8d8688dd898b)
	(_entity
		(_time 1383952680072)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 24827 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24818 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24818 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24818 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24818 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24819 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7341          1383952680080 Structure
(_unit VHDL (slice_104 0 24838 (structure 0 24862 ))
	(_version va7)
	(_time 1383952680081 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8eda8b8088d9d3988b8d9bd7898d8f8d8e8d8a898d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680078)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40117
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24877 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24877 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24877 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24877 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24878 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 24874 (_entity (_out ))))
			)
		)
		(lut40118
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24881 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24881 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 24881 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24881 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 24882 (_entity (_out ))))
			)
		)
	)
	(_instantiation i1 0 24885 (_component lut40117 )
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40117)
		)
	)
	(_instantiation DRIVEGND 0 24887 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_i17_4_lut 0 24889 (_component lut40118 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40118)
		)
	)
	(_block WireDelay 0 24893 
		(_object
			(_process
				(line__24895(_architecture 0 0 24895 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__24896(_architecture 1 0 24896 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__24897(_architecture 2 0 24897 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__24898(_architecture 3 0 24898 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 24841 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 24842 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 24843 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 24844 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 24844 (_entity (_string \"SLICE_104"\))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24846 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24847 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24848 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24849 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24850 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24851 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24852 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 24853 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 24855 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 24855 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 24855 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 24856 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 24856 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 24856 (_entity (_out ))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24865 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24866 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24867 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24868 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 24869 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 24870 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 24872 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 24902 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 24903 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 4 0 24901 (_process (_simple)(_target(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
	)
	(_model . Structure 5 -1
	)
)
V 000050 55 1681          1383952680091 Structure
(_unit VHDL (xo2iobuf 0 24942 (structure 0 24949 ))
	(_version va7)
	(_time 1383952680092 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9eca90919dccc8889698d8c4cd999b9898999698c8)
	(_entity
		(_time 1383952680088)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.obzpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1665 (_entity (_in ((i 1))))))
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 1 1666 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1667 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST5 0 24951 (_component .machxo2.components.obzpd )
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_entity machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 24943 (_entity (_in ))))
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 24943 (_entity (_in ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 24943 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4654          1383952680097 Structure
(_unit VHDL (mosib 0 24961 (structure 0 24978 ))
	(_version va7)
	(_time 1383952680098 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code aefbfcf9adf8f9b8a3aebcf4aba8f8a9ada8a7a8ac)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680095)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 24989 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 24989 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 24989 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 24986 (_entity (_out ))))
			)
		)
	)
	(_instantiation mosi_pad 0 24992 (_component xo2iobuf )
		(_port
			((I)(IOLDO_ipd))
			((T)(GNDI))
			((PAD)(mosiS_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 24994 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 24998 
		(_object
			(_process
				(line__25000(_architecture 0 0 25000 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 24964 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 24965 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 24966 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 24967 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 24967 (_entity (_string \"mosiB"\))))
		(_generic (_internal tipd_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 24969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_IOLDO_mosiS ~extvital2000.VITAL_Timing.VitalDelayType01 0 24970 (_entity (((ns 0))((ns 0))))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 24972 (_entity (_in ))))
		(_port (_internal mosiS ~extieee.std_logic_1164.STD_LOGIC 0 24972 (_entity (_out )(_param_out))))
		(_signal (_internal IOLDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 24981 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal mosiS_out ~extieee.std_logic_1164.STD_LOGIC 0 24982 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 24984 (_architecture (_uni ))))
		(_variable (_internal mosiS_zd ~extieee.std_logic_1164.STD_LOGIC 0 25004 (_process 0 ((i 1)))))
		(_variable (_internal mosiS_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25005 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 25003 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1769172845 83 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 2497          1383952680107 Structure
(_unit VHDL (mfflsre 0 25034 (structure 0 25042 ))
	(_version va7)
	(_time 1383952680108 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code aefbfcf9fdf9fcb8fcabbdf5fda8aba8faa8a8a8a8)
	(_entity
		(_time 1383952680104)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fd1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1553 1 612 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 614 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 615 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 616 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 617 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 618 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 25044 (_component .machxo2.components.fd1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((ck)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fd1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 25035 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 25035 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 25035 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 25036 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 25036 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1553 (machxo2 components ~STRING~1553)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 10216         1383952680114 Structure
(_unit VHDL (mosi_mgiol 0 25055 (structure 0 25085 ))
	(_version va7)
	(_time 1383952680115 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code bde8efe9bfebeaabe5b8fbe7b8bbbabbb4bbebbbee)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680111)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(mfflsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 25105 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 25105 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 25105 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 25106 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 25106 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 25102 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25102 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 25099 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_out_43 0 25109 (_component mfflsre )
		(_port
			((D0)(OPOS_dly))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(IOLDO_out))
		)
		(_use (_entity . mfflsre)
		)
	)
	(_instantiation CLK_INVERTERIN 0 25112 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 25114 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 25118 
		(_object
			(_process
				(line__25120(_architecture 0 0 25120 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__25121(_architecture 1 0 25121 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
				(line__25122(_architecture 2 0 25122 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 25126 
		(_object
			(_process
				(line__25128(_architecture 3 0 25128 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__25129(_architecture 4 0 25129 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__25130(_architecture 5 0 25130 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25058 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25059 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25060 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25061 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25061 (_entity (_string \"mosi_MGIOL"\))))
		(_generic (_internal tipd_OPOS ~extvital2000.VITAL_Timing.VitalDelayType01 0 25063 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 25064 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 25065 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 25066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 25067 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 25068 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 25069 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 25070 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OPOS_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 25071 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 25072 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 25073 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 25074 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 25075 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 25076 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 25078 (_entity (_out )(_param_out))))
		(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 25078 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 25078 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 25079 (_entity (_in ))))
		(_signal (_internal IOLDO_out ~extieee.std_logic_1164.STD_LOGIC 0 25088 (_architecture (_uni ((i 1))))))
		(_signal (_internal OPOS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25089 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OPOS_dly ~extieee.std_logic_1164.STD_LOGIC 0 25090 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25091 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 25092 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25093 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 25094 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 25096 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 25097 (_architecture (_uni ))))
		(_variable (_internal IOLDO_zd ~extieee.std_logic_1164.STD_LOGIC 0 25134 (_process 0 ((i 1)))))
		(_variable (_internal IOLDO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25135 (_process 0 )))
		(_variable (_internal tviol_OPOS_CLK ~extieee.std_logic_1164.X01 0 25137 (_process 0 ((i 2)))))
		(_variable (_internal OPOS_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 25138 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 25139 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 25140 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 25141 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 25142 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 25133 (_process (_simple)(_target(0))(_sensitivity(4)(6)(8)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1397706831 )
		(4934723 )
		(17731 )
		(1145851721 79 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 4654          1383952680122 Structure
(_unit VHDL (sclkb 0 25218 (structure 0 25235 ))
	(_version va7)
	(_time 1383952680123 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code bde9b8e9eaeabaabebbdafe6efbbbebbeebbefbbbf)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680119)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 25246 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 25246 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 25246 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 25243 (_entity (_out ))))
			)
		)
	)
	(_instantiation sclk_pad 0 25249 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(sclkS_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 25251 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 25255 
		(_object
			(_process
				(line__25257(_architecture 0 0 25257 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25221 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25222 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25223 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25224 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25224 (_entity (_string \"sclkB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 25226 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_sclkS ~extvital2000.VITAL_Timing.VitalDelayType01 0 25227 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 25229 (_entity (_in ))))
		(_port (_internal sclkS ~extieee.std_logic_1164.STD_LOGIC 0 25229 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25238 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal sclkS_out ~extieee.std_logic_1164.STD_LOGIC 0 25239 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 25241 (_architecture (_uni ))))
		(_variable (_internal sclkS_zd ~extieee.std_logic_1164.STD_LOGIC 0 25261 (_process 0 ((i 1)))))
		(_variable (_internal sclkS_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25262 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 25260 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1802265459 83 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 1479          1383952680130 Structure
(_unit VHDL (xo2iobuf0119 0 25291 (structure 0 25298 ))
	(_version va7)
	(_time 1383952680131 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code cd99c398cf9f9bdbc5cb8b979ecac8cbcbcecdcecc)
	(_entity
		(_time 1383952680127)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ibpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1626 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1627 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST1 0 25300 (_component .machxo2.components.ibpd )
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_entity machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25292 (_entity (_out ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 25292 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 5167          1383952680139 Structure
(_unit VHDL (rstb 0 25310 (structure 0 25330 ))
	(_version va7)
	(_time 1383952680140 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code cd99c9999a9b9ddbcacbdf969fcac9cbcfcacfcace)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680136)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0119
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25337 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 25337 (_entity (_in ))))
			)
		)
	)
	(_instantiation rst_pad 0 25340 (_component xo2iobuf0119 )
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_entity . xo2iobuf0119)
		)
	)
	(_block WireDelay 0 25344 
		(_object
			(_process
				(line__25346(_architecture 0 0 25346 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25313 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25314 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25315 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25316 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25316 (_entity (_string \"rstB"\))))
		(_generic (_internal tipd_rstS ~extvital2000.VITAL_Timing.VitalDelayType01 0 25318 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_rstS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 25319 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_rstS ~extvital2000.VITAL_Timing.VitalDelayType 0 25320 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 25321 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 25322 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 25324 (_entity (_out )(_param_out))))
		(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 25324 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 25333 (_architecture (_uni ((i 1))))))
		(_signal (_internal rstS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25334 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 25350 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25351 (_process 0 )))
		(_variable (_internal tviol_rstS_rstS ~extieee.std_logic_1164.X01 0 25353 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_rstS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 25354 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 25349 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1400140658 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 5170          1383952680149 Structure
(_unit VHDL (clkb 0 25394 (structure 0 25414 ))
	(_version va7)
	(_time 1383952680150 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code dc89d98edc8bdacadbdbcf86deda8edadedadfda8f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680145)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0119
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 25421 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 25421 (_entity (_in ))))
			)
		)
	)
	(_instantiation sclk_c_pad 0 25424 (_component xo2iobuf0119 )
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_entity . xo2iobuf0119)
		)
	)
	(_block WireDelay 0 25428 
		(_object
			(_process
				(line__25430(_architecture 0 0 25430 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25397 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25398 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25399 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25400 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25400 (_entity (_string \"clkB"\))))
		(_generic (_internal tipd_clkS ~extvital2000.VITAL_Timing.VitalDelayType01 0 25402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_clkS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 25403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_clkS ~extvital2000.VITAL_Timing.VitalDelayType 0 25404 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 25405 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 25406 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 25408 (_entity (_out )(_param_out))))
		(_port (_internal clkS ~extieee.std_logic_1164.STD_LOGIC 0 25408 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 25417 (_architecture (_uni ((i 1))))))
		(_signal (_internal clkS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25418 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 25434 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25435 (_process 0 )))
		(_variable (_internal tviol_clkS_clkS ~extieee.std_logic_1164.X01 0 25437 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_clkS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 25438 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 25433 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1399549027 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 1679          1383952680156 Structure
(_unit VHDL (xo2iobuf0120 0 25478 (structure 0 25485 ))
	(_version va7)
	(_time 1383952680157 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code dc88d28ed98e8acad4da9a868fdbd9dadadfdcdfdd)
	(_entity
		(_time 1383952680153)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.obz
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1658 (_entity (_in ((i 1))))))
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 1 1659 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1660 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST5 0 25487 (_component .machxo2.components.obz )
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_entity machxo2 obz)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 25479 (_entity (_in ))))
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 25479 (_entity (_in ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 25479 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4672          1383952680163 Structure
(_unit VHDL (leds_0b 0 25497 (structure 0 25514 ))
	(_version va7)
	(_time 1383952680164 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code ecb9b9bfbabbbcfbebefaab3bdeaeeeabfeae9eae8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680160)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0120
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 25525 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 25525 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 25525 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 25522 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_0 0 25528 (_component xo2iobuf0120 )
		(_port
			((I)(PADDO_ipd))
			((T)(VCCI))
			((PAD)(leds0_out))
		)
		(_use (_entity . xo2iobuf0120)
		)
	)
	(_instantiation DRIVEVCC 0 25530 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 25534 
		(_object
			(_process
				(line__25536(_architecture 0 0 25536 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25500 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25501 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25502 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25503 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25503 (_entity (_string \"leds_0B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 25505 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25506 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 25508 (_entity (_in ))))
		(_port (_internal leds0 ~extieee.std_logic_1164.STD_LOGIC 0 25508 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25517 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds0_out ~extieee.std_logic_1164.STD_LOGIC 0 25518 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 25520 (_architecture (_uni ))))
		(_variable (_internal leds0_zd ~extieee.std_logic_1164.STD_LOGIC 0 25540 (_process 0 ((i 1)))))
		(_variable (_internal leds0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25541 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 25539 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 48 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4672          1383952680173 Structure
(_unit VHDL (leds_1b 0 25570 (structure 0 25587 ))
	(_version va7)
	(_time 1383952680174 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code ecb9b9bfbabbbcfbebefaab3bceaeeeabfeae9eae8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680167)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0120
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 25598 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 25598 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 25598 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 25595 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_1 0 25601 (_component xo2iobuf0120 )
		(_port
			((I)(PADDO_ipd))
			((T)(VCCI))
			((PAD)(leds1_out))
		)
		(_use (_entity . xo2iobuf0120)
		)
	)
	(_instantiation DRIVEVCC 0 25603 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 25607 
		(_object
			(_process
				(line__25609(_architecture 0 0 25609 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25573 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25574 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25575 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25576 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25576 (_entity (_string \"leds_1B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 25578 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25579 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 25581 (_entity (_in ))))
		(_port (_internal leds1 ~extieee.std_logic_1164.STD_LOGIC 0 25581 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25590 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds1_out ~extieee.std_logic_1164.STD_LOGIC 0 25591 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 25593 (_architecture (_uni ))))
		(_variable (_internal leds1_zd ~extieee.std_logic_1164.STD_LOGIC 0 25613 (_process 0 ((i 1)))))
		(_variable (_internal leds1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25614 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 25612 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 49 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4672          1383952680182 Structure
(_unit VHDL (leds_2b 0 25643 (structure 0 25660 ))
	(_version va7)
	(_time 1383952680183 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fca9a9acaaabacebfbffbaa3affafefaaffaf9faf8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680179)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0120
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 25671 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 25671 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 25671 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 25668 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_2 0 25674 (_component xo2iobuf0120 )
		(_port
			((I)(PADDO_ipd))
			((T)(VCCI))
			((PAD)(leds2_out))
		)
		(_use (_entity . xo2iobuf0120)
		)
	)
	(_instantiation DRIVEVCC 0 25676 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 25680 
		(_object
			(_process
				(line__25682(_architecture 0 0 25682 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25646 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25647 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25648 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25649 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25649 (_entity (_string \"leds_2B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 25651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25652 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 25654 (_entity (_in ))))
		(_port (_internal leds2 ~extieee.std_logic_1164.STD_LOGIC 0 25654 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25663 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds2_out ~extieee.std_logic_1164.STD_LOGIC 0 25664 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 25666 (_architecture (_uni ))))
		(_variable (_internal leds2_zd ~extieee.std_logic_1164.STD_LOGIC 0 25686 (_process 0 ((i 1)))))
		(_variable (_internal leds2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25687 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 25685 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 50 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4672          1383952680189 Structure
(_unit VHDL (leds_3b 0 25716 (structure 0 25733 ))
	(_version va7)
	(_time 1383952680190 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fca9a9acaaabacebfbffbaa3aefafefaaffaf9faf8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680186)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0120
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 25744 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 25744 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 25744 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 25741 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_3 0 25747 (_component xo2iobuf0120 )
		(_port
			((I)(PADDO_ipd))
			((T)(VCCI))
			((PAD)(leds3_out))
		)
		(_use (_entity . xo2iobuf0120)
		)
	)
	(_instantiation DRIVEVCC 0 25749 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 25753 
		(_object
			(_process
				(line__25755(_architecture 0 0 25755 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25719 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25720 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25721 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25722 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25722 (_entity (_string \"leds_3B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 25724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25725 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 25727 (_entity (_in ))))
		(_port (_internal leds3 ~extieee.std_logic_1164.STD_LOGIC 0 25727 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25736 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds3_out ~extieee.std_logic_1164.STD_LOGIC 0 25737 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 25739 (_architecture (_uni ))))
		(_variable (_internal leds3_zd ~extieee.std_logic_1164.STD_LOGIC 0 25759 (_process 0 ((i 1)))))
		(_variable (_internal leds3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25760 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 25758 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 51 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4672          1383952680198 Structure
(_unit VHDL (leds_4b 0 25789 (structure 0 25806 ))
	(_version va7)
	(_time 1383952680199 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0b5e5f0d5c5c5b1c0c084d545e0d090d580d0e0d0f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680195)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0120
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 25817 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 25817 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 25817 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 25814 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_4 0 25820 (_component xo2iobuf0120 )
		(_port
			((I)(PADDO_ipd))
			((T)(VCCI))
			((PAD)(leds4_out))
		)
		(_use (_entity . xo2iobuf0120)
		)
	)
	(_instantiation DRIVEVCC 0 25822 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 25826 
		(_object
			(_process
				(line__25828(_architecture 0 0 25828 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25792 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25793 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25794 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25795 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25795 (_entity (_string \"leds_4B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 25797 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25798 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 25800 (_entity (_in ))))
		(_port (_internal leds4 ~extieee.std_logic_1164.STD_LOGIC 0 25800 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25809 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds4_out ~extieee.std_logic_1164.STD_LOGIC 0 25810 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 25812 (_architecture (_uni ))))
		(_variable (_internal leds4_zd ~extieee.std_logic_1164.STD_LOGIC 0 25832 (_process 0 ((i 1)))))
		(_variable (_internal leds4_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25833 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 25831 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 52 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4672          1383952680208 Structure
(_unit VHDL (leds_5b 0 25862 (structure 0 25879 ))
	(_version va7)
	(_time 1383952680209 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1b4e4f1c4c4c4b0c1c185d444f1d191d481d1e1d1f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680205)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0120
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 25890 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 25890 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 25890 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 25887 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_5 0 25893 (_component xo2iobuf0120 )
		(_port
			((I)(PADDO_ipd))
			((T)(VCCI))
			((PAD)(leds5_out))
		)
		(_use (_entity . xo2iobuf0120)
		)
	)
	(_instantiation DRIVEVCC 0 25895 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 25899 
		(_object
			(_process
				(line__25901(_architecture 0 0 25901 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25865 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25866 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25867 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25868 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25868 (_entity (_string \"leds_5B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 25870 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25871 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 25873 (_entity (_in ))))
		(_port (_internal leds5 ~extieee.std_logic_1164.STD_LOGIC 0 25873 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25882 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds5_out ~extieee.std_logic_1164.STD_LOGIC 0 25883 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 25885 (_architecture (_uni ))))
		(_variable (_internal leds5_zd ~extieee.std_logic_1164.STD_LOGIC 0 25905 (_process 0 ((i 1)))))
		(_variable (_internal leds5_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25906 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 25904 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 53 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4672          1383952680215 Structure
(_unit VHDL (leds_6b 0 25935 (structure 0 25952 ))
	(_version va7)
	(_time 1383952680216 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1b4e4f1c4c4c4b0c1c185d444c1d191d481d1e1d1f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680212)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0120
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 25963 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 25963 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 25963 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 25960 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_6 0 25966 (_component xo2iobuf0120 )
		(_port
			((I)(PADDO_ipd))
			((T)(VCCI))
			((PAD)(leds6_out))
		)
		(_use (_entity . xo2iobuf0120)
		)
	)
	(_instantiation DRIVEVCC 0 25968 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 25972 
		(_object
			(_process
				(line__25974(_architecture 0 0 25974 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 25938 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 25939 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 25940 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 25941 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 25941 (_entity (_string \"leds_6B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 25943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 25944 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 25946 (_entity (_in ))))
		(_port (_internal leds6 ~extieee.std_logic_1164.STD_LOGIC 0 25946 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 25955 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds6_out ~extieee.std_logic_1164.STD_LOGIC 0 25956 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 25958 (_architecture (_uni ))))
		(_variable (_internal leds6_zd ~extieee.std_logic_1164.STD_LOGIC 0 25978 (_process 0 ((i 1)))))
		(_variable (_internal leds6_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 25979 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 25977 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 54 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4672          1383952680225 Structure
(_unit VHDL (leds_7b 0 26008 (structure 0 26025 ))
	(_version va7)
	(_time 1383952680226 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2a7f7e2e7e7d7a3d2d296c757c2c282c792c2f2c2e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680221)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0120
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 26036 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 26036 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 26036 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 26033 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_7 0 26039 (_component xo2iobuf0120 )
		(_port
			((I)(PADDO_ipd))
			((T)(VCCI))
			((PAD)(leds7_out))
		)
		(_use (_entity . xo2iobuf0120)
		)
	)
	(_instantiation DRIVEVCC 0 26041 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 26045 
		(_object
			(_process
				(line__26047(_architecture 0 0 26047 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 26011 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 26012 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 26013 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 26014 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 26014 (_entity (_string \"leds_7B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 26016 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 26017 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 26019 (_entity (_in ))))
		(_port (_internal leds7 ~extieee.std_logic_1164.STD_LOGIC 0 26019 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26028 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds7_out ~extieee.std_logic_1164.STD_LOGIC 0 26029 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 26031 (_architecture (_uni ))))
		(_variable (_internal leds7_zd ~extieee.std_logic_1164.STD_LOGIC 0 26051 (_process 0 ((i 1)))))
		(_variable (_internal leds7_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 26052 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 26050 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 55 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4684          1383952680238 Structure
(_unit VHDL (uart_txb 0 26081 (structure 0 26098 ))
	(_version va7)
	(_time 1383952680239 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3a6e383f6a6c6c2d3a397c616f3d323c383d3f3c3b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680232)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0120
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 26109 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 26109 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 26109 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 26106 (_entity (_out ))))
			)
		)
	)
	(_instantiation uart_tx_pad 0 26112 (_component xo2iobuf0120 )
		(_port
			((I)(PADDO_ipd))
			((T)(VCCI))
			((PAD)(uarttx_out))
		)
		(_use (_entity . xo2iobuf0120)
		)
	)
	(_instantiation DRIVEVCC 0 26114 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 26118 
		(_object
			(_process
				(line__26120(_architecture 0 0 26120 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 26084 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 26085 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 26086 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 26087 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 26087 (_entity (_string \"uart_txB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 26089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_uarttx ~extvital2000.VITAL_Timing.VitalDelayType01 0 26090 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 26092 (_entity (_in ))))
		(_port (_internal uarttx ~extieee.std_logic_1164.STD_LOGIC 0 26092 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26101 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal uarttx_out ~extieee.std_logic_1164.STD_LOGIC 0 26102 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 26104 (_architecture (_uni ))))
		(_variable (_internal uarttx_zd ~extieee.std_logic_1164.STD_LOGIC 0 26124 (_process 0 ((i 1)))))
		(_variable (_internal uarttx_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 26125 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 26123 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1953653109 30836 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4636          1383952680247 Structure
(_unit VHDL (s_enb 0 26154 (structure 0 26171 ))
	(_version va7)
	(_time 1383952680248 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3a6e3e3c3d6d6b2c6b3a2861683f6c3c3f3c6f3c38)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680243)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 26182 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 26182 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 26182 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 26179 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_en_pad 0 26185 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(sen_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 26187 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 26191 
		(_object
			(_process
				(line__26193(_architecture 0 0 26193 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 26157 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 26158 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 26159 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 26160 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 26160 (_entity (_string \"s_enB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 26162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_sen ~extvital2000.VITAL_Timing.VitalDelayType01 0 26163 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 26165 (_entity (_in ))))
		(_port (_internal sen ~extieee.std_logic_1164.STD_LOGIC 0 26165 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26174 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal sen_out ~extieee.std_logic_1164.STD_LOGIC 0 26175 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 26177 (_architecture (_uni ))))
		(_variable (_internal sen_zd ~extieee.std_logic_1164.STD_LOGIC 0 26197 (_process 0 ((i 1)))))
		(_variable (_internal sen_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 26198 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 26196 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(7234931 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 1827          1383952680257 Structure
(_unit VHDL (gsr5mode 0 26227 (structure 0 26234 ))
	(_version va7)
	(_time 1383952680258 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4a1f4a49181c1c594e4f0e104d4c4e4c4f4c4d4d49)
	(_entity
		(_time 1383952680254)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 26237 (_component .machxo2.components.inv )
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation INST20 0 26239 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 26228 (_entity (_in ))))
		(_signal (_internal GSRMODE ~extieee.std_logic_1164.STD_LOGIC 0 26235 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2734          1383952680263 Structure
(_unit VHDL (gsr_instb 0 26249 (structure 0 26265 ))
	(_version va7)
	(_time 1383952680264 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4a1f4a49181c1c5f1f4853104e4d494d4e4c484c4d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1383952680261)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(GSR5MODE
			(_object
				(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 26271 (_entity (_in ))))
			)
		)
	)
	(_instantiation GSR_INST_GSRMODE 0 26274 (_component GSR5MODE )
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_entity . GSR5MODE)
		)
	)
	(_block WireDelay 0 26278 
		(_object
			(_process
				(line__26280(_architecture 0 0 26280 (_procedure_call (_simple)(_target(1))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 26252 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 26253 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 26254 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 26255 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 26255 (_entity (_string \"GSR_INSTB"\))))
		(_generic (_internal tipd_GSRNET ~extvital2000.VITAL_Timing.VitalDelayType01 0 26257 (_entity (((ns 0))((ns 0))))))
		(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 26259 (_entity (_in ))))
		(_signal (_internal GSRNET_ipd ~extieee.std_logic_1164.STD_LOGIC 0 26268 (_architecture (_uni ((i 1)))(_param_out))))
		(_process
			(VitalBehavior(_architecture 1 0 26283 (_process (_simple)(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 181645        1383952680323 Structure
(_unit VHDL (ap1220_controller_top 0 26304 (structure 0 26314 ))
	(_version va7)
	(_time 1383952680324 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 88dd8e8780dadd9b8a8ededd98d18f8e8b8ede8edd8f8c)
	(_entity
		(_time 1383952680268)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_component
		(SLICE_0
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26640 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26640 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26640 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26641 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26641 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26641 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26642 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26642 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26642 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26643 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26643 (_entity (_out ))))
			)
		)
		(SLICE_1
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26646 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26646 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26646 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26647 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26647 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26647 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26648 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26648 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26648 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26649 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26649 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26649 (_entity (_out ))))
			)
		)
		(SLICE_2
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26652 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26652 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26652 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26653 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26653 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26653 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26654 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26654 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26654 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26655 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26655 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26655 (_entity (_out ))))
			)
		)
		(SLICE_3
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26658 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26658 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26658 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26659 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26659 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26659 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26660 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26660 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26660 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26661 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26661 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26661 (_entity (_out ))))
			)
		)
		(SLICE_4
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26664 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26664 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26664 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26665 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26665 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26665 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26666 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26666 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26666 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26667 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26667 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26667 (_entity (_out ))))
			)
		)
		(SLICE_5
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26670 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26670 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26670 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26671 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26671 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26671 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26672 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26672 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26672 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26673 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26673 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26673 (_entity (_out ))))
			)
		)
		(SLICE_6
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26676 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26676 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26676 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26677 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26677 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26677 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26678 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26678 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26678 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26679 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26679 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26679 (_entity (_out ))))
			)
		)
		(SLICE_7
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26682 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26682 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26682 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26683 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26683 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26683 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26684 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26684 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26684 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26685 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26685 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26685 (_entity (_out ))))
			)
		)
		(SLICE_8
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26688 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26688 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26688 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26689 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26689 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26689 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26690 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26690 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26690 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26691 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26691 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26691 (_entity (_out ))))
			)
		)
		(SLICE_9
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26694 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26694 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26694 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26695 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26695 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26695 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26696 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26696 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26696 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26697 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26697 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26697 (_entity (_out ))))
			)
		)
		(SLICE_10
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26700 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26700 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26700 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26701 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26701 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26701 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26702 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26702 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26702 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26703 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26703 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26703 (_entity (_out ))))
			)
		)
		(SLICE_11
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26706 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26706 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26706 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26707 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26707 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26707 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26708 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26708 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26708 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26709 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26709 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26709 (_entity (_out ))))
			)
		)
		(SLICE_12
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26712 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26712 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26712 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26713 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26713 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26713 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26714 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26714 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26714 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26715 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26715 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26715 (_entity (_out ))))
			)
		)
		(SLICE_13
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26718 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26718 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26718 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26719 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26719 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26719 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26720 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26720 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26720 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26721 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26721 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26721 (_entity (_out ))))
			)
		)
		(SLICE_14
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26724 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26724 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26724 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26725 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26725 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26725 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26726 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26726 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26726 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26727 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26727 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26727 (_entity (_out ))))
			)
		)
		(SLICE_15
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26730 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26730 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26730 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26731 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26731 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26731 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26732 (_entity (_out ))))
			)
		)
		(SLICE_16
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26735 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26735 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26735 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26736 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26736 (_entity (_out ))))
			)
		)
		(SLICE_17
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26739 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26739 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26739 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26740 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26740 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26740 (_entity (_out ))))
			)
		)
		(SLICE_18
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26743 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26743 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26743 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26744 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26744 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26744 (_entity (_out ))))
			)
		)
		(SLICE_19
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26747 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26747 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26747 (_entity (_out ))))
			)
		)
		(SLICE_20
			(_object
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26750 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26750 (_entity (_out ))))
			)
		)
		(SLICE_21
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26753 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26753 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26753 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26754 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26754 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26754 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26755 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26755 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26755 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26756 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_22
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26759 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26759 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26759 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26760 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26760 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26760 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26761 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26761 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_23
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26764 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26764 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26764 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26765 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26765 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26765 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26766 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26766 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26766 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26767 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26767 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26767 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26768 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_24
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26771 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26771 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26771 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26772 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26772 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26772 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26773 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26773 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26773 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26774 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26774 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26774 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26775 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_25
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26778 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26778 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26778 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26779 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26779 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26779 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26780 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26780 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26780 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26781 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26781 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26781 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26782 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_26
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26785 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26785 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26785 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26786 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26786 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26786 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26787 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26787 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26787 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26788 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26788 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26788 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26789 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_27
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26792 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26792 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26792 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26793 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26793 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26793 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26794 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26794 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26794 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26795 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26795 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26795 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26796 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_28
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26799 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26799 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26799 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26800 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26800 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26800 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26801 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26801 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26801 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26802 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26802 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26802 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26803 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_29
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26806 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26806 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26806 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26807 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26807 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26807 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26808 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26808 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26808 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26809 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26809 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26809 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26810 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_30
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26813 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26813 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26813 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26814 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26814 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26814 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26815 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26815 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26815 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26816 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26816 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26816 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26817 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_31
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26820 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26820 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26820 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26821 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26821 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26821 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26822 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26822 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26822 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26823 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26823 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26823 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26824 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_32
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26827 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26827 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26827 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26828 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26828 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26828 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26829 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26829 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26829 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26830 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26830 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26830 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26831 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_33
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26834 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26834 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26834 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26835 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26835 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26835 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26836 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26836 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26836 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26837 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26837 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26837 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26838 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_34
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26841 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26841 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26841 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26842 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26842 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26842 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26843 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26843 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26843 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26844 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26844 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26844 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26845 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_35
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26848 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26848 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26848 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26849 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26849 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26849 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26850 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26850 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26850 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26851 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26851 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26851 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26852 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_36
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26855 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26855 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26855 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26856 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26856 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26856 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26857 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26857 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26857 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26858 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26858 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26858 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26859 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_37
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26862 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26862 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26862 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26863 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26863 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26863 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26864 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26864 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26864 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26865 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26865 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26865 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26866 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_38
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26869 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26869 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26869 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26870 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26870 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26870 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26871 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26871 (_entity (_out ))))
			)
		)
		(SLICE_39
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26874 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26874 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26874 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26875 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26875 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26875 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26876 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26876 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26876 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26877 (_entity (_out ))))
			)
		)
		(SLICE_40
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26880 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26880 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26880 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26881 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26881 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26881 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26882 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26882 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26882 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26883 (_entity (_out ))))
			)
		)
		(SLICE_41
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26886 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26886 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26886 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26887 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26887 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26887 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26888 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26888 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26888 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26889 (_entity (_out ))))
			)
		)
		(SLICE_42
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26892 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26892 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26892 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26893 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26893 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26893 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26894 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26894 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26894 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26895 (_entity (_out ))))
			)
		)
		(SLICE_43
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26898 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26898 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26898 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26899 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26899 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26899 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26900 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26900 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26900 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26901 (_entity (_out ))))
			)
		)
		(SLICE_44
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26904 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26904 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26904 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26905 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26905 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26905 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26906 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26906 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 26906 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26907 (_entity (_out ))))
			)
		)
		(SLICE_45
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26910 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26910 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26910 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26911 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26911 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26911 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 26912 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_46
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26915 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26915 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26915 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26916 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26916 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26916 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26917 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26917 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26917 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26918 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26918 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26918 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26919 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26919 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26919 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26920 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_47
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26923 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26923 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26923 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26924 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26924 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26924 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26925 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26925 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26925 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26926 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26926 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26926 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26927 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26927 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26927 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26928 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_48
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26931 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26931 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26931 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26932 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26932 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26932 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26933 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26933 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26933 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26934 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26934 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26934 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26935 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26935 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26935 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26936 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_49
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26939 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26939 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26939 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26940 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26940 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26940 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26941 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26941 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26941 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26942 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26942 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26942 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26943 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26943 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26943 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26944 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_50
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26947 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26947 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26947 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26948 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26948 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26948 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26949 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26949 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26949 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26950 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26950 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26950 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26951 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26951 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26951 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26952 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_51
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26955 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26955 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26955 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26956 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26956 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26956 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26957 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26957 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26957 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26958 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26958 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26958 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26959 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26959 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26959 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26960 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_52
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26963 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26963 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26963 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26964 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26964 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26964 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26965 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26965 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26965 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26966 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26966 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26966 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26967 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26967 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26967 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26968 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_53
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26971 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26971 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26971 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26972 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26972 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26972 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26973 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26973 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 26973 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26974 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 26974 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26974 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26975 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26975 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26975 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 26976 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_54
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26979 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26979 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26979 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26980 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26980 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26980 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26981 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26981 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 26981 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 26982 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26982 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26982 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26983 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26983 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_55
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26986 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26986 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26986 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26987 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26987 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26987 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26988 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26988 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 26988 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26989 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 26989 (_entity (_out ))))
			)
		)
		(SLICE_56
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26992 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26992 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26992 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 26993 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 26993 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 26993 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 26994 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 26994 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 26994 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 26995 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26995 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 26995 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 26996 (_entity (_out ))))
			)
		)
		(SLICE_57
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 26999 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 26999 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 26999 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27000 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27000 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27000 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27001 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27001 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 27001 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 27002 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27002 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 27002 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27003 (_entity (_out ))))
			)
		)
		(SLICE_58
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27006 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27006 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27006 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27007 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27007 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27007 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 27008 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 27008 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27008 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 27009 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27009 (_entity (_out ))))
			)
		)
		(SLICE_59
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27012 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27012 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27012 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27013 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27013 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 27013 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 27014 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27014 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 27014 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27015 (_entity (_out ))))
			)
		)
		(SLICE_60
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27018 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27018 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27018 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27019 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27019 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27019 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27020 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 27020 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 27020 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27021 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 27021 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27021 (_entity (_out ))))
			)
		)
		(SLICE_61
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27024 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27024 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27024 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27025 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27025 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27025 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27026 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27026 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 27026 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 27027 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27027 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 27027 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27028 (_entity (_out ))))
			)
		)
		(SLICE_62
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27031 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27031 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27031 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27032 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27032 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27032 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27033 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27033 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 27033 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27034 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27034 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27034 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27035 (_entity (_out ))))
			)
		)
		(SLICE_63
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27038 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27038 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27038 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27039 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27039 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 27039 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 27040 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 27040 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27040 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27041 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27041 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27041 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 27042 (_entity (_out ))))
			)
		)
		(SLICE_64
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27045 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27045 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27045 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27046 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27046 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27046 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27047 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27047 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 27047 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 27048 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 27048 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27048 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27049 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27049 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27049 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 27050 (_entity (_out ))))
			)
		)
		(SLICE_65
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27053 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27053 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27053 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27054 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27054 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27054 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27055 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27055 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 27055 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 27056 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27056 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27056 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27057 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27057 (_entity (_out ))))
			)
		)
		(SLICE_66
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27060 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27060 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27060 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27061 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27061 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27061 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27062 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27062 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 27062 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27063 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27063 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27063 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27064 (_entity (_out ))))
			)
		)
		(SLICE_67
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27067 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27067 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27067 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27068 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27068 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27068 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27069 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27069 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 27069 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 27070 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27070 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27070 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27071 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27071 (_entity (_out ))))
			)
		)
		(SLICE_68
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27074 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27074 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27074 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27075 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27075 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 27075 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27076 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27076 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 27076 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27077 (_entity (_out ))))
			)
		)
		(i5790_SLICE_69
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27080 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27080 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27080 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27081 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27081 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27081 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 27082 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 27082 (_entity (_out ))))
			)
		)
		(SLICE_70
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27085 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27085 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27085 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27086 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27086 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27086 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27087 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27087 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27087 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27088 (_entity (_out ))))
			)
		)
		(SLICE_71
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27091 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27091 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27091 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27092 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27092 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27092 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27093 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27093 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27093 (_entity (_out ))))
			)
		)
		(SLICE_72
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27096 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27096 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27096 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27097 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27097 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27097 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27098 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27098 (_entity (_out ))))
			)
		)
		(SLICE_73
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27101 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27101 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27101 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27102 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27102 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27102 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27103 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27103 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27103 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27104 (_entity (_out ))))
			)
		)
		(SLICE_74
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27107 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27107 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27107 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27108 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27108 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27108 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27109 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27109 (_entity (_out ))))
			)
		)
		(SLICE_75
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27112 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27112 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27112 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27113 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27113 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27114 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27114 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27114 (_entity (_out ))))
			)
		)
		(SLICE_76
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27117 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27117 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27117 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27118 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27118 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27118 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27119 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27119 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27119 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27120 (_entity (_out ))))
			)
		)
		(SLICE_77
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27123 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27123 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27123 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27124 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27124 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27124 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27125 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27125 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27125 (_entity (_out ))))
			)
		)
		(SLICE_78
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27128 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27128 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27128 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27129 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27129 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27129 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27130 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27130 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27130 (_entity (_out ))))
			)
		)
		(SLICE_79
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27133 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27133 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27133 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27134 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27134 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27134 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27135 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27135 (_entity (_out ))))
			)
		)
		(SLICE_80
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27138 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27138 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27138 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27139 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27139 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27139 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27140 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27140 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27140 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27141 (_entity (_out ))))
			)
		)
		(SLICE_81
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27144 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27144 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27144 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27145 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27145 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27145 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27146 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27146 (_entity (_out ))))
			)
		)
		(SLICE_82
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27149 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27149 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27149 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27150 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27150 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27150 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27151 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27151 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27151 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_83
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27154 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27154 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27154 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27155 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27155 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27155 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27156 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27156 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27156 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27157 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_84
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27160 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27160 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27160 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27161 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27161 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27161 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27162 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27162 (_entity (_out ))))
			)
		)
		(SLICE_85
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27165 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27165 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27165 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27166 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27166 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27166 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27167 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27167 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27167 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_86
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27170 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27170 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27170 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27171 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27171 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27171 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27172 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27172 (_entity (_out ))))
			)
		)
		(SLICE_87
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27175 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27175 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27175 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27176 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27176 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27176 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27177 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27177 (_entity (_out ))))
			)
		)
		(SLICE_88
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27180 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27180 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27180 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27181 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27181 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27181 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27182 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27182 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27182 (_entity (_out ))))
			)
		)
		(SLICE_89
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27185 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27185 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27185 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27186 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27186 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27186 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27187 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27187 (_entity (_out ))))
			)
		)
		(SLICE_90
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27190 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27190 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27190 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27191 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27191 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27191 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27192 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27192 (_entity (_out ))))
			)
		)
		(SLICE_91
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27195 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27195 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27195 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27196 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27196 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27196 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27197 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27197 (_entity (_out ))))
			)
		)
		(SLICE_92
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27200 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27200 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27200 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27201 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27201 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27201 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27202 (_entity (_out ))))
			)
		)
		(SLICE_93
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27205 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27205 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27205 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27206 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27206 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27206 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27207 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27207 (_entity (_out ))))
			)
		)
		(SLICE_94
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27210 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27210 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27210 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27211 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27211 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27211 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27212 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27212 (_entity (_out ))))
			)
		)
		(SLICE_95
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27215 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27215 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27215 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27216 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27216 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27216 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27217 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27217 (_entity (_out ))))
			)
		)
		(SLICE_96
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27220 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27220 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27220 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27221 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27221 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27221 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27222 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27222 (_entity (_out ))))
			)
		)
		(SLICE_97
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27225 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27225 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27225 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27226 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27226 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27226 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27227 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27227 (_entity (_out ))))
			)
		)
		(SLICE_98
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27230 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27230 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27230 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27231 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27231 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27231 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27232 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27232 (_entity (_out ))))
			)
		)
		(SLICE_99
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27235 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27235 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27235 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27236 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27236 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27236 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_100
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27239 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27239 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27239 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27240 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27240 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27240 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_101
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27243 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27243 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 27243 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27244 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27244 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27244 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27245 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27245 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_102
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27248 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27248 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27248 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27249 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27249 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27249 (_entity (_out ))))
			)
		)
		(SLICE_103
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 27252 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 27252 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 27252 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27253 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27253 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27253 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27254 (_entity (_out ))))
			)
		)
		(SLICE_104
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 27257 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 27257 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 27257 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 27258 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 27258 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 27258 (_entity (_out ))))
			)
		)
		(mosiB
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 27261 (_entity (_in ))))
				(_port (_internal mosiS ~extieee.std_logic_1164.STD_LOGIC 0 27261 (_entity (_out ))))
			)
		)
		(mosi_MGIOL
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 27264 (_entity (_out ))))
				(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 27264 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 27264 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27265 (_entity (_in ))))
			)
		)
		(sclkB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 27268 (_entity (_in ))))
				(_port (_internal sclkS ~extieee.std_logic_1164.STD_LOGIC 0 27268 (_entity (_out ))))
			)
		)
		(rstB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 27271 (_entity (_out ))))
				(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 27271 (_entity (_in ))))
			)
		)
		(clkB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 27274 (_entity (_out ))))
				(_port (_internal clkS ~extieee.std_logic_1164.STD_LOGIC 0 27274 (_entity (_in ))))
			)
		)
		(leds_0B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 27277 (_entity (_in ))))
				(_port (_internal leds0 ~extieee.std_logic_1164.STD_LOGIC 0 27277 (_entity (_out ))))
			)
		)
		(leds_1B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 27280 (_entity (_in ))))
				(_port (_internal leds1 ~extieee.std_logic_1164.STD_LOGIC 0 27280 (_entity (_out ))))
			)
		)
		(leds_2B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 27283 (_entity (_in ))))
				(_port (_internal leds2 ~extieee.std_logic_1164.STD_LOGIC 0 27283 (_entity (_out ))))
			)
		)
		(leds_3B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 27286 (_entity (_in ))))
				(_port (_internal leds3 ~extieee.std_logic_1164.STD_LOGIC 0 27286 (_entity (_out ))))
			)
		)
		(leds_4B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 27289 (_entity (_in ))))
				(_port (_internal leds4 ~extieee.std_logic_1164.STD_LOGIC 0 27289 (_entity (_out ))))
			)
		)
		(leds_5B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 27292 (_entity (_in ))))
				(_port (_internal leds5 ~extieee.std_logic_1164.STD_LOGIC 0 27292 (_entity (_out ))))
			)
		)
		(leds_6B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 27295 (_entity (_in ))))
				(_port (_internal leds6 ~extieee.std_logic_1164.STD_LOGIC 0 27295 (_entity (_out ))))
			)
		)
		(leds_7B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 27298 (_entity (_in ))))
				(_port (_internal leds7 ~extieee.std_logic_1164.STD_LOGIC 0 27298 (_entity (_out ))))
			)
		)
		(uart_txB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 27301 (_entity (_in ))))
				(_port (_internal uarttx ~extieee.std_logic_1164.STD_LOGIC 0 27301 (_entity (_out ))))
			)
		)
		(s_enB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 27304 (_entity (_in ))))
				(_port (_internal sen ~extieee.std_logic_1164.STD_LOGIC 0 27304 (_entity (_out ))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 27307 (_entity (_in ))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_generic (_internal RST_PULSE ~extSTD.STANDARD.INTEGER 1 1352 (_entity -1 ((i 1)))))
				(_port (_internal pur ~extieee.std_logic_1164.STD_LOGIC 1 1354 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation SLICE_0I 0 27310 (_component SLICE_0 )
		(_port
			((A1)(count_32_bit_30))
			((A0)(count_32_bit_29))
			((DI1)(n131))
			((DI0)(n10042))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8617))
			((F0)(n10042))
			((Q0)(count_32_bit_29))
			((F1)(n131))
			((Q1)(count_32_bit_30))
		)
		(_use (_entity . SLICE_0)
		)
	)
	(_instantiation SLICE_1I 0 27314 (_component SLICE_1 )
		(_port
			((A1)(count_32_bit_28))
			((A0)(count_32_bit_27))
			((DI1)(n10043))
			((DI0)(n134_adj_4))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8616))
			((F0)(n134_adj_4))
			((Q0)(count_32_bit_27))
			((F1)(n10043))
			((Q1)(count_32_bit_28))
			((FCO)(n8617))
		)
		(_use (_entity . SLICE_1)
		)
	)
	(_instantiation SLICE_2I 0 27319 (_component SLICE_2 )
		(_port
			((A1)(count_32_bit_26))
			((A0)(count_32_bit_25))
			((DI1)(n135))
			((DI0)(n136))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8615))
			((F0)(n136))
			((Q0)(count_32_bit_25))
			((F1)(n135))
			((Q1)(count_32_bit_26))
			((FCO)(n8616))
		)
		(_use (_entity . SLICE_2)
		)
	)
	(_instantiation SLICE_3I 0 27323 (_component SLICE_3 )
		(_port
			((A1)(count_32_bit_24))
			((A0)(count_32_bit_23))
			((DI1)(n137))
			((DI0)(n138))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8614))
			((F0)(n138))
			((Q0)(count_32_bit_23))
			((F1)(n137))
			((Q1)(count_32_bit_24))
			((FCO)(n8615))
		)
		(_use (_entity . SLICE_3)
		)
	)
	(_instantiation SLICE_4I 0 27327 (_component SLICE_4 )
		(_port
			((A1)(count_32_bit_22))
			((A0)(count_32_bit_21))
			((DI1)(n139))
			((DI0)(n140))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8613))
			((F0)(n140))
			((Q0)(count_32_bit_21))
			((F1)(n139))
			((Q1)(count_32_bit_22))
			((FCO)(n8614))
		)
		(_use (_entity . SLICE_4)
		)
	)
	(_instantiation SLICE_5I 0 27331 (_component SLICE_5 )
		(_port
			((A1)(count_32_bit_20))
			((A0)(count_32_bit_19))
			((DI1)(n141))
			((DI0)(n142))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8612))
			((F0)(n142))
			((Q0)(count_32_bit_19))
			((F1)(n141))
			((Q1)(count_32_bit_20))
			((FCO)(n8613))
		)
		(_use (_entity . SLICE_5)
		)
	)
	(_instantiation SLICE_6I 0 27335 (_component SLICE_6 )
		(_port
			((A1)(count_32_bit_18))
			((A0)(count_32_bit_17))
			((DI1)(n143))
			((DI0)(n144))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8611))
			((F0)(n144))
			((Q0)(count_32_bit_17))
			((F1)(n143))
			((Q1)(count_32_bit_18))
			((FCO)(n8612))
		)
		(_use (_entity . SLICE_6)
		)
	)
	(_instantiation SLICE_7I 0 27339 (_component SLICE_7 )
		(_port
			((A1)(count_32_bit_16))
			((A0)(count_32_bit_15))
			((DI1)(n145))
			((DI0)(n146))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8610))
			((F0)(n146))
			((Q0)(count_32_bit_15))
			((F1)(n145))
			((Q1)(count_32_bit_16))
			((FCO)(n8611))
		)
		(_use (_entity . SLICE_7)
		)
	)
	(_instantiation SLICE_8I 0 27343 (_component SLICE_8 )
		(_port
			((A1)(count_32_bit_14))
			((A0)(count_32_bit_13))
			((DI1)(n147))
			((DI0)(n148))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8609))
			((F0)(n148))
			((Q0)(count_32_bit_13))
			((F1)(n147))
			((Q1)(count_32_bit_14))
			((FCO)(n8610))
		)
		(_use (_entity . SLICE_8)
		)
	)
	(_instantiation SLICE_9I 0 27347 (_component SLICE_9 )
		(_port
			((A1)(count_32_bit_12))
			((A0)(count_32_bit_11))
			((DI1)(n149))
			((DI0)(n150))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8608))
			((F0)(n150))
			((Q0)(count_32_bit_11))
			((F1)(n149))
			((Q1)(count_32_bit_12))
			((FCO)(n8609))
		)
		(_use (_entity . SLICE_9)
		)
	)
	(_instantiation SLICE_10I 0 27351 (_component SLICE_10 )
		(_port
			((A1)(count_32_bit_10))
			((A0)(count_32_bit_9))
			((DI1)(n151))
			((DI0)(n152))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8607))
			((F0)(n152))
			((Q0)(count_32_bit_9))
			((F1)(n151))
			((Q1)(count_32_bit_10))
			((FCO)(n8608))
		)
		(_use (_entity . SLICE_10)
		)
	)
	(_instantiation SLICE_11I 0 27355 (_component SLICE_11 )
		(_port
			((A1)(count_32_bit_8))
			((A0)(count_32_bit_7))
			((DI1)(n153))
			((DI0)(n154))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8606))
			((F0)(n154))
			((Q0)(count_32_bit_7))
			((F1)(n153))
			((Q1)(count_32_bit_8))
			((FCO)(n8607))
		)
		(_use (_entity . SLICE_11)
		)
	)
	(_instantiation SLICE_12I 0 27359 (_component SLICE_12 )
		(_port
			((A1)(count_32_bit_6))
			((A0)(count_32_bit_5))
			((DI1)(n155))
			((DI0)(n10041))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8605))
			((F0)(n10041))
			((Q0)(count_32_bit_5))
			((F1)(n155))
			((Q1)(count_32_bit_6))
			((FCO)(n8606))
		)
		(_use (_entity . SLICE_12)
		)
	)
	(_instantiation SLICE_13I 0 27363 (_component SLICE_13 )
		(_port
			((A1)(count_32_bit_4))
			((A0)(count_32_bit_3))
			((DI1)(n157))
			((DI0)(n158))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8604))
			((F0)(n158))
			((Q0)(count_32_bit_3))
			((F1)(n157))
			((Q1)(count_32_bit_4))
			((FCO)(n8605))
		)
		(_use (_entity . SLICE_13)
		)
	)
	(_instantiation SLICE_14I 0 27367 (_component SLICE_14 )
		(_port
			((A1)(count_32_bit_2))
			((A0)(count_32_bit_1))
			((DI1)(n159))
			((DI0)(n160))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((FCI)(n8603))
			((F0)(n160))
			((Q0)(count_32_bit_1))
			((F1)(n159))
			((Q1)(count_32_bit_2))
			((FCO)(n8604))
		)
		(_use (_entity . SLICE_14)
		)
	)
	(_instantiation SLICE_15I 0 27371 (_component SLICE_15 )
		(_port
			((A1)(count_32_bit_0))
			((DI1)(n161))
			((CE)(do_count))
			((CLK)(sclk_c_c))
			((F1)(n161))
			((Q1)(count_32_bit_0))
			((FCO)(n8603))
		)
		(_use (_entity . SLICE_15)
		)
	)
	(_instantiation SLICE_16I 0 27374 (_component SLICE_16 )
		(_port
			((A1)(idx_6))
			((B0)(idx_5))
			((FCI)(n8589))
			((F0)(n8873))
			((F1)(n813))
		)
		(_use (_entity . SLICE_16)
		)
	)
	(_instantiation SLICE_17I 0 27376 (_component SLICE_17 )
		(_port
			((B1)(idx_4))
			((B0)(idx_3))
			((FCI)(n10019))
			((F0)(n816))
			((F1)(n8864))
			((FCO)(n8589))
		)
		(_use (_entity . SLICE_17)
		)
	)
	(_instantiation SLICE_18I 0 27379 (_component SLICE_18 )
		(_port
			((B1)(idx_2))
			((B0)(idx_1))
			((FCI)(n9926))
			((F0)(n818))
			((F1)(n817))
			((FCO)(n10019))
		)
		(_use (_entity . SLICE_18)
		)
	)
	(_instantiation SLICE_19I 0 27382 (_component SLICE_19 )
		(_port
			((A1)(idx_0))
			((F1)(n819))
			((FCO)(n9926))
		)
		(_use (_entity . SLICE_19)
		)
	)
	(_instantiation SLICE_20I 0 27384 (_component SLICE_20 )
		(_port
			((FCI)(n8394))
			((F0)(n786))
		)
		(_use (_entity . SLICE_20)
		)
	)
	(_instantiation SLICE_21I 0 27386 (_component SLICE_21 )
		(_port
			((D1)(count_32_bit_0))
			((C1)(count_target_1))
			((B1)(count_target_0))
			((A1)(count_32_bit_1))
			((D0)(count_32_bit_3))
			((C0)(count_target_2))
			((B0)(count_32_bit_2))
			((A0)(count_target_3))
			((FCI)(n8393))
			((FCO)(n8394))
		)
		(_use (_entity . SLICE_21)
		)
	)
	(_instantiation SR_16_0_SLICE_22I 0 27390 (_component SR_16_0_SLICE_22 )
		(_port
			((A0)(SR_16_0_shift_count_31))
			((DI0)(SR_16_0_n135))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8634))
			((F0)(SR_16_0_n135))
			((Q0)(SR_16_0_shift_count_31))
		)
		(_use (_entity . SR_16_0_SLICE_22)
		)
	)
	(_instantiation SR_16_0_SLICE_23I 0 27395 (_component SR_16_0_SLICE_23 )
		(_port
			((A1)(SR_16_0_shift_count_30))
			((A0)(SR_16_0_shift_count_29))
			((DI1)(SR_16_0_n136))
			((DI0)(SR_16_0_n137))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8633))
			((F0)(SR_16_0_n137))
			((Q0)(SR_16_0_shift_count_29))
			((F1)(SR_16_0_n136))
			((Q1)(SR_16_0_shift_count_30))
			((FCO)(SR_16_0_n8634))
		)
		(_use (_entity . SR_16_0_SLICE_23)
		)
	)
	(_instantiation SR_16_0_SLICE_24I 0 27401 (_component SR_16_0_SLICE_24 )
		(_port
			((A1)(SR_16_0_shift_count_28))
			((A0)(SR_16_0_shift_count_27))
			((DI1)(SR_16_0_n138))
			((DI0)(SR_16_0_n139))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8632))
			((F0)(SR_16_0_n139))
			((Q0)(SR_16_0_shift_count_27))
			((F1)(SR_16_0_n138))
			((Q1)(SR_16_0_shift_count_28))
			((FCO)(SR_16_0_n8633))
		)
		(_use (_entity . SR_16_0_SLICE_24)
		)
	)
	(_instantiation SR_16_0_SLICE_25I 0 27407 (_component SR_16_0_SLICE_25 )
		(_port
			((A1)(SR_16_0_shift_count_26))
			((A0)(SR_16_0_shift_count_25))
			((DI1)(SR_16_0_n140))
			((DI0)(SR_16_0_n141))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8631))
			((F0)(SR_16_0_n141))
			((Q0)(SR_16_0_shift_count_25))
			((F1)(SR_16_0_n140))
			((Q1)(SR_16_0_shift_count_26))
			((FCO)(SR_16_0_n8632))
		)
		(_use (_entity . SR_16_0_SLICE_25)
		)
	)
	(_instantiation SR_16_0_SLICE_26I 0 27413 (_component SR_16_0_SLICE_26 )
		(_port
			((A1)(SR_16_0_shift_count_24))
			((A0)(SR_16_0_shift_count_23))
			((DI1)(SR_16_0_n142))
			((DI0)(SR_16_0_n143))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8630))
			((F0)(SR_16_0_n143))
			((Q0)(SR_16_0_shift_count_23))
			((F1)(SR_16_0_n142))
			((Q1)(SR_16_0_shift_count_24))
			((FCO)(SR_16_0_n8631))
		)
		(_use (_entity . SR_16_0_SLICE_26)
		)
	)
	(_instantiation SR_16_0_SLICE_27I 0 27419 (_component SR_16_0_SLICE_27 )
		(_port
			((A1)(SR_16_0_shift_count_22))
			((A0)(SR_16_0_shift_count_21))
			((DI1)(SR_16_0_n144))
			((DI0)(SR_16_0_n145))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8629))
			((F0)(SR_16_0_n145))
			((Q0)(SR_16_0_shift_count_21))
			((F1)(SR_16_0_n144))
			((Q1)(SR_16_0_shift_count_22))
			((FCO)(SR_16_0_n8630))
		)
		(_use (_entity . SR_16_0_SLICE_27)
		)
	)
	(_instantiation SR_16_0_SLICE_28I 0 27425 (_component SR_16_0_SLICE_28 )
		(_port
			((A1)(SR_16_0_shift_count_20))
			((A0)(SR_16_0_shift_count_19))
			((DI1)(SR_16_0_n146))
			((DI0)(SR_16_0_n147))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8628))
			((F0)(SR_16_0_n147))
			((Q0)(SR_16_0_shift_count_19))
			((F1)(SR_16_0_n146))
			((Q1)(SR_16_0_shift_count_20))
			((FCO)(SR_16_0_n8629))
		)
		(_use (_entity . SR_16_0_SLICE_28)
		)
	)
	(_instantiation SR_16_0_SLICE_29I 0 27431 (_component SR_16_0_SLICE_29 )
		(_port
			((A1)(SR_16_0_shift_count_18))
			((A0)(SR_16_0_shift_count_17))
			((DI1)(SR_16_0_n148))
			((DI0)(SR_16_0_n149))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8627))
			((F0)(SR_16_0_n149))
			((Q0)(SR_16_0_shift_count_17))
			((F1)(SR_16_0_n148))
			((Q1)(SR_16_0_shift_count_18))
			((FCO)(SR_16_0_n8628))
		)
		(_use (_entity . SR_16_0_SLICE_29)
		)
	)
	(_instantiation SR_16_0_SLICE_30I 0 27437 (_component SR_16_0_SLICE_30 )
		(_port
			((A1)(SR_16_0_shift_count_16))
			((A0)(SR_16_0_shift_count_15))
			((DI1)(SR_16_0_n150))
			((DI0)(SR_16_0_n151))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8626))
			((F0)(SR_16_0_n151))
			((Q0)(SR_16_0_shift_count_15))
			((F1)(SR_16_0_n150))
			((Q1)(SR_16_0_shift_count_16))
			((FCO)(SR_16_0_n8627))
		)
		(_use (_entity . SR_16_0_SLICE_30)
		)
	)
	(_instantiation SR_16_0_SLICE_31I 0 27443 (_component SR_16_0_SLICE_31 )
		(_port
			((A1)(SR_16_0_shift_count_14))
			((A0)(SR_16_0_shift_count_13))
			((DI1)(SR_16_0_n152))
			((DI0)(SR_16_0_n153))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8625))
			((F0)(SR_16_0_n153))
			((Q0)(SR_16_0_shift_count_13))
			((F1)(SR_16_0_n152))
			((Q1)(SR_16_0_shift_count_14))
			((FCO)(SR_16_0_n8626))
		)
		(_use (_entity . SR_16_0_SLICE_31)
		)
	)
	(_instantiation SR_16_0_SLICE_32I 0 27449 (_component SR_16_0_SLICE_32 )
		(_port
			((A1)(SR_16_0_shift_count_12))
			((A0)(SR_16_0_shift_count_11))
			((DI1)(SR_16_0_n154))
			((DI0)(SR_16_0_n155_adj_1))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8624))
			((F0)(SR_16_0_n155_adj_1))
			((Q0)(SR_16_0_shift_count_11))
			((F1)(SR_16_0_n154))
			((Q1)(SR_16_0_shift_count_12))
			((FCO)(SR_16_0_n8625))
		)
		(_use (_entity . SR_16_0_SLICE_32)
		)
	)
	(_instantiation SR_16_0_SLICE_33I 0 27456 (_component SR_16_0_SLICE_33 )
		(_port
			((A1)(SR_16_0_shift_count_10))
			((A0)(SR_16_0_shift_count_9))
			((DI1)(SR_16_0_n156))
			((DI0)(SR_16_0_n157))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8623))
			((F0)(SR_16_0_n157))
			((Q0)(SR_16_0_shift_count_9))
			((F1)(SR_16_0_n156))
			((Q1)(SR_16_0_shift_count_10))
			((FCO)(SR_16_0_n8624))
		)
		(_use (_entity . SR_16_0_SLICE_33)
		)
	)
	(_instantiation SR_16_0_SLICE_34I 0 27462 (_component SR_16_0_SLICE_34 )
		(_port
			((A1)(SR_16_0_shift_count_8))
			((A0)(SR_16_0_shift_count_7))
			((DI1)(SR_16_0_n158))
			((DI0)(SR_16_0_n159))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8622))
			((F0)(SR_16_0_n159))
			((Q0)(SR_16_0_shift_count_7))
			((F1)(SR_16_0_n158))
			((Q1)(SR_16_0_shift_count_8))
			((FCO)(SR_16_0_n8623))
		)
		(_use (_entity . SR_16_0_SLICE_34)
		)
	)
	(_instantiation SR_16_0_SLICE_35I 0 27468 (_component SR_16_0_SLICE_35 )
		(_port
			((A1)(SR_16_0_shift_count_6))
			((A0)(SR_16_0_shift_count_5))
			((DI1)(SR_16_0_n160))
			((DI0)(SR_16_0_n161))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8621))
			((F0)(SR_16_0_n161))
			((Q0)(SR_16_0_shift_count_5))
			((F1)(SR_16_0_n160))
			((Q1)(SR_16_0_shift_count_6))
			((FCO)(SR_16_0_n8622))
		)
		(_use (_entity . SR_16_0_SLICE_35)
		)
	)
	(_instantiation SR_16_0_SLICE_36I 0 27474 (_component SR_16_0_SLICE_36 )
		(_port
			((A1)(SR_16_0_shift_count_4))
			((A0)(SR_16_0_shift_count_3))
			((DI1)(SR_16_0_n162))
			((DI0)(SR_16_0_n163))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8620))
			((F0)(SR_16_0_n163))
			((Q0)(SR_16_0_shift_count_3))
			((F1)(SR_16_0_n162))
			((Q1)(SR_16_0_shift_count_4))
			((FCO)(SR_16_0_n8621))
		)
		(_use (_entity . SR_16_0_SLICE_36)
		)
	)
	(_instantiation SR_16_0_SLICE_37I 0 27480 (_component SR_16_0_SLICE_37 )
		(_port
			((A1)(SR_16_0_shift_count_2))
			((A0)(SR_16_0_shift_count_1))
			((DI1)(SR_16_0_n164))
			((DI0)(SR_16_0_n165))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((FCI)(SR_16_0_n8619))
			((F0)(SR_16_0_n165))
			((Q0)(SR_16_0_shift_count_1))
			((F1)(SR_16_0_n164))
			((Q1)(SR_16_0_shift_count_2))
			((FCO)(SR_16_0_n8620))
		)
		(_use (_entity . SR_16_0_SLICE_37)
		)
	)
	(_instantiation SR_16_0_SLICE_38I 0 27486 (_component SR_16_0_SLICE_38 )
		(_port
			((A1)(SR_16_0_shift_count_0))
			((DI1)(SR_16_0_n166))
			((CE)(SR_16_0_n9865))
			((LSR)(SR_16_0_n6710))
			((CLK)(sclk_c_c))
			((F1)(SR_16_0_n166))
			((Q1)(SR_16_0_shift_count_0))
			((FCO)(SR_16_0_n8619))
		)
		(_use (_entity . SR_16_0_SLICE_38)
		)
	)
	(_instantiation SLICE_39I 0 27491 (_component SLICE_39 )
		(_port
			((D1)(count_32_bit_5))
			((C1)(count_32_bit_4))
			((B1)(count_target_5))
			((A1)(count_target_4))
			((D0)(count_32_bit_6))
			((C0)(count_target_6))
			((B0)(count_32_bit_7))
			((A0)(count_target_7))
			((FCI)(n8392))
			((FCO)(n8393))
		)
		(_use (_entity . SLICE_39)
		)
	)
	(_instantiation SLICE_40I 0 27495 (_component SLICE_40 )
		(_port
			((D1)(count_target_8))
			((C1)(count_32_bit_8))
			((B1)(count_32_bit_9))
			((A1)(count_target_9))
			((D0)(count_target_10))
			((C0)(count_target_11))
			((B0)(count_32_bit_10))
			((A0)(count_32_bit_11))
			((FCI)(n8391))
			((FCO)(n8392))
		)
		(_use (_entity . SLICE_40)
		)
	)
	(_instantiation SLICE_41I 0 27500 (_component SLICE_41 )
		(_port
			((D1)(count_32_bit_12))
			((C1)(count_32_bit_13))
			((B1)(count_target_13))
			((A1)(count_target_12))
			((D0)(count_32_bit_14))
			((C0)(count_32_bit_15))
			((B0)(count_target_15))
			((A0)(count_target_14))
			((FCI)(n8390))
			((FCO)(n8391))
		)
		(_use (_entity . SLICE_41)
		)
	)
	(_instantiation SLICE_42I 0 27505 (_component SLICE_42 )
		(_port
			((D1)(count_32_bit_17))
			((C1)(count_target_17))
			((B1)(count_target_16))
			((A1)(count_32_bit_16))
			((D0)(count_32_bit_19))
			((C0)(count_32_bit_18))
			((B0)(count_target_18))
			((A0)(count_target_19))
			((FCI)(n8389))
			((FCO)(n8390))
		)
		(_use (_entity . SLICE_42)
		)
	)
	(_instantiation SLICE_43I 0 27510 (_component SLICE_43 )
		(_port
			((D1)(count_32_bit_21))
			((C1)(count_target_21))
			((B1)(count_32_bit_20))
			((A1)(count_target_20))
			((D0)(count_target_23))
			((C0)(count_target_22))
			((B0)(count_32_bit_22))
			((A0)(count_32_bit_23))
			((FCI)(n8388))
			((FCO)(n8389))
		)
		(_use (_entity . SLICE_43)
		)
	)
	(_instantiation SLICE_44I 0 27515 (_component SLICE_44 )
		(_port
			((D1)(count_target_25))
			((C1)(count_32_bit_25))
			((B1)(count_32_bit_24))
			((A1)(count_target_24))
			((D0)(count_target_26))
			((C0)(count_32_bit_26))
			((B0)(count_target_27))
			((A0)(count_32_bit_27))
			((FCI)(n8387))
			((FCO)(n8388))
		)
		(_use (_entity . SLICE_44)
		)
	)
	(_instantiation SLICE_45I 0 27520 (_component SLICE_45 )
		(_port
			((D1)(count_target_28))
			((C1)(count_32_bit_28))
			((B1)(count_target_29))
			((A1)(count_32_bit_29))
			((B0)(count_32_bit_30))
			((A0)(count_target_30))
			((FCO)(n8387))
		)
		(_use (_entity . SLICE_45)
		)
	)
	(_instantiation SR_16_0_SLICE_46I 0 27524 (_component SR_16_0_SLICE_46 )
		(_port
			((D1)(n3))
			((C1)(SR_16_0_n9864))
			((B1)(n9870))
			((A1)(SR_16_0_data_0))
			((D0)(n9877))
			((C0)(n63))
			((B0)(n9870))
			((A0)(SR_16_0_shift_state))
			((DI1)(SR_16_0_n2789))
			((DI0)(SR_16_0_n9019))
			((CE)(SR_16_0_n155))
			((CLK)(sclk_c_c))
			((F0)(SR_16_0_n9019))
			((Q0)(SR_16_0_data_0))
			((F1)(SR_16_0_n2789))
			((Q1)(SR_16_0_data_1))
		)
		(_use (_entity . SR_16_0_SLICE_46)
		)
	)
	(_instantiation SR_16_0_SLICE_47I 0 27530 (_component SR_16_0_SLICE_47 )
		(_port
			((D1)(n9870))
			((C1)(SR_16_0_shift_state))
			((B1)(n63))
			((A1)(SR_16_0_data_2))
			((D0)(n9876))
			((C0)(SR_16_0_data_1))
			((B0)(SR_16_0_n29))
			((A0)(SR_16_0_n9864))
			((DI1)(SR_16_0_n2791))
			((DI0)(SR_16_0_n8996))
			((CE)(SR_16_0_n155))
			((CLK)(sclk_c_c))
			((F0)(SR_16_0_n8996))
			((Q0)(SR_16_0_data_2))
			((F1)(SR_16_0_n2791))
			((Q1)(SR_16_0_data_3))
		)
		(_use (_entity . SR_16_0_SLICE_47)
		)
	)
	(_instantiation SR_16_0_SLICE_48I 0 27537 (_component SR_16_0_SLICE_48 )
		(_port
			((D1)(SR_16_0_n9864))
			((C1)(n4_adj_2))
			((B1)(SR_16_0_data_4))
			((A1)(idx_1))
			((D0)(SR_16_0_n9864))
			((C0)(n9876))
			((B0)(SR_16_0_n9020))
			((A0)(SR_16_0_data_3))
			((DI1)(SR_16_0_n2793))
			((DI0)(SR_16_0_n8992))
			((CE)(SR_16_0_n155))
			((CLK)(sclk_c_c))
			((F0)(SR_16_0_n8992))
			((Q0)(SR_16_0_data_4))
			((F1)(SR_16_0_n2793))
			((Q1)(SR_16_0_data_5))
		)
		(_use (_entity . SR_16_0_SLICE_48)
		)
	)
	(_instantiation SR_16_0_SLICE_49I 0 27543 (_component SR_16_0_SLICE_49 )
		(_port
			((D1)(n9870))
			((C1)(SR_16_0_shift_state))
			((B1)(n63))
			((A1)(SR_16_0_data_6))
			((D0)(n9870))
			((C0)(SR_16_0_data_5))
			((B0)(SR_16_0_n9864))
			((A0)(n9875))
			((DI1)(SR_16_0_n2795))
			((DI0)(SR_16_0_n2794))
			((CE)(SR_16_0_n155))
			((CLK)(sclk_c_c))
			((F0)(SR_16_0_n2794))
			((Q0)(SR_16_0_data_6))
			((F1)(SR_16_0_n2795))
			((Q1)(SR_16_0_data_7))
		)
		(_use (_entity . SR_16_0_SLICE_49)
		)
	)
	(_instantiation SR_16_0_SLICE_50I 0 27550 (_component SR_16_0_SLICE_50 )
		(_port
			((D1)(SR_16_0_data_8))
			((C1)(n9876))
			((B1)(SR_16_0_n9864))
			((A1)(n7629))
			((D0)(SR_16_0_data_7))
			((C0)(idx_0))
			((B0)(SR_16_0_n9864))
			((A0)(n6989))
			((DI1)(SR_16_0_n2797))
			((DI0)(SR_16_0_n2796))
			((CE)(SR_16_0_n155))
			((CLK)(sclk_c_c))
			((F0)(SR_16_0_n2796))
			((Q0)(SR_16_0_data_8))
			((F1)(SR_16_0_n2797))
			((Q1)(SR_16_0_data_9))
		)
		(_use (_entity . SR_16_0_SLICE_50)
		)
	)
	(_instantiation SR_16_0_SLICE_51I 0 27556 (_component SR_16_0_SLICE_51 )
		(_port
			((D1)(n9870))
			((C1)(SR_16_0_shift_state))
			((B1)(n63))
			((A1)(SR_16_0_data_10))
			((D0)(n9870))
			((C0)(idx_1))
			((B0)(SR_16_0_n9864))
			((A0)(SR_16_0_data_9))
			((DI1)(SR_16_0_n2799))
			((DI0)(SR_16_0_n2798))
			((CE)(SR_16_0_n155))
			((CLK)(sclk_c_c))
			((F0)(SR_16_0_n2798))
			((Q0)(SR_16_0_data_10))
			((F1)(SR_16_0_n2799))
			((Q1)(SR_16_0_data_11))
		)
		(_use (_entity . SR_16_0_SLICE_51)
		)
	)
	(_instantiation SR_16_0_SLICE_52I 0 27562 (_component SR_16_0_SLICE_52 )
		(_port
			((D1)(n9870))
			((C1)(SR_16_0_n9864))
			((B1)(idx_0))
			((A1)(SR_16_0_data_12))
			((D0)(SR_16_0_shift_state))
			((C0)(SR_16_0_data_11))
			((B0)(SR_16_0_n9851))
			((A0)(n63))
			((DI1)(SR_16_0_n2801))
			((DI0)(SR_16_0_n9852))
			((CE)(SR_16_0_n155))
			((CLK)(sclk_c_c))
			((F0)(SR_16_0_n9852))
			((Q0)(SR_16_0_data_12))
			((F1)(SR_16_0_n2801))
			((Q1)(SR_16_0_data_13))
		)
		(_use (_entity . SR_16_0_SLICE_52)
		)
	)
	(_instantiation SR_16_0_SLICE_53I 0 27569 (_component SR_16_0_SLICE_53 )
		(_port
			((D1)(SR_16_0_shift_state))
			((C1)(n9870))
			((B1)(n63))
			((A1)(SR_16_0_data_14))
			((D0)(SR_16_0_data_13))
			((C0)(idx_0))
			((B0)(SR_16_0_n9864))
			((A0)(n9870))
			((DI1)(SR_16_0_n2803))
			((DI0)(SR_16_0_n2802))
			((CE)(SR_16_0_n155))
			((CLK)(sclk_c_c))
			((F0)(SR_16_0_n2802))
			((Q0)(SR_16_0_data_14))
			((F1)(SR_16_0_n2803))
			((Q1)(SR_16_0_data_15))
		)
		(_use (_entity . SR_16_0_SLICE_53)
		)
	)
	(_instantiation SR_16_0_SLICE_54I 0 27576 (_component SR_16_0_SLICE_54 )
		(_port
			((D1)(SR_16_0_shift_count_19))
			((C1)(SR_16_0_shift_count_11))
			((B1)(SR_16_0_shift_count_14))
			((A1)(SR_16_0_shift_count_12))
			((D0)(SR_16_0_shift_count_23))
			((C0)(SR_16_0_shift_count_27))
			((B0)(SR_16_0_shift_count_24))
			((A0)(SR_16_0_shift_count_28))
			((M0)(SR_16_0_shift_state_next))
			((LSR)(rst_c))
			((CLK)(sclk_c_c))
			((F0)(SR_16_0_n50))
			((Q0)(SR_16_0_shift_state))
			((F1)(SR_16_0_n52))
		)
		(_use (_entity . SR_16_0_SLICE_54)
		)
	)
	(_instantiation SR_16_0_SLICE_55I 0 27583 (_component SR_16_0_SLICE_55 )
		(_port
			((D1)(SR_16_0_shift_state))
			((C1)(shift_strobe))
			((B1)(n63))
			((D0)(SR_16_0_shift_state))
			((C0)(shift_strobe))
			((B0)(n63))
			((DI0)(SR_16_0_n155))
			((CLK)(sclk_c_c))
			((F0)(SR_16_0_n155))
			((Q0)(SR_16_0_shift_state_next))
			((F1)(SR_16_0_n9865))
		)
		(_use (_entity . SR_16_0_SLICE_55)
		)
	)
	(_instantiation SLICE_56I 0 27588 (_component SLICE_56 )
		(_port
			((D1)(n817))
			((C1)(n818))
			((B1)(n9871))
			((A1)(n819))
			((D0)(idx_1))
			((C0)(idx_0))
			((B0)(idx_2))
			((A0)(n6983))
			((DI0)(n7616))
			((M0)(n9873))
			((CLK)(n9867))
			((OFX0)(n7616))
			((Q0)(count_target_2))
		)
		(_use (_entity . SLICE_56)
		)
	)
	(_instantiation SLICE_57I 0 27592 (_component SLICE_57 )
		(_port
			((D1)(n9871))
			((C1)(n818))
			((B1)(n817))
			((A1)(n819))
			((D0)(idx_0))
			((C0)(idx_2))
			((B0)(idx_1))
			((A0)(n6983))
			((DI0)(n6066))
			((M0)(n9873))
			((CLK)(n9867))
			((OFX0)(n6066))
			((Q0)(count_target_3))
		)
		(_use (_entity . SLICE_57)
		)
	)
	(_instantiation SLICE_58I 0 27596 (_component SLICE_58 )
		(_port
			((C1)(n819))
			((B1)(n9871))
			((A1)(n818))
			((C0)(idx_1))
			((B0)(idx_0))
			((A0)(n6983))
			((DI0)(n7644))
			((M0)(n9873))
			((CLK)(n9867))
			((OFX0)(n7644))
			((Q0)(count_target_5))
		)
		(_use (_entity . SLICE_58)
		)
	)
	(_instantiation SLICE_59I 0 27600 (_component SLICE_59 )
		(_port
			((C1)(n818))
			((B1)(n10044))
			((D0)(n6983))
			((C0)(idx_2))
			((A0)(idx_1))
			((DI0)(n7614))
			((M0)(n9873))
			((CLK)(n9867))
			((OFX0)(n7614))
			((Q0)(count_target_6))
		)
		(_use (_entity . SLICE_59)
		)
	)
	(_instantiation SLICE_60I 0 27604 (_component SLICE_60 )
		(_port
			((D1)(n10044))
			((B1)(n819))
			((A1)(n818))
			((D0)(idx_0))
			((C0)(idx_1))
			((B0)(n6983))
			((A0)(idx_2))
			((DI0)(n6054))
			((M0)(n9873))
			((CLK)(n9867))
			((OFX0)(n6054))
			((Q0)(count_target_7))
		)
		(_use (_entity . SLICE_60)
		)
	)
	(_instantiation SLICE_61I 0 27608 (_component SLICE_61 )
		(_port
			((D1)(n9871))
			((C1)(n819))
			((B1)(n817))
			((A1)(n818))
			((D0)(n6983))
			((C0)(idx_1))
			((B0)(idx_0))
			((A0)(idx_2))
			((DI0)(n6051))
			((M0)(n9873))
			((CLK)(n9867))
			((OFX0)(n6051))
			((Q0)(count_target_8))
		)
		(_use (_entity . SLICE_61)
		)
	)
	(_instantiation SLICE_62I 0 27612 (_component SLICE_62 )
		(_port
			((D1)(n2396))
			((C1)(n819))
			((B1)(n818))
			((A1)(n10044))
			((D0)(n2400))
			((C0)(n786))
			((B0)(n9011))
			((A0)(n4_adj_3))
			((DI0)(n6078))
			((CLK)(n6098))
			((F0)(n6078))
			((Q0)(do_count))
			((F1)(n4_adj_3))
		)
		(_use (_entity . SLICE_62)
		)
	)
	(_instantiation SLICE_63I 0 27616 (_component SLICE_63 )
		(_port
			((D1)(n2396))
			((A1)(s_en_c))
			((D0)(n2396))
			((C0)(n2397))
			((A0)(s_en_c))
			((DI0)(n5206))
			((M1)(n2398))
			((LSR)(rst_c))
			((CLK)(sclk_c_c))
			((F0)(n5206))
			((Q0)(n2396))
			((F1)(n9874))
			((Q1)(n2397))
		)
		(_use (_entity . SLICE_63)
		)
	)
	(_instantiation SLICE_64I 0 27620 (_component SLICE_64 )
		(_port
			((D1)(n2399))
			((C1)(n9874))
			((B1)(n9866))
			((A1)(n4))
			((D0)(n9869))
			((C0)(n9878))
			((B0)(n10044))
			((A0)(n9025))
			((DI1)(n8960))
			((DI0)(n2416))
			((LSR)(rst_c))
			((CLK)(sclk_c_c))
			((F0)(n2416))
			((Q0)(n2398))
			((F1)(n8960))
			((Q1)(n2399))
		)
		(_use (_entity . SLICE_64)
		)
	)
	(_instantiation SLICE_65I 0 27624 (_component SLICE_65 )
		(_port
			((D1)(n818))
			((C1)(n10044))
			((B1)(n9916))
			((A1)(n819))
			((D0)(n10044))
			((C0)(rst_c))
			((B0)(n9025))
			((A0)(n2400))
			((DI0)(n5214))
			((LSR)(rst_c))
			((CLK)(sclk_c_c))
			((F0)(n5214))
			((Q0)(n2400))
			((F1)(n9025))
		)
		(_use (_entity . SLICE_65)
		)
	)
	(_instantiation SLICE_66I 0 27628 (_component SLICE_66 )
		(_port
			((D1)(n786))
			((C1)(n819))
			((B1)(n818))
			((A1)(n10044))
			((D0)(n2400))
			((C0)(n9011))
			((B0)(n9868))
			((A0)(n2396))
			((DI0)(n6081))
			((CLK)(n6098))
			((F0)(n6081))
			((Q0)(rst_counter))
			((F1)(n9868))
		)
		(_use (_entity . SLICE_66)
		)
	)
	(_instantiation SLICE_67I 0 27632 (_component SLICE_67 )
		(_port
			((D1)(SR_16_0_shift_count_1))
			((C1)(SR_16_0_shift_count_2))
			((B1)(SR_16_0_shift_count_17))
			((A1)(SR_16_0_n48))
			((D0)(SR_16_0_n55))
			((C0)(SR_16_0_n60))
			((B0)(SR_16_0_n56))
			((A0)(SR_16_0_shift_count_31))
			((DI0)(n63))
			((LSR)(SR_16_0_shift_state))
			((CLK)(sclk_c_c))
			((F0)(n63))
			((Q0)(s_en_c))
			((F1)(SR_16_0_n55))
		)
		(_use (_entity . SLICE_67)
		)
	)
	(_instantiation SLICE_68I 0 27638 (_component SLICE_68 )
		(_port
			((C1)(n8864))
			((B1)(n816))
			((A1)(n8873))
			((D0)(idx_1))
			((A0)(idx_0))
			((M0)(n2398))
			((CLK)(n6086))
			((F0)(n9875))
			((Q0)(shift_strobe))
			((F1)(n9871))
		)
		(_use (_entity . SLICE_68)
		)
	)
	(_instantiation i5790_SLICE_69I 0 27641 (_component i5790_SLICE_69 )
		(_port
			((D1)(count_target_4))
			((A1)(n4394))
			((D0)(idx_1))
			((C0)(idx_0))
			((B0)(idx_2))
			((A0)(n6983))
			((M0)(n9873))
			((OFX0)(count_target_4))
		)
		(_use (_entity . i5790_SLICE_69)
		)
	)
	(_instantiation SLICE_70I 0 27644 (_component SLICE_70 )
		(_port
			((D1)(n9874))
			((C1)(n9869))
			((B1)(n9876))
			((A1)(n9878))
			((D0)(idx_2))
			((C0)(idx_0))
			((B0)(n9876))
			((A0)(idx_1))
			((F0)(n9869))
			((F1)(n6983))
		)
		(_use (_entity . SLICE_70)
		)
	)
	(_instantiation SLICE_71I 0 27647 (_component SLICE_71 )
		(_port
			((D1)(idx_3))
			((C1)(idx_4))
			((B1)(idx_5))
			((D0)(idx_4))
			((C0)(n7355))
			((B0)(n6107))
			((A0)(n8864))
			((F0)(idx_4))
			((F1)(n9876))
		)
		(_use (_entity . SLICE_71)
		)
	)
	(_instantiation SLICE_72I 0 27650 (_component SLICE_72 )
		(_port
			((D1)(idx_0))
			((C1)(n6107))
			((B1)(n7355))
			((A1)(n819))
			((C0)(idx_0))
			((B0)(idx_1))
			((F0)(n9877))
			((F1)(idx_0))
		)
		(_use (_entity . SLICE_72)
		)
	)
	(_instantiation SLICE_73I 0 27653 (_component SLICE_73 )
		(_port
			((D1)(idx_3))
			((C1)(n7355))
			((B1)(n6107))
			((A1)(n816))
			((D0)(idx_5))
			((C0)(idx_3))
			((B0)(idx_4))
			((A0)(idx_2))
			((F0)(n9870))
			((F1)(idx_3))
		)
		(_use (_entity . SLICE_73)
		)
	)
	(_instantiation SLICE_74I 0 27656 (_component SLICE_74 )
		(_port
			((D1)(n7355))
			((C1)(idx_1))
			((B1)(n818))
			((A1)(n6107))
			((C0)(idx_1))
			((A0)(idx_0))
			((F0)(n3))
			((F1)(idx_1))
		)
		(_use (_entity . SLICE_74)
		)
	)
	(_instantiation SLICE_75I 0 27659 (_component SLICE_75 )
		(_port
			((D1)(n7355))
			((C1)(idx_2))
			((B1)(n817))
			((A1)(n6107))
			((D0)(idx_0))
			((C0)(idx_2))
			((B0)(idx_1))
			((F0)(n7629))
			((F1)(idx_2))
		)
		(_use (_entity . SLICE_75)
		)
	)
	(_instantiation SLICE_76I 0 27662 (_component SLICE_76 )
		(_port
			((D1)(rst_c))
			((C1)(n2400))
			((B1)(n2399))
			((A1)(n786))
			((D0)(n7355))
			((C0)(idx_6))
			((B0)(n813))
			((A0)(n6107))
			((F0)(idx_6))
			((F1)(n6107))
		)
		(_use (_entity . SLICE_76)
		)
	)
	(_instantiation SLICE_77I 0 27665 (_component SLICE_77 )
		(_port
			((D1)(n9872))
			((C1)(n2399))
			((B1)(n818))
			((A1)(n786))
			((D0)(n9873))
			((C0)(count_target_9))
			((B0)(n4394))
			((F0)(count_target_9))
			((F1)(n4394))
		)
		(_use (_entity . SLICE_77)
		)
	)
	(_instantiation SLICE_78I 0 27668 (_component SLICE_78 )
		(_port
			((D1)(n9873))
			((C1)(count_target_1))
			((B1)(n4394))
			((D0)(n2399))
			((C0)(s_en_c))
			((B0)(n9028))
			((A0)(n2396))
			((F0)(n9873))
			((F1)(count_target_1))
		)
		(_use (_entity . SLICE_78)
		)
	)
	(_instantiation SLICE_79I 0 27672 (_component SLICE_79 )
		(_port
			((C1)(n2398))
			((B1)(n2397))
			((D0)(n2396))
			((C0)(n9028))
			((B0)(n2400))
			((A0)(s_en_c))
			((F0)(n6098))
			((F1)(n9028))
		)
		(_use (_entity . SLICE_79)
		)
	)
	(_instantiation SLICE_80I 0 27675 (_component SLICE_80 )
		(_port
			((D1)(n8864))
			((C1)(n816))
			((B1)(n817))
			((A1)(n8873))
			((D0)(n786))
			((C0)(n818))
			((B0)(n819))
			((A0)(n10044))
			((F0)(n4))
			((F1)(n10044))
		)
		(_use (_entity . SLICE_80)
		)
	)
	(_instantiation SLICE_81I 0 27678 (_component SLICE_81 )
		(_port
			((C1)(n2400))
			((B1)(rst_c))
			((D0)(n9876))
			((C0)(n9877))
			((B0)(n9878))
			((A0)(idx_2))
			((F0)(n9866))
			((F1)(n9878))
		)
		(_use (_entity . SLICE_81)
		)
	)
	(_instantiation SLICE_82I 0 27681 (_component SLICE_82 )
		(_port
			((D1)(n10044))
			((B1)(n2399))
			((A1)(n786))
			((D0)(n6107))
			((C0)(idx_5))
			((B0)(n7355))
			((A0)(n8873))
			((F0)(idx_5))
			((F1)(n7355))
		)
		(_use (_entity . SLICE_82)
		)
	)
	(_instantiation SR_16_0_SLICE_83I 0 27684 (_component SR_16_0_SLICE_83 )
		(_port
			((D1)(SR_16_0_shift_count_22))
			((C1)(SR_16_0_n54))
			((B1)(SR_16_0_n44))
			((A1)(SR_16_0_shift_count_20))
			((D0)(SR_16_0_n40))
			((C0)(SR_16_0_n58))
			((B0)(SR_16_0_n52))
			((A0)(SR_16_0_n39))
			((F0)(SR_16_0_n60))
			((F1)(SR_16_0_n58))
		)
		(_use (_entity . SR_16_0_SLICE_83)
		)
	)
	(_instantiation SR_16_0_SLICE_84I 0 27689 (_component SR_16_0_SLICE_84 )
		(_port
			((D1)(SR_16_0_n36))
			((C1)(SR_16_0_shift_count_13))
			((B1)(SR_16_0_shift_count_15))
			((A1)(SR_16_0_n50))
			((C0)(SR_16_0_shift_count_16))
			((B0)(SR_16_0_shift_count_21))
			((F0)(SR_16_0_n36))
			((F1)(SR_16_0_n56))
		)
		(_use (_entity . SR_16_0_SLICE_84)
		)
	)
	(_instantiation SLICE_85I 0 27694 (_component SLICE_85 )
		(_port
			((D1)(n9876))
			((C1)(idx_1))
			((B1)(idx_2))
			((A1)(idx_0))
			((D0)(n9876))
			((C0)(idx_0))
			((B0)(idx_2))
			((F0)(n4_adj_2))
			((F1)(SR_16_0_n9851))
		)
		(_use (_entity . SLICE_85)
		)
	)
	(_instantiation SR_16_0_SLICE_86I 0 27697 (_component SR_16_0_SLICE_86 )
		(_port
			((C1)(idx_1))
			((B1)(idx_0))
			((A1)(idx_2))
			((C0)(idx_1))
			((B0)(idx_0))
			((A0)(idx_2))
			((F0)(SR_16_0_n29))
			((F1)(SR_16_0_n9020))
		)
		(_use (_entity . SR_16_0_SLICE_86)
		)
	)
	(_instantiation SLICE_87I 0 27700 (_component SLICE_87 )
		(_port
			((D1)(n9873))
			((B1)(count_target_27))
			((A1)(n4394))
			((D0)(n9873))
			((B0)(n4394))
			((A0)(count_target_28))
			((F0)(count_target_28))
			((F1)(count_target_27))
		)
		(_use (_entity . SLICE_87)
		)
	)
	(_instantiation SLICE_88I 0 27704 (_component SLICE_88 )
		(_port
			((C1)(n9876))
			((B1)(idx_1))
			((A1)(idx_2))
			((D0)(rst_c))
			((C0)(n9876))
			((B0)(n9877))
			((A0)(idx_2))
			((F0)(n9011))
			((F1)(n6989))
		)
		(_use (_entity . SLICE_88)
		)
	)
	(_instantiation SLICE_89I 0 27707 (_component SLICE_89 )
		(_port
			((C1)(n9873))
			((B1)(n4394))
			((A1)(count_target_26))
			((D0)(count_target_30))
			((C0)(n9873))
			((A0)(n4394))
			((F0)(count_target_30))
			((F1)(count_target_26))
		)
		(_use (_entity . SLICE_89)
		)
	)
	(_instantiation SLICE_90I 0 27710 (_component SLICE_90 )
		(_port
			((D1)(n4394))
			((C1)(n9873))
			((A1)(count_target_19))
			((D0)(count_target_29))
			((C0)(n9873))
			((A0)(n4394))
			((F0)(count_target_29))
			((F1)(count_target_19))
		)
		(_use (_entity . SLICE_90)
		)
	)
	(_instantiation SLICE_91I 0 27713 (_component SLICE_91 )
		(_port
			((C1)(n4394))
			((B1)(count_target_18))
			((A1)(n9873))
			((D0)(count_target_25))
			((C0)(n4394))
			((A0)(n9873))
			((F0)(count_target_25))
			((F1)(count_target_18))
		)
		(_use (_entity . SLICE_91)
		)
	)
	(_instantiation SLICE_92I 0 27716 (_component SLICE_92 )
		(_port
			((C1)(n9873))
			((B1)(n4394))
			((D0)(count_target_24))
			((C0)(n9873))
			((B0)(n4394))
			((F0)(count_target_24))
			((F1)(n9867))
		)
		(_use (_entity . SLICE_92)
		)
	)
	(_instantiation SLICE_93I 0 27719 (_component SLICE_93 )
		(_port
			((D1)(n9873))
			((B1)(count_target_17))
			((A1)(n4394))
			((D0)(count_target_23))
			((B0)(n9873))
			((A0)(n4394))
			((F0)(count_target_23))
			((F1)(count_target_17))
		)
		(_use (_entity . SLICE_93)
		)
	)
	(_instantiation SLICE_94I 0 27722 (_component SLICE_94 )
		(_port
			((D1)(n4394))
			((C1)(n9873))
			((A1)(count_target_16))
			((D0)(n4394))
			((C0)(n9873))
			((B0)(count_target_22))
			((F0)(count_target_22))
			((F1)(count_target_16))
		)
		(_use (_entity . SLICE_94)
		)
	)
	(_instantiation SLICE_95I 0 27726 (_component SLICE_95 )
		(_port
			((C1)(n4394))
			((B1)(n9873))
			((A1)(count_target_0))
			((C0)(n9873))
			((B0)(count_target_21))
			((A0)(n4394))
			((F0)(count_target_21))
			((F1)(count_target_0))
		)
		(_use (_entity . SLICE_95)
		)
	)
	(_instantiation SLICE_96I 0 27730 (_component SLICE_96 )
		(_port
			((D1)(n9873))
			((C1)(count_target_15))
			((A1)(n4394))
			((C0)(n9873))
			((B0)(n4394))
			((A0)(count_target_20))
			((F0)(count_target_20))
			((F1)(count_target_15))
		)
		(_use (_entity . SLICE_96)
		)
	)
	(_instantiation SLICE_97I 0 27734 (_component SLICE_97 )
		(_port
			((D1)(n4394))
			((C1)(n9873))
			((B1)(count_target_14))
			((C0)(n9873))
			((B0)(n4394))
			((A0)(count_target_10))
			((F0)(count_target_10))
			((F1)(count_target_14))
		)
		(_use (_entity . SLICE_97)
		)
	)
	(_instantiation SLICE_98I 0 27738 (_component SLICE_98 )
		(_port
			((D1)(count_target_13))
			((C1)(n9873))
			((B1)(n4394))
			((D0)(n4394))
			((C0)(count_target_11))
			((B0)(n9873))
			((F0)(count_target_11))
			((F1)(count_target_13))
		)
		(_use (_entity . SLICE_98)
		)
	)
	(_instantiation SLICE_99I 0 27742 (_component SLICE_99 )
		(_port
			((B1)(n786))
			((A1)(n2399))
			((D0)(n2399))
			((A0)(n2398))
			((F0)(n6086))
			((F1)(n9916))
		)
		(_use (_entity . SLICE_99)
		)
	)
	(_instantiation SR_16_0_SLICE_100I 0 27745 (_component SR_16_0_SLICE_100 )
		(_port
			((C1)(SR_16_0_shift_state))
			((B1)(shift_strobe))
			((C0)(SR_16_0_shift_state))
			((A0)(n63))
			((F0)(SR_16_0_n9864))
			((F1)(SR_16_0_n6710))
		)
		(_use (_entity . SR_16_0_SLICE_100)
		)
	)
	(_instantiation SR_16_0_SLICE_101I 0 27749 (_component SR_16_0_SLICE_101 )
		(_port
			((D1)(SR_16_0_shift_count_10))
			((C1)(SR_16_0_shift_count_4))
			((B1)(SR_16_0_shift_count_18))
			((A1)(SR_16_0_shift_count_6))
			((D0)(SR_16_0_shift_count_3))
			((B0)(SR_16_0_shift_count_26))
			((F0)(SR_16_0_n44))
			((F1)(SR_16_0_n54))
		)
		(_use (_entity . SR_16_0_SLICE_101)
		)
	)
	(_instantiation SR_16_0_SLICE_102I 0 27754 (_component SR_16_0_SLICE_102 )
		(_port
			((D1)(SR_16_0_shift_count_5))
			((A1)(SR_16_0_shift_count_30))
			((C0)(SR_16_0_shift_count_8))
			((B0)(SR_16_0_shift_count_7))
			((F0)(SR_16_0_n40))
			((F1)(SR_16_0_n39))
		)
		(_use (_entity . SR_16_0_SLICE_102)
		)
	)
	(_instantiation SLICE_103I 0 27758 (_component SLICE_103 )
		(_port
			((D1)(n9873))
			((C1)(count_target_12))
			((A1)(n4394))
			((C0)(n819))
			((A0)(n10044))
			((F0)(n9872))
			((F1)(count_target_12))
		)
		(_use (_entity . SLICE_103)
		)
	)
	(_instantiation SLICE_104I 0 27761 (_component SLICE_104 )
		(_port
			((D0)(SR_16_0_shift_count_29))
			((C0)(SR_16_0_shift_count_9))
			((B0)(SR_16_0_shift_count_25))
			((A0)(SR_16_0_shift_count_0))
			((F0)(SR_16_0_n48))
			((F1)(GND_net))
		)
		(_use (_entity . SLICE_104)
		)
	)
	(_instantiation mosiI 0 27765 (_component mosiB )
		(_port
			((IOLDO)(mosi_c))
			((mosiS)(mosi))
		)
		(_use (_entity . mosiB)
		)
	)
	(_instantiation mosi_MGIOLI 0 27767 (_component mosi_MGIOL )
		(_port
			((IOLDO)(mosi_c))
			((OPOS)(SR_16_0_data_15))
			((CE)(SR_16_0_n9864))
			((CLK)(sclk_c_c))
		)
		(_use (_entity . mosi_MGIOL)
		)
	)
	(_instantiation sclkI 0 27770 (_component sclkB )
		(_port
			((PADDO)(sclk_c_c))
			((sclkS)(sclk))
		)
		(_use (_entity . sclkB)
		)
	)
	(_instantiation rstI 0 27772 (_component rstB )
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_entity . rstB)
		)
	)
	(_instantiation clkI 0 27774 (_component clkB )
		(_port
			((PADDI)(sclk_c_c))
			((clkS)(clk))
		)
		(_use (_entity . clkB)
		)
	)
	(_instantiation leds_0I 0 27776 (_component leds_0B )
		(_port
			((PADDO)(GND_net))
			((leds0)(leds(0)))
		)
		(_use (_entity . leds_0B)
		)
	)
	(_instantiation leds_1I 0 27778 (_component leds_1B )
		(_port
			((PADDO)(GND_net))
			((leds1)(leds(1)))
		)
		(_use (_entity . leds_1B)
		)
	)
	(_instantiation leds_2I 0 27780 (_component leds_2B )
		(_port
			((PADDO)(GND_net))
			((leds2)(leds(2)))
		)
		(_use (_entity . leds_2B)
		)
	)
	(_instantiation leds_3I 0 27782 (_component leds_3B )
		(_port
			((PADDO)(GND_net))
			((leds3)(leds(3)))
		)
		(_use (_entity . leds_3B)
		)
	)
	(_instantiation leds_4I 0 27784 (_component leds_4B )
		(_port
			((PADDO)(GND_net))
			((leds4)(leds(4)))
		)
		(_use (_entity . leds_4B)
		)
	)
	(_instantiation leds_5I 0 27786 (_component leds_5B )
		(_port
			((PADDO)(GND_net))
			((leds5)(leds(5)))
		)
		(_use (_entity . leds_5B)
		)
	)
	(_instantiation leds_6I 0 27788 (_component leds_6B )
		(_port
			((PADDO)(GND_net))
			((leds6)(leds(6)))
		)
		(_use (_entity . leds_6B)
		)
	)
	(_instantiation leds_7I 0 27790 (_component leds_7B )
		(_port
			((PADDO)(GND_net))
			((leds7)(leds(7)))
		)
		(_use (_entity . leds_7B)
		)
	)
	(_instantiation uart_txI 0 27792 (_component uart_txB )
		(_port
			((PADDO)(GND_net))
			((uarttx)(uart_tx))
		)
		(_use (_entity . uart_txB)
		)
	)
	(_instantiation s_enI 0 27794 (_component s_enB )
		(_port
			((PADDO)(s_en_c))
			((sen)(s_en))
		)
		(_use (_entity . s_enB)
		)
	)
	(_instantiation GSR_INST 0 27796 (_component GSR_INSTB )
		(_port
			((GSRNET)(rst_counter))
		)
		(_use (_entity . GSR_INSTB)
		)
	)
	(_instantiation VHI_INST 0 27798 (_component .machxo2.components.vhi )
		(_port
			((z)(VCCI))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation PUR_INST 0 27800 (_component .machxo2.components.pur )
		(_port
			((pur)(VCCI))
		)
		(_use (_entity machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26305 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 26305 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 26305 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 26306 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 26306 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 26306 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 26307 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 26307 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 26308 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 26308 (_entity (_out ))))
		(_signal (_internal count_32_bit_30 ~extieee.std_logic_1164.STD_LOGIC 0 26315 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_29 ~extieee.std_logic_1164.STD_LOGIC 0 26316 (_architecture (_uni ))))
		(_signal (_internal n131 ~extieee.std_logic_1164.STD_LOGIC 0 26317 (_architecture (_uni ))))
		(_signal (_internal n10042 ~extieee.std_logic_1164.STD_LOGIC 0 26318 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 26319 (_architecture (_uni ))))
		(_signal (_internal sclk_c_c ~extieee.std_logic_1164.STD_LOGIC 0 26320 (_architecture (_uni ))))
		(_signal (_internal n8617 ~extieee.std_logic_1164.STD_LOGIC 0 26321 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_28 ~extieee.std_logic_1164.STD_LOGIC 0 26322 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_27 ~extieee.std_logic_1164.STD_LOGIC 0 26323 (_architecture (_uni ))))
		(_signal (_internal n10043 ~extieee.std_logic_1164.STD_LOGIC 0 26324 (_architecture (_uni ))))
		(_signal (_internal n134_adj_4 ~extieee.std_logic_1164.STD_LOGIC 0 26325 (_architecture (_uni ))))
		(_signal (_internal n8616 ~extieee.std_logic_1164.STD_LOGIC 0 26326 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_26 ~extieee.std_logic_1164.STD_LOGIC 0 26327 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_25 ~extieee.std_logic_1164.STD_LOGIC 0 26328 (_architecture (_uni ))))
		(_signal (_internal n135 ~extieee.std_logic_1164.STD_LOGIC 0 26329 (_architecture (_uni ))))
		(_signal (_internal n136 ~extieee.std_logic_1164.STD_LOGIC 0 26330 (_architecture (_uni ))))
		(_signal (_internal n8615 ~extieee.std_logic_1164.STD_LOGIC 0 26331 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_24 ~extieee.std_logic_1164.STD_LOGIC 0 26332 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_23 ~extieee.std_logic_1164.STD_LOGIC 0 26333 (_architecture (_uni ))))
		(_signal (_internal n137 ~extieee.std_logic_1164.STD_LOGIC 0 26334 (_architecture (_uni ))))
		(_signal (_internal n138 ~extieee.std_logic_1164.STD_LOGIC 0 26335 (_architecture (_uni ))))
		(_signal (_internal n8614 ~extieee.std_logic_1164.STD_LOGIC 0 26336 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_22 ~extieee.std_logic_1164.STD_LOGIC 0 26337 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_21 ~extieee.std_logic_1164.STD_LOGIC 0 26338 (_architecture (_uni ))))
		(_signal (_internal n139 ~extieee.std_logic_1164.STD_LOGIC 0 26339 (_architecture (_uni ))))
		(_signal (_internal n140 ~extieee.std_logic_1164.STD_LOGIC 0 26340 (_architecture (_uni ))))
		(_signal (_internal n8613 ~extieee.std_logic_1164.STD_LOGIC 0 26341 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_20 ~extieee.std_logic_1164.STD_LOGIC 0 26342 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_19 ~extieee.std_logic_1164.STD_LOGIC 0 26343 (_architecture (_uni ))))
		(_signal (_internal n141 ~extieee.std_logic_1164.STD_LOGIC 0 26344 (_architecture (_uni ))))
		(_signal (_internal n142 ~extieee.std_logic_1164.STD_LOGIC 0 26345 (_architecture (_uni ))))
		(_signal (_internal n8612 ~extieee.std_logic_1164.STD_LOGIC 0 26346 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_18 ~extieee.std_logic_1164.STD_LOGIC 0 26347 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_17 ~extieee.std_logic_1164.STD_LOGIC 0 26348 (_architecture (_uni ))))
		(_signal (_internal n143 ~extieee.std_logic_1164.STD_LOGIC 0 26349 (_architecture (_uni ))))
		(_signal (_internal n144 ~extieee.std_logic_1164.STD_LOGIC 0 26350 (_architecture (_uni ))))
		(_signal (_internal n8611 ~extieee.std_logic_1164.STD_LOGIC 0 26351 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_16 ~extieee.std_logic_1164.STD_LOGIC 0 26352 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_15 ~extieee.std_logic_1164.STD_LOGIC 0 26353 (_architecture (_uni ))))
		(_signal (_internal n145 ~extieee.std_logic_1164.STD_LOGIC 0 26354 (_architecture (_uni ))))
		(_signal (_internal n146 ~extieee.std_logic_1164.STD_LOGIC 0 26355 (_architecture (_uni ))))
		(_signal (_internal n8610 ~extieee.std_logic_1164.STD_LOGIC 0 26356 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_14 ~extieee.std_logic_1164.STD_LOGIC 0 26357 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_13 ~extieee.std_logic_1164.STD_LOGIC 0 26358 (_architecture (_uni ))))
		(_signal (_internal n147 ~extieee.std_logic_1164.STD_LOGIC 0 26359 (_architecture (_uni ))))
		(_signal (_internal n148 ~extieee.std_logic_1164.STD_LOGIC 0 26360 (_architecture (_uni ))))
		(_signal (_internal n8609 ~extieee.std_logic_1164.STD_LOGIC 0 26361 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_12 ~extieee.std_logic_1164.STD_LOGIC 0 26362 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_11 ~extieee.std_logic_1164.STD_LOGIC 0 26363 (_architecture (_uni ))))
		(_signal (_internal n149 ~extieee.std_logic_1164.STD_LOGIC 0 26364 (_architecture (_uni ))))
		(_signal (_internal n150 ~extieee.std_logic_1164.STD_LOGIC 0 26365 (_architecture (_uni ))))
		(_signal (_internal n8608 ~extieee.std_logic_1164.STD_LOGIC 0 26366 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_10 ~extieee.std_logic_1164.STD_LOGIC 0 26367 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_9 ~extieee.std_logic_1164.STD_LOGIC 0 26368 (_architecture (_uni ))))
		(_signal (_internal n151 ~extieee.std_logic_1164.STD_LOGIC 0 26369 (_architecture (_uni ))))
		(_signal (_internal n152 ~extieee.std_logic_1164.STD_LOGIC 0 26370 (_architecture (_uni ))))
		(_signal (_internal n8607 ~extieee.std_logic_1164.STD_LOGIC 0 26371 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_8 ~extieee.std_logic_1164.STD_LOGIC 0 26372 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_7 ~extieee.std_logic_1164.STD_LOGIC 0 26373 (_architecture (_uni ))))
		(_signal (_internal n153 ~extieee.std_logic_1164.STD_LOGIC 0 26374 (_architecture (_uni ))))
		(_signal (_internal n154 ~extieee.std_logic_1164.STD_LOGIC 0 26375 (_architecture (_uni ))))
		(_signal (_internal n8606 ~extieee.std_logic_1164.STD_LOGIC 0 26376 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_6 ~extieee.std_logic_1164.STD_LOGIC 0 26377 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_5 ~extieee.std_logic_1164.STD_LOGIC 0 26378 (_architecture (_uni ))))
		(_signal (_internal n155 ~extieee.std_logic_1164.STD_LOGIC 0 26379 (_architecture (_uni ))))
		(_signal (_internal n10041 ~extieee.std_logic_1164.STD_LOGIC 0 26380 (_architecture (_uni ))))
		(_signal (_internal n8605 ~extieee.std_logic_1164.STD_LOGIC 0 26381 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_4 ~extieee.std_logic_1164.STD_LOGIC 0 26382 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_3 ~extieee.std_logic_1164.STD_LOGIC 0 26383 (_architecture (_uni ))))
		(_signal (_internal n157 ~extieee.std_logic_1164.STD_LOGIC 0 26384 (_architecture (_uni ))))
		(_signal (_internal n158 ~extieee.std_logic_1164.STD_LOGIC 0 26385 (_architecture (_uni ))))
		(_signal (_internal n8604 ~extieee.std_logic_1164.STD_LOGIC 0 26386 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_2 ~extieee.std_logic_1164.STD_LOGIC 0 26387 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_1 ~extieee.std_logic_1164.STD_LOGIC 0 26388 (_architecture (_uni ))))
		(_signal (_internal n159 ~extieee.std_logic_1164.STD_LOGIC 0 26389 (_architecture (_uni ))))
		(_signal (_internal n160 ~extieee.std_logic_1164.STD_LOGIC 0 26390 (_architecture (_uni ))))
		(_signal (_internal n8603 ~extieee.std_logic_1164.STD_LOGIC 0 26391 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_0 ~extieee.std_logic_1164.STD_LOGIC 0 26392 (_architecture (_uni ))))
		(_signal (_internal n161 ~extieee.std_logic_1164.STD_LOGIC 0 26393 (_architecture (_uni ))))
		(_signal (_internal idx_6 ~extieee.std_logic_1164.STD_LOGIC 0 26394 (_architecture (_uni ))))
		(_signal (_internal idx_5 ~extieee.std_logic_1164.STD_LOGIC 0 26395 (_architecture (_uni ))))
		(_signal (_internal n8589 ~extieee.std_logic_1164.STD_LOGIC 0 26396 (_architecture (_uni ))))
		(_signal (_internal n8873 ~extieee.std_logic_1164.STD_LOGIC 0 26397 (_architecture (_uni ))))
		(_signal (_internal n813 ~extieee.std_logic_1164.STD_LOGIC 0 26398 (_architecture (_uni ))))
		(_signal (_internal idx_4 ~extieee.std_logic_1164.STD_LOGIC 0 26399 (_architecture (_uni ))))
		(_signal (_internal idx_3 ~extieee.std_logic_1164.STD_LOGIC 0 26400 (_architecture (_uni ))))
		(_signal (_internal n10019 ~extieee.std_logic_1164.STD_LOGIC 0 26401 (_architecture (_uni ))))
		(_signal (_internal n816 ~extieee.std_logic_1164.STD_LOGIC 0 26402 (_architecture (_uni ))))
		(_signal (_internal n8864 ~extieee.std_logic_1164.STD_LOGIC 0 26403 (_architecture (_uni ))))
		(_signal (_internal idx_2 ~extieee.std_logic_1164.STD_LOGIC 0 26404 (_architecture (_uni ))))
		(_signal (_internal idx_1 ~extieee.std_logic_1164.STD_LOGIC 0 26405 (_architecture (_uni ))))
		(_signal (_internal n9926 ~extieee.std_logic_1164.STD_LOGIC 0 26406 (_architecture (_uni ))))
		(_signal (_internal n818 ~extieee.std_logic_1164.STD_LOGIC 0 26407 (_architecture (_uni ))))
		(_signal (_internal n817 ~extieee.std_logic_1164.STD_LOGIC 0 26408 (_architecture (_uni ))))
		(_signal (_internal idx_0 ~extieee.std_logic_1164.STD_LOGIC 0 26409 (_architecture (_uni ))))
		(_signal (_internal n819 ~extieee.std_logic_1164.STD_LOGIC 0 26410 (_architecture (_uni ))))
		(_signal (_internal n8394 ~extieee.std_logic_1164.STD_LOGIC 0 26411 (_architecture (_uni ))))
		(_signal (_internal n786 ~extieee.std_logic_1164.STD_LOGIC 0 26412 (_architecture (_uni ))))
		(_signal (_internal count_target_1 ~extieee.std_logic_1164.STD_LOGIC 0 26413 (_architecture (_uni ))))
		(_signal (_internal count_target_0 ~extieee.std_logic_1164.STD_LOGIC 0 26414 (_architecture (_uni ))))
		(_signal (_internal count_target_2 ~extieee.std_logic_1164.STD_LOGIC 0 26415 (_architecture (_uni ))))
		(_signal (_internal count_target_3 ~extieee.std_logic_1164.STD_LOGIC 0 26416 (_architecture (_uni ))))
		(_signal (_internal n8393 ~extieee.std_logic_1164.STD_LOGIC 0 26417 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_31 ~extieee.std_logic_1164.STD_LOGIC 0 26418 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n135 ~extieee.std_logic_1164.STD_LOGIC 0 26419 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n9865 ~extieee.std_logic_1164.STD_LOGIC 0 26420 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n6710 ~extieee.std_logic_1164.STD_LOGIC 0 26421 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8634 ~extieee.std_logic_1164.STD_LOGIC 0 26422 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_30 ~extieee.std_logic_1164.STD_LOGIC 0 26423 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_29 ~extieee.std_logic_1164.STD_LOGIC 0 26424 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n136 ~extieee.std_logic_1164.STD_LOGIC 0 26425 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n137 ~extieee.std_logic_1164.STD_LOGIC 0 26426 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8633 ~extieee.std_logic_1164.STD_LOGIC 0 26427 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_28 ~extieee.std_logic_1164.STD_LOGIC 0 26428 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_27 ~extieee.std_logic_1164.STD_LOGIC 0 26429 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n138 ~extieee.std_logic_1164.STD_LOGIC 0 26430 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n139 ~extieee.std_logic_1164.STD_LOGIC 0 26431 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8632 ~extieee.std_logic_1164.STD_LOGIC 0 26432 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_26 ~extieee.std_logic_1164.STD_LOGIC 0 26433 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_25 ~extieee.std_logic_1164.STD_LOGIC 0 26434 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n140 ~extieee.std_logic_1164.STD_LOGIC 0 26435 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n141 ~extieee.std_logic_1164.STD_LOGIC 0 26436 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8631 ~extieee.std_logic_1164.STD_LOGIC 0 26437 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_24 ~extieee.std_logic_1164.STD_LOGIC 0 26438 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_23 ~extieee.std_logic_1164.STD_LOGIC 0 26439 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n142 ~extieee.std_logic_1164.STD_LOGIC 0 26440 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n143 ~extieee.std_logic_1164.STD_LOGIC 0 26441 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8630 ~extieee.std_logic_1164.STD_LOGIC 0 26442 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_22 ~extieee.std_logic_1164.STD_LOGIC 0 26443 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_21 ~extieee.std_logic_1164.STD_LOGIC 0 26444 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n144 ~extieee.std_logic_1164.STD_LOGIC 0 26445 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n145 ~extieee.std_logic_1164.STD_LOGIC 0 26446 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8629 ~extieee.std_logic_1164.STD_LOGIC 0 26447 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_20 ~extieee.std_logic_1164.STD_LOGIC 0 26448 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_19 ~extieee.std_logic_1164.STD_LOGIC 0 26449 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n146 ~extieee.std_logic_1164.STD_LOGIC 0 26450 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n147 ~extieee.std_logic_1164.STD_LOGIC 0 26451 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8628 ~extieee.std_logic_1164.STD_LOGIC 0 26452 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_18 ~extieee.std_logic_1164.STD_LOGIC 0 26453 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_17 ~extieee.std_logic_1164.STD_LOGIC 0 26454 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n148 ~extieee.std_logic_1164.STD_LOGIC 0 26455 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n149 ~extieee.std_logic_1164.STD_LOGIC 0 26456 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8627 ~extieee.std_logic_1164.STD_LOGIC 0 26457 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_16 ~extieee.std_logic_1164.STD_LOGIC 0 26458 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_15 ~extieee.std_logic_1164.STD_LOGIC 0 26459 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n150 ~extieee.std_logic_1164.STD_LOGIC 0 26460 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n151 ~extieee.std_logic_1164.STD_LOGIC 0 26461 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8626 ~extieee.std_logic_1164.STD_LOGIC 0 26462 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_14 ~extieee.std_logic_1164.STD_LOGIC 0 26463 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_13 ~extieee.std_logic_1164.STD_LOGIC 0 26464 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n152 ~extieee.std_logic_1164.STD_LOGIC 0 26465 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n153 ~extieee.std_logic_1164.STD_LOGIC 0 26466 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8625 ~extieee.std_logic_1164.STD_LOGIC 0 26467 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_12 ~extieee.std_logic_1164.STD_LOGIC 0 26468 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_11 ~extieee.std_logic_1164.STD_LOGIC 0 26469 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n154 ~extieee.std_logic_1164.STD_LOGIC 0 26470 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n155_adj_1 ~extieee.std_logic_1164.STD_LOGIC 0 26471 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8624 ~extieee.std_logic_1164.STD_LOGIC 0 26472 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_10 ~extieee.std_logic_1164.STD_LOGIC 0 26473 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_9 ~extieee.std_logic_1164.STD_LOGIC 0 26474 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n156 ~extieee.std_logic_1164.STD_LOGIC 0 26475 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n157 ~extieee.std_logic_1164.STD_LOGIC 0 26476 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8623 ~extieee.std_logic_1164.STD_LOGIC 0 26477 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_8 ~extieee.std_logic_1164.STD_LOGIC 0 26478 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_7 ~extieee.std_logic_1164.STD_LOGIC 0 26479 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n158 ~extieee.std_logic_1164.STD_LOGIC 0 26480 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n159 ~extieee.std_logic_1164.STD_LOGIC 0 26481 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8622 ~extieee.std_logic_1164.STD_LOGIC 0 26482 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_6 ~extieee.std_logic_1164.STD_LOGIC 0 26483 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_5 ~extieee.std_logic_1164.STD_LOGIC 0 26484 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n160 ~extieee.std_logic_1164.STD_LOGIC 0 26485 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n161 ~extieee.std_logic_1164.STD_LOGIC 0 26486 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8621 ~extieee.std_logic_1164.STD_LOGIC 0 26487 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_4 ~extieee.std_logic_1164.STD_LOGIC 0 26488 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_3 ~extieee.std_logic_1164.STD_LOGIC 0 26489 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n162 ~extieee.std_logic_1164.STD_LOGIC 0 26490 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n163 ~extieee.std_logic_1164.STD_LOGIC 0 26491 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8620 ~extieee.std_logic_1164.STD_LOGIC 0 26492 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_2 ~extieee.std_logic_1164.STD_LOGIC 0 26493 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_1 ~extieee.std_logic_1164.STD_LOGIC 0 26494 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n164 ~extieee.std_logic_1164.STD_LOGIC 0 26495 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n165 ~extieee.std_logic_1164.STD_LOGIC 0 26496 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8619 ~extieee.std_logic_1164.STD_LOGIC 0 26497 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_0 ~extieee.std_logic_1164.STD_LOGIC 0 26498 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n166 ~extieee.std_logic_1164.STD_LOGIC 0 26499 (_architecture (_uni ))))
		(_signal (_internal count_target_5 ~extieee.std_logic_1164.STD_LOGIC 0 26500 (_architecture (_uni ))))
		(_signal (_internal count_target_4 ~extieee.std_logic_1164.STD_LOGIC 0 26501 (_architecture (_uni ))))
		(_signal (_internal count_target_6 ~extieee.std_logic_1164.STD_LOGIC 0 26502 (_architecture (_uni ))))
		(_signal (_internal count_target_7 ~extieee.std_logic_1164.STD_LOGIC 0 26503 (_architecture (_uni ))))
		(_signal (_internal n8392 ~extieee.std_logic_1164.STD_LOGIC 0 26504 (_architecture (_uni ))))
		(_signal (_internal count_target_8 ~extieee.std_logic_1164.STD_LOGIC 0 26505 (_architecture (_uni ))))
		(_signal (_internal count_target_9 ~extieee.std_logic_1164.STD_LOGIC 0 26506 (_architecture (_uni ))))
		(_signal (_internal count_target_10 ~extieee.std_logic_1164.STD_LOGIC 0 26507 (_architecture (_uni ))))
		(_signal (_internal count_target_11 ~extieee.std_logic_1164.STD_LOGIC 0 26508 (_architecture (_uni ))))
		(_signal (_internal n8391 ~extieee.std_logic_1164.STD_LOGIC 0 26509 (_architecture (_uni ))))
		(_signal (_internal count_target_13 ~extieee.std_logic_1164.STD_LOGIC 0 26510 (_architecture (_uni ))))
		(_signal (_internal count_target_12 ~extieee.std_logic_1164.STD_LOGIC 0 26511 (_architecture (_uni ))))
		(_signal (_internal count_target_15 ~extieee.std_logic_1164.STD_LOGIC 0 26512 (_architecture (_uni ))))
		(_signal (_internal count_target_14 ~extieee.std_logic_1164.STD_LOGIC 0 26513 (_architecture (_uni ))))
		(_signal (_internal n8390 ~extieee.std_logic_1164.STD_LOGIC 0 26514 (_architecture (_uni ))))
		(_signal (_internal count_target_17 ~extieee.std_logic_1164.STD_LOGIC 0 26515 (_architecture (_uni ))))
		(_signal (_internal count_target_16 ~extieee.std_logic_1164.STD_LOGIC 0 26516 (_architecture (_uni ))))
		(_signal (_internal count_target_18 ~extieee.std_logic_1164.STD_LOGIC 0 26517 (_architecture (_uni ))))
		(_signal (_internal count_target_19 ~extieee.std_logic_1164.STD_LOGIC 0 26518 (_architecture (_uni ))))
		(_signal (_internal n8389 ~extieee.std_logic_1164.STD_LOGIC 0 26519 (_architecture (_uni ))))
		(_signal (_internal count_target_21 ~extieee.std_logic_1164.STD_LOGIC 0 26520 (_architecture (_uni ))))
		(_signal (_internal count_target_20 ~extieee.std_logic_1164.STD_LOGIC 0 26521 (_architecture (_uni ))))
		(_signal (_internal count_target_23 ~extieee.std_logic_1164.STD_LOGIC 0 26522 (_architecture (_uni ))))
		(_signal (_internal count_target_22 ~extieee.std_logic_1164.STD_LOGIC 0 26523 (_architecture (_uni ))))
		(_signal (_internal n8388 ~extieee.std_logic_1164.STD_LOGIC 0 26524 (_architecture (_uni ))))
		(_signal (_internal count_target_25 ~extieee.std_logic_1164.STD_LOGIC 0 26525 (_architecture (_uni ))))
		(_signal (_internal count_target_24 ~extieee.std_logic_1164.STD_LOGIC 0 26526 (_architecture (_uni ))))
		(_signal (_internal count_target_26 ~extieee.std_logic_1164.STD_LOGIC 0 26527 (_architecture (_uni ))))
		(_signal (_internal count_target_27 ~extieee.std_logic_1164.STD_LOGIC 0 26528 (_architecture (_uni ))))
		(_signal (_internal n8387 ~extieee.std_logic_1164.STD_LOGIC 0 26529 (_architecture (_uni ))))
		(_signal (_internal count_target_28 ~extieee.std_logic_1164.STD_LOGIC 0 26530 (_architecture (_uni ))))
		(_signal (_internal count_target_29 ~extieee.std_logic_1164.STD_LOGIC 0 26531 (_architecture (_uni ))))
		(_signal (_internal count_target_30 ~extieee.std_logic_1164.STD_LOGIC 0 26532 (_architecture (_uni ))))
		(_signal (_internal n3 ~extieee.std_logic_1164.STD_LOGIC 0 26533 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n9864 ~extieee.std_logic_1164.STD_LOGIC 0 26534 (_architecture (_uni ))))
		(_signal (_internal n9870 ~extieee.std_logic_1164.STD_LOGIC 0 26535 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_0 ~extieee.std_logic_1164.STD_LOGIC 0 26536 (_architecture (_uni ))))
		(_signal (_internal n9877 ~extieee.std_logic_1164.STD_LOGIC 0 26537 (_architecture (_uni ))))
		(_signal (_internal n63 ~extieee.std_logic_1164.STD_LOGIC 0 26538 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state ~extieee.std_logic_1164.STD_LOGIC 0 26539 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n2789 ~extieee.std_logic_1164.STD_LOGIC 0 26540 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n9019 ~extieee.std_logic_1164.STD_LOGIC 0 26541 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n155 ~extieee.std_logic_1164.STD_LOGIC 0 26542 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_1 ~extieee.std_logic_1164.STD_LOGIC 0 26543 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_2 ~extieee.std_logic_1164.STD_LOGIC 0 26544 (_architecture (_uni ))))
		(_signal (_internal n9876 ~extieee.std_logic_1164.STD_LOGIC 0 26545 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n29 ~extieee.std_logic_1164.STD_LOGIC 0 26546 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n2791 ~extieee.std_logic_1164.STD_LOGIC 0 26547 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8996 ~extieee.std_logic_1164.STD_LOGIC 0 26548 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_3 ~extieee.std_logic_1164.STD_LOGIC 0 26549 (_architecture (_uni ))))
		(_signal (_internal n4_adj_2 ~extieee.std_logic_1164.STD_LOGIC 0 26550 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_4 ~extieee.std_logic_1164.STD_LOGIC 0 26551 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n9020 ~extieee.std_logic_1164.STD_LOGIC 0 26552 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n2793 ~extieee.std_logic_1164.STD_LOGIC 0 26553 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n8992 ~extieee.std_logic_1164.STD_LOGIC 0 26554 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_5 ~extieee.std_logic_1164.STD_LOGIC 0 26555 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_6 ~extieee.std_logic_1164.STD_LOGIC 0 26556 (_architecture (_uni ))))
		(_signal (_internal n9875 ~extieee.std_logic_1164.STD_LOGIC 0 26557 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n2795 ~extieee.std_logic_1164.STD_LOGIC 0 26558 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n2794 ~extieee.std_logic_1164.STD_LOGIC 0 26559 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_7 ~extieee.std_logic_1164.STD_LOGIC 0 26560 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_8 ~extieee.std_logic_1164.STD_LOGIC 0 26561 (_architecture (_uni ))))
		(_signal (_internal n7629 ~extieee.std_logic_1164.STD_LOGIC 0 26562 (_architecture (_uni ))))
		(_signal (_internal n6989 ~extieee.std_logic_1164.STD_LOGIC 0 26563 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n2797 ~extieee.std_logic_1164.STD_LOGIC 0 26564 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n2796 ~extieee.std_logic_1164.STD_LOGIC 0 26565 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_9 ~extieee.std_logic_1164.STD_LOGIC 0 26566 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_10 ~extieee.std_logic_1164.STD_LOGIC 0 26567 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n2799 ~extieee.std_logic_1164.STD_LOGIC 0 26568 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n2798 ~extieee.std_logic_1164.STD_LOGIC 0 26569 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_11 ~extieee.std_logic_1164.STD_LOGIC 0 26570 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_12 ~extieee.std_logic_1164.STD_LOGIC 0 26571 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n9851 ~extieee.std_logic_1164.STD_LOGIC 0 26572 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n2801 ~extieee.std_logic_1164.STD_LOGIC 0 26573 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n9852 ~extieee.std_logic_1164.STD_LOGIC 0 26574 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_13 ~extieee.std_logic_1164.STD_LOGIC 0 26575 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_14 ~extieee.std_logic_1164.STD_LOGIC 0 26576 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n2803 ~extieee.std_logic_1164.STD_LOGIC 0 26577 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n2802 ~extieee.std_logic_1164.STD_LOGIC 0 26578 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_15 ~extieee.std_logic_1164.STD_LOGIC 0 26579 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next ~extieee.std_logic_1164.STD_LOGIC 0 26580 (_architecture (_uni ))))
		(_signal (_internal rst_c ~extieee.std_logic_1164.STD_LOGIC 0 26581 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n50 ~extieee.std_logic_1164.STD_LOGIC 0 26582 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n52 ~extieee.std_logic_1164.STD_LOGIC 0 26583 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 26584 (_architecture (_uni ))))
		(_signal (_internal n9871 ~extieee.std_logic_1164.STD_LOGIC 0 26585 (_architecture (_uni ))))
		(_signal (_internal n6983 ~extieee.std_logic_1164.STD_LOGIC 0 26586 (_architecture (_uni ))))
		(_signal (_internal n7616 ~extieee.std_logic_1164.STD_LOGIC 0 26587 (_architecture (_uni ))))
		(_signal (_internal n9873 ~extieee.std_logic_1164.STD_LOGIC 0 26588 (_architecture (_uni ))))
		(_signal (_internal n9867 ~extieee.std_logic_1164.STD_LOGIC 0 26589 (_architecture (_uni ))))
		(_signal (_internal n6066 ~extieee.std_logic_1164.STD_LOGIC 0 26590 (_architecture (_uni ))))
		(_signal (_internal n7644 ~extieee.std_logic_1164.STD_LOGIC 0 26591 (_architecture (_uni ))))
		(_signal (_internal n10044 ~extieee.std_logic_1164.STD_LOGIC 0 26592 (_architecture (_uni ))))
		(_signal (_internal n7614 ~extieee.std_logic_1164.STD_LOGIC 0 26593 (_architecture (_uni ))))
		(_signal (_internal n6054 ~extieee.std_logic_1164.STD_LOGIC 0 26594 (_architecture (_uni ))))
		(_signal (_internal n6051 ~extieee.std_logic_1164.STD_LOGIC 0 26595 (_architecture (_uni ))))
		(_signal (_internal n2396 ~extieee.std_logic_1164.STD_LOGIC 0 26596 (_architecture (_uni ))))
		(_signal (_internal n2400 ~extieee.std_logic_1164.STD_LOGIC 0 26597 (_architecture (_uni ))))
		(_signal (_internal n9011 ~extieee.std_logic_1164.STD_LOGIC 0 26598 (_architecture (_uni ))))
		(_signal (_internal n4_adj_3 ~extieee.std_logic_1164.STD_LOGIC 0 26599 (_architecture (_uni ))))
		(_signal (_internal n6078 ~extieee.std_logic_1164.STD_LOGIC 0 26600 (_architecture (_uni ))))
		(_signal (_internal n6098 ~extieee.std_logic_1164.STD_LOGIC 0 26601 (_architecture (_uni ))))
		(_signal (_internal s_en_c ~extieee.std_logic_1164.STD_LOGIC 0 26602 (_architecture (_uni ))))
		(_signal (_internal n2397 ~extieee.std_logic_1164.STD_LOGIC 0 26603 (_architecture (_uni ))))
		(_signal (_internal n5206 ~extieee.std_logic_1164.STD_LOGIC 0 26604 (_architecture (_uni ))))
		(_signal (_internal n2398 ~extieee.std_logic_1164.STD_LOGIC 0 26605 (_architecture (_uni ))))
		(_signal (_internal n9874 ~extieee.std_logic_1164.STD_LOGIC 0 26606 (_architecture (_uni ))))
		(_signal (_internal n2399 ~extieee.std_logic_1164.STD_LOGIC 0 26607 (_architecture (_uni ))))
		(_signal (_internal n9866 ~extieee.std_logic_1164.STD_LOGIC 0 26608 (_architecture (_uni ))))
		(_signal (_internal n4 ~extieee.std_logic_1164.STD_LOGIC 0 26609 (_architecture (_uni ))))
		(_signal (_internal n9869 ~extieee.std_logic_1164.STD_LOGIC 0 26610 (_architecture (_uni ))))
		(_signal (_internal n9878 ~extieee.std_logic_1164.STD_LOGIC 0 26611 (_architecture (_uni ))))
		(_signal (_internal n9025 ~extieee.std_logic_1164.STD_LOGIC 0 26612 (_architecture (_uni ))))
		(_signal (_internal n8960 ~extieee.std_logic_1164.STD_LOGIC 0 26613 (_architecture (_uni ))))
		(_signal (_internal n2416 ~extieee.std_logic_1164.STD_LOGIC 0 26614 (_architecture (_uni ))))
		(_signal (_internal n9916 ~extieee.std_logic_1164.STD_LOGIC 0 26615 (_architecture (_uni ))))
		(_signal (_internal n5214 ~extieee.std_logic_1164.STD_LOGIC 0 26616 (_architecture (_uni ))))
		(_signal (_internal n9868 ~extieee.std_logic_1164.STD_LOGIC 0 26617 (_architecture (_uni ))))
		(_signal (_internal n6081 ~extieee.std_logic_1164.STD_LOGIC 0 26618 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 26619 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n48 ~extieee.std_logic_1164.STD_LOGIC 0 26620 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n55 ~extieee.std_logic_1164.STD_LOGIC 0 26621 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n60 ~extieee.std_logic_1164.STD_LOGIC 0 26622 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n56 ~extieee.std_logic_1164.STD_LOGIC 0 26623 (_architecture (_uni ))))
		(_signal (_internal n6086 ~extieee.std_logic_1164.STD_LOGIC 0 26624 (_architecture (_uni ))))
		(_signal (_internal n4394 ~extieee.std_logic_1164.STD_LOGIC 0 26625 (_architecture (_uni ))))
		(_signal (_internal n7355 ~extieee.std_logic_1164.STD_LOGIC 0 26626 (_architecture (_uni ))))
		(_signal (_internal n6107 ~extieee.std_logic_1164.STD_LOGIC 0 26627 (_architecture (_uni ))))
		(_signal (_internal n9872 ~extieee.std_logic_1164.STD_LOGIC 0 26628 (_architecture (_uni ))))
		(_signal (_internal n9028 ~extieee.std_logic_1164.STD_LOGIC 0 26629 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n54 ~extieee.std_logic_1164.STD_LOGIC 0 26630 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n44 ~extieee.std_logic_1164.STD_LOGIC 0 26631 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n40 ~extieee.std_logic_1164.STD_LOGIC 0 26632 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n58 ~extieee.std_logic_1164.STD_LOGIC 0 26633 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n39 ~extieee.std_logic_1164.STD_LOGIC 0 26634 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_n36 ~extieee.std_logic_1164.STD_LOGIC 0 26635 (_architecture (_uni ))))
		(_signal (_internal GND_net ~extieee.std_logic_1164.STD_LOGIC 0 26636 (_architecture (_uni ))))
		(_signal (_internal mosi_c ~extieee.std_logic_1164.STD_LOGIC 0 26637 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 26638 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
V 000032 55 408 0 structure_con
(_configuration VHDL (structure_con 0 27807 (AP1220_controller_top))
	(_version va7)
	(_time 1383952680337 2013.11.08 15:18:00)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_vho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 98cc9c9694cece8f9d9b8bc3cd9f9d9f9a9e9d9dce)
	(_architecture Structure
	)
)
V 000056 55 3451          1383952680995 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1383952680996 2013.11.08 15:18:00)
	(_source (\./../ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 277277222075723421213578762271212421712172)
	(_entity
		(_time 1383952680979)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000054 55 464 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1383952680999 2013.11.08 15:18:00)
	(_source (\./../ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 27737223257170302326357d7321722124212f2271)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
