/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for WAKEUP_SAI
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file WAKEUP_SAI.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for WAKEUP_SAI
 *
 * CMSIS Peripheral Access Layer for WAKEUP_SAI
 */

#if !defined(WAKEUP_SAI_H_)
#define WAKEUP_SAI_H_                            /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- WAKEUP_SAI Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WAKEUP_SAI_Peripheral_Access_Layer WAKEUP_SAI Peripheral Access Layer
 * @{
 */

/** WAKEUP_SAI - Size of Registers Arrays */
#define WAKEUP_SAI_TDR_COUNT                      1u
#define WAKEUP_SAI_TFR_COUNT                      1u
#define WAKEUP_SAI_RDR_COUNT                      1u
#define WAKEUP_SAI_RFR_COUNT                      1u

/** WAKEUP_SAI - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< Version ID, offset: 0x0 */
  __I  uint32_t PARAM;                             /**< Parameter, offset: 0x4 */
  __IO uint32_t TCSR;                              /**< Transmit Control, offset: 0x8 */
  __IO uint32_t TCR1;                              /**< Transmit Configuration 1, offset: 0xC */
  __IO uint32_t TCR2;                              /**< Transmit Configuration 2, offset: 0x10 */
  __IO uint32_t TCR3;                              /**< Transmit Configuration 3, offset: 0x14 */
  __IO uint32_t TCR4;                              /**< Transmit Configuration 4, offset: 0x18 */
  __IO uint32_t TCR5;                              /**< Transmit Configuration 5, offset: 0x1C */
  __IO uint32_t TDR[WAKEUP_SAI_TDR_COUNT];         /**< Transmit Data, array offset: 0x20, array step: 0x4 */
       uint8_t RESERVED_0[28];
  __I  uint32_t TFR[WAKEUP_SAI_TFR_COUNT];         /**< Transmit FIFO, array offset: 0x40, array step: 0x4 */
       uint8_t RESERVED_1[28];
  __IO uint32_t TMR;                               /**< Transmit Mask, offset: 0x60 */
       uint8_t RESERVED_2[12];
  __IO uint32_t TTCR;                              /**< Transmit Timestamp Control, offset: 0x70 */
  __I  uint32_t TTSR;                              /**< Transmit Timestamp, offset: 0x74 */
  __I  uint32_t TBCR;                              /**< Transmit Bit Count, offset: 0x78 */
  __I  uint32_t TBCTR;                             /**< Transmit Bit Count Timestamp, offset: 0x7C */
       uint8_t RESERVED_3[8];
  __IO uint32_t RCSR;                              /**< Receive Control, offset: 0x88 */
  __IO uint32_t RCR1;                              /**< Receive Configuration 1, offset: 0x8C */
  __IO uint32_t RCR2;                              /**< Receive Configuration 2, offset: 0x90 */
  __IO uint32_t RCR3;                              /**< Receive Configuration 3, offset: 0x94 */
  __IO uint32_t RCR4;                              /**< Receive Configuration 4, offset: 0x98 */
  __IO uint32_t RCR5;                              /**< Receive Configuration 5, offset: 0x9C */
  __I  uint32_t RDR[WAKEUP_SAI_RDR_COUNT];         /**< Receive Data, array offset: 0xA0, array step: 0x4 */
       uint8_t RESERVED_4[28];
  __I  uint32_t RFR[WAKEUP_SAI_RFR_COUNT];         /**< Receive FIFO, array offset: 0xC0, array step: 0x4 */
       uint8_t RESERVED_5[28];
  __IO uint32_t RMR;                               /**< Receive Mask, offset: 0xE0 */
       uint8_t RESERVED_6[12];
  __IO uint32_t RTCR;                              /**< Receive Timestamp Control, offset: 0xF0 */
  __I  uint32_t RTSR;                              /**< Receive Timestamp, offset: 0xF4 */
  __I  uint32_t RBCR;                              /**< Receive Bit Count, offset: 0xF8 */
  __I  uint32_t RBCTR;                             /**< Receive Bit Count Timestamp, offset: 0xFC */
  __IO uint32_t MCR;                               /**< MCLK Control, offset: 0x100 */
} WAKEUP_SAI_Type;

/* ----------------------------------------------------------------------------
   -- WAKEUP_SAI Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WAKEUP_SAI_Register_Masks WAKEUP_SAI Register Masks
 * @{
 */

/*! @name VERID - Version ID */
/*! @{ */

#define WAKEUP_SAI_VERID_FEATURE_MASK            (0xFFFFU)
#define WAKEUP_SAI_VERID_FEATURE_SHIFT           (0U)
/*! FEATURE - Feature Specification Number
 *  0b0000000000000000..Standard feature set
 *  0b0000000000000010..Standard feature set with timestamp registers
 */
#define WAKEUP_SAI_VERID_FEATURE(x)              (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_VERID_FEATURE_SHIFT)) & WAKEUP_SAI_VERID_FEATURE_MASK)

#define WAKEUP_SAI_VERID_MINOR_MASK              (0xFF0000U)
#define WAKEUP_SAI_VERID_MINOR_SHIFT             (16U)
/*! MINOR - Minor Version Number */
#define WAKEUP_SAI_VERID_MINOR(x)                (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_VERID_MINOR_SHIFT)) & WAKEUP_SAI_VERID_MINOR_MASK)

#define WAKEUP_SAI_VERID_MAJOR_MASK              (0xFF000000U)
#define WAKEUP_SAI_VERID_MAJOR_SHIFT             (24U)
/*! MAJOR - Major Version Number */
#define WAKEUP_SAI_VERID_MAJOR(x)                (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_VERID_MAJOR_SHIFT)) & WAKEUP_SAI_VERID_MAJOR_MASK)
/*! @} */

/*! @name PARAM - Parameter */
/*! @{ */

#define WAKEUP_SAI_PARAM_DATALINE_MASK           (0xFU)
#define WAKEUP_SAI_PARAM_DATALINE_SHIFT          (0U)
/*! DATALINE - Number of Data Lines */
#define WAKEUP_SAI_PARAM_DATALINE(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_PARAM_DATALINE_SHIFT)) & WAKEUP_SAI_PARAM_DATALINE_MASK)

#define WAKEUP_SAI_PARAM_FIFO_MASK               (0xF00U)
#define WAKEUP_SAI_PARAM_FIFO_SHIFT              (8U)
/*! FIFO - FIFO Size */
#define WAKEUP_SAI_PARAM_FIFO(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_PARAM_FIFO_SHIFT)) & WAKEUP_SAI_PARAM_FIFO_MASK)

#define WAKEUP_SAI_PARAM_FRAME_MASK              (0xF0000U)
#define WAKEUP_SAI_PARAM_FRAME_SHIFT             (16U)
/*! FRAME - Frame Size */
#define WAKEUP_SAI_PARAM_FRAME(x)                (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_PARAM_FRAME_SHIFT)) & WAKEUP_SAI_PARAM_FRAME_MASK)
/*! @} */

/*! @name TCSR - Transmit Control */
/*! @{ */

#define WAKEUP_SAI_TCSR_FRDE_MASK                (0x1U)
#define WAKEUP_SAI_TCSR_FRDE_SHIFT               (0U)
/*! FRDE - FIFO Request DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_TCSR_FRDE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_FRDE_SHIFT)) & WAKEUP_SAI_TCSR_FRDE_MASK)

#define WAKEUP_SAI_TCSR_FWDE_MASK                (0x2U)
#define WAKEUP_SAI_TCSR_FWDE_SHIFT               (1U)
/*! FWDE - FIFO Warning DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_TCSR_FWDE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_FWDE_SHIFT)) & WAKEUP_SAI_TCSR_FWDE_MASK)

#define WAKEUP_SAI_TCSR_FRIE_MASK                (0x100U)
#define WAKEUP_SAI_TCSR_FRIE_SHIFT               (8U)
/*! FRIE - FIFO Request Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_TCSR_FRIE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_FRIE_SHIFT)) & WAKEUP_SAI_TCSR_FRIE_MASK)

#define WAKEUP_SAI_TCSR_FWIE_MASK                (0x200U)
#define WAKEUP_SAI_TCSR_FWIE_SHIFT               (9U)
/*! FWIE - FIFO Warning Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_TCSR_FWIE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_FWIE_SHIFT)) & WAKEUP_SAI_TCSR_FWIE_MASK)

#define WAKEUP_SAI_TCSR_FEIE_MASK                (0x400U)
#define WAKEUP_SAI_TCSR_FEIE_SHIFT               (10U)
/*! FEIE - FIFO Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_TCSR_FEIE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_FEIE_SHIFT)) & WAKEUP_SAI_TCSR_FEIE_MASK)

#define WAKEUP_SAI_TCSR_SEIE_MASK                (0x800U)
#define WAKEUP_SAI_TCSR_SEIE_SHIFT               (11U)
/*! SEIE - Sync Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_TCSR_SEIE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_SEIE_SHIFT)) & WAKEUP_SAI_TCSR_SEIE_MASK)

#define WAKEUP_SAI_TCSR_WSIE_MASK                (0x1000U)
#define WAKEUP_SAI_TCSR_WSIE_SHIFT               (12U)
/*! WSIE - Word Start Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_TCSR_WSIE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_WSIE_SHIFT)) & WAKEUP_SAI_TCSR_WSIE_MASK)

#define WAKEUP_SAI_TCSR_FRF_MASK                 (0x10000U)
#define WAKEUP_SAI_TCSR_FRF_SHIFT                (16U)
/*! FRF - FIFO Request Flag
 *  0b0..Watermark not reached
 *  0b1..Watermark reached
 */
#define WAKEUP_SAI_TCSR_FRF(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_FRF_SHIFT)) & WAKEUP_SAI_TCSR_FRF_MASK)

#define WAKEUP_SAI_TCSR_FWF_MASK                 (0x20000U)
#define WAKEUP_SAI_TCSR_FWF_SHIFT                (17U)
/*! FWF - FIFO Warning Flag
 *  0b0..Not empty
 *  0b1..Empty
 */
#define WAKEUP_SAI_TCSR_FWF(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_FWF_SHIFT)) & WAKEUP_SAI_TCSR_FWF_MASK)

#define WAKEUP_SAI_TCSR_FEF_MASK                 (0x40000U)
#define WAKEUP_SAI_TCSR_FEF_SHIFT                (18U)
/*! FEF - FIFO Error Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define WAKEUP_SAI_TCSR_FEF(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_FEF_SHIFT)) & WAKEUP_SAI_TCSR_FEF_MASK)

#define WAKEUP_SAI_TCSR_SEF_MASK                 (0x80000U)
#define WAKEUP_SAI_TCSR_SEF_SHIFT                (19U)
/*! SEF - Sync Error Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define WAKEUP_SAI_TCSR_SEF(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_SEF_SHIFT)) & WAKEUP_SAI_TCSR_SEF_MASK)

#define WAKEUP_SAI_TCSR_WSF_MASK                 (0x100000U)
#define WAKEUP_SAI_TCSR_WSF_SHIFT                (20U)
/*! WSF - Word Start Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define WAKEUP_SAI_TCSR_WSF(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_WSF_SHIFT)) & WAKEUP_SAI_TCSR_WSF_MASK)

#define WAKEUP_SAI_TCSR_SR_MASK                  (0x1000000U)
#define WAKEUP_SAI_TCSR_SR_SHIFT                 (24U)
/*! SR - Software Reset
 *  0b0..No effect
 *  0b1..Software reset
 */
#define WAKEUP_SAI_TCSR_SR(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_SR_SHIFT)) & WAKEUP_SAI_TCSR_SR_MASK)

#define WAKEUP_SAI_TCSR_FR_MASK                  (0x2000000U)
#define WAKEUP_SAI_TCSR_FR_SHIFT                 (25U)
/*! FR - FIFO Reset
 *  0b0..No effect
 *  0b1..FIFO reset
 */
#define WAKEUP_SAI_TCSR_FR(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_FR_SHIFT)) & WAKEUP_SAI_TCSR_FR_MASK)

#define WAKEUP_SAI_TCSR_BCE_MASK                 (0x10000000U)
#define WAKEUP_SAI_TCSR_BCE_SHIFT                (28U)
/*! BCE - Bit Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_TCSR_BCE(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_BCE_SHIFT)) & WAKEUP_SAI_TCSR_BCE_MASK)

#define WAKEUP_SAI_TCSR_DBGE_MASK                (0x20000000U)
#define WAKEUP_SAI_TCSR_DBGE_SHIFT               (29U)
/*! DBGE - Debug Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_TCSR_DBGE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_DBGE_SHIFT)) & WAKEUP_SAI_TCSR_DBGE_MASK)

#define WAKEUP_SAI_TCSR_STOPE_MASK               (0x40000000U)
#define WAKEUP_SAI_TCSR_STOPE_SHIFT              (30U)
/*! STOPE - Stop Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_TCSR_STOPE(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_STOPE_SHIFT)) & WAKEUP_SAI_TCSR_STOPE_MASK)

#define WAKEUP_SAI_TCSR_TE_MASK                  (0x80000000U)
#define WAKEUP_SAI_TCSR_TE_SHIFT                 (31U)
/*! TE - Transmitter Enable
 *  0b0..Disable
 *  0b1..Enable (or transmitter has been disabled and has not yet reached the end of the frame)
 */
#define WAKEUP_SAI_TCSR_TE(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCSR_TE_SHIFT)) & WAKEUP_SAI_TCSR_TE_MASK)
/*! @} */

/*! @name TCR1 - Transmit Configuration 1 */
/*! @{ */

#define WAKEUP_SAI_TCR1_TFW_MASK                 (0x7FU)
#define WAKEUP_SAI_TCR1_TFW_SHIFT                (0U)
/*! TFW - Transmit FIFO Watermark
 *  0b0000000..1
 *  0b0000001..2
 *  0b0000010-0b1111110..(TFW +1)
 *  0b1111111..128
 */
#define WAKEUP_SAI_TCR1_TFW(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR1_TFW_SHIFT)) & WAKEUP_SAI_TCR1_TFW_MASK)
/*! @} */

/*! @name TCR2 - Transmit Configuration 2 */
/*! @{ */

#define WAKEUP_SAI_TCR2_DIV_MASK                 (0xFFU)
#define WAKEUP_SAI_TCR2_DIV_SHIFT                (0U)
/*! DIV - Bit Clock Divide */
#define WAKEUP_SAI_TCR2_DIV(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR2_DIV_SHIFT)) & WAKEUP_SAI_TCR2_DIV_MASK)

#define WAKEUP_SAI_TCR2_BYP_MASK                 (0x800000U)
#define WAKEUP_SAI_TCR2_BYP_SHIFT                (23U)
/*! BYP - Bit Clock Bypass
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_TCR2_BYP(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR2_BYP_SHIFT)) & WAKEUP_SAI_TCR2_BYP_MASK)

#define WAKEUP_SAI_TCR2_BCD_MASK                 (0x1000000U)
#define WAKEUP_SAI_TCR2_BCD_SHIFT                (24U)
/*! BCD - Bit Clock Direction
 *  0b0..Generate externally in Target mode
 *  0b1..Generate internally in Controller mode
 */
#define WAKEUP_SAI_TCR2_BCD(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR2_BCD_SHIFT)) & WAKEUP_SAI_TCR2_BCD_MASK)

#define WAKEUP_SAI_TCR2_BCP_MASK                 (0x2000000U)
#define WAKEUP_SAI_TCR2_BCP_SHIFT                (25U)
/*! BCP - Bit Clock Polarity
 *  0b0..Active high
 *  0b1..Active low
 */
#define WAKEUP_SAI_TCR2_BCP(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR2_BCP_SHIFT)) & WAKEUP_SAI_TCR2_BCP_MASK)

#define WAKEUP_SAI_TCR2_MSEL_MASK                (0xC000000U)
#define WAKEUP_SAI_TCR2_MSEL_SHIFT               (26U)
/*! MSEL - MCLK Select
 *  0b00..Bus clock
 *  0b01..Controller clock (MCLK) option 1
 *  0b10..Controller clock (MCLK) option 2
 *  0b11..Controller clock (MCLK) option 3
 */
#define WAKEUP_SAI_TCR2_MSEL(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR2_MSEL_SHIFT)) & WAKEUP_SAI_TCR2_MSEL_MASK)

#define WAKEUP_SAI_TCR2_BCI_MASK                 (0x10000000U)
#define WAKEUP_SAI_TCR2_BCI_SHIFT                (28U)
/*! BCI - Bit Clock Input
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_TCR2_BCI(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR2_BCI_SHIFT)) & WAKEUP_SAI_TCR2_BCI_MASK)

#define WAKEUP_SAI_TCR2_BCS_MASK                 (0x20000000U)
#define WAKEUP_SAI_TCR2_BCS_SHIFT                (29U)
/*! BCS - Bit Clock Swap
 *  0b0..Use the normal bit clock source
 *  0b1..Swap the bit clock source
 */
#define WAKEUP_SAI_TCR2_BCS(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR2_BCS_SHIFT)) & WAKEUP_SAI_TCR2_BCS_MASK)

#define WAKEUP_SAI_TCR2_SYNC_MASK                (0x40000000U)
#define WAKEUP_SAI_TCR2_SYNC_SHIFT               (30U)
/*! SYNC - Synchronous Mode
 *  0b0..Asynchronous mode
 *  0b1..Synchronous with receiver
 */
#define WAKEUP_SAI_TCR2_SYNC(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR2_SYNC_SHIFT)) & WAKEUP_SAI_TCR2_SYNC_MASK)
/*! @} */

/*! @name TCR3 - Transmit Configuration 3 */
/*! @{ */

#define WAKEUP_SAI_TCR3_WDFL_MASK                (0x1FU)
#define WAKEUP_SAI_TCR3_WDFL_SHIFT               (0U)
/*! WDFL - Word Flag Configuration */
#define WAKEUP_SAI_TCR3_WDFL(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR3_WDFL_SHIFT)) & WAKEUP_SAI_TCR3_WDFL_MASK)

#define WAKEUP_SAI_TCR3_TCE_MASK                 (0x10000U)
#define WAKEUP_SAI_TCR3_TCE_SHIFT                (16U)
/*! TCE - Transmit Channel Enable */
#define WAKEUP_SAI_TCR3_TCE(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR3_TCE_SHIFT)) & WAKEUP_SAI_TCR3_TCE_MASK)
/*! @} */

/*! @name TCR4 - Transmit Configuration 4 */
/*! @{ */

#define WAKEUP_SAI_TCR4_FSD_MASK                 (0x1U)
#define WAKEUP_SAI_TCR4_FSD_SHIFT                (0U)
/*! FSD - Frame Sync Direction
 *  0b0..Generated externally in Target mode
 *  0b1..Generated internally in Controller mode
 */
#define WAKEUP_SAI_TCR4_FSD(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR4_FSD_SHIFT)) & WAKEUP_SAI_TCR4_FSD_MASK)

#define WAKEUP_SAI_TCR4_FSP_MASK                 (0x2U)
#define WAKEUP_SAI_TCR4_FSP_SHIFT                (1U)
/*! FSP - Frame Sync Polarity
 *  0b0..Active high
 *  0b1..Active low
 */
#define WAKEUP_SAI_TCR4_FSP(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR4_FSP_SHIFT)) & WAKEUP_SAI_TCR4_FSP_MASK)

#define WAKEUP_SAI_TCR4_ONDEM_MASK               (0x4U)
#define WAKEUP_SAI_TCR4_ONDEM_SHIFT              (2U)
/*! ONDEM - On-Demand Mode
 *  0b0..Generated continuously
 *  0b1..Generated after the FIFO warning flag is cleared
 */
#define WAKEUP_SAI_TCR4_ONDEM(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR4_ONDEM_SHIFT)) & WAKEUP_SAI_TCR4_ONDEM_MASK)

#define WAKEUP_SAI_TCR4_FSE_MASK                 (0x8U)
#define WAKEUP_SAI_TCR4_FSE_SHIFT                (3U)
/*! FSE - Frame Sync Early
 *  0b0..First bit of the frame
 *  0b1..One bit before the first bit of the frame
 */
#define WAKEUP_SAI_TCR4_FSE(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR4_FSE_SHIFT)) & WAKEUP_SAI_TCR4_FSE_MASK)

#define WAKEUP_SAI_TCR4_MF_MASK                  (0x10U)
#define WAKEUP_SAI_TCR4_MF_SHIFT                 (4U)
/*! MF - MSB First
 *  0b0..LSB
 *  0b1..MSB
 */
#define WAKEUP_SAI_TCR4_MF(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR4_MF_SHIFT)) & WAKEUP_SAI_TCR4_MF_MASK)

#define WAKEUP_SAI_TCR4_CHMOD_MASK               (0x20U)
#define WAKEUP_SAI_TCR4_CHMOD_SHIFT              (5U)
/*! CHMOD - Channel Mode
 *  0b0..TDM mode
 *  0b1..Output mode
 */
#define WAKEUP_SAI_TCR4_CHMOD(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR4_CHMOD_SHIFT)) & WAKEUP_SAI_TCR4_CHMOD_MASK)

#define WAKEUP_SAI_TCR4_SYWD_MASK                (0x1F00U)
#define WAKEUP_SAI_TCR4_SYWD_SHIFT               (8U)
/*! SYWD - Sync Width */
#define WAKEUP_SAI_TCR4_SYWD(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR4_SYWD_SHIFT)) & WAKEUP_SAI_TCR4_SYWD_MASK)

#define WAKEUP_SAI_TCR4_FRSZ_MASK                (0x1F0000U)
#define WAKEUP_SAI_TCR4_FRSZ_SHIFT               (16U)
/*! FRSZ - Frame Size */
#define WAKEUP_SAI_TCR4_FRSZ(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR4_FRSZ_SHIFT)) & WAKEUP_SAI_TCR4_FRSZ_MASK)

#define WAKEUP_SAI_TCR4_FPACK_MASK               (0x3000000U)
#define WAKEUP_SAI_TCR4_FPACK_SHIFT              (24U)
/*! FPACK - FIFO Packing Mode
 *  0b00..Disable FIFO packing
 *  0b01..Reserved
 *  0b10..Enable 8-bit FIFO packing
 *  0b11..Enable 16-bit FIFO packing
 */
#define WAKEUP_SAI_TCR4_FPACK(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR4_FPACK_SHIFT)) & WAKEUP_SAI_TCR4_FPACK_MASK)

#define WAKEUP_SAI_TCR4_FCONT_MASK               (0x10000000U)
#define WAKEUP_SAI_TCR4_FCONT_SHIFT              (28U)
/*! FCONT - FIFO Continue on Error
 *  0b0..Continue from the start of the next frame
 *  0b1..Continue from the same word that caused the FIFO error
 */
#define WAKEUP_SAI_TCR4_FCONT(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR4_FCONT_SHIFT)) & WAKEUP_SAI_TCR4_FCONT_MASK)
/*! @} */

/*! @name TCR5 - Transmit Configuration 5 */
/*! @{ */

#define WAKEUP_SAI_TCR5_FBT_MASK                 (0x1F00U)
#define WAKEUP_SAI_TCR5_FBT_SHIFT                (8U)
/*! FBT - First Bit Shifted
 *  0b00000..0
 *  0b00001-0b11110..FBT
 *  0b11111..31
 */
#define WAKEUP_SAI_TCR5_FBT(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR5_FBT_SHIFT)) & WAKEUP_SAI_TCR5_FBT_MASK)

#define WAKEUP_SAI_TCR5_W0W_MASK                 (0x1F0000U)
#define WAKEUP_SAI_TCR5_W0W_SHIFT                (16U)
/*! W0W - Word 0 Width
 *  0b00111..8
 *  0b01000..9
 *  0b01001-0b11110..(W0W value + 1)
 *  0b11111..32
 */
#define WAKEUP_SAI_TCR5_W0W(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR5_W0W_SHIFT)) & WAKEUP_SAI_TCR5_W0W_MASK)

#define WAKEUP_SAI_TCR5_WNW_MASK                 (0x1F000000U)
#define WAKEUP_SAI_TCR5_WNW_SHIFT                (24U)
/*! WNW - Word N Width
 *  0b00111..8
 *  0b01000..9
 *  0b01001-0b11110..(WNW value + 1)
 *  0b11111..32
 */
#define WAKEUP_SAI_TCR5_WNW(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TCR5_WNW_SHIFT)) & WAKEUP_SAI_TCR5_WNW_MASK)
/*! @} */

/*! @name TDR - Transmit Data */
/*! @{ */

#define WAKEUP_SAI_TDR_TDR_MASK                  (0xFFFFFFFFU)
#define WAKEUP_SAI_TDR_TDR_SHIFT                 (0U)
/*! TDR - Transmit Data */
#define WAKEUP_SAI_TDR_TDR(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TDR_TDR_SHIFT)) & WAKEUP_SAI_TDR_TDR_MASK)
/*! @} */

/*! @name TFR - Transmit FIFO */
/*! @{ */

#define WAKEUP_SAI_TFR_RFP_MASK                  (0xFFU)
#define WAKEUP_SAI_TFR_RFP_SHIFT                 (0U)
/*! RFP - Read FIFO Pointer */
#define WAKEUP_SAI_TFR_RFP(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TFR_RFP_SHIFT)) & WAKEUP_SAI_TFR_RFP_MASK)

#define WAKEUP_SAI_TFR_WFP_MASK                  (0xFF0000U)
#define WAKEUP_SAI_TFR_WFP_SHIFT                 (16U)
/*! WFP - Write FIFO Pointer */
#define WAKEUP_SAI_TFR_WFP(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TFR_WFP_SHIFT)) & WAKEUP_SAI_TFR_WFP_MASK)
/*! @} */

/*! @name TMR - Transmit Mask */
/*! @{ */

#define WAKEUP_SAI_TMR_TWM_MASK                  (0xFFFFFFFFU)
#define WAKEUP_SAI_TMR_TWM_SHIFT                 (0U)
/*! TWM - Transmit Word Mask
 *  0b00000000000000000000000000000000..Enable
 *  0b00000000000000000000000000000001..Mask
 */
#define WAKEUP_SAI_TMR_TWM(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TMR_TWM_SHIFT)) & WAKEUP_SAI_TMR_TWM_MASK)
/*! @} */

/*! @name TTCR - Transmit Timestamp Control */
/*! @{ */

#define WAKEUP_SAI_TTCR_TSEN_MASK                (0x1U)
#define WAKEUP_SAI_TTCR_TSEN_SHIFT               (0U)
/*! TSEN - Timestamp Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_TTCR_TSEN(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TTCR_TSEN_SHIFT)) & WAKEUP_SAI_TTCR_TSEN_MASK)

#define WAKEUP_SAI_TTCR_TSINC_MASK               (0x2U)
#define WAKEUP_SAI_TTCR_TSINC_SHIFT              (1U)
/*! TSINC - Timestamp Increment
 *  0b0..When enabled and after the bit counter has incremented
 *  0b1..When enabled
 */
#define WAKEUP_SAI_TTCR_TSINC(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TTCR_TSINC_SHIFT)) & WAKEUP_SAI_TTCR_TSINC_MASK)

#define WAKEUP_SAI_TTCR_TSSEL_MASK               (0xCU)
#define WAKEUP_SAI_TTCR_TSSEL_SHIFT              (2U)
/*! TSSEL - Timestamp Select
 *  0b00..Increment when enabled
 *  0b01..Increment when the receive timestamp counter is enabled
 *  0b10..Increment when the transmit timestamp counter on another instance is enabled
 *  0b11..Increment when the receive timestamp counter on another instance is enabled
 */
#define WAKEUP_SAI_TTCR_TSSEL(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TTCR_TSSEL_SHIFT)) & WAKEUP_SAI_TTCR_TSSEL_MASK)

#define WAKEUP_SAI_TTCR_RTSC_MASK                (0x100U)
#define WAKEUP_SAI_TTCR_RTSC_SHIFT               (8U)
/*! RTSC - Reset Timestamp Counter
 *  0b0..No effect
 *  0b1..Reset
 */
#define WAKEUP_SAI_TTCR_RTSC(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TTCR_RTSC_SHIFT)) & WAKEUP_SAI_TTCR_RTSC_MASK)

#define WAKEUP_SAI_TTCR_RBC_MASK                 (0x200U)
#define WAKEUP_SAI_TTCR_RBC_SHIFT                (9U)
/*! RBC - Reset Bit Counter
 *  0b0..No effect
 *  0b1..Reset
 */
#define WAKEUP_SAI_TTCR_RBC(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TTCR_RBC_SHIFT)) & WAKEUP_SAI_TTCR_RBC_MASK)
/*! @} */

/*! @name TTSR - Transmit Timestamp */
/*! @{ */

#define WAKEUP_SAI_TTSR_TSC_MASK                 (0xFFFFFFFFU)
#define WAKEUP_SAI_TTSR_TSC_SHIFT                (0U)
/*! TSC - Timestamp Counter */
#define WAKEUP_SAI_TTSR_TSC(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TTSR_TSC_SHIFT)) & WAKEUP_SAI_TTSR_TSC_MASK)
/*! @} */

/*! @name TBCR - Transmit Bit Count */
/*! @{ */

#define WAKEUP_SAI_TBCR_BCNT_MASK                (0xFFFFFFFFU)
#define WAKEUP_SAI_TBCR_BCNT_SHIFT               (0U)
/*! BCNT - Bit Counter */
#define WAKEUP_SAI_TBCR_BCNT(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TBCR_BCNT_SHIFT)) & WAKEUP_SAI_TBCR_BCNT_MASK)
/*! @} */

/*! @name TBCTR - Transmit Bit Count Timestamp */
/*! @{ */

#define WAKEUP_SAI_TBCTR_BCTS_MASK               (0xFFFFFFFFU)
#define WAKEUP_SAI_TBCTR_BCTS_SHIFT              (0U)
/*! BCTS - Bit Timestamp */
#define WAKEUP_SAI_TBCTR_BCTS(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_TBCTR_BCTS_SHIFT)) & WAKEUP_SAI_TBCTR_BCTS_MASK)
/*! @} */

/*! @name RCSR - Receive Control */
/*! @{ */

#define WAKEUP_SAI_RCSR_FRDE_MASK                (0x1U)
#define WAKEUP_SAI_RCSR_FRDE_SHIFT               (0U)
/*! FRDE - FIFO Request DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_RCSR_FRDE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_FRDE_SHIFT)) & WAKEUP_SAI_RCSR_FRDE_MASK)

#define WAKEUP_SAI_RCSR_FWDE_MASK                (0x2U)
#define WAKEUP_SAI_RCSR_FWDE_SHIFT               (1U)
/*! FWDE - FIFO Warning DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_RCSR_FWDE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_FWDE_SHIFT)) & WAKEUP_SAI_RCSR_FWDE_MASK)

#define WAKEUP_SAI_RCSR_FRIE_MASK                (0x100U)
#define WAKEUP_SAI_RCSR_FRIE_SHIFT               (8U)
/*! FRIE - FIFO Request Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_RCSR_FRIE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_FRIE_SHIFT)) & WAKEUP_SAI_RCSR_FRIE_MASK)

#define WAKEUP_SAI_RCSR_FWIE_MASK                (0x200U)
#define WAKEUP_SAI_RCSR_FWIE_SHIFT               (9U)
/*! FWIE - FIFO Warning Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_RCSR_FWIE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_FWIE_SHIFT)) & WAKEUP_SAI_RCSR_FWIE_MASK)

#define WAKEUP_SAI_RCSR_FEIE_MASK                (0x400U)
#define WAKEUP_SAI_RCSR_FEIE_SHIFT               (10U)
/*! FEIE - FIFO Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_RCSR_FEIE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_FEIE_SHIFT)) & WAKEUP_SAI_RCSR_FEIE_MASK)

#define WAKEUP_SAI_RCSR_SEIE_MASK                (0x800U)
#define WAKEUP_SAI_RCSR_SEIE_SHIFT               (11U)
/*! SEIE - Sync Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_RCSR_SEIE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_SEIE_SHIFT)) & WAKEUP_SAI_RCSR_SEIE_MASK)

#define WAKEUP_SAI_RCSR_WSIE_MASK                (0x1000U)
#define WAKEUP_SAI_RCSR_WSIE_SHIFT               (12U)
/*! WSIE - Word Start Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_RCSR_WSIE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_WSIE_SHIFT)) & WAKEUP_SAI_RCSR_WSIE_MASK)

#define WAKEUP_SAI_RCSR_FRF_MASK                 (0x10000U)
#define WAKEUP_SAI_RCSR_FRF_SHIFT                (16U)
/*! FRF - FIFO Request Flag
 *  0b0..Watermark not reached
 *  0b1..Watermark reached
 */
#define WAKEUP_SAI_RCSR_FRF(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_FRF_SHIFT)) & WAKEUP_SAI_RCSR_FRF_MASK)

#define WAKEUP_SAI_RCSR_FWF_MASK                 (0x20000U)
#define WAKEUP_SAI_RCSR_FWF_SHIFT                (17U)
/*! FWF - FIFO Warning Flag
 *  0b0..Not full
 *  0b1..Full
 */
#define WAKEUP_SAI_RCSR_FWF(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_FWF_SHIFT)) & WAKEUP_SAI_RCSR_FWF_MASK)

#define WAKEUP_SAI_RCSR_FEF_MASK                 (0x40000U)
#define WAKEUP_SAI_RCSR_FEF_SHIFT                (18U)
/*! FEF - FIFO Error Flag
 *  0b0..No error
 *  0b0..No effect
 *  0b1..Receive overflow detected
 *  0b1..Clear the flag
 */
#define WAKEUP_SAI_RCSR_FEF(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_FEF_SHIFT)) & WAKEUP_SAI_RCSR_FEF_MASK)

#define WAKEUP_SAI_RCSR_SEF_MASK                 (0x80000U)
#define WAKEUP_SAI_RCSR_SEF_SHIFT                (19U)
/*! SEF - Sync Error Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define WAKEUP_SAI_RCSR_SEF(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_SEF_SHIFT)) & WAKEUP_SAI_RCSR_SEF_MASK)

#define WAKEUP_SAI_RCSR_WSF_MASK                 (0x100000U)
#define WAKEUP_SAI_RCSR_WSF_SHIFT                (20U)
/*! WSF - Word Start Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define WAKEUP_SAI_RCSR_WSF(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_WSF_SHIFT)) & WAKEUP_SAI_RCSR_WSF_MASK)

#define WAKEUP_SAI_RCSR_SR_MASK                  (0x1000000U)
#define WAKEUP_SAI_RCSR_SR_SHIFT                 (24U)
/*! SR - Software Reset
 *  0b0..No effect
 *  0b1..Software reset
 */
#define WAKEUP_SAI_RCSR_SR(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_SR_SHIFT)) & WAKEUP_SAI_RCSR_SR_MASK)

#define WAKEUP_SAI_RCSR_FR_MASK                  (0x2000000U)
#define WAKEUP_SAI_RCSR_FR_SHIFT                 (25U)
/*! FR - FIFO Reset
 *  0b0..No effect
 *  0b1..Reset
 */
#define WAKEUP_SAI_RCSR_FR(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_FR_SHIFT)) & WAKEUP_SAI_RCSR_FR_MASK)

#define WAKEUP_SAI_RCSR_BCE_MASK                 (0x10000000U)
#define WAKEUP_SAI_RCSR_BCE_SHIFT                (28U)
/*! BCE - Bit Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_RCSR_BCE(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_BCE_SHIFT)) & WAKEUP_SAI_RCSR_BCE_MASK)

#define WAKEUP_SAI_RCSR_DBGE_MASK                (0x20000000U)
#define WAKEUP_SAI_RCSR_DBGE_SHIFT               (29U)
/*! DBGE - Debug Enable
 *  0b0..Disable after completing the current frame
 *  0b1..Enable
 */
#define WAKEUP_SAI_RCSR_DBGE(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_DBGE_SHIFT)) & WAKEUP_SAI_RCSR_DBGE_MASK)

#define WAKEUP_SAI_RCSR_STOPE_MASK               (0x40000000U)
#define WAKEUP_SAI_RCSR_STOPE_SHIFT              (30U)
/*! STOPE - Stop Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_RCSR_STOPE(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_STOPE_SHIFT)) & WAKEUP_SAI_RCSR_STOPE_MASK)

#define WAKEUP_SAI_RCSR_RE_MASK                  (0x80000000U)
#define WAKEUP_SAI_RCSR_RE_SHIFT                 (31U)
/*! RE - Receiver Enable
 *  0b0..Disable
 *  0b1..Enable (or receiver disabled and not yet reached end of frame)
 */
#define WAKEUP_SAI_RCSR_RE(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCSR_RE_SHIFT)) & WAKEUP_SAI_RCSR_RE_MASK)
/*! @} */

/*! @name RCR1 - Receive Configuration 1 */
/*! @{ */

#define WAKEUP_SAI_RCR1_RFW_MASK                 (0x7FU)
#define WAKEUP_SAI_RCR1_RFW_SHIFT                (0U)
/*! RFW - Receive FIFO Watermark
 *  0b0000000..1
 *  0b0000001..2
 *  0b0000010-0b1111110..(RFW value + 1)
 *  0b1111111..128
 */
#define WAKEUP_SAI_RCR1_RFW(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR1_RFW_SHIFT)) & WAKEUP_SAI_RCR1_RFW_MASK)
/*! @} */

/*! @name RCR2 - Receive Configuration 2 */
/*! @{ */

#define WAKEUP_SAI_RCR2_DIV_MASK                 (0xFFU)
#define WAKEUP_SAI_RCR2_DIV_SHIFT                (0U)
/*! DIV - Bit Clock Divide */
#define WAKEUP_SAI_RCR2_DIV(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR2_DIV_SHIFT)) & WAKEUP_SAI_RCR2_DIV_MASK)

#define WAKEUP_SAI_RCR2_BYP_MASK                 (0x800000U)
#define WAKEUP_SAI_RCR2_BYP_SHIFT                (23U)
/*! BYP - Bit Clock Bypass
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_RCR2_BYP(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR2_BYP_SHIFT)) & WAKEUP_SAI_RCR2_BYP_MASK)

#define WAKEUP_SAI_RCR2_BCD_MASK                 (0x1000000U)
#define WAKEUP_SAI_RCR2_BCD_SHIFT                (24U)
/*! BCD - Bit Clock Direction
 *  0b0..Generated externally in Target mode
 *  0b1..Generated internally in Controller mode
 */
#define WAKEUP_SAI_RCR2_BCD(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR2_BCD_SHIFT)) & WAKEUP_SAI_RCR2_BCD_MASK)

#define WAKEUP_SAI_RCR2_BCP_MASK                 (0x2000000U)
#define WAKEUP_SAI_RCR2_BCP_SHIFT                (25U)
/*! BCP - Bit Clock Polarity
 *  0b0..Active high
 *  0b1..Active low
 */
#define WAKEUP_SAI_RCR2_BCP(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR2_BCP_SHIFT)) & WAKEUP_SAI_RCR2_BCP_MASK)

#define WAKEUP_SAI_RCR2_MSEL_MASK                (0xC000000U)
#define WAKEUP_SAI_RCR2_MSEL_SHIFT               (26U)
/*! MSEL - MCLK Select
 *  0b00..Bus clock
 *  0b01..Controller clock (MCLK) option 1
 *  0b10..Controller clock (MCLK) option 2
 *  0b11..Controller clock (MCLK) option 3
 */
#define WAKEUP_SAI_RCR2_MSEL(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR2_MSEL_SHIFT)) & WAKEUP_SAI_RCR2_MSEL_MASK)

#define WAKEUP_SAI_RCR2_BCI_MASK                 (0x10000000U)
#define WAKEUP_SAI_RCR2_BCI_SHIFT                (28U)
/*! BCI - Bit Clock Input
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_RCR2_BCI(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR2_BCI_SHIFT)) & WAKEUP_SAI_RCR2_BCI_MASK)

#define WAKEUP_SAI_RCR2_BCS_MASK                 (0x20000000U)
#define WAKEUP_SAI_RCR2_BCS_SHIFT                (29U)
/*! BCS - Bit Clock Swap
 *  0b0..Use the normal bit clock source
 *  0b1..Swap the bit clock source
 */
#define WAKEUP_SAI_RCR2_BCS(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR2_BCS_SHIFT)) & WAKEUP_SAI_RCR2_BCS_MASK)

#define WAKEUP_SAI_RCR2_SYNC_MASK                (0x40000000U)
#define WAKEUP_SAI_RCR2_SYNC_SHIFT               (30U)
/*! SYNC - Synchronous Mode
 *  0b0..Asynchronous mode
 *  0b1..Synchronous with transmitter
 */
#define WAKEUP_SAI_RCR2_SYNC(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR2_SYNC_SHIFT)) & WAKEUP_SAI_RCR2_SYNC_MASK)
/*! @} */

/*! @name RCR3 - Receive Configuration 3 */
/*! @{ */

#define WAKEUP_SAI_RCR3_WDFL_MASK                (0x1FU)
#define WAKEUP_SAI_RCR3_WDFL_SHIFT               (0U)
/*! WDFL - Word Flag Configuration
 *  0b00000..Word 1
 *  0b00001..Word 2
 *  0b00010-0b11110..Word (WDFL value + 1)
 *  0b11111..Word 32
 */
#define WAKEUP_SAI_RCR3_WDFL(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR3_WDFL_SHIFT)) & WAKEUP_SAI_RCR3_WDFL_MASK)

#define WAKEUP_SAI_RCR3_RCE_MASK                 (0x10000U)
#define WAKEUP_SAI_RCR3_RCE_SHIFT                (16U)
/*! RCE - Receive Channel Enable */
#define WAKEUP_SAI_RCR3_RCE(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR3_RCE_SHIFT)) & WAKEUP_SAI_RCR3_RCE_MASK)
/*! @} */

/*! @name RCR4 - Receive Configuration 4 */
/*! @{ */

#define WAKEUP_SAI_RCR4_FSD_MASK                 (0x1U)
#define WAKEUP_SAI_RCR4_FSD_SHIFT                (0U)
/*! FSD - Frame Sync Direction
 *  0b0..Generated externally in Target mode
 *  0b1..Generated internally in Controller mode
 */
#define WAKEUP_SAI_RCR4_FSD(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR4_FSD_SHIFT)) & WAKEUP_SAI_RCR4_FSD_MASK)

#define WAKEUP_SAI_RCR4_FSP_MASK                 (0x2U)
#define WAKEUP_SAI_RCR4_FSP_SHIFT                (1U)
/*! FSP - Frame Sync Polarity
 *  0b0..Active high
 *  0b1..Active low
 */
#define WAKEUP_SAI_RCR4_FSP(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR4_FSP_SHIFT)) & WAKEUP_SAI_RCR4_FSP_MASK)

#define WAKEUP_SAI_RCR4_ONDEM_MASK               (0x4U)
#define WAKEUP_SAI_RCR4_ONDEM_SHIFT              (2U)
/*! ONDEM - On-Demand Mode
 *  0b0..Generated continuously
 *  0b1..Generated when the FIFO warning flag is 0
 */
#define WAKEUP_SAI_RCR4_ONDEM(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR4_ONDEM_SHIFT)) & WAKEUP_SAI_RCR4_ONDEM_MASK)

#define WAKEUP_SAI_RCR4_FSE_MASK                 (0x8U)
#define WAKEUP_SAI_RCR4_FSE_SHIFT                (3U)
/*! FSE - Frame Sync Early
 *  0b0..First bit of the frame
 *  0b1..One bit before the first bit of the frame
 */
#define WAKEUP_SAI_RCR4_FSE(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR4_FSE_SHIFT)) & WAKEUP_SAI_RCR4_FSE_MASK)

#define WAKEUP_SAI_RCR4_MF_MASK                  (0x10U)
#define WAKEUP_SAI_RCR4_MF_SHIFT                 (4U)
/*! MF - MSB First
 *  0b0..LSB
 *  0b1..MSB
 */
#define WAKEUP_SAI_RCR4_MF(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR4_MF_SHIFT)) & WAKEUP_SAI_RCR4_MF_MASK)

#define WAKEUP_SAI_RCR4_SYWD_MASK                (0x1F00U)
#define WAKEUP_SAI_RCR4_SYWD_SHIFT               (8U)
/*! SYWD - Sync Width
 *  0b00000..1
 *  0b00001..2
 *  0b00010-0b11110..(SYWD value + 1)
 *  0b11111..32
 */
#define WAKEUP_SAI_RCR4_SYWD(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR4_SYWD_SHIFT)) & WAKEUP_SAI_RCR4_SYWD_MASK)

#define WAKEUP_SAI_RCR4_FRSZ_MASK                (0x1F0000U)
#define WAKEUP_SAI_RCR4_FRSZ_SHIFT               (16U)
/*! FRSZ - Frame Size
 *  0b00000..1
 *  0b00001..2
 *  0b00010-0b11110..(FRSZ value + 1)
 *  0b11111..32
 */
#define WAKEUP_SAI_RCR4_FRSZ(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR4_FRSZ_SHIFT)) & WAKEUP_SAI_RCR4_FRSZ_MASK)

#define WAKEUP_SAI_RCR4_FPACK_MASK               (0x3000000U)
#define WAKEUP_SAI_RCR4_FPACK_SHIFT              (24U)
/*! FPACK - FIFO Packing Mode
 *  0b00..Disable
 *  0b01..Reserved
 *  0b10..Enable 8-bit FIFO packing
 *  0b11..Enable 16-bit FIFO packing
 */
#define WAKEUP_SAI_RCR4_FPACK(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR4_FPACK_SHIFT)) & WAKEUP_SAI_RCR4_FPACK_MASK)

#define WAKEUP_SAI_RCR4_FCONT_MASK               (0x10000000U)
#define WAKEUP_SAI_RCR4_FCONT_SHIFT              (28U)
/*! FCONT - FIFO Continue on Error
 *  0b0..From the start of the next frame after the FIFO error flag is cleared
 *  0b1..From the same word that caused the FIFO error to become 1 after the FIFO warning flag is cleared
 */
#define WAKEUP_SAI_RCR4_FCONT(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR4_FCONT_SHIFT)) & WAKEUP_SAI_RCR4_FCONT_MASK)
/*! @} */

/*! @name RCR5 - Receive Configuration 5 */
/*! @{ */

#define WAKEUP_SAI_RCR5_FBT_MASK                 (0x1F00U)
#define WAKEUP_SAI_RCR5_FBT_SHIFT                (8U)
/*! FBT - First Bit Shifted
 *  0b00000..0
 *  0b00001-0b11110..FBT value
 *  0b11111..31
 */
#define WAKEUP_SAI_RCR5_FBT(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR5_FBT_SHIFT)) & WAKEUP_SAI_RCR5_FBT_MASK)

#define WAKEUP_SAI_RCR5_W0W_MASK                 (0x1F0000U)
#define WAKEUP_SAI_RCR5_W0W_SHIFT                (16U)
/*! W0W - Word 0 Width
 *  0b00000..1
 *  0b00001..2
 *  0b00010-0b11110..(W0W value + 1)
 *  0b11111..32
 */
#define WAKEUP_SAI_RCR5_W0W(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR5_W0W_SHIFT)) & WAKEUP_SAI_RCR5_W0W_MASK)

#define WAKEUP_SAI_RCR5_WNW_MASK                 (0x1F000000U)
#define WAKEUP_SAI_RCR5_WNW_SHIFT                (24U)
/*! WNW - Word N Width
 *  0b00111..8
 *  0b01000..9
 *  0b01001-0b11110..(WNW value + 1)
 *  0b11111..32
 */
#define WAKEUP_SAI_RCR5_WNW(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RCR5_WNW_SHIFT)) & WAKEUP_SAI_RCR5_WNW_MASK)
/*! @} */

/*! @name RDR - Receive Data */
/*! @{ */

#define WAKEUP_SAI_RDR_RDR_MASK                  (0xFFFFFFFFU)
#define WAKEUP_SAI_RDR_RDR_SHIFT                 (0U)
/*! RDR - Receive Data */
#define WAKEUP_SAI_RDR_RDR(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RDR_RDR_SHIFT)) & WAKEUP_SAI_RDR_RDR_MASK)
/*! @} */

/*! @name RFR - Receive FIFO */
/*! @{ */

#define WAKEUP_SAI_RFR_RFP_MASK                  (0xFFU)
#define WAKEUP_SAI_RFR_RFP_SHIFT                 (0U)
/*! RFP - Read FIFO Pointer */
#define WAKEUP_SAI_RFR_RFP(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RFR_RFP_SHIFT)) & WAKEUP_SAI_RFR_RFP_MASK)

#define WAKEUP_SAI_RFR_WFP_MASK                  (0xFF0000U)
#define WAKEUP_SAI_RFR_WFP_SHIFT                 (16U)
/*! WFP - Write FIFO Pointer */
#define WAKEUP_SAI_RFR_WFP(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RFR_WFP_SHIFT)) & WAKEUP_SAI_RFR_WFP_MASK)
/*! @} */

/*! @name RMR - Receive Mask */
/*! @{ */

#define WAKEUP_SAI_RMR_RWM_MASK                  (0xFFFFFFFFU)
#define WAKEUP_SAI_RMR_RWM_SHIFT                 (0U)
/*! RWM - Receive Word Mask
 *  0b00000000000000000000000000000000..Enable
 *  0b00000000000000000000000000000001..Mask
 */
#define WAKEUP_SAI_RMR_RWM(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RMR_RWM_SHIFT)) & WAKEUP_SAI_RMR_RWM_MASK)
/*! @} */

/*! @name RTCR - Receive Timestamp Control */
/*! @{ */

#define WAKEUP_SAI_RTCR_TSEN_MASK                (0x1U)
#define WAKEUP_SAI_RTCR_TSEN_SHIFT               (0U)
/*! TSEN - Timestamp Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_RTCR_TSEN(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RTCR_TSEN_SHIFT)) & WAKEUP_SAI_RTCR_TSEN_MASK)

#define WAKEUP_SAI_RTCR_TSINC_MASK               (0x2U)
#define WAKEUP_SAI_RTCR_TSINC_SHIFT              (1U)
/*! TSINC - Timestamp Increment
 *  0b0..When enabled and after the bit counter has incremented
 *  0b1..When enabled
 */
#define WAKEUP_SAI_RTCR_TSINC(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RTCR_TSINC_SHIFT)) & WAKEUP_SAI_RTCR_TSINC_MASK)

#define WAKEUP_SAI_RTCR_TSSEL_MASK               (0xCU)
#define WAKEUP_SAI_RTCR_TSSEL_SHIFT              (2U)
/*! TSSEL - Timestamp Select
 *  0b00..Increment when enabled
 *  0b01..Increment when the transmit timestamp counter is enabled
 *  0b10..Increment when the receive timestamp counter on another instance is enabled
 *  0b11..Increment when the transmit timestamp counter on another instance is enabled
 */
#define WAKEUP_SAI_RTCR_TSSEL(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RTCR_TSSEL_SHIFT)) & WAKEUP_SAI_RTCR_TSSEL_MASK)

#define WAKEUP_SAI_RTCR_RTSC_MASK                (0x100U)
#define WAKEUP_SAI_RTCR_RTSC_SHIFT               (8U)
/*! RTSC - Reset Timestamp Counter
 *  0b0..No effect
 *  0b1..Reset
 */
#define WAKEUP_SAI_RTCR_RTSC(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RTCR_RTSC_SHIFT)) & WAKEUP_SAI_RTCR_RTSC_MASK)

#define WAKEUP_SAI_RTCR_RBC_MASK                 (0x200U)
#define WAKEUP_SAI_RTCR_RBC_SHIFT                (9U)
/*! RBC - Reset Bit Counter
 *  0b0..No effect
 *  0b1..Reset
 */
#define WAKEUP_SAI_RTCR_RBC(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RTCR_RBC_SHIFT)) & WAKEUP_SAI_RTCR_RBC_MASK)
/*! @} */

/*! @name RTSR - Receive Timestamp */
/*! @{ */

#define WAKEUP_SAI_RTSR_TSC_MASK                 (0xFFFFFFFFU)
#define WAKEUP_SAI_RTSR_TSC_SHIFT                (0U)
/*! TSC - Timestamp Counter */
#define WAKEUP_SAI_RTSR_TSC(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RTSR_TSC_SHIFT)) & WAKEUP_SAI_RTSR_TSC_MASK)
/*! @} */

/*! @name RBCR - Receive Bit Count */
/*! @{ */

#define WAKEUP_SAI_RBCR_BCNT_MASK                (0xFFFFFFFFU)
#define WAKEUP_SAI_RBCR_BCNT_SHIFT               (0U)
/*! BCNT - Bit Counter */
#define WAKEUP_SAI_RBCR_BCNT(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RBCR_BCNT_SHIFT)) & WAKEUP_SAI_RBCR_BCNT_MASK)
/*! @} */

/*! @name RBCTR - Receive Bit Count Timestamp */
/*! @{ */

#define WAKEUP_SAI_RBCTR_BCTS_MASK               (0xFFFFFFFFU)
#define WAKEUP_SAI_RBCTR_BCTS_SHIFT              (0U)
/*! BCTS - Bit Timestamp */
#define WAKEUP_SAI_RBCTR_BCTS(x)                 (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_RBCTR_BCTS_SHIFT)) & WAKEUP_SAI_RBCTR_BCTS_MASK)
/*! @} */

/*! @name MCR - MCLK Control */
/*! @{ */

#define WAKEUP_SAI_MCR_DIV_MASK                  (0xFFU)
#define WAKEUP_SAI_MCR_DIV_SHIFT                 (0U)
/*! DIV - MCLK Post Divide */
#define WAKEUP_SAI_MCR_DIV(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_MCR_DIV_SHIFT)) & WAKEUP_SAI_MCR_DIV_MASK)

#define WAKEUP_SAI_MCR_DIVEN_MASK                (0x800000U)
#define WAKEUP_SAI_MCR_DIVEN_SHIFT               (23U)
/*! DIVEN - MCLK Post Divide Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define WAKEUP_SAI_MCR_DIVEN(x)                  (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_MCR_DIVEN_SHIFT)) & WAKEUP_SAI_MCR_DIVEN_MASK)

#define WAKEUP_SAI_MCR_MSEL_MASK                 (0x3000000U)
#define WAKEUP_SAI_MCR_MSEL_SHIFT                (24U)
/*! MSEL - MCLK Select
 *  0b00..Controller clock (MCLK) option 1
 *  0b01..Reserved
 *  0b10..Controller clock (MCLK) option 2
 *  0b11..Controller clock (MCLK) option 3
 */
#define WAKEUP_SAI_MCR_MSEL(x)                   (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_MCR_MSEL_SHIFT)) & WAKEUP_SAI_MCR_MSEL_MASK)

#define WAKEUP_SAI_MCR_MOE_MASK                  (0x40000000U)
#define WAKEUP_SAI_MCR_MOE_SHIFT                 (30U)
/*! MOE - MCLK Output Enable
 *  0b0..Input
 *  0b1..Output
 */
#define WAKEUP_SAI_MCR_MOE(x)                    (((uint32_t)(((uint32_t)(x)) << WAKEUP_SAI_MCR_MOE_SHIFT)) & WAKEUP_SAI_MCR_MOE_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group WAKEUP_SAI_Register_Masks */


/*!
 * @}
 */ /* end of group WAKEUP_SAI_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* WAKEUP_SAI_H_ */

