# üñ•Ô∏è RISC-V Reference SoC Tapeout Program VSD

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)
![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>

Welcome to my journey through the **SoC Tapeout Program VSD**!

This repository documents my **week-by-week progress** with tasks inside each week.

---

## üìò Overview  

This repository documents my complete hands-on journey in the **VSD BabySoC** open-source SoC design workshop.  
Each week focuses on a key phase of the ASIC design flow ‚Äî from environment setup and RTL simulation to post-synthesis gate-level verification.

---

## üóìÔ∏è Workshop Timeline  

| Week | Topic | Focus Area |
|------|--------|-------------|
| Week 0 | Environment Setup | Tool installation and project initialization |
| Week 1 | RTL Design & Simulation | Pre-synthesis functional verification |
| Week 2 | Synthesis | Gate-level netlist generation using Yosys |
| Week 3 | Gate-Level Simulation (GLS) & STA Fundamentals | Post-synthesis functional validation |
| Week 4 | NgspiceSky130 ‚Äî CMOS Circuit Design and SPICE Simulation | Ngspice code and simulation |

---

## üß∞ Tools & Environment  

| Tool | Purpose |
|------|----------|
| **Icarus Verilog (iverilog)** | RTL and Gate-Level Simulation |
| **GTKWave** | Waveform visualization |
| **Yosys** | RTL Synthesis to Gate-level netlist |
| **Sandpiper-SaaS** | TL-Verilog to Verilog conversion (`rvmyth.tlv`) |
| **OpenSTA** | Static Timing Analysis |
| **Ubuntu/Linux** | Development environment |

---

## üìà **Weekly Progress Tracker**

![Week 0](https://img.shields.io/badge/Week%200-Tools%20Setup-success?style=flat-square)
![Week 1](https://img.shields.io/badge/Week%201-Coming%20Soon-lightgrey?style=flat-square)
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square)

### üöÄ **Journey Continues...**

Stay tuned for upcoming weeks covering RTL design, synthesis, physical design, and final tapeout preparation!

---

**üîó Program Links:**
[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)

**üë®‚Äçüíª Participant:** [Sankaranarayanan V](https://github.com/sankaranarayanan95)

