%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/AAAOI332_truthtable.tex
%%
%%  Purpose:        Truth Table File for AAAOI332
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2019 by chipforge <stdcelllib@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////

\begin{center}
    {\(Z = \lnot ((C2 \land C1 \land C0) \lor (B2 \land B1 \land B0) \lor (A1 \land A0)) \)}
    \begin{table}[h] %\caption{\(Z = \lnot ((C2 \land C1 \land C0) \lor (B2 \land B1 \land B0) \lor (A1 \land A0)) \)}
        \begin{center}
            \begin{tabular}{|c|c|c|c|c|c|c|c||c|} \hline
            C2 & C1 & C0 & B2 & B1 & B0 & A1 & A0 & Z \\ \hline\hline
            0  & X  & X  & 0  & X  & X  & 0  & X  & 1 \\ \hline
            0  & X  & X  & 0  & X  & X  & X  & 0  & 1 \\ \hline
            0  & X  & X  & X  & 0  & X  & 0  & X  & 1 \\ \hline
            0  & X  & X  & X  & 0  & X  & X  & 0  & 1 \\ \hline
            0  & X  & X  & X  & X  & 0  & 0  & X  & 1 \\ \hline
            0  & X  & X  & X  & X  & 0  & X  & 0  & 1 \\ \hline
            1  & 1  & 1  & X  & X  & X  & X  & X  & 0 \\ \hline
            X  & 0  & X  & 0  & X  & X  & 0  & X  & 1 \\ \hline
            X  & 0  & X  & 0  & X  & X  & X  & 0  & 1 \\ \hline
            X  & 0  & X  & X  & 0  & X  & 0  & X  & 1 \\ \hline
            X  & 0  & X  & X  & 0  & X  & X  & 0  & 1 \\ \hline
            X  & 0  & X  & X  & X  & 0  & 0  & X  & 1 \\ \hline
            X  & 0  & X  & X  & X  & 0  & X  & 0  & 1 \\ \hline
            X  & X  & 0  & 0  & X  & X  & 0  & X  & 1 \\ \hline
            X  & X  & 0  & 0  & X  & X  & X  & 0  & 1 \\ \hline
            X  & X  & 0  & X  & 0  & X  & 0  & X  & 1 \\ \hline
            X  & X  & 0  & X  & 0  & X  & X  & 0  & 1 \\ \hline
            X  & X  & 0  & X  & X  & 0  & 0  & X  & 1 \\ \hline
            X  & X  & 0  & X  & X  & 0  & X  & 0  & 1 \\ \hline
            X  & X  & X  & 1  & 1  & 1  & X  & X  & 0 \\ \hline
            X  & X  & X  & X  & X  & X  & 1  & 1  & 0 \\ \hline
            \end{tabular}
        \end{center}
    \end{table}
\end{center}
