# Riscvseed
A single cycle riscvcpu that only implements ADD instruction testing, not pipelining
study from 哔哩哔哩：@Rong晔
