// Seed: 3712995231
module module_0 #(
    parameter id_4 = 32'd90,
    parameter id_5 = 32'd5
) (
    output logic id_0,
    input  tri0  id_1,
    input  tri0  id_2
);
  for (_id_4 = -1'b0; ~-1 ? id_4 : id_4 ? 1 : 1; id_0 = 1 * -1 - id_2) begin : LABEL_0
    assign id_0 = -1'b0;
  end
  logic _id_5;
  wire [id_5 : id_4] id_6 = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    input tri id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7
);
  initial begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
