<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab_5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_top_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_top_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu_top_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_top_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_module_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_module_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_verification_alu_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="verification_alu_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1444436545" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1444436545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445907929" xil_pn:in_ck="2561830715578855482" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1445907929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="/home/austinmw/Desktop/Logic Modules/FA_str.v"/>
      <outfile xil_pn:name="/home/austinmw/Desktop/Logic Modules/Register.v"/>
      <outfile xil_pn:name="/home/austinmw/Desktop/Logic Modules/mux_1x2.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="alu_top.v"/>
      <outfile xil_pn:name="alu_top_tb.v"/>
      <outfile xil_pn:name="mux_8to1.v"/>
      <outfile xil_pn:name="para_ALU.v"/>
      <outfile xil_pn:name="top_module.v"/>
      <outfile xil_pn:name="top_module_tb.v"/>
      <outfile xil_pn:name="top_verification_alu.v"/>
      <outfile xil_pn:name="top_verification_alu_tb.v"/>
      <outfile xil_pn:name="verification_alu.v"/>
      <outfile xil_pn:name="verification_alu_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1445468004" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6482393935461369728" xil_pn:start_ts="1445468004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445468004" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8465295797939392574" xil_pn:start_ts="1445468004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444525170" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7000872088676196348" xil_pn:start_ts="1444525170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445907929" xil_pn:in_ck="2561830715578855482" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1445907929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="/home/austinmw/Desktop/Logic Modules/FA_str.v"/>
      <outfile xil_pn:name="/home/austinmw/Desktop/Logic Modules/Register.v"/>
      <outfile xil_pn:name="/home/austinmw/Desktop/Logic Modules/mux_1x2.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="alu_top.v"/>
      <outfile xil_pn:name="alu_top_tb.v"/>
      <outfile xil_pn:name="mux_8to1.v"/>
      <outfile xil_pn:name="para_ALU.v"/>
      <outfile xil_pn:name="top_module.v"/>
      <outfile xil_pn:name="top_module_tb.v"/>
      <outfile xil_pn:name="top_verification_alu.v"/>
      <outfile xil_pn:name="top_verification_alu_tb.v"/>
      <outfile xil_pn:name="verification_alu.v"/>
      <outfile xil_pn:name="verification_alu_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1445907932" xil_pn:in_ck="2561830715578855482" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7607063971825069535" xil_pn:start_ts="1445907929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_top_tb_beh.prj"/>
      <outfile xil_pn:name="alu_top_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1445907933" xil_pn:in_ck="4248521532568322844" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2663276431211311806" xil_pn:start_ts="1445907932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_top_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
