
Measuring_Unit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043a0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08004540  08004540  00005540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045c4  080045c4  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  080045c4  080045c4  000055c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080045cc  080045cc  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045cc  080045cc  000055cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080045d0  080045d0  000055d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080045d4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  0800463c  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  0800463c  00006220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007cdd  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001599  00000000  00000000  0000dd75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000718  00000000  00000000  0000f310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000562  00000000  00000000  0000fa28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016183  00000000  00000000  0000ff8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008ce1  00000000  00000000  0002610d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086c36  00000000  00000000  0002edee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b5a24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002514  00000000  00000000  000b5a68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000b7f7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004528 	.word	0x08004528

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004528 	.word	0x08004528

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__aeabi_d2f>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a74:	bf24      	itt	cs
 8000a76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a7e:	d90d      	bls.n	8000a9c <__aeabi_d2f+0x30>
 8000a80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a94:	bf08      	it	eq
 8000a96:	f020 0001 	biceq.w	r0, r0, #1
 8000a9a:	4770      	bx	lr
 8000a9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000aa0:	d121      	bne.n	8000ae6 <__aeabi_d2f+0x7a>
 8000aa2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000aa6:	bfbc      	itt	lt
 8000aa8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000aac:	4770      	bxlt	lr
 8000aae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ab2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ab6:	f1c2 0218 	rsb	r2, r2, #24
 8000aba:	f1c2 0c20 	rsb	ip, r2, #32
 8000abe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ac2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	f040 0001 	orrne.w	r0, r0, #1
 8000acc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ad4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad8:	ea40 000c 	orr.w	r0, r0, ip
 8000adc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae4:	e7cc      	b.n	8000a80 <__aeabi_d2f+0x14>
 8000ae6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aea:	d107      	bne.n	8000afc <__aeabi_d2f+0x90>
 8000aec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af0:	bf1e      	ittt	ne
 8000af2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000af6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000afa:	4770      	bxne	lr
 8000afc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <__aeabi_uldivmod>:
 8000b0c:	b953      	cbnz	r3, 8000b24 <__aeabi_uldivmod+0x18>
 8000b0e:	b94a      	cbnz	r2, 8000b24 <__aeabi_uldivmod+0x18>
 8000b10:	2900      	cmp	r1, #0
 8000b12:	bf08      	it	eq
 8000b14:	2800      	cmpeq	r0, #0
 8000b16:	bf1c      	itt	ne
 8000b18:	f04f 31ff 	movne.w	r1, #4294967295
 8000b1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b20:	f000 b96a 	b.w	8000df8 <__aeabi_idiv0>
 8000b24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b2c:	f000 f806 	bl	8000b3c <__udivmoddi4>
 8000b30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b38:	b004      	add	sp, #16
 8000b3a:	4770      	bx	lr

08000b3c <__udivmoddi4>:
 8000b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b40:	9d08      	ldr	r5, [sp, #32]
 8000b42:	460c      	mov	r4, r1
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d14e      	bne.n	8000be6 <__udivmoddi4+0xaa>
 8000b48:	4694      	mov	ip, r2
 8000b4a:	458c      	cmp	ip, r1
 8000b4c:	4686      	mov	lr, r0
 8000b4e:	fab2 f282 	clz	r2, r2
 8000b52:	d962      	bls.n	8000c1a <__udivmoddi4+0xde>
 8000b54:	b14a      	cbz	r2, 8000b6a <__udivmoddi4+0x2e>
 8000b56:	f1c2 0320 	rsb	r3, r2, #32
 8000b5a:	4091      	lsls	r1, r2
 8000b5c:	fa20 f303 	lsr.w	r3, r0, r3
 8000b60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b64:	4319      	orrs	r1, r3
 8000b66:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b6e:	fa1f f68c 	uxth.w	r6, ip
 8000b72:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b76:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b7a:	fb07 1114 	mls	r1, r7, r4, r1
 8000b7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b82:	fb04 f106 	mul.w	r1, r4, r6
 8000b86:	4299      	cmp	r1, r3
 8000b88:	d90a      	bls.n	8000ba0 <__udivmoddi4+0x64>
 8000b8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b8e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b92:	f080 8112 	bcs.w	8000dba <__udivmoddi4+0x27e>
 8000b96:	4299      	cmp	r1, r3
 8000b98:	f240 810f 	bls.w	8000dba <__udivmoddi4+0x27e>
 8000b9c:	3c02      	subs	r4, #2
 8000b9e:	4463      	add	r3, ip
 8000ba0:	1a59      	subs	r1, r3, r1
 8000ba2:	fa1f f38e 	uxth.w	r3, lr
 8000ba6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000baa:	fb07 1110 	mls	r1, r7, r0, r1
 8000bae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bb2:	fb00 f606 	mul.w	r6, r0, r6
 8000bb6:	429e      	cmp	r6, r3
 8000bb8:	d90a      	bls.n	8000bd0 <__udivmoddi4+0x94>
 8000bba:	eb1c 0303 	adds.w	r3, ip, r3
 8000bbe:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bc2:	f080 80fc 	bcs.w	8000dbe <__udivmoddi4+0x282>
 8000bc6:	429e      	cmp	r6, r3
 8000bc8:	f240 80f9 	bls.w	8000dbe <__udivmoddi4+0x282>
 8000bcc:	4463      	add	r3, ip
 8000bce:	3802      	subs	r0, #2
 8000bd0:	1b9b      	subs	r3, r3, r6
 8000bd2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	b11d      	cbz	r5, 8000be2 <__udivmoddi4+0xa6>
 8000bda:	40d3      	lsrs	r3, r2
 8000bdc:	2200      	movs	r2, #0
 8000bde:	e9c5 3200 	strd	r3, r2, [r5]
 8000be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be6:	428b      	cmp	r3, r1
 8000be8:	d905      	bls.n	8000bf6 <__udivmoddi4+0xba>
 8000bea:	b10d      	cbz	r5, 8000bf0 <__udivmoddi4+0xb4>
 8000bec:	e9c5 0100 	strd	r0, r1, [r5]
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	4608      	mov	r0, r1
 8000bf4:	e7f5      	b.n	8000be2 <__udivmoddi4+0xa6>
 8000bf6:	fab3 f183 	clz	r1, r3
 8000bfa:	2900      	cmp	r1, #0
 8000bfc:	d146      	bne.n	8000c8c <__udivmoddi4+0x150>
 8000bfe:	42a3      	cmp	r3, r4
 8000c00:	d302      	bcc.n	8000c08 <__udivmoddi4+0xcc>
 8000c02:	4290      	cmp	r0, r2
 8000c04:	f0c0 80f0 	bcc.w	8000de8 <__udivmoddi4+0x2ac>
 8000c08:	1a86      	subs	r6, r0, r2
 8000c0a:	eb64 0303 	sbc.w	r3, r4, r3
 8000c0e:	2001      	movs	r0, #1
 8000c10:	2d00      	cmp	r5, #0
 8000c12:	d0e6      	beq.n	8000be2 <__udivmoddi4+0xa6>
 8000c14:	e9c5 6300 	strd	r6, r3, [r5]
 8000c18:	e7e3      	b.n	8000be2 <__udivmoddi4+0xa6>
 8000c1a:	2a00      	cmp	r2, #0
 8000c1c:	f040 8090 	bne.w	8000d40 <__udivmoddi4+0x204>
 8000c20:	eba1 040c 	sub.w	r4, r1, ip
 8000c24:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c28:	fa1f f78c 	uxth.w	r7, ip
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c36:	fb08 4416 	mls	r4, r8, r6, r4
 8000c3a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c3e:	fb07 f006 	mul.w	r0, r7, r6
 8000c42:	4298      	cmp	r0, r3
 8000c44:	d908      	bls.n	8000c58 <__udivmoddi4+0x11c>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c4e:	d202      	bcs.n	8000c56 <__udivmoddi4+0x11a>
 8000c50:	4298      	cmp	r0, r3
 8000c52:	f200 80cd 	bhi.w	8000df0 <__udivmoddi4+0x2b4>
 8000c56:	4626      	mov	r6, r4
 8000c58:	1a1c      	subs	r4, r3, r0
 8000c5a:	fa1f f38e 	uxth.w	r3, lr
 8000c5e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c62:	fb08 4410 	mls	r4, r8, r0, r4
 8000c66:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c6a:	fb00 f707 	mul.w	r7, r0, r7
 8000c6e:	429f      	cmp	r7, r3
 8000c70:	d908      	bls.n	8000c84 <__udivmoddi4+0x148>
 8000c72:	eb1c 0303 	adds.w	r3, ip, r3
 8000c76:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c7a:	d202      	bcs.n	8000c82 <__udivmoddi4+0x146>
 8000c7c:	429f      	cmp	r7, r3
 8000c7e:	f200 80b0 	bhi.w	8000de2 <__udivmoddi4+0x2a6>
 8000c82:	4620      	mov	r0, r4
 8000c84:	1bdb      	subs	r3, r3, r7
 8000c86:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c8a:	e7a5      	b.n	8000bd8 <__udivmoddi4+0x9c>
 8000c8c:	f1c1 0620 	rsb	r6, r1, #32
 8000c90:	408b      	lsls	r3, r1
 8000c92:	fa22 f706 	lsr.w	r7, r2, r6
 8000c96:	431f      	orrs	r7, r3
 8000c98:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c9c:	fa04 f301 	lsl.w	r3, r4, r1
 8000ca0:	ea43 030c 	orr.w	r3, r3, ip
 8000ca4:	40f4      	lsrs	r4, r6
 8000ca6:	fa00 f801 	lsl.w	r8, r0, r1
 8000caa:	0c38      	lsrs	r0, r7, #16
 8000cac:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000cb0:	fbb4 fef0 	udiv	lr, r4, r0
 8000cb4:	fa1f fc87 	uxth.w	ip, r7
 8000cb8:	fb00 441e 	mls	r4, r0, lr, r4
 8000cbc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cc0:	fb0e f90c 	mul.w	r9, lr, ip
 8000cc4:	45a1      	cmp	r9, r4
 8000cc6:	fa02 f201 	lsl.w	r2, r2, r1
 8000cca:	d90a      	bls.n	8000ce2 <__udivmoddi4+0x1a6>
 8000ccc:	193c      	adds	r4, r7, r4
 8000cce:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000cd2:	f080 8084 	bcs.w	8000dde <__udivmoddi4+0x2a2>
 8000cd6:	45a1      	cmp	r9, r4
 8000cd8:	f240 8081 	bls.w	8000dde <__udivmoddi4+0x2a2>
 8000cdc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ce0:	443c      	add	r4, r7
 8000ce2:	eba4 0409 	sub.w	r4, r4, r9
 8000ce6:	fa1f f983 	uxth.w	r9, r3
 8000cea:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cee:	fb00 4413 	mls	r4, r0, r3, r4
 8000cf2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cf6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	d907      	bls.n	8000d0e <__udivmoddi4+0x1d2>
 8000cfe:	193c      	adds	r4, r7, r4
 8000d00:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d04:	d267      	bcs.n	8000dd6 <__udivmoddi4+0x29a>
 8000d06:	45a4      	cmp	ip, r4
 8000d08:	d965      	bls.n	8000dd6 <__udivmoddi4+0x29a>
 8000d0a:	3b02      	subs	r3, #2
 8000d0c:	443c      	add	r4, r7
 8000d0e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d12:	fba0 9302 	umull	r9, r3, r0, r2
 8000d16:	eba4 040c 	sub.w	r4, r4, ip
 8000d1a:	429c      	cmp	r4, r3
 8000d1c:	46ce      	mov	lr, r9
 8000d1e:	469c      	mov	ip, r3
 8000d20:	d351      	bcc.n	8000dc6 <__udivmoddi4+0x28a>
 8000d22:	d04e      	beq.n	8000dc2 <__udivmoddi4+0x286>
 8000d24:	b155      	cbz	r5, 8000d3c <__udivmoddi4+0x200>
 8000d26:	ebb8 030e 	subs.w	r3, r8, lr
 8000d2a:	eb64 040c 	sbc.w	r4, r4, ip
 8000d2e:	fa04 f606 	lsl.w	r6, r4, r6
 8000d32:	40cb      	lsrs	r3, r1
 8000d34:	431e      	orrs	r6, r3
 8000d36:	40cc      	lsrs	r4, r1
 8000d38:	e9c5 6400 	strd	r6, r4, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	e750      	b.n	8000be2 <__udivmoddi4+0xa6>
 8000d40:	f1c2 0320 	rsb	r3, r2, #32
 8000d44:	fa20 f103 	lsr.w	r1, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	fa24 f303 	lsr.w	r3, r4, r3
 8000d50:	4094      	lsls	r4, r2
 8000d52:	430c      	orrs	r4, r1
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d5c:	fa1f f78c 	uxth.w	r7, ip
 8000d60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d64:	fb08 3110 	mls	r1, r8, r0, r3
 8000d68:	0c23      	lsrs	r3, r4, #16
 8000d6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6e:	fb00 f107 	mul.w	r1, r0, r7
 8000d72:	4299      	cmp	r1, r3
 8000d74:	d908      	bls.n	8000d88 <__udivmoddi4+0x24c>
 8000d76:	eb1c 0303 	adds.w	r3, ip, r3
 8000d7a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d7e:	d22c      	bcs.n	8000dda <__udivmoddi4+0x29e>
 8000d80:	4299      	cmp	r1, r3
 8000d82:	d92a      	bls.n	8000dda <__udivmoddi4+0x29e>
 8000d84:	3802      	subs	r0, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d90:	fb08 3311 	mls	r3, r8, r1, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb01 f307 	mul.w	r3, r1, r7
 8000d9c:	42a3      	cmp	r3, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x276>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f101 36ff 	add.w	r6, r1, #4294967295
 8000da8:	d213      	bcs.n	8000dd2 <__udivmoddi4+0x296>
 8000daa:	42a3      	cmp	r3, r4
 8000dac:	d911      	bls.n	8000dd2 <__udivmoddi4+0x296>
 8000dae:	3902      	subs	r1, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	1ae4      	subs	r4, r4, r3
 8000db4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000db8:	e739      	b.n	8000c2e <__udivmoddi4+0xf2>
 8000dba:	4604      	mov	r4, r0
 8000dbc:	e6f0      	b.n	8000ba0 <__udivmoddi4+0x64>
 8000dbe:	4608      	mov	r0, r1
 8000dc0:	e706      	b.n	8000bd0 <__udivmoddi4+0x94>
 8000dc2:	45c8      	cmp	r8, r9
 8000dc4:	d2ae      	bcs.n	8000d24 <__udivmoddi4+0x1e8>
 8000dc6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000dca:	eb63 0c07 	sbc.w	ip, r3, r7
 8000dce:	3801      	subs	r0, #1
 8000dd0:	e7a8      	b.n	8000d24 <__udivmoddi4+0x1e8>
 8000dd2:	4631      	mov	r1, r6
 8000dd4:	e7ed      	b.n	8000db2 <__udivmoddi4+0x276>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	e799      	b.n	8000d0e <__udivmoddi4+0x1d2>
 8000dda:	4630      	mov	r0, r6
 8000ddc:	e7d4      	b.n	8000d88 <__udivmoddi4+0x24c>
 8000dde:	46d6      	mov	lr, sl
 8000de0:	e77f      	b.n	8000ce2 <__udivmoddi4+0x1a6>
 8000de2:	4463      	add	r3, ip
 8000de4:	3802      	subs	r0, #2
 8000de6:	e74d      	b.n	8000c84 <__udivmoddi4+0x148>
 8000de8:	4606      	mov	r6, r0
 8000dea:	4623      	mov	r3, r4
 8000dec:	4608      	mov	r0, r1
 8000dee:	e70f      	b.n	8000c10 <__udivmoddi4+0xd4>
 8000df0:	3e02      	subs	r6, #2
 8000df2:	4463      	add	r3, ip
 8000df4:	e730      	b.n	8000c58 <__udivmoddi4+0x11c>
 8000df6:	bf00      	nop

08000df8 <__aeabi_idiv0>:
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <writeMPU>:
#ifndef SRC_MPUDATACOLLECTION_H_
#define SRC_MPUDATACOLLECTION_H_

void writeMPU(GPIO_TypeDef* gpioTypeSDA, int sdaPin, GPIO_TypeDef* gpioTypeSCL,
			  int sclPin, GPIO_TypeDef* gpioTypeRead, int readPin, int deviceAddress, int writeAddress,
			  int message, int delayVal) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b088      	sub	sp, #32
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
 8000e08:	603b      	str	r3, [r7, #0]
//	printf("writing to device\r\n");
//	HAL_Delay(1000);
//	printf("test hal delay\r\n");

	// start condition:
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 1);
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	b29b      	uxth	r3, r3
 8000e0e:	2201      	movs	r2, #1
 8000e10:	4619      	mov	r1, r3
 8000e12:	68f8      	ldr	r0, [r7, #12]
 8000e14:	f001 fb5e 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	4619      	mov	r1, r3
 8000e20:	6878      	ldr	r0, [r7, #4]
 8000e22:	f001 fb57 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8000e26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f001 f8ad 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	b29b      	uxth	r3, r3
 8000e32:	2200      	movs	r2, #0
 8000e34:	4619      	mov	r1, r3
 8000e36:	68f8      	ldr	r0, [r7, #12]
 8000e38:	f001 fb4c 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8000e3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f001 f8a2 	bl	8001f88 <HAL_Delay>
	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	2200      	movs	r2, #0
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	f001 fb41 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8000e52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e54:	4618      	mov	r0, r3
 8000e56:	f001 f897 	bl	8001f88 <HAL_Delay>


	// send device address
	for (int i=0; i<7; i++){
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61fb      	str	r3, [r7, #28]
 8000e5e:	e03a      	b.n	8000ed6 <writeMPU+0xda>
		HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, !!(deviceAddress & (1 << 6-i)) );
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	b299      	uxth	r1, r3
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	f1c3 0306 	rsb	r3, r3, #6
 8000e6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000e6c:	fa42 f303 	asr.w	r3, r2, r3
 8000e70:	f003 0301 	and.w	r3, r3, #1
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	bf14      	ite	ne
 8000e78:	2301      	movne	r3, #1
 8000e7a:	2300      	moveq	r3, #0
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	461a      	mov	r2, r3
 8000e80:	68f8      	ldr	r0, [r7, #12]
 8000e82:	f001 fb27 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 8000e86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f001 f87d 	bl	8001f88 <HAL_Delay>
//	    }
//	    else{
//	    	printf("0\r\n");
//	    }

	    HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	2201      	movs	r2, #1
 8000e94:	4619      	mov	r1, r3
 8000e96:	6878      	ldr	r0, [r7, #4]
 8000e98:	f001 fb1c 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 8000e9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f001 f872 	bl	8001f88 <HAL_Delay>
	    HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	4619      	mov	r1, r3
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f001 fb11 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 8000eb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f001 f867 	bl	8001f88 <HAL_Delay>

	    HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	b29b      	uxth	r3, r3
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	68f8      	ldr	r0, [r7, #12]
 8000ec4:	f001 fb06 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 8000ec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f001 f85c 	bl	8001f88 <HAL_Delay>
	for (int i=0; i<7; i++){
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	61fb      	str	r3, [r7, #28]
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	2b06      	cmp	r3, #6
 8000eda:	ddc1      	ble.n	8000e60 <writeMPU+0x64>
	}


	// write is logic low
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	b29b      	uxth	r3, r3
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	68f8      	ldr	r0, [r7, #12]
 8000ee6:	f001 faf5 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8000eea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000eec:	4618      	mov	r0, r3
 8000eee:	f001 f84b 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	b29b      	uxth	r3, r3
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	4619      	mov	r1, r3
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f001 faea 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8000f00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f02:	4618      	mov	r0, r3
 8000f04:	f001 f840 	bl	8001f88 <HAL_Delay>
//		    }
//		    else{
//		    	printf("0\r\n");
//		    }

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	4619      	mov	r1, r3
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f001 fadf 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8000f16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f001 f835 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	2200      	movs	r2, #0
 8000f24:	4619      	mov	r1, r3
 8000f26:	68f8      	ldr	r0, [r7, #12]
 8000f28:	f001 fad4 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8000f2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f001 f82a 	bl	8001f88 <HAL_Delay>


	// read acknowledge bit
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 1);  // set SDA line to default high state
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	2201      	movs	r2, #1
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	68f8      	ldr	r0, [r7, #12]
 8000f3e:	f001 fac9 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8000f42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f44:	4618      	mov	r0, r3
 8000f46:	f001 f81f 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	b29b      	uxth	r3, r3
 8000f4e:	2201      	movs	r2, #1
 8000f50:	4619      	mov	r1, r3
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f001 fabe 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8000f58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 f814 	bl	8001f88 <HAL_Delay>
//		    }
//		    else{
//		    	printf("0\r\n");
//		    }

	if (!HAL_GPIO_ReadPin(gpioTypeRead, readPin)){
 8000f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	4619      	mov	r1, r3
 8000f66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000f68:	f001 fa9c 	bl	80024a4 <HAL_GPIO_ReadPin>
//		printf("device address received\r\n");
	}
	HAL_Delay(delayVal);
 8000f6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f001 f80a 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	b29b      	uxth	r3, r3
 8000f78:	2200      	movs	r2, #0
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f001 faa9 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8000f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f84:	4618      	mov	r0, r3
 8000f86:	f000 ffff 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0); // reset SDA line to low after the device lets go of the SDA line
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	b29b      	uxth	r3, r3
 8000f8e:	2200      	movs	r2, #0
 8000f90:	4619      	mov	r1, r3
 8000f92:	68f8      	ldr	r0, [r7, #12]
 8000f94:	f001 fa9e 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8000f98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f000 fff4 	bl	8001f88 <HAL_Delay>


	// send internal register address
	for (int i=0; i<8; i++){
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61bb      	str	r3, [r7, #24]
 8000fa4:	e03a      	b.n	800101c <writeMPU+0x220>
		HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, !!(writeAddress & (1 << 7-i)) );
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	b299      	uxth	r1, r3
 8000faa:	69bb      	ldr	r3, [r7, #24]
 8000fac:	f1c3 0307 	rsb	r3, r3, #7
 8000fb0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000fb2:	fa42 f303 	asr.w	r3, r2, r3
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	bf14      	ite	ne
 8000fbe:	2301      	movne	r3, #1
 8000fc0:	2300      	moveq	r3, #0
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	68f8      	ldr	r0, [r7, #12]
 8000fc8:	f001 fa84 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 8000fcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 ffda 	bl	8001f88 <HAL_Delay>

	    HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	b29b      	uxth	r3, r3
 8000fd8:	2201      	movs	r2, #1
 8000fda:	4619      	mov	r1, r3
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f001 fa79 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 8000fe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f000 ffcf 	bl	8001f88 <HAL_Delay>
	    HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	2200      	movs	r2, #0
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f001 fa6e 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 8000ff8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 ffc4 	bl	8001f88 <HAL_Delay>

	    HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	b29b      	uxth	r3, r3
 8001004:	2200      	movs	r2, #0
 8001006:	4619      	mov	r1, r3
 8001008:	68f8      	ldr	r0, [r7, #12]
 800100a:	f001 fa63 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 800100e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001010:	4618      	mov	r0, r3
 8001012:	f000 ffb9 	bl	8001f88 <HAL_Delay>
	for (int i=0; i<8; i++){
 8001016:	69bb      	ldr	r3, [r7, #24]
 8001018:	3301      	adds	r3, #1
 800101a:	61bb      	str	r3, [r7, #24]
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	2b07      	cmp	r3, #7
 8001020:	ddc1      	ble.n	8000fa6 <writeMPU+0x1aa>
	}


	// read acknowledge bit
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 1);  // set SDA line to default high state
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	b29b      	uxth	r3, r3
 8001026:	2201      	movs	r2, #1
 8001028:	4619      	mov	r1, r3
 800102a:	68f8      	ldr	r0, [r7, #12]
 800102c:	f001 fa52 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001030:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001032:	4618      	mov	r0, r3
 8001034:	f000 ffa8 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	b29b      	uxth	r3, r3
 800103c:	2201      	movs	r2, #1
 800103e:	4619      	mov	r1, r3
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f001 fa47 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001048:	4618      	mov	r0, r3
 800104a:	f000 ff9d 	bl	8001f88 <HAL_Delay>

	if (!HAL_GPIO_ReadPin(gpioTypeRead, readPin)){
 800104e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001050:	b29b      	uxth	r3, r3
 8001052:	4619      	mov	r1, r3
 8001054:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001056:	f001 fa25 	bl	80024a4 <HAL_GPIO_ReadPin>
//		printf("register address received\r\n");
	}
	HAL_Delay(delayVal);
 800105a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800105c:	4618      	mov	r0, r3
 800105e:	f000 ff93 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	b29b      	uxth	r3, r3
 8001066:	2200      	movs	r2, #0
 8001068:	4619      	mov	r1, r3
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f001 fa32 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001070:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001072:	4618      	mov	r0, r3
 8001074:	f000 ff88 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0); // reset SDA line to low after the device lets go of the SDA line
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	b29b      	uxth	r3, r3
 800107c:	2200      	movs	r2, #0
 800107e:	4619      	mov	r1, r3
 8001080:	68f8      	ldr	r0, [r7, #12]
 8001082:	f001 fa27 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001088:	4618      	mov	r0, r3
 800108a:	f000 ff7d 	bl	8001f88 <HAL_Delay>


	// send data to register, for power register of MPU, 0 means it keeps it always awake
	for (int i=0; i<8; i++){
 800108e:	2300      	movs	r3, #0
 8001090:	617b      	str	r3, [r7, #20]
 8001092:	e03a      	b.n	800110a <writeMPU+0x30e>
		HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, !!(message & (1 << 7-i)) );
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	b299      	uxth	r1, r3
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	f1c3 0307 	rsb	r3, r3, #7
 800109e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80010a0:	fa42 f303 	asr.w	r3, r2, r3
 80010a4:	f003 0301 	and.w	r3, r3, #1
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	bf14      	ite	ne
 80010ac:	2301      	movne	r3, #1
 80010ae:	2300      	moveq	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	461a      	mov	r2, r3
 80010b4:	68f8      	ldr	r0, [r7, #12]
 80010b6:	f001 fa0d 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 80010ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010bc:	4618      	mov	r0, r3
 80010be:	f000 ff63 	bl	8001f88 <HAL_Delay>

	    HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	2201      	movs	r2, #1
 80010c8:	4619      	mov	r1, r3
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f001 fa02 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 80010d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010d2:	4618      	mov	r0, r3
 80010d4:	f000 ff58 	bl	8001f88 <HAL_Delay>
	    HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	b29b      	uxth	r3, r3
 80010dc:	2200      	movs	r2, #0
 80010de:	4619      	mov	r1, r3
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f001 f9f7 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 80010e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 ff4d 	bl	8001f88 <HAL_Delay>

	    HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	2200      	movs	r2, #0
 80010f4:	4619      	mov	r1, r3
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f001 f9ec 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 80010fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 ff42 	bl	8001f88 <HAL_Delay>
	for (int i=0; i<8; i++){
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	3301      	adds	r3, #1
 8001108:	617b      	str	r3, [r7, #20]
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	2b07      	cmp	r3, #7
 800110e:	ddc1      	ble.n	8001094 <writeMPU+0x298>
	}


	// read acknowledge bit
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 1);  // set SDA line to default high state
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	b29b      	uxth	r3, r3
 8001114:	2201      	movs	r2, #1
 8001116:	4619      	mov	r1, r3
 8001118:	68f8      	ldr	r0, [r7, #12]
 800111a:	f001 f9db 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 800111e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001120:	4618      	mov	r0, r3
 8001122:	f000 ff31 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	b29b      	uxth	r3, r3
 800112a:	2201      	movs	r2, #1
 800112c:	4619      	mov	r1, r3
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f001 f9d0 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001134:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001136:	4618      	mov	r0, r3
 8001138:	f000 ff26 	bl	8001f88 <HAL_Delay>

	if (!HAL_GPIO_ReadPin(gpioTypeRead, readPin)){
 800113c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800113e:	b29b      	uxth	r3, r3
 8001140:	4619      	mov	r1, r3
 8001142:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001144:	f001 f9ae 	bl	80024a4 <HAL_GPIO_ReadPin>
//		printf("message received\r\n");
	}
	HAL_Delay(delayVal);
 8001148:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800114a:	4618      	mov	r0, r3
 800114c:	f000 ff1c 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	b29b      	uxth	r3, r3
 8001154:	2200      	movs	r2, #0
 8001156:	4619      	mov	r1, r3
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f001 f9bb 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 800115e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001160:	4618      	mov	r0, r3
 8001162:	f000 ff11 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0); // reset SDA line to low after the device lets go of the SDA line
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	b29b      	uxth	r3, r3
 800116a:	2200      	movs	r2, #0
 800116c:	4619      	mov	r1, r3
 800116e:	68f8      	ldr	r0, [r7, #12]
 8001170:	f001 f9b0 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001174:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001176:	4618      	mov	r0, r3
 8001178:	f000 ff06 	bl	8001f88 <HAL_Delay>



	// stop condition
	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	b29b      	uxth	r3, r3
 8001180:	2201      	movs	r2, #1
 8001182:	4619      	mov	r1, r3
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f001 f9a5 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 800118a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800118c:	4618      	mov	r0, r3
 800118e:	f000 fefb 	bl	8001f88 <HAL_Delay>
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 1);
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	b29b      	uxth	r3, r3
 8001196:	2201      	movs	r2, #1
 8001198:	4619      	mov	r1, r3
 800119a:	68f8      	ldr	r0, [r7, #12]
 800119c:	f001 f99a 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80011a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011a2:	4618      	mov	r0, r3
 80011a4:	f000 fef0 	bl	8001f88 <HAL_Delay>
}
 80011a8:	bf00      	nop
 80011aa:	3720      	adds	r7, #32
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <readMPU>:


int readMPU(GPIO_TypeDef* gpioTypeSDA, int sdaPin, GPIO_TypeDef* gpioTypeSCL, int sclPin,
			GPIO_TypeDef* gpioTypeRead, int readPin, int deviceAddress, int readAddress, int delayVal) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08a      	sub	sp, #40	@ 0x28
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]
 80011bc:	603b      	str	r3, [r7, #0]

//	printf("reading from device\r\n");

	int storeData = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	627b      	str	r3, [r7, #36]	@ 0x24
	// start condition:
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 1);
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	2201      	movs	r2, #1
 80011c8:	4619      	mov	r1, r3
 80011ca:	68f8      	ldr	r0, [r7, #12]
 80011cc:	f001 f982 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	2201      	movs	r2, #1
 80011d6:	4619      	mov	r1, r3
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f001 f97b 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80011de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011e0:	4618      	mov	r0, r3
 80011e2:	f000 fed1 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	2200      	movs	r2, #0
 80011ec:	4619      	mov	r1, r3
 80011ee:	68f8      	ldr	r0, [r7, #12]
 80011f0:	f001 f970 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80011f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011f6:	4618      	mov	r0, r3
 80011f8:	f000 fec6 	bl	8001f88 <HAL_Delay>
	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	b29b      	uxth	r3, r3
 8001200:	2200      	movs	r2, #0
 8001202:	4619      	mov	r1, r3
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f001 f965 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 800120a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800120c:	4618      	mov	r0, r3
 800120e:	f000 febb 	bl	8001f88 <HAL_Delay>


	// send device address
	for (int i=0; i<7; i++){
 8001212:	2300      	movs	r3, #0
 8001214:	623b      	str	r3, [r7, #32]
 8001216:	e03a      	b.n	800128e <readMPU+0xde>
		HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, !!(deviceAddress & (1 << 6-i)) );
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	b299      	uxth	r1, r3
 800121c:	6a3b      	ldr	r3, [r7, #32]
 800121e:	f1c3 0306 	rsb	r3, r3, #6
 8001222:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001224:	fa42 f303 	asr.w	r3, r2, r3
 8001228:	f003 0301 	and.w	r3, r3, #1
 800122c:	2b00      	cmp	r3, #0
 800122e:	bf14      	ite	ne
 8001230:	2301      	movne	r3, #1
 8001232:	2300      	moveq	r3, #0
 8001234:	b2db      	uxtb	r3, r3
 8001236:	461a      	mov	r2, r3
 8001238:	68f8      	ldr	r0, [r7, #12]
 800123a:	f001 f94b 	bl	80024d4 <HAL_GPIO_WritePin>
		HAL_Delay(delayVal);
 800123e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001240:	4618      	mov	r0, r3
 8001242:	f000 fea1 	bl	8001f88 <HAL_Delay>

		HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	b29b      	uxth	r3, r3
 800124a:	2201      	movs	r2, #1
 800124c:	4619      	mov	r1, r3
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f001 f940 	bl	80024d4 <HAL_GPIO_WritePin>
		HAL_Delay(delayVal);
 8001254:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001256:	4618      	mov	r0, r3
 8001258:	f000 fe96 	bl	8001f88 <HAL_Delay>
		HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	b29b      	uxth	r3, r3
 8001260:	2200      	movs	r2, #0
 8001262:	4619      	mov	r1, r3
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f001 f935 	bl	80024d4 <HAL_GPIO_WritePin>
		HAL_Delay(delayVal);
 800126a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800126c:	4618      	mov	r0, r3
 800126e:	f000 fe8b 	bl	8001f88 <HAL_Delay>

		HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	b29b      	uxth	r3, r3
 8001276:	2200      	movs	r2, #0
 8001278:	4619      	mov	r1, r3
 800127a:	68f8      	ldr	r0, [r7, #12]
 800127c:	f001 f92a 	bl	80024d4 <HAL_GPIO_WritePin>
		HAL_Delay(delayVal);
 8001280:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001282:	4618      	mov	r0, r3
 8001284:	f000 fe80 	bl	8001f88 <HAL_Delay>
	for (int i=0; i<7; i++){
 8001288:	6a3b      	ldr	r3, [r7, #32]
 800128a:	3301      	adds	r3, #1
 800128c:	623b      	str	r3, [r7, #32]
 800128e:	6a3b      	ldr	r3, [r7, #32]
 8001290:	2b06      	cmp	r3, #6
 8001292:	ddc1      	ble.n	8001218 <readMPU+0x68>
	}


	// write is logic low
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	b29b      	uxth	r3, r3
 8001298:	2200      	movs	r2, #0
 800129a:	4619      	mov	r1, r3
 800129c:	68f8      	ldr	r0, [r7, #12]
 800129e:	f001 f919 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80012a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012a4:	4618      	mov	r0, r3
 80012a6:	f000 fe6f 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	2201      	movs	r2, #1
 80012b0:	4619      	mov	r1, r3
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f001 f90e 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80012b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 fe64 	bl	8001f88 <HAL_Delay>
	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	2200      	movs	r2, #0
 80012c6:	4619      	mov	r1, r3
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f001 f903 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80012ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 fe59 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	b29b      	uxth	r3, r3
 80012da:	2200      	movs	r2, #0
 80012dc:	4619      	mov	r1, r3
 80012de:	68f8      	ldr	r0, [r7, #12]
 80012e0:	f001 f8f8 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80012e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012e6:	4618      	mov	r0, r3
 80012e8:	f000 fe4e 	bl	8001f88 <HAL_Delay>


	// read acknowledge bit
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 1);  // set SDA line to default high state
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	2201      	movs	r2, #1
 80012f2:	4619      	mov	r1, r3
 80012f4:	68f8      	ldr	r0, [r7, #12]
 80012f6:	f001 f8ed 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80012fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012fc:	4618      	mov	r0, r3
 80012fe:	f000 fe43 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	b29b      	uxth	r3, r3
 8001306:	2201      	movs	r2, #1
 8001308:	4619      	mov	r1, r3
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f001 f8e2 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001310:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001312:	4618      	mov	r0, r3
 8001314:	f000 fe38 	bl	8001f88 <HAL_Delay>

	if (!HAL_GPIO_ReadPin(gpioTypeRead, readPin)){
 8001318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800131a:	b29b      	uxth	r3, r3
 800131c:	4619      	mov	r1, r3
 800131e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001320:	f001 f8c0 	bl	80024a4 <HAL_GPIO_ReadPin>
//		printf("device address received\r\n");
	}
	HAL_Delay(delayVal);
 8001324:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001326:	4618      	mov	r0, r3
 8001328:	f000 fe2e 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	b29b      	uxth	r3, r3
 8001330:	2200      	movs	r2, #0
 8001332:	4619      	mov	r1, r3
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f001 f8cd 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 800133a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800133c:	4618      	mov	r0, r3
 800133e:	f000 fe23 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0); // reset SDA line to low after the device lets go of the SDA line
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	b29b      	uxth	r3, r3
 8001346:	2200      	movs	r2, #0
 8001348:	4619      	mov	r1, r3
 800134a:	68f8      	ldr	r0, [r7, #12]
 800134c:	f001 f8c2 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001350:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001352:	4618      	mov	r0, r3
 8001354:	f000 fe18 	bl	8001f88 <HAL_Delay>



	// send internal register address
	for (int i=0; i<8; i++){
 8001358:	2300      	movs	r3, #0
 800135a:	61fb      	str	r3, [r7, #28]
 800135c:	e03a      	b.n	80013d4 <readMPU+0x224>
		HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, !!(readAddress & (1 << 7-i)) );
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	b299      	uxth	r1, r3
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	f1c3 0307 	rsb	r3, r3, #7
 8001368:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800136a:	fa42 f303 	asr.w	r3, r2, r3
 800136e:	f003 0301 	and.w	r3, r3, #1
 8001372:	2b00      	cmp	r3, #0
 8001374:	bf14      	ite	ne
 8001376:	2301      	movne	r3, #1
 8001378:	2300      	moveq	r3, #0
 800137a:	b2db      	uxtb	r3, r3
 800137c:	461a      	mov	r2, r3
 800137e:	68f8      	ldr	r0, [r7, #12]
 8001380:	f001 f8a8 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 8001384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001386:	4618      	mov	r0, r3
 8001388:	f000 fdfe 	bl	8001f88 <HAL_Delay>

	    HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	b29b      	uxth	r3, r3
 8001390:	2201      	movs	r2, #1
 8001392:	4619      	mov	r1, r3
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f001 f89d 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 800139a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800139c:	4618      	mov	r0, r3
 800139e:	f000 fdf3 	bl	8001f88 <HAL_Delay>
	    HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	2200      	movs	r2, #0
 80013a8:	4619      	mov	r1, r3
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f001 f892 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 80013b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013b2:	4618      	mov	r0, r3
 80013b4:	f000 fde8 	bl	8001f88 <HAL_Delay>

	    HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	2200      	movs	r2, #0
 80013be:	4619      	mov	r1, r3
 80013c0:	68f8      	ldr	r0, [r7, #12]
 80013c2:	f001 f887 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 80013c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013c8:	4618      	mov	r0, r3
 80013ca:	f000 fddd 	bl	8001f88 <HAL_Delay>
	for (int i=0; i<8; i++){
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	3301      	adds	r3, #1
 80013d2:	61fb      	str	r3, [r7, #28]
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	2b07      	cmp	r3, #7
 80013d8:	ddc1      	ble.n	800135e <readMPU+0x1ae>
	}


	// read acknowledge bit
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 1);  // set SDA line to default high state
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	b29b      	uxth	r3, r3
 80013de:	2201      	movs	r2, #1
 80013e0:	4619      	mov	r1, r3
 80013e2:	68f8      	ldr	r0, [r7, #12]
 80013e4:	f001 f876 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80013e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013ea:	4618      	mov	r0, r3
 80013ec:	f000 fdcc 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	2201      	movs	r2, #1
 80013f6:	4619      	mov	r1, r3
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f001 f86b 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80013fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001400:	4618      	mov	r0, r3
 8001402:	f000 fdc1 	bl	8001f88 <HAL_Delay>

	if (!HAL_GPIO_ReadPin(gpioTypeRead, readPin)){
 8001406:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001408:	b29b      	uxth	r3, r3
 800140a:	4619      	mov	r1, r3
 800140c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800140e:	f001 f849 	bl	80024a4 <HAL_GPIO_ReadPin>
//		printf("register address received\r\n");
	}
	HAL_Delay(delayVal);
 8001412:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001414:	4618      	mov	r0, r3
 8001416:	f000 fdb7 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	b29b      	uxth	r3, r3
 800141e:	2200      	movs	r2, #0
 8001420:	4619      	mov	r1, r3
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f001 f856 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001428:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800142a:	4618      	mov	r0, r3
 800142c:	f000 fdac 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0); // reset SDA line to low after the device lets go of the SDA line
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	b29b      	uxth	r3, r3
 8001434:	2200      	movs	r2, #0
 8001436:	4619      	mov	r1, r3
 8001438:	68f8      	ldr	r0, [r7, #12]
 800143a:	f001 f84b 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 800143e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001440:	4618      	mov	r0, r3
 8001442:	f000 fda1 	bl	8001f88 <HAL_Delay>



	// start condition again
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 1);
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	b29b      	uxth	r3, r3
 800144a:	2201      	movs	r2, #1
 800144c:	4619      	mov	r1, r3
 800144e:	68f8      	ldr	r0, [r7, #12]
 8001450:	f001 f840 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	b29b      	uxth	r3, r3
 8001458:	2201      	movs	r2, #1
 800145a:	4619      	mov	r1, r3
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f001 f839 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001464:	4618      	mov	r0, r3
 8001466:	f000 fd8f 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	b29b      	uxth	r3, r3
 800146e:	2200      	movs	r2, #0
 8001470:	4619      	mov	r1, r3
 8001472:	68f8      	ldr	r0, [r7, #12]
 8001474:	f001 f82e 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001478:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800147a:	4618      	mov	r0, r3
 800147c:	f000 fd84 	bl	8001f88 <HAL_Delay>
	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	b29b      	uxth	r3, r3
 8001484:	2200      	movs	r2, #0
 8001486:	4619      	mov	r1, r3
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f001 f823 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 800148e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001490:	4618      	mov	r0, r3
 8001492:	f000 fd79 	bl	8001f88 <HAL_Delay>


	// send device address
	for (int i=0; i<7; i++){
 8001496:	2300      	movs	r3, #0
 8001498:	61bb      	str	r3, [r7, #24]
 800149a:	e03a      	b.n	8001512 <readMPU+0x362>
		HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, !!(deviceAddress & (1 << 6-i)) );
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	b299      	uxth	r1, r3
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	f1c3 0306 	rsb	r3, r3, #6
 80014a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80014a8:	fa42 f303 	asr.w	r3, r2, r3
 80014ac:	f003 0301 	and.w	r3, r3, #1
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	bf14      	ite	ne
 80014b4:	2301      	movne	r3, #1
 80014b6:	2300      	moveq	r3, #0
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	461a      	mov	r2, r3
 80014bc:	68f8      	ldr	r0, [r7, #12]
 80014be:	f001 f809 	bl	80024d4 <HAL_GPIO_WritePin>
		HAL_Delay(delayVal);
 80014c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014c4:	4618      	mov	r0, r3
 80014c6:	f000 fd5f 	bl	8001f88 <HAL_Delay>

		HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	2201      	movs	r2, #1
 80014d0:	4619      	mov	r1, r3
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f000 fffe 	bl	80024d4 <HAL_GPIO_WritePin>
		HAL_Delay(delayVal);
 80014d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014da:	4618      	mov	r0, r3
 80014dc:	f000 fd54 	bl	8001f88 <HAL_Delay>
		HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	2200      	movs	r2, #0
 80014e6:	4619      	mov	r1, r3
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f000 fff3 	bl	80024d4 <HAL_GPIO_WritePin>
		HAL_Delay(delayVal);
 80014ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014f0:	4618      	mov	r0, r3
 80014f2:	f000 fd49 	bl	8001f88 <HAL_Delay>

		HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	2200      	movs	r2, #0
 80014fc:	4619      	mov	r1, r3
 80014fe:	68f8      	ldr	r0, [r7, #12]
 8001500:	f000 ffe8 	bl	80024d4 <HAL_GPIO_WritePin>
		HAL_Delay(delayVal);
 8001504:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001506:	4618      	mov	r0, r3
 8001508:	f000 fd3e 	bl	8001f88 <HAL_Delay>
	for (int i=0; i<7; i++){
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	3301      	adds	r3, #1
 8001510:	61bb      	str	r3, [r7, #24]
 8001512:	69bb      	ldr	r3, [r7, #24]
 8001514:	2b06      	cmp	r3, #6
 8001516:	ddc1      	ble.n	800149c <readMPU+0x2ec>
	}


	// read is logic high
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 1);
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	b29b      	uxth	r3, r3
 800151c:	2201      	movs	r2, #1
 800151e:	4619      	mov	r1, r3
 8001520:	68f8      	ldr	r0, [r7, #12]
 8001522:	f000 ffd7 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001526:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001528:	4618      	mov	r0, r3
 800152a:	f000 fd2d 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	b29b      	uxth	r3, r3
 8001532:	2201      	movs	r2, #1
 8001534:	4619      	mov	r1, r3
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f000 ffcc 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 800153c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800153e:	4618      	mov	r0, r3
 8001540:	f000 fd22 	bl	8001f88 <HAL_Delay>
	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	b29b      	uxth	r3, r3
 8001548:	2200      	movs	r2, #0
 800154a:	4619      	mov	r1, r3
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f000 ffc1 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001552:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001554:	4618      	mov	r0, r3
 8001556:	f000 fd17 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	b29b      	uxth	r3, r3
 800155e:	2200      	movs	r2, #0
 8001560:	4619      	mov	r1, r3
 8001562:	68f8      	ldr	r0, [r7, #12]
 8001564:	f000 ffb6 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001568:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800156a:	4618      	mov	r0, r3
 800156c:	f000 fd0c 	bl	8001f88 <HAL_Delay>


	// read acknowledge bit
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 1);  // set SDA line to default high state
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	b29b      	uxth	r3, r3
 8001574:	2201      	movs	r2, #1
 8001576:	4619      	mov	r1, r3
 8001578:	68f8      	ldr	r0, [r7, #12]
 800157a:	f000 ffab 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 800157e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001580:	4618      	mov	r0, r3
 8001582:	f000 fd01 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	b29b      	uxth	r3, r3
 800158a:	2201      	movs	r2, #1
 800158c:	4619      	mov	r1, r3
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f000 ffa0 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001594:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001596:	4618      	mov	r0, r3
 8001598:	f000 fcf6 	bl	8001f88 <HAL_Delay>

	if (!HAL_GPIO_ReadPin(gpioTypeRead, readPin)){
 800159c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800159e:	b29b      	uxth	r3, r3
 80015a0:	4619      	mov	r1, r3
 80015a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80015a4:	f000 ff7e 	bl	80024a4 <HAL_GPIO_ReadPin>
//		printf("register address to READ received\r\n");
	}
	HAL_Delay(delayVal);
 80015a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 fcec 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	2200      	movs	r2, #0
 80015b6:	4619      	mov	r1, r3
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f000 ff8b 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80015be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 fce1 	bl	8001f88 <HAL_Delay>


	// keep SDA line default high before device pulls line and input stream of bits comes in
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 1);
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	2201      	movs	r2, #1
 80015cc:	4619      	mov	r1, r3
 80015ce:	68f8      	ldr	r0, [r7, #12]
 80015d0:	f000 ff80 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80015d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015d6:	4618      	mov	r0, r3
 80015d8:	f000 fcd6 	bl	8001f88 <HAL_Delay>


	// Receive register data
	for (int i=0; i<8; i++){
 80015dc:	2300      	movs	r3, #0
 80015de:	617b      	str	r3, [r7, #20]
 80015e0:	e02c      	b.n	800163c <readMPU+0x48c>
		HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	2201      	movs	r2, #1
 80015e8:	4619      	mov	r1, r3
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f000 ff72 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal);
 80015f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015f2:	4618      	mov	r0, r3
 80015f4:	f000 fcc8 	bl	8001f88 <HAL_Delay>

	    storeData |= (HAL_GPIO_ReadPin(gpioTypeRead, readPin)) * (1 << 7-i); // add bit to acclZ
 80015f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	4619      	mov	r1, r3
 80015fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001600:	f000 ff50 	bl	80024a4 <HAL_GPIO_ReadPin>
 8001604:	4603      	mov	r3, r0
 8001606:	461a      	mov	r2, r3
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	f1c3 0307 	rsb	r3, r3, #7
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
 8001612:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001614:	4313      	orrs	r3, r2
 8001616:	627b      	str	r3, [r7, #36]	@ 0x24
	    HAL_Delay(delayVal);
 8001618:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800161a:	4618      	mov	r0, r3
 800161c:	f000 fcb4 	bl	8001f88 <HAL_Delay>

	    HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0); // now after this clock pulse, the sda line should change to corresponding value
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	b29b      	uxth	r3, r3
 8001624:	2200      	movs	r2, #0
 8001626:	4619      	mov	r1, r3
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f000 ff53 	bl	80024d4 <HAL_GPIO_WritePin>
	    HAL_Delay(delayVal); // pause it a bit longer at 0 just in case
 800162e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001630:	4618      	mov	r0, r3
 8001632:	f000 fca9 	bl	8001f88 <HAL_Delay>
	for (int i=0; i<8; i++){
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	3301      	adds	r3, #1
 800163a:	617b      	str	r3, [r7, #20]
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	2b07      	cmp	r3, #7
 8001640:	ddcf      	ble.n	80015e2 <readMPU+0x432>
	}


	// send nack signal
	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 1);
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	b29b      	uxth	r3, r3
 8001646:	2201      	movs	r2, #1
 8001648:	4619      	mov	r1, r3
 800164a:	68f8      	ldr	r0, [r7, #12]
 800164c:	f000 ff42 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001650:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001652:	4618      	mov	r0, r3
 8001654:	f000 fc98 	bl	8001f88 <HAL_Delay>

	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	b29b      	uxth	r3, r3
 800165c:	2201      	movs	r2, #1
 800165e:	4619      	mov	r1, r3
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f000 ff37 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001668:	4618      	mov	r0, r3
 800166a:	f000 fc8d 	bl	8001f88 <HAL_Delay>
	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 0);
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	b29b      	uxth	r3, r3
 8001672:	2200      	movs	r2, #0
 8001674:	4619      	mov	r1, r3
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f000 ff2c 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 800167c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800167e:	4618      	mov	r0, r3
 8001680:	f000 fc82 	bl	8001f88 <HAL_Delay>
//	printf("sent NACK signal\r\n");

	HAL_GPIO_WritePin(gpioTypeSDA, sdaPin, 0);
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	b29b      	uxth	r3, r3
 8001688:	2200      	movs	r2, #0
 800168a:	4619      	mov	r1, r3
 800168c:	68f8      	ldr	r0, [r7, #12]
 800168e:	f000 ff21 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 8001692:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001694:	4618      	mov	r0, r3
 8001696:	f000 fc77 	bl	8001f88 <HAL_Delay>


	//stop condition
	HAL_GPIO_WritePin(gpioTypeSCL, sclPin, 1);
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	b29b      	uxth	r3, r3
 800169e:	2201      	movs	r2, #1
 80016a0:	4619      	mov	r1, r3
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f000 ff16 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80016a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016aa:	4618      	mov	r0, r3
 80016ac:	f000 fc6c 	bl	8001f88 <HAL_Delay>
	HAL_GPIO_WritePin(gpioTypeSCL, sdaPin, 1);
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	2201      	movs	r2, #1
 80016b6:	4619      	mov	r1, r3
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f000 ff0b 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(delayVal);
 80016be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016c0:	4618      	mov	r0, r3
 80016c2:	f000 fc61 	bl	8001f88 <HAL_Delay>


	return storeData;
 80016c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3728      	adds	r7, #40	@ 0x28
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <sendMsg>:
 */

#ifndef SRC_UARTCOMMUNICATION_H_
#define SRC_UARTCOMMUNICATION_H_

void sendMsg(GPIO_TypeDef* gpioTypeTransmit, int transmitPin, int8_t message, int baudDelay, int bufferDelay){
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	603b      	str	r3, [r7, #0]
 80016dc:	4613      	mov	r3, r2
 80016de:	71fb      	strb	r3, [r7, #7]
	// start bit
	HAL_GPIO_WritePin(gpioTypeTransmit, transmitPin, 0);
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	2200      	movs	r2, #0
 80016e6:	4619      	mov	r1, r3
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f000 fef3 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(baudDelay);
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f000 fc49 	bl	8001f88 <HAL_Delay>

	// send message
	for (int i=0; i<8; i++){
 80016f6:	2300      	movs	r3, #0
 80016f8:	617b      	str	r3, [r7, #20]
 80016fa:	e01a      	b.n	8001732 <sendMsg+0x62>
		HAL_GPIO_WritePin(gpioTypeTransmit, transmitPin, !!(message & (1 << 7-i)) );
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	b299      	uxth	r1, r3
 8001700:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	f1c3 0307 	rsb	r3, r3, #7
 800170a:	fa42 f303 	asr.w	r3, r2, r3
 800170e:	f003 0301 	and.w	r3, r3, #1
 8001712:	2b00      	cmp	r3, #0
 8001714:	bf14      	ite	ne
 8001716:	2301      	movne	r3, #1
 8001718:	2300      	moveq	r3, #0
 800171a:	b2db      	uxtb	r3, r3
 800171c:	461a      	mov	r2, r3
 800171e:	68f8      	ldr	r0, [r7, #12]
 8001720:	f000 fed8 	bl	80024d4 <HAL_GPIO_WritePin>
//		}
//		else{
//			printf("0\r\n");
//		}

		HAL_Delay(baudDelay);
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	4618      	mov	r0, r3
 8001728:	f000 fc2e 	bl	8001f88 <HAL_Delay>
	for (int i=0; i<8; i++){
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	3301      	adds	r3, #1
 8001730:	617b      	str	r3, [r7, #20]
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	2b07      	cmp	r3, #7
 8001736:	dde1      	ble.n	80016fc <sendMsg+0x2c>
	}
//	printf("\n");
	// go back to default high
	HAL_GPIO_WritePin(gpioTypeTransmit, transmitPin, 1);
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	b29b      	uxth	r3, r3
 800173c:	2201      	movs	r2, #1
 800173e:	4619      	mov	r1, r3
 8001740:	68f8      	ldr	r0, [r7, #12]
 8001742:	f000 fec7 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_Delay(bufferDelay);
 8001746:	6a3b      	ldr	r3, [r7, #32]
 8001748:	4618      	mov	r0, r3
 800174a:	f000 fc1d 	bl	8001f88 <HAL_Delay>
}
 800174e:	bf00      	nop
 8001750:	3718      	adds	r7, #24
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
	...

08001758 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
/* Support printf over UART */
(void) HAL_UART_Transmit(&huart2, (uint8_t *) &ch, 1, 0xFFFFU);
 8001760:	1d39      	adds	r1, r7, #4
 8001762:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001766:	2201      	movs	r2, #1
 8001768:	4803      	ldr	r0, [pc, #12]	@ (8001778 <__io_putchar+0x20>)
 800176a:	f001 fbb5 	bl	8002ed8 <HAL_UART_Transmit>
 return ch;
 800176e:	687b      	ldr	r3, [r7, #4]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	20000084 	.word	0x20000084
 800177c:	00000000 	.word	0x00000000

08001780 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b092      	sub	sp, #72	@ 0x48
 8001784:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001786:	f000 fb8d 	bl	8001ea4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800178a:	f000 f8d7 	bl	800193c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800178e:	f000 f96b 	bl	8001a68 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001792:	f000 f93f 	bl	8001a14 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  int mpuDeviceAddress = 0x68; // first 7 bits of i2c data
 8001796:	2368      	movs	r3, #104	@ 0x68
 8001798:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int acclZAxisRegisterBits15_8 = 0x3F; // 0x3f, 0x40
 800179a:	233f      	movs	r3, #63	@ 0x3f
 800179c:	62bb      	str	r3, [r7, #40]	@ 0x28
  int acclZAxisRegisterBits7_0 = 0x40;
 800179e:	2340      	movs	r3, #64	@ 0x40
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
  int powerRegister = 0x6B;
 80017a2:	236b      	movs	r3, #107	@ 0x6b
 80017a4:	623b      	str	r3, [r7, #32]

  int sda = GPIO_PIN_8; // D7 --> PA_8
 80017a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017aa:	61fb      	str	r3, [r7, #28]
  #define sdaType GPIOA

  int scl = GPIO_PIN_9; //D8 --> PA_9
 80017ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017b0:	61bb      	str	r3, [r7, #24]
  #define sclType GPIOA

  int read = GPIO_PIN_5; //D4 --> PB_5
 80017b2:	2320      	movs	r3, #32
 80017b4:	617b      	str	r3, [r7, #20]
  #define readType GPIOB

  int delayTime = 1; // 1 ms
 80017b6:	2301      	movs	r3, #1
 80017b8:	613b      	str	r3, [r7, #16]

  int16_t acclZ = 0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	81fb      	strh	r3, [r7, #14]
  float acclMS2 = 0;
 80017be:	f04f 0300 	mov.w	r3, #0
 80017c2:	60bb      	str	r3, [r7, #8]
  // uint8_t readVal = 0;



  // wake up MPU
  writeMPU(sdaType, sda, sclType, scl, readType, read, mpuDeviceAddress, powerRegister, 0, delayTime);
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	9305      	str	r3, [sp, #20]
 80017c8:	2300      	movs	r3, #0
 80017ca:	9304      	str	r3, [sp, #16]
 80017cc:	6a3b      	ldr	r3, [r7, #32]
 80017ce:	9303      	str	r3, [sp, #12]
 80017d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017d2:	9302      	str	r3, [sp, #8]
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	9301      	str	r3, [sp, #4]
 80017d8:	4b51      	ldr	r3, [pc, #324]	@ (8001920 <main+0x1a0>)
 80017da:	9300      	str	r3, [sp, #0]
 80017dc:	69bb      	ldr	r3, [r7, #24]
 80017de:	4a51      	ldr	r2, [pc, #324]	@ (8001924 <main+0x1a4>)
 80017e0:	69f9      	ldr	r1, [r7, #28]
 80017e2:	4850      	ldr	r0, [pc, #320]	@ (8001924 <main+0x1a4>)
 80017e4:	f7ff fb0a 	bl	8000dfc <writeMPU>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  acclZ = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	81fb      	strh	r3, [r7, #14]
	  acclZ |= ((readMPU(sdaType, sda, sclType, scl, readType, read, mpuDeviceAddress, acclZAxisRegisterBits15_8, delayTime)) << 8);
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	9304      	str	r3, [sp, #16]
 80017f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017f2:	9303      	str	r3, [sp, #12]
 80017f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017f6:	9302      	str	r3, [sp, #8]
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	9301      	str	r3, [sp, #4]
 80017fc:	4b48      	ldr	r3, [pc, #288]	@ (8001920 <main+0x1a0>)
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	4a48      	ldr	r2, [pc, #288]	@ (8001924 <main+0x1a4>)
 8001804:	69f9      	ldr	r1, [r7, #28]
 8001806:	4847      	ldr	r0, [pc, #284]	@ (8001924 <main+0x1a4>)
 8001808:	f7ff fcd2 	bl	80011b0 <readMPU>
 800180c:	4603      	mov	r3, r0
 800180e:	021b      	lsls	r3, r3, #8
 8001810:	b21a      	sxth	r2, r3
 8001812:	89fb      	ldrh	r3, [r7, #14]
 8001814:	4313      	orrs	r3, r2
 8001816:	81fb      	strh	r3, [r7, #14]
	  acclZ |= readMPU(sdaType, sda, sclType, scl, readType, read, mpuDeviceAddress, acclZAxisRegisterBits7_0, delayTime);
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	9304      	str	r3, [sp, #16]
 800181c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181e:	9303      	str	r3, [sp, #12]
 8001820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001822:	9302      	str	r3, [sp, #8]
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	9301      	str	r3, [sp, #4]
 8001828:	4b3d      	ldr	r3, [pc, #244]	@ (8001920 <main+0x1a0>)
 800182a:	9300      	str	r3, [sp, #0]
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	4a3d      	ldr	r2, [pc, #244]	@ (8001924 <main+0x1a4>)
 8001830:	69f9      	ldr	r1, [r7, #28]
 8001832:	483c      	ldr	r0, [pc, #240]	@ (8001924 <main+0x1a4>)
 8001834:	f7ff fcbc 	bl	80011b0 <readMPU>
 8001838:	4603      	mov	r3, r0
 800183a:	b21a      	sxth	r2, r3
 800183c:	89fb      	ldrh	r3, [r7, #14]
 800183e:	4313      	orrs	r3, r2
 8001840:	81fb      	strh	r3, [r7, #14]
	  acclMS2 = (float)(acclZ) / 16000.0 * 9.8;
 8001842:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001846:	ee07 3a90 	vmov	s15, r3
 800184a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800184e:	ee17 0a90 	vmov	r0, s15
 8001852:	f7fe fe79 	bl	8000548 <__aeabi_f2d>
 8001856:	f04f 0200 	mov.w	r2, #0
 800185a:	4b33      	ldr	r3, [pc, #204]	@ (8001928 <main+0x1a8>)
 800185c:	f7fe fff6 	bl	800084c <__aeabi_ddiv>
 8001860:	4602      	mov	r2, r0
 8001862:	460b      	mov	r3, r1
 8001864:	4610      	mov	r0, r2
 8001866:	4619      	mov	r1, r3
 8001868:	a32b      	add	r3, pc, #172	@ (adr r3, 8001918 <main+0x198>)
 800186a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186e:	f7fe fec3 	bl	80005f8 <__aeabi_dmul>
 8001872:	4602      	mov	r2, r0
 8001874:	460b      	mov	r3, r1
 8001876:	4610      	mov	r0, r2
 8001878:	4619      	mov	r1, r3
 800187a:	f7ff f8f7 	bl	8000a6c <__aeabi_d2f>
 800187e:	4603      	mov	r3, r0
 8001880:	60bb      	str	r3, [r7, #8]

	  printf("\n");
 8001882:	200a      	movs	r0, #10
 8001884:	f001 ffb8 	bl	80037f8 <putchar>
	  printf("%d\r\n", acclZ);
 8001888:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800188c:	4619      	mov	r1, r3
 800188e:	4827      	ldr	r0, [pc, #156]	@ (800192c <main+0x1ac>)
 8001890:	f001 ffa0 	bl	80037d4 <iprintf>

	  printf("\n");
 8001894:	200a      	movs	r0, #10
 8001896:	f001 ffaf 	bl	80037f8 <putchar>
	  printf("%d", (int) acclMS2);
 800189a:	edd7 7a02 	vldr	s15, [r7, #8]
 800189e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018a2:	ee17 1a90 	vmov	r1, s15
 80018a6:	4822      	ldr	r0, [pc, #136]	@ (8001930 <main+0x1b0>)
 80018a8:	f001 ff94 	bl	80037d4 <iprintf>
	  printf(".");
 80018ac:	202e      	movs	r0, #46	@ 0x2e
 80018ae:	f001 ffa3 	bl	80037f8 <putchar>
	  printf("%d\r\n", ( (int)(acclMS2 * 10.0) ) % 10);
 80018b2:	68b8      	ldr	r0, [r7, #8]
 80018b4:	f7fe fe48 	bl	8000548 <__aeabi_f2d>
 80018b8:	f04f 0200 	mov.w	r2, #0
 80018bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001934 <main+0x1b4>)
 80018be:	f7fe fe9b 	bl	80005f8 <__aeabi_dmul>
 80018c2:	4602      	mov	r2, r0
 80018c4:	460b      	mov	r3, r1
 80018c6:	4610      	mov	r0, r2
 80018c8:	4619      	mov	r1, r3
 80018ca:	f7ff f8a7 	bl	8000a1c <__aeabi_d2iz>
 80018ce:	4601      	mov	r1, r0
 80018d0:	4b19      	ldr	r3, [pc, #100]	@ (8001938 <main+0x1b8>)
 80018d2:	fb83 2301 	smull	r2, r3, r3, r1
 80018d6:	109a      	asrs	r2, r3, #2
 80018d8:	17cb      	asrs	r3, r1, #31
 80018da:	1ad2      	subs	r2, r2, r3
 80018dc:	4613      	mov	r3, r2
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	4413      	add	r3, r2
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	1aca      	subs	r2, r1, r3
 80018e6:	4611      	mov	r1, r2
 80018e8:	4810      	ldr	r0, [pc, #64]	@ (800192c <main+0x1ac>)
 80018ea:	f001 ff73 	bl	80037d4 <iprintf>

	  printf("\n");
 80018ee:	200a      	movs	r0, #10
 80018f0:	f001 ff82 	bl	80037f8 <putchar>

	  sendMsg(GPIOA, GPIO_PIN_7, (int) acclMS2, 15, 10);
 80018f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80018f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018fc:	edc7 7a01 	vstr	s15, [r7, #4]
 8001900:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8001904:	230a      	movs	r3, #10
 8001906:	9300      	str	r3, [sp, #0]
 8001908:	230f      	movs	r3, #15
 800190a:	2180      	movs	r1, #128	@ 0x80
 800190c:	4805      	ldr	r0, [pc, #20]	@ (8001924 <main+0x1a4>)
 800190e:	f7ff fedf 	bl	80016d0 <sendMsg>
	  acclZ = 0;
 8001912:	bf00      	nop
 8001914:	e768      	b.n	80017e8 <main+0x68>
 8001916:	bf00      	nop
 8001918:	9999999a 	.word	0x9999999a
 800191c:	40239999 	.word	0x40239999
 8001920:	40020400 	.word	0x40020400
 8001924:	40020000 	.word	0x40020000
 8001928:	40cf4000 	.word	0x40cf4000
 800192c:	0800456c 	.word	0x0800456c
 8001930:	08004574 	.word	0x08004574
 8001934:	40240000 	.word	0x40240000
 8001938:	66666667 	.word	0x66666667

0800193c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b094      	sub	sp, #80	@ 0x50
 8001940:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001942:	f107 0320 	add.w	r3, r7, #32
 8001946:	2230      	movs	r2, #48	@ 0x30
 8001948:	2100      	movs	r1, #0
 800194a:	4618      	mov	r0, r3
 800194c:	f002 f834 	bl	80039b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001950:	f107 030c 	add.w	r3, r7, #12
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
 800195e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001960:	2300      	movs	r3, #0
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	4b29      	ldr	r3, [pc, #164]	@ (8001a0c <SystemClock_Config+0xd0>)
 8001966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001968:	4a28      	ldr	r2, [pc, #160]	@ (8001a0c <SystemClock_Config+0xd0>)
 800196a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800196e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001970:	4b26      	ldr	r3, [pc, #152]	@ (8001a0c <SystemClock_Config+0xd0>)
 8001972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001974:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001978:	60bb      	str	r3, [r7, #8]
 800197a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800197c:	2300      	movs	r3, #0
 800197e:	607b      	str	r3, [r7, #4]
 8001980:	4b23      	ldr	r3, [pc, #140]	@ (8001a10 <SystemClock_Config+0xd4>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001988:	4a21      	ldr	r2, [pc, #132]	@ (8001a10 <SystemClock_Config+0xd4>)
 800198a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800198e:	6013      	str	r3, [r2, #0]
 8001990:	4b1f      	ldr	r3, [pc, #124]	@ (8001a10 <SystemClock_Config+0xd4>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800199c:	2302      	movs	r3, #2
 800199e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019a0:	2301      	movs	r3, #1
 80019a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019a4:	2310      	movs	r3, #16
 80019a6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019a8:	2302      	movs	r3, #2
 80019aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019ac:	2300      	movs	r3, #0
 80019ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80019b0:	2310      	movs	r3, #16
 80019b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019b4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80019b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80019ba:	2304      	movs	r3, #4
 80019bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80019be:	2307      	movs	r3, #7
 80019c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019c2:	f107 0320 	add.w	r3, r7, #32
 80019c6:	4618      	mov	r0, r3
 80019c8:	f000 fd9e 	bl	8002508 <HAL_RCC_OscConfig>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80019d2:	f000 f8e3 	bl	8001b9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019d6:	230f      	movs	r3, #15
 80019d8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019da:	2302      	movs	r3, #2
 80019dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019de:	2300      	movs	r3, #0
 80019e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019e8:	2300      	movs	r3, #0
 80019ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019ec:	f107 030c 	add.w	r3, r7, #12
 80019f0:	2102      	movs	r1, #2
 80019f2:	4618      	mov	r0, r3
 80019f4:	f001 f800 	bl	80029f8 <HAL_RCC_ClockConfig>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80019fe:	f000 f8cd 	bl	8001b9c <Error_Handler>
  }
}
 8001a02:	bf00      	nop
 8001a04:	3750      	adds	r7, #80	@ 0x50
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40023800 	.word	0x40023800
 8001a10:	40007000 	.word	0x40007000

08001a14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a18:	4b11      	ldr	r3, [pc, #68]	@ (8001a60 <MX_USART2_UART_Init+0x4c>)
 8001a1a:	4a12      	ldr	r2, [pc, #72]	@ (8001a64 <MX_USART2_UART_Init+0x50>)
 8001a1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a1e:	4b10      	ldr	r3, [pc, #64]	@ (8001a60 <MX_USART2_UART_Init+0x4c>)
 8001a20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a26:	4b0e      	ldr	r3, [pc, #56]	@ (8001a60 <MX_USART2_UART_Init+0x4c>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a60 <MX_USART2_UART_Init+0x4c>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a32:	4b0b      	ldr	r3, [pc, #44]	@ (8001a60 <MX_USART2_UART_Init+0x4c>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a38:	4b09      	ldr	r3, [pc, #36]	@ (8001a60 <MX_USART2_UART_Init+0x4c>)
 8001a3a:	220c      	movs	r2, #12
 8001a3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a3e:	4b08      	ldr	r3, [pc, #32]	@ (8001a60 <MX_USART2_UART_Init+0x4c>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a44:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <MX_USART2_UART_Init+0x4c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a4a:	4805      	ldr	r0, [pc, #20]	@ (8001a60 <MX_USART2_UART_Init+0x4c>)
 8001a4c:	f001 f9f4 	bl	8002e38 <HAL_UART_Init>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a56:	f000 f8a1 	bl	8001b9c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a5a:	bf00      	nop
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20000084 	.word	0x20000084
 8001a64:	40004400 	.word	0x40004400

08001a68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08a      	sub	sp, #40	@ 0x28
 8001a6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6e:	f107 0314 	add.w	r3, r7, #20
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
 8001a7c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	613b      	str	r3, [r7, #16]
 8001a82:	4b42      	ldr	r3, [pc, #264]	@ (8001b8c <MX_GPIO_Init+0x124>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	4a41      	ldr	r2, [pc, #260]	@ (8001b8c <MX_GPIO_Init+0x124>)
 8001a88:	f043 0304 	orr.w	r3, r3, #4
 8001a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b8c <MX_GPIO_Init+0x124>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	613b      	str	r3, [r7, #16]
 8001a98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b8c <MX_GPIO_Init+0x124>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	4a3a      	ldr	r2, [pc, #232]	@ (8001b8c <MX_GPIO_Init+0x124>)
 8001aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aaa:	4b38      	ldr	r3, [pc, #224]	@ (8001b8c <MX_GPIO_Init+0x124>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	4b34      	ldr	r3, [pc, #208]	@ (8001b8c <MX_GPIO_Init+0x124>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	4a33      	ldr	r2, [pc, #204]	@ (8001b8c <MX_GPIO_Init+0x124>)
 8001ac0:	f043 0301 	orr.w	r3, r3, #1
 8001ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac6:	4b31      	ldr	r3, [pc, #196]	@ (8001b8c <MX_GPIO_Init+0x124>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	f003 0301 	and.w	r3, r3, #1
 8001ace:	60bb      	str	r3, [r7, #8]
 8001ad0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	607b      	str	r3, [r7, #4]
 8001ad6:	4b2d      	ldr	r3, [pc, #180]	@ (8001b8c <MX_GPIO_Init+0x124>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	4a2c      	ldr	r2, [pc, #176]	@ (8001b8c <MX_GPIO_Init+0x124>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae2:	4b2a      	ldr	r3, [pc, #168]	@ (8001b8c <MX_GPIO_Init+0x124>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001aee:	2200      	movs	r2, #0
 8001af0:	f44f 7168 	mov.w	r1, #928	@ 0x3a0
 8001af4:	4826      	ldr	r0, [pc, #152]	@ (8001b90 <MX_GPIO_Init+0x128>)
 8001af6:	f000 fced 	bl	80024d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001afa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001afe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b00:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001b04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	2300      	movs	r3, #0
 8001b08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b0a:	f107 0314 	add.w	r3, r7, #20
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4820      	ldr	r0, [pc, #128]	@ (8001b94 <MX_GPIO_Init+0x12c>)
 8001b12:	f000 fb43 	bl	800219c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA7 PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_7|GPIO_PIN_9;
 8001b16:	f44f 7328 	mov.w	r3, #672	@ 0x2a0
 8001b1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b24:	2300      	movs	r3, #0
 8001b26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4818      	ldr	r0, [pc, #96]	@ (8001b90 <MX_GPIO_Init+0x128>)
 8001b30:	f000 fb34 	bl	800219c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b34:	2340      	movs	r3, #64	@ 0x40
 8001b36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b40:	f107 0314 	add.w	r3, r7, #20
 8001b44:	4619      	mov	r1, r3
 8001b46:	4812      	ldr	r0, [pc, #72]	@ (8001b90 <MX_GPIO_Init+0x128>)
 8001b48:	f000 fb28 	bl	800219c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001b4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001b52:	2311      	movs	r3, #17
 8001b54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	480a      	ldr	r0, [pc, #40]	@ (8001b90 <MX_GPIO_Init+0x128>)
 8001b66:	f000 fb19 	bl	800219c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001b6a:	2320      	movs	r3, #32
 8001b6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4806      	ldr	r0, [pc, #24]	@ (8001b98 <MX_GPIO_Init+0x130>)
 8001b7e:	f000 fb0d 	bl	800219c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b82:	bf00      	nop
 8001b84:	3728      	adds	r7, #40	@ 0x28
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40020000 	.word	0x40020000
 8001b94:	40020800 	.word	0x40020800
 8001b98:	40020400 	.word	0x40020400

08001b9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ba0:	b672      	cpsid	i
}
 8001ba2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ba4:	bf00      	nop
 8001ba6:	e7fd      	b.n	8001ba4 <Error_Handler+0x8>

08001ba8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	607b      	str	r3, [r7, #4]
 8001bb2:	4b10      	ldr	r3, [pc, #64]	@ (8001bf4 <HAL_MspInit+0x4c>)
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8001bf4 <HAL_MspInit+0x4c>)
 8001bb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf4 <HAL_MspInit+0x4c>)
 8001bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bc6:	607b      	str	r3, [r7, #4]
 8001bc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	603b      	str	r3, [r7, #0]
 8001bce:	4b09      	ldr	r3, [pc, #36]	@ (8001bf4 <HAL_MspInit+0x4c>)
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd2:	4a08      	ldr	r2, [pc, #32]	@ (8001bf4 <HAL_MspInit+0x4c>)
 8001bd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bda:	4b06      	ldr	r3, [pc, #24]	@ (8001bf4 <HAL_MspInit+0x4c>)
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001be2:	603b      	str	r3, [r7, #0]
 8001be4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001be6:	2007      	movs	r0, #7
 8001be8:	f000 faa4 	bl	8002134 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40023800 	.word	0x40023800

08001bf8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b08a      	sub	sp, #40	@ 0x28
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c00:	f107 0314 	add.w	r3, r7, #20
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a19      	ldr	r2, [pc, #100]	@ (8001c7c <HAL_UART_MspInit+0x84>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d12b      	bne.n	8001c72 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	613b      	str	r3, [r7, #16]
 8001c1e:	4b18      	ldr	r3, [pc, #96]	@ (8001c80 <HAL_UART_MspInit+0x88>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c22:	4a17      	ldr	r2, [pc, #92]	@ (8001c80 <HAL_UART_MspInit+0x88>)
 8001c24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c2a:	4b15      	ldr	r3, [pc, #84]	@ (8001c80 <HAL_UART_MspInit+0x88>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c32:	613b      	str	r3, [r7, #16]
 8001c34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	60fb      	str	r3, [r7, #12]
 8001c3a:	4b11      	ldr	r3, [pc, #68]	@ (8001c80 <HAL_UART_MspInit+0x88>)
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3e:	4a10      	ldr	r2, [pc, #64]	@ (8001c80 <HAL_UART_MspInit+0x88>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c46:	4b0e      	ldr	r3, [pc, #56]	@ (8001c80 <HAL_UART_MspInit+0x88>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c52:	230c      	movs	r3, #12
 8001c54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c56:	2302      	movs	r3, #2
 8001c58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c62:	2307      	movs	r3, #7
 8001c64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c66:	f107 0314 	add.w	r3, r7, #20
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4805      	ldr	r0, [pc, #20]	@ (8001c84 <HAL_UART_MspInit+0x8c>)
 8001c6e:	f000 fa95 	bl	800219c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c72:	bf00      	nop
 8001c74:	3728      	adds	r7, #40	@ 0x28
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40004400 	.word	0x40004400
 8001c80:	40023800 	.word	0x40023800
 8001c84:	40020000 	.word	0x40020000

08001c88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c8c:	bf00      	nop
 8001c8e:	e7fd      	b.n	8001c8c <NMI_Handler+0x4>

08001c90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c94:	bf00      	nop
 8001c96:	e7fd      	b.n	8001c94 <HardFault_Handler+0x4>

08001c98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c9c:	bf00      	nop
 8001c9e:	e7fd      	b.n	8001c9c <MemManage_Handler+0x4>

08001ca0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ca4:	bf00      	nop
 8001ca6:	e7fd      	b.n	8001ca4 <BusFault_Handler+0x4>

08001ca8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cac:	bf00      	nop
 8001cae:	e7fd      	b.n	8001cac <UsageFault_Handler+0x4>

08001cb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cb4:	bf00      	nop
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr

08001cbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cde:	f000 f933 	bl	8001f48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b086      	sub	sp, #24
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	60f8      	str	r0, [r7, #12]
 8001cee:	60b9      	str	r1, [r7, #8]
 8001cf0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	e00a      	b.n	8001d0e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cf8:	f3af 8000 	nop.w
 8001cfc:	4601      	mov	r1, r0
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	1c5a      	adds	r2, r3, #1
 8001d02:	60ba      	str	r2, [r7, #8]
 8001d04:	b2ca      	uxtb	r2, r1
 8001d06:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	617b      	str	r3, [r7, #20]
 8001d0e:	697a      	ldr	r2, [r7, #20]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	dbf0      	blt.n	8001cf8 <_read+0x12>
  }

  return len;
 8001d16:	687b      	ldr	r3, [r7, #4]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	617b      	str	r3, [r7, #20]
 8001d30:	e009      	b.n	8001d46 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	1c5a      	adds	r2, r3, #1
 8001d36:	60ba      	str	r2, [r7, #8]
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff fd0c 	bl	8001758 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	3301      	adds	r3, #1
 8001d44:	617b      	str	r3, [r7, #20]
 8001d46:	697a      	ldr	r2, [r7, #20]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	dbf1      	blt.n	8001d32 <_write+0x12>
  }
  return len;
 8001d4e:	687b      	ldr	r3, [r7, #4]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3718      	adds	r7, #24
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <_close>:

int _close(int file)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d80:	605a      	str	r2, [r3, #4]
  return 0;
 8001d82:	2300      	movs	r3, #0
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <_isatty>:

int _isatty(int file)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d98:	2301      	movs	r3, #1
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr

08001da6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001da6:	b480      	push	{r7}
 8001da8:	b085      	sub	sp, #20
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	60f8      	str	r0, [r7, #12]
 8001dae:	60b9      	str	r1, [r7, #8]
 8001db0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dc8:	4a14      	ldr	r2, [pc, #80]	@ (8001e1c <_sbrk+0x5c>)
 8001dca:	4b15      	ldr	r3, [pc, #84]	@ (8001e20 <_sbrk+0x60>)
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dd4:	4b13      	ldr	r3, [pc, #76]	@ (8001e24 <_sbrk+0x64>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d102      	bne.n	8001de2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ddc:	4b11      	ldr	r3, [pc, #68]	@ (8001e24 <_sbrk+0x64>)
 8001dde:	4a12      	ldr	r2, [pc, #72]	@ (8001e28 <_sbrk+0x68>)
 8001de0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001de2:	4b10      	ldr	r3, [pc, #64]	@ (8001e24 <_sbrk+0x64>)
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4413      	add	r3, r2
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d207      	bcs.n	8001e00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001df0:	f001 fe30 	bl	8003a54 <__errno>
 8001df4:	4603      	mov	r3, r0
 8001df6:	220c      	movs	r2, #12
 8001df8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8001dfe:	e009      	b.n	8001e14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e00:	4b08      	ldr	r3, [pc, #32]	@ (8001e24 <_sbrk+0x64>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e06:	4b07      	ldr	r3, [pc, #28]	@ (8001e24 <_sbrk+0x64>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	4a05      	ldr	r2, [pc, #20]	@ (8001e24 <_sbrk+0x64>)
 8001e10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e12:	68fb      	ldr	r3, [r7, #12]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3718      	adds	r7, #24
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20018000 	.word	0x20018000
 8001e20:	00000400 	.word	0x00000400
 8001e24:	200000cc 	.word	0x200000cc
 8001e28:	20000220 	.word	0x20000220

08001e2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e30:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <SystemInit+0x20>)
 8001e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e36:	4a05      	ldr	r2, [pc, #20]	@ (8001e4c <SystemInit+0x20>)
 8001e38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e40:	bf00      	nop
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	e000ed00 	.word	0xe000ed00

08001e50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e88 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e54:	f7ff ffea 	bl	8001e2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e58:	480c      	ldr	r0, [pc, #48]	@ (8001e8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e5a:	490d      	ldr	r1, [pc, #52]	@ (8001e90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e60:	e002      	b.n	8001e68 <LoopCopyDataInit>

08001e62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e66:	3304      	adds	r3, #4

08001e68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e6c:	d3f9      	bcc.n	8001e62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e70:	4c0a      	ldr	r4, [pc, #40]	@ (8001e9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e74:	e001      	b.n	8001e7a <LoopFillZerobss>

08001e76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e78:	3204      	adds	r2, #4

08001e7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e7c:	d3fb      	bcc.n	8001e76 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001e7e:	f001 fdef 	bl	8003a60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e82:	f7ff fc7d 	bl	8001780 <main>
  bx  lr    
 8001e86:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e88:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e90:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001e94:	080045d4 	.word	0x080045d4
  ldr r2, =_sbss
 8001e98:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001e9c:	20000220 	.word	0x20000220

08001ea0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ea0:	e7fe      	b.n	8001ea0 <ADC_IRQHandler>
	...

08001ea4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee4 <HAL_Init+0x40>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a0d      	ldr	r2, [pc, #52]	@ (8001ee4 <HAL_Init+0x40>)
 8001eae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001eb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee4 <HAL_Init+0x40>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee4 <HAL_Init+0x40>)
 8001eba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ebe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec0:	4b08      	ldr	r3, [pc, #32]	@ (8001ee4 <HAL_Init+0x40>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a07      	ldr	r2, [pc, #28]	@ (8001ee4 <HAL_Init+0x40>)
 8001ec6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ecc:	2003      	movs	r0, #3
 8001ece:	f000 f931 	bl	8002134 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ed2:	2000      	movs	r0, #0
 8001ed4:	f000 f808 	bl	8001ee8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ed8:	f7ff fe66 	bl	8001ba8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	40023c00 	.word	0x40023c00

08001ee8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ef0:	4b12      	ldr	r3, [pc, #72]	@ (8001f3c <HAL_InitTick+0x54>)
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	4b12      	ldr	r3, [pc, #72]	@ (8001f40 <HAL_InitTick+0x58>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	4619      	mov	r1, r3
 8001efa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001efe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f06:	4618      	mov	r0, r3
 8001f08:	f000 f93b 	bl	8002182 <HAL_SYSTICK_Config>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e00e      	b.n	8001f34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b0f      	cmp	r3, #15
 8001f1a:	d80a      	bhi.n	8001f32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	6879      	ldr	r1, [r7, #4]
 8001f20:	f04f 30ff 	mov.w	r0, #4294967295
 8001f24:	f000 f911 	bl	800214a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f28:	4a06      	ldr	r2, [pc, #24]	@ (8001f44 <HAL_InitTick+0x5c>)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	e000      	b.n	8001f34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	20000000 	.word	0x20000000
 8001f40:	20000008 	.word	0x20000008
 8001f44:	20000004 	.word	0x20000004

08001f48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f4c:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <HAL_IncTick+0x20>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	461a      	mov	r2, r3
 8001f52:	4b06      	ldr	r3, [pc, #24]	@ (8001f6c <HAL_IncTick+0x24>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4413      	add	r3, r2
 8001f58:	4a04      	ldr	r2, [pc, #16]	@ (8001f6c <HAL_IncTick+0x24>)
 8001f5a:	6013      	str	r3, [r2, #0]
}
 8001f5c:	bf00      	nop
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	20000008 	.word	0x20000008
 8001f6c:	200000d0 	.word	0x200000d0

08001f70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  return uwTick;
 8001f74:	4b03      	ldr	r3, [pc, #12]	@ (8001f84 <HAL_GetTick+0x14>)
 8001f76:	681b      	ldr	r3, [r3, #0]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	200000d0 	.word	0x200000d0

08001f88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f90:	f7ff ffee 	bl	8001f70 <HAL_GetTick>
 8001f94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fa0:	d005      	beq.n	8001fae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fcc <HAL_Delay+0x44>)
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4413      	add	r3, r2
 8001fac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fae:	bf00      	nop
 8001fb0:	f7ff ffde 	bl	8001f70 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d8f7      	bhi.n	8001fb0 <HAL_Delay+0x28>
  {
  }
}
 8001fc0:	bf00      	nop
 8001fc2:	bf00      	nop
 8001fc4:	3710      	adds	r7, #16
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000008 	.word	0x20000008

08001fd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f003 0307 	and.w	r3, r3, #7
 8001fde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8002014 <__NVIC_SetPriorityGrouping+0x44>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fe6:	68ba      	ldr	r2, [r7, #8]
 8001fe8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fec:	4013      	ands	r3, r2
 8001fee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ff8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002002:	4a04      	ldr	r2, [pc, #16]	@ (8002014 <__NVIC_SetPriorityGrouping+0x44>)
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	60d3      	str	r3, [r2, #12]
}
 8002008:	bf00      	nop
 800200a:	3714      	adds	r7, #20
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr
 8002014:	e000ed00 	.word	0xe000ed00

08002018 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800201c:	4b04      	ldr	r3, [pc, #16]	@ (8002030 <__NVIC_GetPriorityGrouping+0x18>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	0a1b      	lsrs	r3, r3, #8
 8002022:	f003 0307 	and.w	r3, r3, #7
}
 8002026:	4618      	mov	r0, r3
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	e000ed00 	.word	0xe000ed00

08002034 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	6039      	str	r1, [r7, #0]
 800203e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002040:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002044:	2b00      	cmp	r3, #0
 8002046:	db0a      	blt.n	800205e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	b2da      	uxtb	r2, r3
 800204c:	490c      	ldr	r1, [pc, #48]	@ (8002080 <__NVIC_SetPriority+0x4c>)
 800204e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002052:	0112      	lsls	r2, r2, #4
 8002054:	b2d2      	uxtb	r2, r2
 8002056:	440b      	add	r3, r1
 8002058:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800205c:	e00a      	b.n	8002074 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	b2da      	uxtb	r2, r3
 8002062:	4908      	ldr	r1, [pc, #32]	@ (8002084 <__NVIC_SetPriority+0x50>)
 8002064:	79fb      	ldrb	r3, [r7, #7]
 8002066:	f003 030f 	and.w	r3, r3, #15
 800206a:	3b04      	subs	r3, #4
 800206c:	0112      	lsls	r2, r2, #4
 800206e:	b2d2      	uxtb	r2, r2
 8002070:	440b      	add	r3, r1
 8002072:	761a      	strb	r2, [r3, #24]
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	e000e100 	.word	0xe000e100
 8002084:	e000ed00 	.word	0xe000ed00

08002088 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002088:	b480      	push	{r7}
 800208a:	b089      	sub	sp, #36	@ 0x24
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f003 0307 	and.w	r3, r3, #7
 800209a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	f1c3 0307 	rsb	r3, r3, #7
 80020a2:	2b04      	cmp	r3, #4
 80020a4:	bf28      	it	cs
 80020a6:	2304      	movcs	r3, #4
 80020a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	3304      	adds	r3, #4
 80020ae:	2b06      	cmp	r3, #6
 80020b0:	d902      	bls.n	80020b8 <NVIC_EncodePriority+0x30>
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	3b03      	subs	r3, #3
 80020b6:	e000      	b.n	80020ba <NVIC_EncodePriority+0x32>
 80020b8:	2300      	movs	r3, #0
 80020ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020bc:	f04f 32ff 	mov.w	r2, #4294967295
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	fa02 f303 	lsl.w	r3, r2, r3
 80020c6:	43da      	mvns	r2, r3
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	401a      	ands	r2, r3
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020d0:	f04f 31ff 	mov.w	r1, #4294967295
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	fa01 f303 	lsl.w	r3, r1, r3
 80020da:	43d9      	mvns	r1, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020e0:	4313      	orrs	r3, r2
         );
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3724      	adds	r7, #36	@ 0x24
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
	...

080020f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	3b01      	subs	r3, #1
 80020fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002100:	d301      	bcc.n	8002106 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002102:	2301      	movs	r3, #1
 8002104:	e00f      	b.n	8002126 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002106:	4a0a      	ldr	r2, [pc, #40]	@ (8002130 <SysTick_Config+0x40>)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	3b01      	subs	r3, #1
 800210c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800210e:	210f      	movs	r1, #15
 8002110:	f04f 30ff 	mov.w	r0, #4294967295
 8002114:	f7ff ff8e 	bl	8002034 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002118:	4b05      	ldr	r3, [pc, #20]	@ (8002130 <SysTick_Config+0x40>)
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800211e:	4b04      	ldr	r3, [pc, #16]	@ (8002130 <SysTick_Config+0x40>)
 8002120:	2207      	movs	r2, #7
 8002122:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	e000e010 	.word	0xe000e010

08002134 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f7ff ff47 	bl	8001fd0 <__NVIC_SetPriorityGrouping>
}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800214a:	b580      	push	{r7, lr}
 800214c:	b086      	sub	sp, #24
 800214e:	af00      	add	r7, sp, #0
 8002150:	4603      	mov	r3, r0
 8002152:	60b9      	str	r1, [r7, #8]
 8002154:	607a      	str	r2, [r7, #4]
 8002156:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800215c:	f7ff ff5c 	bl	8002018 <__NVIC_GetPriorityGrouping>
 8002160:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	68b9      	ldr	r1, [r7, #8]
 8002166:	6978      	ldr	r0, [r7, #20]
 8002168:	f7ff ff8e 	bl	8002088 <NVIC_EncodePriority>
 800216c:	4602      	mov	r2, r0
 800216e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002172:	4611      	mov	r1, r2
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff ff5d 	bl	8002034 <__NVIC_SetPriority>
}
 800217a:	bf00      	nop
 800217c:	3718      	adds	r7, #24
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}

08002182 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002182:	b580      	push	{r7, lr}
 8002184:	b082      	sub	sp, #8
 8002186:	af00      	add	r7, sp, #0
 8002188:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f7ff ffb0 	bl	80020f0 <SysTick_Config>
 8002190:	4603      	mov	r3, r0
}
 8002192:	4618      	mov	r0, r3
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
	...

0800219c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800219c:	b480      	push	{r7}
 800219e:	b089      	sub	sp, #36	@ 0x24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021a6:	2300      	movs	r3, #0
 80021a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021aa:	2300      	movs	r3, #0
 80021ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021ae:	2300      	movs	r3, #0
 80021b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021b2:	2300      	movs	r3, #0
 80021b4:	61fb      	str	r3, [r7, #28]
 80021b6:	e159      	b.n	800246c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021b8:	2201      	movs	r2, #1
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	697a      	ldr	r2, [r7, #20]
 80021c8:	4013      	ands	r3, r2
 80021ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	f040 8148 	bne.w	8002466 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f003 0303 	and.w	r3, r3, #3
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d005      	beq.n	80021ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d130      	bne.n	8002250 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	2203      	movs	r2, #3
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	43db      	mvns	r3, r3
 8002200:	69ba      	ldr	r2, [r7, #24]
 8002202:	4013      	ands	r3, r2
 8002204:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	68da      	ldr	r2, [r3, #12]
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	69ba      	ldr	r2, [r7, #24]
 8002214:	4313      	orrs	r3, r2
 8002216:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	69ba      	ldr	r2, [r7, #24]
 800221c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002224:	2201      	movs	r2, #1
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	43db      	mvns	r3, r3
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	4013      	ands	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	091b      	lsrs	r3, r3, #4
 800223a:	f003 0201 	and.w	r2, r3, #1
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	4313      	orrs	r3, r2
 8002248:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f003 0303 	and.w	r3, r3, #3
 8002258:	2b03      	cmp	r3, #3
 800225a:	d017      	beq.n	800228c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	2203      	movs	r2, #3
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	43db      	mvns	r3, r3
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	4013      	ands	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4313      	orrs	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f003 0303 	and.w	r3, r3, #3
 8002294:	2b02      	cmp	r3, #2
 8002296:	d123      	bne.n	80022e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	08da      	lsrs	r2, r3, #3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	3208      	adds	r2, #8
 80022a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	f003 0307 	and.w	r3, r3, #7
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	220f      	movs	r2, #15
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	43db      	mvns	r3, r3
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	4013      	ands	r3, r2
 80022ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	691a      	ldr	r2, [r3, #16]
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	08da      	lsrs	r2, r3, #3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	3208      	adds	r2, #8
 80022da:	69b9      	ldr	r1, [r7, #24]
 80022dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	2203      	movs	r2, #3
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f003 0203 	and.w	r2, r3, #3
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4313      	orrs	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800231c:	2b00      	cmp	r3, #0
 800231e:	f000 80a2 	beq.w	8002466 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	4b57      	ldr	r3, [pc, #348]	@ (8002484 <HAL_GPIO_Init+0x2e8>)
 8002328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800232a:	4a56      	ldr	r2, [pc, #344]	@ (8002484 <HAL_GPIO_Init+0x2e8>)
 800232c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002330:	6453      	str	r3, [r2, #68]	@ 0x44
 8002332:	4b54      	ldr	r3, [pc, #336]	@ (8002484 <HAL_GPIO_Init+0x2e8>)
 8002334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002336:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800233e:	4a52      	ldr	r2, [pc, #328]	@ (8002488 <HAL_GPIO_Init+0x2ec>)
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	089b      	lsrs	r3, r3, #2
 8002344:	3302      	adds	r3, #2
 8002346:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800234a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	f003 0303 	and.w	r3, r3, #3
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	220f      	movs	r2, #15
 8002356:	fa02 f303 	lsl.w	r3, r2, r3
 800235a:	43db      	mvns	r3, r3
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	4013      	ands	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a49      	ldr	r2, [pc, #292]	@ (800248c <HAL_GPIO_Init+0x2f0>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d019      	beq.n	800239e <HAL_GPIO_Init+0x202>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a48      	ldr	r2, [pc, #288]	@ (8002490 <HAL_GPIO_Init+0x2f4>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d013      	beq.n	800239a <HAL_GPIO_Init+0x1fe>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a47      	ldr	r2, [pc, #284]	@ (8002494 <HAL_GPIO_Init+0x2f8>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d00d      	beq.n	8002396 <HAL_GPIO_Init+0x1fa>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a46      	ldr	r2, [pc, #280]	@ (8002498 <HAL_GPIO_Init+0x2fc>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d007      	beq.n	8002392 <HAL_GPIO_Init+0x1f6>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a45      	ldr	r2, [pc, #276]	@ (800249c <HAL_GPIO_Init+0x300>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d101      	bne.n	800238e <HAL_GPIO_Init+0x1f2>
 800238a:	2304      	movs	r3, #4
 800238c:	e008      	b.n	80023a0 <HAL_GPIO_Init+0x204>
 800238e:	2307      	movs	r3, #7
 8002390:	e006      	b.n	80023a0 <HAL_GPIO_Init+0x204>
 8002392:	2303      	movs	r3, #3
 8002394:	e004      	b.n	80023a0 <HAL_GPIO_Init+0x204>
 8002396:	2302      	movs	r3, #2
 8002398:	e002      	b.n	80023a0 <HAL_GPIO_Init+0x204>
 800239a:	2301      	movs	r3, #1
 800239c:	e000      	b.n	80023a0 <HAL_GPIO_Init+0x204>
 800239e:	2300      	movs	r3, #0
 80023a0:	69fa      	ldr	r2, [r7, #28]
 80023a2:	f002 0203 	and.w	r2, r2, #3
 80023a6:	0092      	lsls	r2, r2, #2
 80023a8:	4093      	lsls	r3, r2
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023b0:	4935      	ldr	r1, [pc, #212]	@ (8002488 <HAL_GPIO_Init+0x2ec>)
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	089b      	lsrs	r3, r3, #2
 80023b6:	3302      	adds	r3, #2
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023be:	4b38      	ldr	r3, [pc, #224]	@ (80024a0 <HAL_GPIO_Init+0x304>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	43db      	mvns	r3, r3
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	4013      	ands	r3, r2
 80023cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d003      	beq.n	80023e2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80023da:	69ba      	ldr	r2, [r7, #24]
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	4313      	orrs	r3, r2
 80023e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023e2:	4a2f      	ldr	r2, [pc, #188]	@ (80024a0 <HAL_GPIO_Init+0x304>)
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023e8:	4b2d      	ldr	r3, [pc, #180]	@ (80024a0 <HAL_GPIO_Init+0x304>)
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	43db      	mvns	r3, r3
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	4013      	ands	r3, r2
 80023f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d003      	beq.n	800240c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	4313      	orrs	r3, r2
 800240a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800240c:	4a24      	ldr	r2, [pc, #144]	@ (80024a0 <HAL_GPIO_Init+0x304>)
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002412:	4b23      	ldr	r3, [pc, #140]	@ (80024a0 <HAL_GPIO_Init+0x304>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	43db      	mvns	r3, r3
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	4013      	ands	r3, r2
 8002420:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d003      	beq.n	8002436 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800242e:	69ba      	ldr	r2, [r7, #24]
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	4313      	orrs	r3, r2
 8002434:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002436:	4a1a      	ldr	r2, [pc, #104]	@ (80024a0 <HAL_GPIO_Init+0x304>)
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800243c:	4b18      	ldr	r3, [pc, #96]	@ (80024a0 <HAL_GPIO_Init+0x304>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	43db      	mvns	r3, r3
 8002446:	69ba      	ldr	r2, [r7, #24]
 8002448:	4013      	ands	r3, r2
 800244a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d003      	beq.n	8002460 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	4313      	orrs	r3, r2
 800245e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002460:	4a0f      	ldr	r2, [pc, #60]	@ (80024a0 <HAL_GPIO_Init+0x304>)
 8002462:	69bb      	ldr	r3, [r7, #24]
 8002464:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	3301      	adds	r3, #1
 800246a:	61fb      	str	r3, [r7, #28]
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	2b0f      	cmp	r3, #15
 8002470:	f67f aea2 	bls.w	80021b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002474:	bf00      	nop
 8002476:	bf00      	nop
 8002478:	3724      	adds	r7, #36	@ 0x24
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	40023800 	.word	0x40023800
 8002488:	40013800 	.word	0x40013800
 800248c:	40020000 	.word	0x40020000
 8002490:	40020400 	.word	0x40020400
 8002494:	40020800 	.word	0x40020800
 8002498:	40020c00 	.word	0x40020c00
 800249c:	40021000 	.word	0x40021000
 80024a0:	40013c00 	.word	0x40013c00

080024a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	460b      	mov	r3, r1
 80024ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	691a      	ldr	r2, [r3, #16]
 80024b4:	887b      	ldrh	r3, [r7, #2]
 80024b6:	4013      	ands	r3, r2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d002      	beq.n	80024c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024bc:	2301      	movs	r3, #1
 80024be:	73fb      	strb	r3, [r7, #15]
 80024c0:	e001      	b.n	80024c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024c2:	2300      	movs	r3, #0
 80024c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	460b      	mov	r3, r1
 80024de:	807b      	strh	r3, [r7, #2]
 80024e0:	4613      	mov	r3, r2
 80024e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024e4:	787b      	ldrb	r3, [r7, #1]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024ea:	887a      	ldrh	r2, [r7, #2]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80024f0:	e003      	b.n	80024fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80024f2:	887b      	ldrh	r3, [r7, #2]
 80024f4:	041a      	lsls	r2, r3, #16
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	619a      	str	r2, [r3, #24]
}
 80024fa:	bf00      	nop
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
	...

08002508 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b086      	sub	sp, #24
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e267      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	d075      	beq.n	8002612 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002526:	4b88      	ldr	r3, [pc, #544]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f003 030c 	and.w	r3, r3, #12
 800252e:	2b04      	cmp	r3, #4
 8002530:	d00c      	beq.n	800254c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002532:	4b85      	ldr	r3, [pc, #532]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800253a:	2b08      	cmp	r3, #8
 800253c:	d112      	bne.n	8002564 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800253e:	4b82      	ldr	r3, [pc, #520]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002546:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800254a:	d10b      	bne.n	8002564 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800254c:	4b7e      	ldr	r3, [pc, #504]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d05b      	beq.n	8002610 <HAL_RCC_OscConfig+0x108>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d157      	bne.n	8002610 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e242      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800256c:	d106      	bne.n	800257c <HAL_RCC_OscConfig+0x74>
 800256e:	4b76      	ldr	r3, [pc, #472]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a75      	ldr	r2, [pc, #468]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 8002574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	e01d      	b.n	80025b8 <HAL_RCC_OscConfig+0xb0>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002584:	d10c      	bne.n	80025a0 <HAL_RCC_OscConfig+0x98>
 8002586:	4b70      	ldr	r3, [pc, #448]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a6f      	ldr	r2, [pc, #444]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 800258c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002590:	6013      	str	r3, [r2, #0]
 8002592:	4b6d      	ldr	r3, [pc, #436]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a6c      	ldr	r2, [pc, #432]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 8002598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800259c:	6013      	str	r3, [r2, #0]
 800259e:	e00b      	b.n	80025b8 <HAL_RCC_OscConfig+0xb0>
 80025a0:	4b69      	ldr	r3, [pc, #420]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a68      	ldr	r2, [pc, #416]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 80025a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025aa:	6013      	str	r3, [r2, #0]
 80025ac:	4b66      	ldr	r3, [pc, #408]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a65      	ldr	r2, [pc, #404]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 80025b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d013      	beq.n	80025e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c0:	f7ff fcd6 	bl	8001f70 <HAL_GetTick>
 80025c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025c6:	e008      	b.n	80025da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025c8:	f7ff fcd2 	bl	8001f70 <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b64      	cmp	r3, #100	@ 0x64
 80025d4:	d901      	bls.n	80025da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e207      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025da:	4b5b      	ldr	r3, [pc, #364]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d0f0      	beq.n	80025c8 <HAL_RCC_OscConfig+0xc0>
 80025e6:	e014      	b.n	8002612 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e8:	f7ff fcc2 	bl	8001f70 <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f0:	f7ff fcbe 	bl	8001f70 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b64      	cmp	r3, #100	@ 0x64
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e1f3      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002602:	4b51      	ldr	r3, [pc, #324]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1f0      	bne.n	80025f0 <HAL_RCC_OscConfig+0xe8>
 800260e:	e000      	b.n	8002612 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002610:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d063      	beq.n	80026e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800261e:	4b4a      	ldr	r3, [pc, #296]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 030c 	and.w	r3, r3, #12
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00b      	beq.n	8002642 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800262a:	4b47      	ldr	r3, [pc, #284]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002632:	2b08      	cmp	r3, #8
 8002634:	d11c      	bne.n	8002670 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002636:	4b44      	ldr	r3, [pc, #272]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d116      	bne.n	8002670 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002642:	4b41      	ldr	r3, [pc, #260]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d005      	beq.n	800265a <HAL_RCC_OscConfig+0x152>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d001      	beq.n	800265a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e1c7      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265a:	4b3b      	ldr	r3, [pc, #236]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	00db      	lsls	r3, r3, #3
 8002668:	4937      	ldr	r1, [pc, #220]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 800266a:	4313      	orrs	r3, r2
 800266c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800266e:	e03a      	b.n	80026e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d020      	beq.n	80026ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002678:	4b34      	ldr	r3, [pc, #208]	@ (800274c <HAL_RCC_OscConfig+0x244>)
 800267a:	2201      	movs	r2, #1
 800267c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800267e:	f7ff fc77 	bl	8001f70 <HAL_GetTick>
 8002682:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002684:	e008      	b.n	8002698 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002686:	f7ff fc73 	bl	8001f70 <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	2b02      	cmp	r3, #2
 8002692:	d901      	bls.n	8002698 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e1a8      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002698:	4b2b      	ldr	r3, [pc, #172]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d0f0      	beq.n	8002686 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026a4:	4b28      	ldr	r3, [pc, #160]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	691b      	ldr	r3, [r3, #16]
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	4925      	ldr	r1, [pc, #148]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	600b      	str	r3, [r1, #0]
 80026b8:	e015      	b.n	80026e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ba:	4b24      	ldr	r3, [pc, #144]	@ (800274c <HAL_RCC_OscConfig+0x244>)
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c0:	f7ff fc56 	bl	8001f70 <HAL_GetTick>
 80026c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026c8:	f7ff fc52 	bl	8001f70 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e187      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026da:	4b1b      	ldr	r3, [pc, #108]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1f0      	bne.n	80026c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0308 	and.w	r3, r3, #8
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d036      	beq.n	8002760 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d016      	beq.n	8002728 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026fa:	4b15      	ldr	r3, [pc, #84]	@ (8002750 <HAL_RCC_OscConfig+0x248>)
 80026fc:	2201      	movs	r2, #1
 80026fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002700:	f7ff fc36 	bl	8001f70 <HAL_GetTick>
 8002704:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002708:	f7ff fc32 	bl	8001f70 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e167      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800271a:	4b0b      	ldr	r3, [pc, #44]	@ (8002748 <HAL_RCC_OscConfig+0x240>)
 800271c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d0f0      	beq.n	8002708 <HAL_RCC_OscConfig+0x200>
 8002726:	e01b      	b.n	8002760 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002728:	4b09      	ldr	r3, [pc, #36]	@ (8002750 <HAL_RCC_OscConfig+0x248>)
 800272a:	2200      	movs	r2, #0
 800272c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800272e:	f7ff fc1f 	bl	8001f70 <HAL_GetTick>
 8002732:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002734:	e00e      	b.n	8002754 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002736:	f7ff fc1b 	bl	8001f70 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d907      	bls.n	8002754 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e150      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
 8002748:	40023800 	.word	0x40023800
 800274c:	42470000 	.word	0x42470000
 8002750:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002754:	4b88      	ldr	r3, [pc, #544]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002756:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d1ea      	bne.n	8002736 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0304 	and.w	r3, r3, #4
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 8097 	beq.w	800289c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800276e:	2300      	movs	r3, #0
 8002770:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002772:	4b81      	ldr	r3, [pc, #516]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10f      	bne.n	800279e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	60bb      	str	r3, [r7, #8]
 8002782:	4b7d      	ldr	r3, [pc, #500]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	4a7c      	ldr	r2, [pc, #496]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002788:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800278c:	6413      	str	r3, [r2, #64]	@ 0x40
 800278e:	4b7a      	ldr	r3, [pc, #488]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002796:	60bb      	str	r3, [r7, #8]
 8002798:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800279a:	2301      	movs	r3, #1
 800279c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800279e:	4b77      	ldr	r3, [pc, #476]	@ (800297c <HAL_RCC_OscConfig+0x474>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d118      	bne.n	80027dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027aa:	4b74      	ldr	r3, [pc, #464]	@ (800297c <HAL_RCC_OscConfig+0x474>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a73      	ldr	r2, [pc, #460]	@ (800297c <HAL_RCC_OscConfig+0x474>)
 80027b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027b6:	f7ff fbdb 	bl	8001f70 <HAL_GetTick>
 80027ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027bc:	e008      	b.n	80027d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027be:	f7ff fbd7 	bl	8001f70 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e10c      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d0:	4b6a      	ldr	r3, [pc, #424]	@ (800297c <HAL_RCC_OscConfig+0x474>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d0f0      	beq.n	80027be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d106      	bne.n	80027f2 <HAL_RCC_OscConfig+0x2ea>
 80027e4:	4b64      	ldr	r3, [pc, #400]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 80027e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027e8:	4a63      	ldr	r2, [pc, #396]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 80027ea:	f043 0301 	orr.w	r3, r3, #1
 80027ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80027f0:	e01c      	b.n	800282c <HAL_RCC_OscConfig+0x324>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	2b05      	cmp	r3, #5
 80027f8:	d10c      	bne.n	8002814 <HAL_RCC_OscConfig+0x30c>
 80027fa:	4b5f      	ldr	r3, [pc, #380]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 80027fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027fe:	4a5e      	ldr	r2, [pc, #376]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002800:	f043 0304 	orr.w	r3, r3, #4
 8002804:	6713      	str	r3, [r2, #112]	@ 0x70
 8002806:	4b5c      	ldr	r3, [pc, #368]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800280a:	4a5b      	ldr	r2, [pc, #364]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 800280c:	f043 0301 	orr.w	r3, r3, #1
 8002810:	6713      	str	r3, [r2, #112]	@ 0x70
 8002812:	e00b      	b.n	800282c <HAL_RCC_OscConfig+0x324>
 8002814:	4b58      	ldr	r3, [pc, #352]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002818:	4a57      	ldr	r2, [pc, #348]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 800281a:	f023 0301 	bic.w	r3, r3, #1
 800281e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002820:	4b55      	ldr	r3, [pc, #340]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002824:	4a54      	ldr	r2, [pc, #336]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002826:	f023 0304 	bic.w	r3, r3, #4
 800282a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d015      	beq.n	8002860 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002834:	f7ff fb9c 	bl	8001f70 <HAL_GetTick>
 8002838:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800283a:	e00a      	b.n	8002852 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800283c:	f7ff fb98 	bl	8001f70 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800284a:	4293      	cmp	r3, r2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e0cb      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002852:	4b49      	ldr	r3, [pc, #292]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0ee      	beq.n	800283c <HAL_RCC_OscConfig+0x334>
 800285e:	e014      	b.n	800288a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002860:	f7ff fb86 	bl	8001f70 <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002866:	e00a      	b.n	800287e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002868:	f7ff fb82 	bl	8001f70 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002876:	4293      	cmp	r3, r2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e0b5      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800287e:	4b3e      	ldr	r3, [pc, #248]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1ee      	bne.n	8002868 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800288a:	7dfb      	ldrb	r3, [r7, #23]
 800288c:	2b01      	cmp	r3, #1
 800288e:	d105      	bne.n	800289c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002890:	4b39      	ldr	r3, [pc, #228]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002894:	4a38      	ldr	r2, [pc, #224]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002896:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800289a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f000 80a1 	beq.w	80029e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028a6:	4b34      	ldr	r3, [pc, #208]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 030c 	and.w	r3, r3, #12
 80028ae:	2b08      	cmp	r3, #8
 80028b0:	d05c      	beq.n	800296c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	699b      	ldr	r3, [r3, #24]
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	d141      	bne.n	800293e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ba:	4b31      	ldr	r3, [pc, #196]	@ (8002980 <HAL_RCC_OscConfig+0x478>)
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c0:	f7ff fb56 	bl	8001f70 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028c8:	f7ff fb52 	bl	8001f70 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e087      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028da:	4b27      	ldr	r3, [pc, #156]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	69da      	ldr	r2, [r3, #28]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	431a      	orrs	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f4:	019b      	lsls	r3, r3, #6
 80028f6:	431a      	orrs	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fc:	085b      	lsrs	r3, r3, #1
 80028fe:	3b01      	subs	r3, #1
 8002900:	041b      	lsls	r3, r3, #16
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002908:	061b      	lsls	r3, r3, #24
 800290a:	491b      	ldr	r1, [pc, #108]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 800290c:	4313      	orrs	r3, r2
 800290e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002910:	4b1b      	ldr	r3, [pc, #108]	@ (8002980 <HAL_RCC_OscConfig+0x478>)
 8002912:	2201      	movs	r2, #1
 8002914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002916:	f7ff fb2b 	bl	8001f70 <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800291e:	f7ff fb27 	bl	8001f70 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e05c      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002930:	4b11      	ldr	r3, [pc, #68]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0f0      	beq.n	800291e <HAL_RCC_OscConfig+0x416>
 800293c:	e054      	b.n	80029e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800293e:	4b10      	ldr	r3, [pc, #64]	@ (8002980 <HAL_RCC_OscConfig+0x478>)
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002944:	f7ff fb14 	bl	8001f70 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800294c:	f7ff fb10 	bl	8001f70 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e045      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800295e:	4b06      	ldr	r3, [pc, #24]	@ (8002978 <HAL_RCC_OscConfig+0x470>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x444>
 800296a:	e03d      	b.n	80029e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d107      	bne.n	8002984 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e038      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
 8002978:	40023800 	.word	0x40023800
 800297c:	40007000 	.word	0x40007000
 8002980:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002984:	4b1b      	ldr	r3, [pc, #108]	@ (80029f4 <HAL_RCC_OscConfig+0x4ec>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d028      	beq.n	80029e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800299c:	429a      	cmp	r2, r3
 800299e:	d121      	bne.n	80029e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d11a      	bne.n	80029e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80029b4:	4013      	ands	r3, r2
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80029ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029bc:	4293      	cmp	r3, r2
 80029be:	d111      	bne.n	80029e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ca:	085b      	lsrs	r3, r3, #1
 80029cc:	3b01      	subs	r3, #1
 80029ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d107      	bne.n	80029e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d001      	beq.n	80029e8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e000      	b.n	80029ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3718      	adds	r7, #24
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	40023800 	.word	0x40023800

080029f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d101      	bne.n	8002a0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e0cc      	b.n	8002ba6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a0c:	4b68      	ldr	r3, [pc, #416]	@ (8002bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0307 	and.w	r3, r3, #7
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d90c      	bls.n	8002a34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a1a:	4b65      	ldr	r3, [pc, #404]	@ (8002bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	b2d2      	uxtb	r2, r2
 8002a20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a22:	4b63      	ldr	r3, [pc, #396]	@ (8002bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0307 	and.w	r3, r3, #7
 8002a2a:	683a      	ldr	r2, [r7, #0]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d001      	beq.n	8002a34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e0b8      	b.n	8002ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d020      	beq.n	8002a82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0304 	and.w	r3, r3, #4
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d005      	beq.n	8002a58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a4c:	4b59      	ldr	r3, [pc, #356]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	4a58      	ldr	r2, [pc, #352]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0308 	and.w	r3, r3, #8
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d005      	beq.n	8002a70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a64:	4b53      	ldr	r3, [pc, #332]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	4a52      	ldr	r2, [pc, #328]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a70:	4b50      	ldr	r3, [pc, #320]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	494d      	ldr	r1, [pc, #308]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d044      	beq.n	8002b18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d107      	bne.n	8002aa6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a96:	4b47      	ldr	r3, [pc, #284]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d119      	bne.n	8002ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e07f      	b.n	8002ba6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d003      	beq.n	8002ab6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ab2:	2b03      	cmp	r3, #3
 8002ab4:	d107      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ab6:	4b3f      	ldr	r3, [pc, #252]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d109      	bne.n	8002ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e06f      	b.n	8002ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ac6:	4b3b      	ldr	r3, [pc, #236]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e067      	b.n	8002ba6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ad6:	4b37      	ldr	r3, [pc, #220]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f023 0203 	bic.w	r2, r3, #3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	4934      	ldr	r1, [pc, #208]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ae8:	f7ff fa42 	bl	8001f70 <HAL_GetTick>
 8002aec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aee:	e00a      	b.n	8002b06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002af0:	f7ff fa3e 	bl	8001f70 <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e04f      	b.n	8002ba6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b06:	4b2b      	ldr	r3, [pc, #172]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 020c 	and.w	r2, r3, #12
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d1eb      	bne.n	8002af0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b18:	4b25      	ldr	r3, [pc, #148]	@ (8002bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0307 	and.w	r3, r3, #7
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d20c      	bcs.n	8002b40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b26:	4b22      	ldr	r3, [pc, #136]	@ (8002bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	b2d2      	uxtb	r2, r2
 8002b2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b2e:	4b20      	ldr	r3, [pc, #128]	@ (8002bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0307 	and.w	r3, r3, #7
 8002b36:	683a      	ldr	r2, [r7, #0]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d001      	beq.n	8002b40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e032      	b.n	8002ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0304 	and.w	r3, r3, #4
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d008      	beq.n	8002b5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b4c:	4b19      	ldr	r3, [pc, #100]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	4916      	ldr	r1, [pc, #88]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0308 	and.w	r3, r3, #8
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d009      	beq.n	8002b7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b6a:	4b12      	ldr	r3, [pc, #72]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	00db      	lsls	r3, r3, #3
 8002b78:	490e      	ldr	r1, [pc, #56]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b7e:	f000 f821 	bl	8002bc4 <HAL_RCC_GetSysClockFreq>
 8002b82:	4602      	mov	r2, r0
 8002b84:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	091b      	lsrs	r3, r3, #4
 8002b8a:	f003 030f 	and.w	r3, r3, #15
 8002b8e:	490a      	ldr	r1, [pc, #40]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b90:	5ccb      	ldrb	r3, [r1, r3]
 8002b92:	fa22 f303 	lsr.w	r3, r2, r3
 8002b96:	4a09      	ldr	r2, [pc, #36]	@ (8002bbc <HAL_RCC_ClockConfig+0x1c4>)
 8002b98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002b9a:	4b09      	ldr	r3, [pc, #36]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1c8>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff f9a2 	bl	8001ee8 <HAL_InitTick>

  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	40023c00 	.word	0x40023c00
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	08004578 	.word	0x08004578
 8002bbc:	20000000 	.word	0x20000000
 8002bc0:	20000004 	.word	0x20000004

08002bc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bc8:	b094      	sub	sp, #80	@ 0x50
 8002bca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bdc:	4b79      	ldr	r3, [pc, #484]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f003 030c 	and.w	r3, r3, #12
 8002be4:	2b08      	cmp	r3, #8
 8002be6:	d00d      	beq.n	8002c04 <HAL_RCC_GetSysClockFreq+0x40>
 8002be8:	2b08      	cmp	r3, #8
 8002bea:	f200 80e1 	bhi.w	8002db0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d002      	beq.n	8002bf8 <HAL_RCC_GetSysClockFreq+0x34>
 8002bf2:	2b04      	cmp	r3, #4
 8002bf4:	d003      	beq.n	8002bfe <HAL_RCC_GetSysClockFreq+0x3a>
 8002bf6:	e0db      	b.n	8002db0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002bf8:	4b73      	ldr	r3, [pc, #460]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002bfa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002bfc:	e0db      	b.n	8002db6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002bfe:	4b73      	ldr	r3, [pc, #460]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x208>)
 8002c00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c02:	e0d8      	b.n	8002db6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c04:	4b6f      	ldr	r3, [pc, #444]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c0c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c0e:	4b6d      	ldr	r3, [pc, #436]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d063      	beq.n	8002ce2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c1a:	4b6a      	ldr	r3, [pc, #424]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	099b      	lsrs	r3, r3, #6
 8002c20:	2200      	movs	r2, #0
 8002c22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c24:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c2e:	2300      	movs	r3, #0
 8002c30:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002c36:	4622      	mov	r2, r4
 8002c38:	462b      	mov	r3, r5
 8002c3a:	f04f 0000 	mov.w	r0, #0
 8002c3e:	f04f 0100 	mov.w	r1, #0
 8002c42:	0159      	lsls	r1, r3, #5
 8002c44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c48:	0150      	lsls	r0, r2, #5
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	460b      	mov	r3, r1
 8002c4e:	4621      	mov	r1, r4
 8002c50:	1a51      	subs	r1, r2, r1
 8002c52:	6139      	str	r1, [r7, #16]
 8002c54:	4629      	mov	r1, r5
 8002c56:	eb63 0301 	sbc.w	r3, r3, r1
 8002c5a:	617b      	str	r3, [r7, #20]
 8002c5c:	f04f 0200 	mov.w	r2, #0
 8002c60:	f04f 0300 	mov.w	r3, #0
 8002c64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c68:	4659      	mov	r1, fp
 8002c6a:	018b      	lsls	r3, r1, #6
 8002c6c:	4651      	mov	r1, sl
 8002c6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c72:	4651      	mov	r1, sl
 8002c74:	018a      	lsls	r2, r1, #6
 8002c76:	4651      	mov	r1, sl
 8002c78:	ebb2 0801 	subs.w	r8, r2, r1
 8002c7c:	4659      	mov	r1, fp
 8002c7e:	eb63 0901 	sbc.w	r9, r3, r1
 8002c82:	f04f 0200 	mov.w	r2, #0
 8002c86:	f04f 0300 	mov.w	r3, #0
 8002c8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c96:	4690      	mov	r8, r2
 8002c98:	4699      	mov	r9, r3
 8002c9a:	4623      	mov	r3, r4
 8002c9c:	eb18 0303 	adds.w	r3, r8, r3
 8002ca0:	60bb      	str	r3, [r7, #8]
 8002ca2:	462b      	mov	r3, r5
 8002ca4:	eb49 0303 	adc.w	r3, r9, r3
 8002ca8:	60fb      	str	r3, [r7, #12]
 8002caa:	f04f 0200 	mov.w	r2, #0
 8002cae:	f04f 0300 	mov.w	r3, #0
 8002cb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002cb6:	4629      	mov	r1, r5
 8002cb8:	024b      	lsls	r3, r1, #9
 8002cba:	4621      	mov	r1, r4
 8002cbc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002cc0:	4621      	mov	r1, r4
 8002cc2:	024a      	lsls	r2, r1, #9
 8002cc4:	4610      	mov	r0, r2
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002cca:	2200      	movs	r2, #0
 8002ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002cce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002cd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002cd4:	f7fd ff1a 	bl	8000b0c <__aeabi_uldivmod>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	460b      	mov	r3, r1
 8002cdc:	4613      	mov	r3, r2
 8002cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ce0:	e058      	b.n	8002d94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ce2:	4b38      	ldr	r3, [pc, #224]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	099b      	lsrs	r3, r3, #6
 8002ce8:	2200      	movs	r2, #0
 8002cea:	4618      	mov	r0, r3
 8002cec:	4611      	mov	r1, r2
 8002cee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002cf2:	623b      	str	r3, [r7, #32]
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cf8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002cfc:	4642      	mov	r2, r8
 8002cfe:	464b      	mov	r3, r9
 8002d00:	f04f 0000 	mov.w	r0, #0
 8002d04:	f04f 0100 	mov.w	r1, #0
 8002d08:	0159      	lsls	r1, r3, #5
 8002d0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d0e:	0150      	lsls	r0, r2, #5
 8002d10:	4602      	mov	r2, r0
 8002d12:	460b      	mov	r3, r1
 8002d14:	4641      	mov	r1, r8
 8002d16:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d1a:	4649      	mov	r1, r9
 8002d1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d20:	f04f 0200 	mov.w	r2, #0
 8002d24:	f04f 0300 	mov.w	r3, #0
 8002d28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d34:	ebb2 040a 	subs.w	r4, r2, sl
 8002d38:	eb63 050b 	sbc.w	r5, r3, fp
 8002d3c:	f04f 0200 	mov.w	r2, #0
 8002d40:	f04f 0300 	mov.w	r3, #0
 8002d44:	00eb      	lsls	r3, r5, #3
 8002d46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d4a:	00e2      	lsls	r2, r4, #3
 8002d4c:	4614      	mov	r4, r2
 8002d4e:	461d      	mov	r5, r3
 8002d50:	4643      	mov	r3, r8
 8002d52:	18e3      	adds	r3, r4, r3
 8002d54:	603b      	str	r3, [r7, #0]
 8002d56:	464b      	mov	r3, r9
 8002d58:	eb45 0303 	adc.w	r3, r5, r3
 8002d5c:	607b      	str	r3, [r7, #4]
 8002d5e:	f04f 0200 	mov.w	r2, #0
 8002d62:	f04f 0300 	mov.w	r3, #0
 8002d66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d6a:	4629      	mov	r1, r5
 8002d6c:	028b      	lsls	r3, r1, #10
 8002d6e:	4621      	mov	r1, r4
 8002d70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d74:	4621      	mov	r1, r4
 8002d76:	028a      	lsls	r2, r1, #10
 8002d78:	4610      	mov	r0, r2
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d7e:	2200      	movs	r2, #0
 8002d80:	61bb      	str	r3, [r7, #24]
 8002d82:	61fa      	str	r2, [r7, #28]
 8002d84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d88:	f7fd fec0 	bl	8000b0c <__aeabi_uldivmod>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	460b      	mov	r3, r1
 8002d90:	4613      	mov	r3, r2
 8002d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002d94:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	0c1b      	lsrs	r3, r3, #16
 8002d9a:	f003 0303 	and.w	r3, r3, #3
 8002d9e:	3301      	adds	r3, #1
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002da4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002da6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002dae:	e002      	b.n	8002db6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002db0:	4b05      	ldr	r3, [pc, #20]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002db2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002db4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002db6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3750      	adds	r7, #80	@ 0x50
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dc2:	bf00      	nop
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	00f42400 	.word	0x00f42400
 8002dcc:	007a1200 	.word	0x007a1200

08002dd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dd4:	4b03      	ldr	r3, [pc, #12]	@ (8002de4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	20000000 	.word	0x20000000

08002de8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002dec:	f7ff fff0 	bl	8002dd0 <HAL_RCC_GetHCLKFreq>
 8002df0:	4602      	mov	r2, r0
 8002df2:	4b05      	ldr	r3, [pc, #20]	@ (8002e08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	0a9b      	lsrs	r3, r3, #10
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	4903      	ldr	r1, [pc, #12]	@ (8002e0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dfe:	5ccb      	ldrb	r3, [r1, r3]
 8002e00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	08004588 	.word	0x08004588

08002e10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e14:	f7ff ffdc 	bl	8002dd0 <HAL_RCC_GetHCLKFreq>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	4b05      	ldr	r3, [pc, #20]	@ (8002e30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	0b5b      	lsrs	r3, r3, #13
 8002e20:	f003 0307 	and.w	r3, r3, #7
 8002e24:	4903      	ldr	r1, [pc, #12]	@ (8002e34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e26:	5ccb      	ldrb	r3, [r1, r3]
 8002e28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	40023800 	.word	0x40023800
 8002e34:	08004588 	.word	0x08004588

08002e38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e042      	b.n	8002ed0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d106      	bne.n	8002e64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f7fe feca 	bl	8001bf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2224      	movs	r2, #36	@ 0x24
 8002e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	68da      	ldr	r2, [r3, #12]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f000 f973 	bl	8003168 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	691a      	ldr	r2, [r3, #16]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	695a      	ldr	r2, [r3, #20]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ea0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68da      	ldr	r2, [r3, #12]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002eb0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b08a      	sub	sp, #40	@ 0x28
 8002edc:	af02      	add	r7, sp, #8
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	603b      	str	r3, [r7, #0]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	2b20      	cmp	r3, #32
 8002ef6:	d175      	bne.n	8002fe4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d002      	beq.n	8002f04 <HAL_UART_Transmit+0x2c>
 8002efe:	88fb      	ldrh	r3, [r7, #6]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d101      	bne.n	8002f08 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e06e      	b.n	8002fe6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2221      	movs	r2, #33	@ 0x21
 8002f12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f16:	f7ff f82b 	bl	8001f70 <HAL_GetTick>
 8002f1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	88fa      	ldrh	r2, [r7, #6]
 8002f20:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	88fa      	ldrh	r2, [r7, #6]
 8002f26:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f30:	d108      	bne.n	8002f44 <HAL_UART_Transmit+0x6c>
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	691b      	ldr	r3, [r3, #16]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d104      	bne.n	8002f44 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	61bb      	str	r3, [r7, #24]
 8002f42:	e003      	b.n	8002f4c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f4c:	e02e      	b.n	8002fac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	9300      	str	r3, [sp, #0]
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	2200      	movs	r2, #0
 8002f56:	2180      	movs	r1, #128	@ 0x80
 8002f58:	68f8      	ldr	r0, [r7, #12]
 8002f5a:	f000 f848 	bl	8002fee <UART_WaitOnFlagUntilTimeout>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d005      	beq.n	8002f70 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2220      	movs	r2, #32
 8002f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e03a      	b.n	8002fe6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d10b      	bne.n	8002f8e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f84:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	3302      	adds	r3, #2
 8002f8a:	61bb      	str	r3, [r7, #24]
 8002f8c:	e007      	b.n	8002f9e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	781a      	ldrb	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	b29a      	uxth	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d1cb      	bne.n	8002f4e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	9300      	str	r3, [sp, #0]
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	2140      	movs	r1, #64	@ 0x40
 8002fc0:	68f8      	ldr	r0, [r7, #12]
 8002fc2:	f000 f814 	bl	8002fee <UART_WaitOnFlagUntilTimeout>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d005      	beq.n	8002fd8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e006      	b.n	8002fe6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2220      	movs	r2, #32
 8002fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	e000      	b.n	8002fe6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002fe4:	2302      	movs	r3, #2
  }
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3720      	adds	r7, #32
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b086      	sub	sp, #24
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	60f8      	str	r0, [r7, #12]
 8002ff6:	60b9      	str	r1, [r7, #8]
 8002ff8:	603b      	str	r3, [r7, #0]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ffe:	e03b      	b.n	8003078 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003000:	6a3b      	ldr	r3, [r7, #32]
 8003002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003006:	d037      	beq.n	8003078 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003008:	f7fe ffb2 	bl	8001f70 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	6a3a      	ldr	r2, [r7, #32]
 8003014:	429a      	cmp	r2, r3
 8003016:	d302      	bcc.n	800301e <UART_WaitOnFlagUntilTimeout+0x30>
 8003018:	6a3b      	ldr	r3, [r7, #32]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e03a      	b.n	8003098 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	f003 0304 	and.w	r3, r3, #4
 800302c:	2b00      	cmp	r3, #0
 800302e:	d023      	beq.n	8003078 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	2b80      	cmp	r3, #128	@ 0x80
 8003034:	d020      	beq.n	8003078 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	2b40      	cmp	r3, #64	@ 0x40
 800303a:	d01d      	beq.n	8003078 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0308 	and.w	r3, r3, #8
 8003046:	2b08      	cmp	r3, #8
 8003048:	d116      	bne.n	8003078 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800304a:	2300      	movs	r3, #0
 800304c:	617b      	str	r3, [r7, #20]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	617b      	str	r3, [r7, #20]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	617b      	str	r3, [r7, #20]
 800305e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f000 f81d 	bl	80030a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2208      	movs	r2, #8
 800306a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e00f      	b.n	8003098 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	4013      	ands	r3, r2
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	429a      	cmp	r2, r3
 8003086:	bf0c      	ite	eq
 8003088:	2301      	moveq	r3, #1
 800308a:	2300      	movne	r3, #0
 800308c:	b2db      	uxtb	r3, r3
 800308e:	461a      	mov	r2, r3
 8003090:	79fb      	ldrb	r3, [r7, #7]
 8003092:	429a      	cmp	r2, r3
 8003094:	d0b4      	beq.n	8003000 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3718      	adds	r7, #24
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b095      	sub	sp, #84	@ 0x54
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	330c      	adds	r3, #12
 80030ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030b2:	e853 3f00 	ldrex	r3, [r3]
 80030b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80030b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	330c      	adds	r3, #12
 80030c6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80030c8:	643a      	str	r2, [r7, #64]	@ 0x40
 80030ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80030ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030d0:	e841 2300 	strex	r3, r2, [r1]
 80030d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80030d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d1e5      	bne.n	80030a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	3314      	adds	r3, #20
 80030e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e4:	6a3b      	ldr	r3, [r7, #32]
 80030e6:	e853 3f00 	ldrex	r3, [r3]
 80030ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	f023 0301 	bic.w	r3, r3, #1
 80030f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	3314      	adds	r3, #20
 80030fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80030fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003100:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003102:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003104:	e841 2300 	strex	r3, r2, [r1]
 8003108:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800310a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1e5      	bne.n	80030dc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003114:	2b01      	cmp	r3, #1
 8003116:	d119      	bne.n	800314c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	330c      	adds	r3, #12
 800311e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	e853 3f00 	ldrex	r3, [r3]
 8003126:	60bb      	str	r3, [r7, #8]
   return(result);
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	f023 0310 	bic.w	r3, r3, #16
 800312e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	330c      	adds	r3, #12
 8003136:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003138:	61ba      	str	r2, [r7, #24]
 800313a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800313c:	6979      	ldr	r1, [r7, #20]
 800313e:	69ba      	ldr	r2, [r7, #24]
 8003140:	e841 2300 	strex	r3, r2, [r1]
 8003144:	613b      	str	r3, [r7, #16]
   return(result);
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d1e5      	bne.n	8003118 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2220      	movs	r2, #32
 8003150:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800315a:	bf00      	nop
 800315c:	3754      	adds	r7, #84	@ 0x54
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
	...

08003168 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003168:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800316c:	b0c0      	sub	sp, #256	@ 0x100
 800316e:	af00      	add	r7, sp, #0
 8003170:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003184:	68d9      	ldr	r1, [r3, #12]
 8003186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	ea40 0301 	orr.w	r3, r0, r1
 8003190:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	431a      	orrs	r2, r3
 80031a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	431a      	orrs	r2, r3
 80031a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80031b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80031c0:	f021 010c 	bic.w	r1, r1, #12
 80031c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80031ce:	430b      	orrs	r3, r1
 80031d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80031de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e2:	6999      	ldr	r1, [r3, #24]
 80031e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	ea40 0301 	orr.w	r3, r0, r1
 80031ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	4b8f      	ldr	r3, [pc, #572]	@ (8003434 <UART_SetConfig+0x2cc>)
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d005      	beq.n	8003208 <UART_SetConfig+0xa0>
 80031fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	4b8d      	ldr	r3, [pc, #564]	@ (8003438 <UART_SetConfig+0x2d0>)
 8003204:	429a      	cmp	r2, r3
 8003206:	d104      	bne.n	8003212 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003208:	f7ff fe02 	bl	8002e10 <HAL_RCC_GetPCLK2Freq>
 800320c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003210:	e003      	b.n	800321a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003212:	f7ff fde9 	bl	8002de8 <HAL_RCC_GetPCLK1Freq>
 8003216:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800321a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800321e:	69db      	ldr	r3, [r3, #28]
 8003220:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003224:	f040 810c 	bne.w	8003440 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003228:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800322c:	2200      	movs	r2, #0
 800322e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003232:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003236:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800323a:	4622      	mov	r2, r4
 800323c:	462b      	mov	r3, r5
 800323e:	1891      	adds	r1, r2, r2
 8003240:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003242:	415b      	adcs	r3, r3
 8003244:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003246:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800324a:	4621      	mov	r1, r4
 800324c:	eb12 0801 	adds.w	r8, r2, r1
 8003250:	4629      	mov	r1, r5
 8003252:	eb43 0901 	adc.w	r9, r3, r1
 8003256:	f04f 0200 	mov.w	r2, #0
 800325a:	f04f 0300 	mov.w	r3, #0
 800325e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003262:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003266:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800326a:	4690      	mov	r8, r2
 800326c:	4699      	mov	r9, r3
 800326e:	4623      	mov	r3, r4
 8003270:	eb18 0303 	adds.w	r3, r8, r3
 8003274:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003278:	462b      	mov	r3, r5
 800327a:	eb49 0303 	adc.w	r3, r9, r3
 800327e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800328e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003292:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003296:	460b      	mov	r3, r1
 8003298:	18db      	adds	r3, r3, r3
 800329a:	653b      	str	r3, [r7, #80]	@ 0x50
 800329c:	4613      	mov	r3, r2
 800329e:	eb42 0303 	adc.w	r3, r2, r3
 80032a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80032a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80032a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80032ac:	f7fd fc2e 	bl	8000b0c <__aeabi_uldivmod>
 80032b0:	4602      	mov	r2, r0
 80032b2:	460b      	mov	r3, r1
 80032b4:	4b61      	ldr	r3, [pc, #388]	@ (800343c <UART_SetConfig+0x2d4>)
 80032b6:	fba3 2302 	umull	r2, r3, r3, r2
 80032ba:	095b      	lsrs	r3, r3, #5
 80032bc:	011c      	lsls	r4, r3, #4
 80032be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032c2:	2200      	movs	r2, #0
 80032c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80032c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80032cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80032d0:	4642      	mov	r2, r8
 80032d2:	464b      	mov	r3, r9
 80032d4:	1891      	adds	r1, r2, r2
 80032d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80032d8:	415b      	adcs	r3, r3
 80032da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80032e0:	4641      	mov	r1, r8
 80032e2:	eb12 0a01 	adds.w	sl, r2, r1
 80032e6:	4649      	mov	r1, r9
 80032e8:	eb43 0b01 	adc.w	fp, r3, r1
 80032ec:	f04f 0200 	mov.w	r2, #0
 80032f0:	f04f 0300 	mov.w	r3, #0
 80032f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80032f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80032fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003300:	4692      	mov	sl, r2
 8003302:	469b      	mov	fp, r3
 8003304:	4643      	mov	r3, r8
 8003306:	eb1a 0303 	adds.w	r3, sl, r3
 800330a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800330e:	464b      	mov	r3, r9
 8003310:	eb4b 0303 	adc.w	r3, fp, r3
 8003314:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003324:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003328:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800332c:	460b      	mov	r3, r1
 800332e:	18db      	adds	r3, r3, r3
 8003330:	643b      	str	r3, [r7, #64]	@ 0x40
 8003332:	4613      	mov	r3, r2
 8003334:	eb42 0303 	adc.w	r3, r2, r3
 8003338:	647b      	str	r3, [r7, #68]	@ 0x44
 800333a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800333e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003342:	f7fd fbe3 	bl	8000b0c <__aeabi_uldivmod>
 8003346:	4602      	mov	r2, r0
 8003348:	460b      	mov	r3, r1
 800334a:	4611      	mov	r1, r2
 800334c:	4b3b      	ldr	r3, [pc, #236]	@ (800343c <UART_SetConfig+0x2d4>)
 800334e:	fba3 2301 	umull	r2, r3, r3, r1
 8003352:	095b      	lsrs	r3, r3, #5
 8003354:	2264      	movs	r2, #100	@ 0x64
 8003356:	fb02 f303 	mul.w	r3, r2, r3
 800335a:	1acb      	subs	r3, r1, r3
 800335c:	00db      	lsls	r3, r3, #3
 800335e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003362:	4b36      	ldr	r3, [pc, #216]	@ (800343c <UART_SetConfig+0x2d4>)
 8003364:	fba3 2302 	umull	r2, r3, r3, r2
 8003368:	095b      	lsrs	r3, r3, #5
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003370:	441c      	add	r4, r3
 8003372:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003376:	2200      	movs	r2, #0
 8003378:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800337c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003380:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003384:	4642      	mov	r2, r8
 8003386:	464b      	mov	r3, r9
 8003388:	1891      	adds	r1, r2, r2
 800338a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800338c:	415b      	adcs	r3, r3
 800338e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003390:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003394:	4641      	mov	r1, r8
 8003396:	1851      	adds	r1, r2, r1
 8003398:	6339      	str	r1, [r7, #48]	@ 0x30
 800339a:	4649      	mov	r1, r9
 800339c:	414b      	adcs	r3, r1
 800339e:	637b      	str	r3, [r7, #52]	@ 0x34
 80033a0:	f04f 0200 	mov.w	r2, #0
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80033ac:	4659      	mov	r1, fp
 80033ae:	00cb      	lsls	r3, r1, #3
 80033b0:	4651      	mov	r1, sl
 80033b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033b6:	4651      	mov	r1, sl
 80033b8:	00ca      	lsls	r2, r1, #3
 80033ba:	4610      	mov	r0, r2
 80033bc:	4619      	mov	r1, r3
 80033be:	4603      	mov	r3, r0
 80033c0:	4642      	mov	r2, r8
 80033c2:	189b      	adds	r3, r3, r2
 80033c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80033c8:	464b      	mov	r3, r9
 80033ca:	460a      	mov	r2, r1
 80033cc:	eb42 0303 	adc.w	r3, r2, r3
 80033d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80033e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80033e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80033e8:	460b      	mov	r3, r1
 80033ea:	18db      	adds	r3, r3, r3
 80033ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033ee:	4613      	mov	r3, r2
 80033f0:	eb42 0303 	adc.w	r3, r2, r3
 80033f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80033fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80033fe:	f7fd fb85 	bl	8000b0c <__aeabi_uldivmod>
 8003402:	4602      	mov	r2, r0
 8003404:	460b      	mov	r3, r1
 8003406:	4b0d      	ldr	r3, [pc, #52]	@ (800343c <UART_SetConfig+0x2d4>)
 8003408:	fba3 1302 	umull	r1, r3, r3, r2
 800340c:	095b      	lsrs	r3, r3, #5
 800340e:	2164      	movs	r1, #100	@ 0x64
 8003410:	fb01 f303 	mul.w	r3, r1, r3
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	3332      	adds	r3, #50	@ 0x32
 800341a:	4a08      	ldr	r2, [pc, #32]	@ (800343c <UART_SetConfig+0x2d4>)
 800341c:	fba2 2303 	umull	r2, r3, r2, r3
 8003420:	095b      	lsrs	r3, r3, #5
 8003422:	f003 0207 	and.w	r2, r3, #7
 8003426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4422      	add	r2, r4
 800342e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003430:	e106      	b.n	8003640 <UART_SetConfig+0x4d8>
 8003432:	bf00      	nop
 8003434:	40011000 	.word	0x40011000
 8003438:	40011400 	.word	0x40011400
 800343c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003440:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003444:	2200      	movs	r2, #0
 8003446:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800344a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800344e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003452:	4642      	mov	r2, r8
 8003454:	464b      	mov	r3, r9
 8003456:	1891      	adds	r1, r2, r2
 8003458:	6239      	str	r1, [r7, #32]
 800345a:	415b      	adcs	r3, r3
 800345c:	627b      	str	r3, [r7, #36]	@ 0x24
 800345e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003462:	4641      	mov	r1, r8
 8003464:	1854      	adds	r4, r2, r1
 8003466:	4649      	mov	r1, r9
 8003468:	eb43 0501 	adc.w	r5, r3, r1
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	f04f 0300 	mov.w	r3, #0
 8003474:	00eb      	lsls	r3, r5, #3
 8003476:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800347a:	00e2      	lsls	r2, r4, #3
 800347c:	4614      	mov	r4, r2
 800347e:	461d      	mov	r5, r3
 8003480:	4643      	mov	r3, r8
 8003482:	18e3      	adds	r3, r4, r3
 8003484:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003488:	464b      	mov	r3, r9
 800348a:	eb45 0303 	adc.w	r3, r5, r3
 800348e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800349e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80034a2:	f04f 0200 	mov.w	r2, #0
 80034a6:	f04f 0300 	mov.w	r3, #0
 80034aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80034ae:	4629      	mov	r1, r5
 80034b0:	008b      	lsls	r3, r1, #2
 80034b2:	4621      	mov	r1, r4
 80034b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034b8:	4621      	mov	r1, r4
 80034ba:	008a      	lsls	r2, r1, #2
 80034bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80034c0:	f7fd fb24 	bl	8000b0c <__aeabi_uldivmod>
 80034c4:	4602      	mov	r2, r0
 80034c6:	460b      	mov	r3, r1
 80034c8:	4b60      	ldr	r3, [pc, #384]	@ (800364c <UART_SetConfig+0x4e4>)
 80034ca:	fba3 2302 	umull	r2, r3, r3, r2
 80034ce:	095b      	lsrs	r3, r3, #5
 80034d0:	011c      	lsls	r4, r3, #4
 80034d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034d6:	2200      	movs	r2, #0
 80034d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80034dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80034e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80034e4:	4642      	mov	r2, r8
 80034e6:	464b      	mov	r3, r9
 80034e8:	1891      	adds	r1, r2, r2
 80034ea:	61b9      	str	r1, [r7, #24]
 80034ec:	415b      	adcs	r3, r3
 80034ee:	61fb      	str	r3, [r7, #28]
 80034f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034f4:	4641      	mov	r1, r8
 80034f6:	1851      	adds	r1, r2, r1
 80034f8:	6139      	str	r1, [r7, #16]
 80034fa:	4649      	mov	r1, r9
 80034fc:	414b      	adcs	r3, r1
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	f04f 0300 	mov.w	r3, #0
 8003508:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800350c:	4659      	mov	r1, fp
 800350e:	00cb      	lsls	r3, r1, #3
 8003510:	4651      	mov	r1, sl
 8003512:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003516:	4651      	mov	r1, sl
 8003518:	00ca      	lsls	r2, r1, #3
 800351a:	4610      	mov	r0, r2
 800351c:	4619      	mov	r1, r3
 800351e:	4603      	mov	r3, r0
 8003520:	4642      	mov	r2, r8
 8003522:	189b      	adds	r3, r3, r2
 8003524:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003528:	464b      	mov	r3, r9
 800352a:	460a      	mov	r2, r1
 800352c:	eb42 0303 	adc.w	r3, r2, r3
 8003530:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800353e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	f04f 0300 	mov.w	r3, #0
 8003548:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800354c:	4649      	mov	r1, r9
 800354e:	008b      	lsls	r3, r1, #2
 8003550:	4641      	mov	r1, r8
 8003552:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003556:	4641      	mov	r1, r8
 8003558:	008a      	lsls	r2, r1, #2
 800355a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800355e:	f7fd fad5 	bl	8000b0c <__aeabi_uldivmod>
 8003562:	4602      	mov	r2, r0
 8003564:	460b      	mov	r3, r1
 8003566:	4611      	mov	r1, r2
 8003568:	4b38      	ldr	r3, [pc, #224]	@ (800364c <UART_SetConfig+0x4e4>)
 800356a:	fba3 2301 	umull	r2, r3, r3, r1
 800356e:	095b      	lsrs	r3, r3, #5
 8003570:	2264      	movs	r2, #100	@ 0x64
 8003572:	fb02 f303 	mul.w	r3, r2, r3
 8003576:	1acb      	subs	r3, r1, r3
 8003578:	011b      	lsls	r3, r3, #4
 800357a:	3332      	adds	r3, #50	@ 0x32
 800357c:	4a33      	ldr	r2, [pc, #204]	@ (800364c <UART_SetConfig+0x4e4>)
 800357e:	fba2 2303 	umull	r2, r3, r2, r3
 8003582:	095b      	lsrs	r3, r3, #5
 8003584:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003588:	441c      	add	r4, r3
 800358a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800358e:	2200      	movs	r2, #0
 8003590:	673b      	str	r3, [r7, #112]	@ 0x70
 8003592:	677a      	str	r2, [r7, #116]	@ 0x74
 8003594:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003598:	4642      	mov	r2, r8
 800359a:	464b      	mov	r3, r9
 800359c:	1891      	adds	r1, r2, r2
 800359e:	60b9      	str	r1, [r7, #8]
 80035a0:	415b      	adcs	r3, r3
 80035a2:	60fb      	str	r3, [r7, #12]
 80035a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035a8:	4641      	mov	r1, r8
 80035aa:	1851      	adds	r1, r2, r1
 80035ac:	6039      	str	r1, [r7, #0]
 80035ae:	4649      	mov	r1, r9
 80035b0:	414b      	adcs	r3, r1
 80035b2:	607b      	str	r3, [r7, #4]
 80035b4:	f04f 0200 	mov.w	r2, #0
 80035b8:	f04f 0300 	mov.w	r3, #0
 80035bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80035c0:	4659      	mov	r1, fp
 80035c2:	00cb      	lsls	r3, r1, #3
 80035c4:	4651      	mov	r1, sl
 80035c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035ca:	4651      	mov	r1, sl
 80035cc:	00ca      	lsls	r2, r1, #3
 80035ce:	4610      	mov	r0, r2
 80035d0:	4619      	mov	r1, r3
 80035d2:	4603      	mov	r3, r0
 80035d4:	4642      	mov	r2, r8
 80035d6:	189b      	adds	r3, r3, r2
 80035d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035da:	464b      	mov	r3, r9
 80035dc:	460a      	mov	r2, r1
 80035de:	eb42 0303 	adc.w	r3, r2, r3
 80035e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80035e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80035ee:	667a      	str	r2, [r7, #100]	@ 0x64
 80035f0:	f04f 0200 	mov.w	r2, #0
 80035f4:	f04f 0300 	mov.w	r3, #0
 80035f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80035fc:	4649      	mov	r1, r9
 80035fe:	008b      	lsls	r3, r1, #2
 8003600:	4641      	mov	r1, r8
 8003602:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003606:	4641      	mov	r1, r8
 8003608:	008a      	lsls	r2, r1, #2
 800360a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800360e:	f7fd fa7d 	bl	8000b0c <__aeabi_uldivmod>
 8003612:	4602      	mov	r2, r0
 8003614:	460b      	mov	r3, r1
 8003616:	4b0d      	ldr	r3, [pc, #52]	@ (800364c <UART_SetConfig+0x4e4>)
 8003618:	fba3 1302 	umull	r1, r3, r3, r2
 800361c:	095b      	lsrs	r3, r3, #5
 800361e:	2164      	movs	r1, #100	@ 0x64
 8003620:	fb01 f303 	mul.w	r3, r1, r3
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	3332      	adds	r3, #50	@ 0x32
 800362a:	4a08      	ldr	r2, [pc, #32]	@ (800364c <UART_SetConfig+0x4e4>)
 800362c:	fba2 2303 	umull	r2, r3, r2, r3
 8003630:	095b      	lsrs	r3, r3, #5
 8003632:	f003 020f 	and.w	r2, r3, #15
 8003636:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4422      	add	r2, r4
 800363e:	609a      	str	r2, [r3, #8]
}
 8003640:	bf00      	nop
 8003642:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003646:	46bd      	mov	sp, r7
 8003648:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800364c:	51eb851f 	.word	0x51eb851f

08003650 <std>:
 8003650:	2300      	movs	r3, #0
 8003652:	b510      	push	{r4, lr}
 8003654:	4604      	mov	r4, r0
 8003656:	e9c0 3300 	strd	r3, r3, [r0]
 800365a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800365e:	6083      	str	r3, [r0, #8]
 8003660:	8181      	strh	r1, [r0, #12]
 8003662:	6643      	str	r3, [r0, #100]	@ 0x64
 8003664:	81c2      	strh	r2, [r0, #14]
 8003666:	6183      	str	r3, [r0, #24]
 8003668:	4619      	mov	r1, r3
 800366a:	2208      	movs	r2, #8
 800366c:	305c      	adds	r0, #92	@ 0x5c
 800366e:	f000 f9a3 	bl	80039b8 <memset>
 8003672:	4b0d      	ldr	r3, [pc, #52]	@ (80036a8 <std+0x58>)
 8003674:	6263      	str	r3, [r4, #36]	@ 0x24
 8003676:	4b0d      	ldr	r3, [pc, #52]	@ (80036ac <std+0x5c>)
 8003678:	62a3      	str	r3, [r4, #40]	@ 0x28
 800367a:	4b0d      	ldr	r3, [pc, #52]	@ (80036b0 <std+0x60>)
 800367c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800367e:	4b0d      	ldr	r3, [pc, #52]	@ (80036b4 <std+0x64>)
 8003680:	6323      	str	r3, [r4, #48]	@ 0x30
 8003682:	4b0d      	ldr	r3, [pc, #52]	@ (80036b8 <std+0x68>)
 8003684:	6224      	str	r4, [r4, #32]
 8003686:	429c      	cmp	r4, r3
 8003688:	d006      	beq.n	8003698 <std+0x48>
 800368a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800368e:	4294      	cmp	r4, r2
 8003690:	d002      	beq.n	8003698 <std+0x48>
 8003692:	33d0      	adds	r3, #208	@ 0xd0
 8003694:	429c      	cmp	r4, r3
 8003696:	d105      	bne.n	80036a4 <std+0x54>
 8003698:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800369c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036a0:	f000 ba02 	b.w	8003aa8 <__retarget_lock_init_recursive>
 80036a4:	bd10      	pop	{r4, pc}
 80036a6:	bf00      	nop
 80036a8:	08003809 	.word	0x08003809
 80036ac:	0800382b 	.word	0x0800382b
 80036b0:	08003863 	.word	0x08003863
 80036b4:	08003887 	.word	0x08003887
 80036b8:	200000d4 	.word	0x200000d4

080036bc <stdio_exit_handler>:
 80036bc:	4a02      	ldr	r2, [pc, #8]	@ (80036c8 <stdio_exit_handler+0xc>)
 80036be:	4903      	ldr	r1, [pc, #12]	@ (80036cc <stdio_exit_handler+0x10>)
 80036c0:	4803      	ldr	r0, [pc, #12]	@ (80036d0 <stdio_exit_handler+0x14>)
 80036c2:	f000 b869 	b.w	8003798 <_fwalk_sglue>
 80036c6:	bf00      	nop
 80036c8:	2000000c 	.word	0x2000000c
 80036cc:	08004349 	.word	0x08004349
 80036d0:	2000001c 	.word	0x2000001c

080036d4 <cleanup_stdio>:
 80036d4:	6841      	ldr	r1, [r0, #4]
 80036d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003708 <cleanup_stdio+0x34>)
 80036d8:	4299      	cmp	r1, r3
 80036da:	b510      	push	{r4, lr}
 80036dc:	4604      	mov	r4, r0
 80036de:	d001      	beq.n	80036e4 <cleanup_stdio+0x10>
 80036e0:	f000 fe32 	bl	8004348 <_fflush_r>
 80036e4:	68a1      	ldr	r1, [r4, #8]
 80036e6:	4b09      	ldr	r3, [pc, #36]	@ (800370c <cleanup_stdio+0x38>)
 80036e8:	4299      	cmp	r1, r3
 80036ea:	d002      	beq.n	80036f2 <cleanup_stdio+0x1e>
 80036ec:	4620      	mov	r0, r4
 80036ee:	f000 fe2b 	bl	8004348 <_fflush_r>
 80036f2:	68e1      	ldr	r1, [r4, #12]
 80036f4:	4b06      	ldr	r3, [pc, #24]	@ (8003710 <cleanup_stdio+0x3c>)
 80036f6:	4299      	cmp	r1, r3
 80036f8:	d004      	beq.n	8003704 <cleanup_stdio+0x30>
 80036fa:	4620      	mov	r0, r4
 80036fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003700:	f000 be22 	b.w	8004348 <_fflush_r>
 8003704:	bd10      	pop	{r4, pc}
 8003706:	bf00      	nop
 8003708:	200000d4 	.word	0x200000d4
 800370c:	2000013c 	.word	0x2000013c
 8003710:	200001a4 	.word	0x200001a4

08003714 <global_stdio_init.part.0>:
 8003714:	b510      	push	{r4, lr}
 8003716:	4b0b      	ldr	r3, [pc, #44]	@ (8003744 <global_stdio_init.part.0+0x30>)
 8003718:	4c0b      	ldr	r4, [pc, #44]	@ (8003748 <global_stdio_init.part.0+0x34>)
 800371a:	4a0c      	ldr	r2, [pc, #48]	@ (800374c <global_stdio_init.part.0+0x38>)
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	4620      	mov	r0, r4
 8003720:	2200      	movs	r2, #0
 8003722:	2104      	movs	r1, #4
 8003724:	f7ff ff94 	bl	8003650 <std>
 8003728:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800372c:	2201      	movs	r2, #1
 800372e:	2109      	movs	r1, #9
 8003730:	f7ff ff8e 	bl	8003650 <std>
 8003734:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003738:	2202      	movs	r2, #2
 800373a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800373e:	2112      	movs	r1, #18
 8003740:	f7ff bf86 	b.w	8003650 <std>
 8003744:	2000020c 	.word	0x2000020c
 8003748:	200000d4 	.word	0x200000d4
 800374c:	080036bd 	.word	0x080036bd

08003750 <__sfp_lock_acquire>:
 8003750:	4801      	ldr	r0, [pc, #4]	@ (8003758 <__sfp_lock_acquire+0x8>)
 8003752:	f000 b9aa 	b.w	8003aaa <__retarget_lock_acquire_recursive>
 8003756:	bf00      	nop
 8003758:	20000215 	.word	0x20000215

0800375c <__sfp_lock_release>:
 800375c:	4801      	ldr	r0, [pc, #4]	@ (8003764 <__sfp_lock_release+0x8>)
 800375e:	f000 b9a5 	b.w	8003aac <__retarget_lock_release_recursive>
 8003762:	bf00      	nop
 8003764:	20000215 	.word	0x20000215

08003768 <__sinit>:
 8003768:	b510      	push	{r4, lr}
 800376a:	4604      	mov	r4, r0
 800376c:	f7ff fff0 	bl	8003750 <__sfp_lock_acquire>
 8003770:	6a23      	ldr	r3, [r4, #32]
 8003772:	b11b      	cbz	r3, 800377c <__sinit+0x14>
 8003774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003778:	f7ff bff0 	b.w	800375c <__sfp_lock_release>
 800377c:	4b04      	ldr	r3, [pc, #16]	@ (8003790 <__sinit+0x28>)
 800377e:	6223      	str	r3, [r4, #32]
 8003780:	4b04      	ldr	r3, [pc, #16]	@ (8003794 <__sinit+0x2c>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d1f5      	bne.n	8003774 <__sinit+0xc>
 8003788:	f7ff ffc4 	bl	8003714 <global_stdio_init.part.0>
 800378c:	e7f2      	b.n	8003774 <__sinit+0xc>
 800378e:	bf00      	nop
 8003790:	080036d5 	.word	0x080036d5
 8003794:	2000020c 	.word	0x2000020c

08003798 <_fwalk_sglue>:
 8003798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800379c:	4607      	mov	r7, r0
 800379e:	4688      	mov	r8, r1
 80037a0:	4614      	mov	r4, r2
 80037a2:	2600      	movs	r6, #0
 80037a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80037a8:	f1b9 0901 	subs.w	r9, r9, #1
 80037ac:	d505      	bpl.n	80037ba <_fwalk_sglue+0x22>
 80037ae:	6824      	ldr	r4, [r4, #0]
 80037b0:	2c00      	cmp	r4, #0
 80037b2:	d1f7      	bne.n	80037a4 <_fwalk_sglue+0xc>
 80037b4:	4630      	mov	r0, r6
 80037b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037ba:	89ab      	ldrh	r3, [r5, #12]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d907      	bls.n	80037d0 <_fwalk_sglue+0x38>
 80037c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80037c4:	3301      	adds	r3, #1
 80037c6:	d003      	beq.n	80037d0 <_fwalk_sglue+0x38>
 80037c8:	4629      	mov	r1, r5
 80037ca:	4638      	mov	r0, r7
 80037cc:	47c0      	blx	r8
 80037ce:	4306      	orrs	r6, r0
 80037d0:	3568      	adds	r5, #104	@ 0x68
 80037d2:	e7e9      	b.n	80037a8 <_fwalk_sglue+0x10>

080037d4 <iprintf>:
 80037d4:	b40f      	push	{r0, r1, r2, r3}
 80037d6:	b507      	push	{r0, r1, r2, lr}
 80037d8:	4906      	ldr	r1, [pc, #24]	@ (80037f4 <iprintf+0x20>)
 80037da:	ab04      	add	r3, sp, #16
 80037dc:	6808      	ldr	r0, [r1, #0]
 80037de:	f853 2b04 	ldr.w	r2, [r3], #4
 80037e2:	6881      	ldr	r1, [r0, #8]
 80037e4:	9301      	str	r3, [sp, #4]
 80037e6:	f000 fa85 	bl	8003cf4 <_vfiprintf_r>
 80037ea:	b003      	add	sp, #12
 80037ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80037f0:	b004      	add	sp, #16
 80037f2:	4770      	bx	lr
 80037f4:	20000018 	.word	0x20000018

080037f8 <putchar>:
 80037f8:	4b02      	ldr	r3, [pc, #8]	@ (8003804 <putchar+0xc>)
 80037fa:	4601      	mov	r1, r0
 80037fc:	6818      	ldr	r0, [r3, #0]
 80037fe:	6882      	ldr	r2, [r0, #8]
 8003800:	f000 be2c 	b.w	800445c <_putc_r>
 8003804:	20000018 	.word	0x20000018

08003808 <__sread>:
 8003808:	b510      	push	{r4, lr}
 800380a:	460c      	mov	r4, r1
 800380c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003810:	f000 f8fc 	bl	8003a0c <_read_r>
 8003814:	2800      	cmp	r0, #0
 8003816:	bfab      	itete	ge
 8003818:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800381a:	89a3      	ldrhlt	r3, [r4, #12]
 800381c:	181b      	addge	r3, r3, r0
 800381e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003822:	bfac      	ite	ge
 8003824:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003826:	81a3      	strhlt	r3, [r4, #12]
 8003828:	bd10      	pop	{r4, pc}

0800382a <__swrite>:
 800382a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800382e:	461f      	mov	r7, r3
 8003830:	898b      	ldrh	r3, [r1, #12]
 8003832:	05db      	lsls	r3, r3, #23
 8003834:	4605      	mov	r5, r0
 8003836:	460c      	mov	r4, r1
 8003838:	4616      	mov	r6, r2
 800383a:	d505      	bpl.n	8003848 <__swrite+0x1e>
 800383c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003840:	2302      	movs	r3, #2
 8003842:	2200      	movs	r2, #0
 8003844:	f000 f8d0 	bl	80039e8 <_lseek_r>
 8003848:	89a3      	ldrh	r3, [r4, #12]
 800384a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800384e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003852:	81a3      	strh	r3, [r4, #12]
 8003854:	4632      	mov	r2, r6
 8003856:	463b      	mov	r3, r7
 8003858:	4628      	mov	r0, r5
 800385a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800385e:	f000 b8e7 	b.w	8003a30 <_write_r>

08003862 <__sseek>:
 8003862:	b510      	push	{r4, lr}
 8003864:	460c      	mov	r4, r1
 8003866:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800386a:	f000 f8bd 	bl	80039e8 <_lseek_r>
 800386e:	1c43      	adds	r3, r0, #1
 8003870:	89a3      	ldrh	r3, [r4, #12]
 8003872:	bf15      	itete	ne
 8003874:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003876:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800387a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800387e:	81a3      	strheq	r3, [r4, #12]
 8003880:	bf18      	it	ne
 8003882:	81a3      	strhne	r3, [r4, #12]
 8003884:	bd10      	pop	{r4, pc}

08003886 <__sclose>:
 8003886:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800388a:	f000 b89d 	b.w	80039c8 <_close_r>

0800388e <__swbuf_r>:
 800388e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003890:	460e      	mov	r6, r1
 8003892:	4614      	mov	r4, r2
 8003894:	4605      	mov	r5, r0
 8003896:	b118      	cbz	r0, 80038a0 <__swbuf_r+0x12>
 8003898:	6a03      	ldr	r3, [r0, #32]
 800389a:	b90b      	cbnz	r3, 80038a0 <__swbuf_r+0x12>
 800389c:	f7ff ff64 	bl	8003768 <__sinit>
 80038a0:	69a3      	ldr	r3, [r4, #24]
 80038a2:	60a3      	str	r3, [r4, #8]
 80038a4:	89a3      	ldrh	r3, [r4, #12]
 80038a6:	071a      	lsls	r2, r3, #28
 80038a8:	d501      	bpl.n	80038ae <__swbuf_r+0x20>
 80038aa:	6923      	ldr	r3, [r4, #16]
 80038ac:	b943      	cbnz	r3, 80038c0 <__swbuf_r+0x32>
 80038ae:	4621      	mov	r1, r4
 80038b0:	4628      	mov	r0, r5
 80038b2:	f000 f82b 	bl	800390c <__swsetup_r>
 80038b6:	b118      	cbz	r0, 80038c0 <__swbuf_r+0x32>
 80038b8:	f04f 37ff 	mov.w	r7, #4294967295
 80038bc:	4638      	mov	r0, r7
 80038be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038c0:	6823      	ldr	r3, [r4, #0]
 80038c2:	6922      	ldr	r2, [r4, #16]
 80038c4:	1a98      	subs	r0, r3, r2
 80038c6:	6963      	ldr	r3, [r4, #20]
 80038c8:	b2f6      	uxtb	r6, r6
 80038ca:	4283      	cmp	r3, r0
 80038cc:	4637      	mov	r7, r6
 80038ce:	dc05      	bgt.n	80038dc <__swbuf_r+0x4e>
 80038d0:	4621      	mov	r1, r4
 80038d2:	4628      	mov	r0, r5
 80038d4:	f000 fd38 	bl	8004348 <_fflush_r>
 80038d8:	2800      	cmp	r0, #0
 80038da:	d1ed      	bne.n	80038b8 <__swbuf_r+0x2a>
 80038dc:	68a3      	ldr	r3, [r4, #8]
 80038de:	3b01      	subs	r3, #1
 80038e0:	60a3      	str	r3, [r4, #8]
 80038e2:	6823      	ldr	r3, [r4, #0]
 80038e4:	1c5a      	adds	r2, r3, #1
 80038e6:	6022      	str	r2, [r4, #0]
 80038e8:	701e      	strb	r6, [r3, #0]
 80038ea:	6962      	ldr	r2, [r4, #20]
 80038ec:	1c43      	adds	r3, r0, #1
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d004      	beq.n	80038fc <__swbuf_r+0x6e>
 80038f2:	89a3      	ldrh	r3, [r4, #12]
 80038f4:	07db      	lsls	r3, r3, #31
 80038f6:	d5e1      	bpl.n	80038bc <__swbuf_r+0x2e>
 80038f8:	2e0a      	cmp	r6, #10
 80038fa:	d1df      	bne.n	80038bc <__swbuf_r+0x2e>
 80038fc:	4621      	mov	r1, r4
 80038fe:	4628      	mov	r0, r5
 8003900:	f000 fd22 	bl	8004348 <_fflush_r>
 8003904:	2800      	cmp	r0, #0
 8003906:	d0d9      	beq.n	80038bc <__swbuf_r+0x2e>
 8003908:	e7d6      	b.n	80038b8 <__swbuf_r+0x2a>
	...

0800390c <__swsetup_r>:
 800390c:	b538      	push	{r3, r4, r5, lr}
 800390e:	4b29      	ldr	r3, [pc, #164]	@ (80039b4 <__swsetup_r+0xa8>)
 8003910:	4605      	mov	r5, r0
 8003912:	6818      	ldr	r0, [r3, #0]
 8003914:	460c      	mov	r4, r1
 8003916:	b118      	cbz	r0, 8003920 <__swsetup_r+0x14>
 8003918:	6a03      	ldr	r3, [r0, #32]
 800391a:	b90b      	cbnz	r3, 8003920 <__swsetup_r+0x14>
 800391c:	f7ff ff24 	bl	8003768 <__sinit>
 8003920:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003924:	0719      	lsls	r1, r3, #28
 8003926:	d422      	bmi.n	800396e <__swsetup_r+0x62>
 8003928:	06da      	lsls	r2, r3, #27
 800392a:	d407      	bmi.n	800393c <__swsetup_r+0x30>
 800392c:	2209      	movs	r2, #9
 800392e:	602a      	str	r2, [r5, #0]
 8003930:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003934:	81a3      	strh	r3, [r4, #12]
 8003936:	f04f 30ff 	mov.w	r0, #4294967295
 800393a:	e033      	b.n	80039a4 <__swsetup_r+0x98>
 800393c:	0758      	lsls	r0, r3, #29
 800393e:	d512      	bpl.n	8003966 <__swsetup_r+0x5a>
 8003940:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003942:	b141      	cbz	r1, 8003956 <__swsetup_r+0x4a>
 8003944:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003948:	4299      	cmp	r1, r3
 800394a:	d002      	beq.n	8003952 <__swsetup_r+0x46>
 800394c:	4628      	mov	r0, r5
 800394e:	f000 f8af 	bl	8003ab0 <_free_r>
 8003952:	2300      	movs	r3, #0
 8003954:	6363      	str	r3, [r4, #52]	@ 0x34
 8003956:	89a3      	ldrh	r3, [r4, #12]
 8003958:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800395c:	81a3      	strh	r3, [r4, #12]
 800395e:	2300      	movs	r3, #0
 8003960:	6063      	str	r3, [r4, #4]
 8003962:	6923      	ldr	r3, [r4, #16]
 8003964:	6023      	str	r3, [r4, #0]
 8003966:	89a3      	ldrh	r3, [r4, #12]
 8003968:	f043 0308 	orr.w	r3, r3, #8
 800396c:	81a3      	strh	r3, [r4, #12]
 800396e:	6923      	ldr	r3, [r4, #16]
 8003970:	b94b      	cbnz	r3, 8003986 <__swsetup_r+0x7a>
 8003972:	89a3      	ldrh	r3, [r4, #12]
 8003974:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003978:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800397c:	d003      	beq.n	8003986 <__swsetup_r+0x7a>
 800397e:	4621      	mov	r1, r4
 8003980:	4628      	mov	r0, r5
 8003982:	f000 fd2f 	bl	80043e4 <__smakebuf_r>
 8003986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800398a:	f013 0201 	ands.w	r2, r3, #1
 800398e:	d00a      	beq.n	80039a6 <__swsetup_r+0x9a>
 8003990:	2200      	movs	r2, #0
 8003992:	60a2      	str	r2, [r4, #8]
 8003994:	6962      	ldr	r2, [r4, #20]
 8003996:	4252      	negs	r2, r2
 8003998:	61a2      	str	r2, [r4, #24]
 800399a:	6922      	ldr	r2, [r4, #16]
 800399c:	b942      	cbnz	r2, 80039b0 <__swsetup_r+0xa4>
 800399e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80039a2:	d1c5      	bne.n	8003930 <__swsetup_r+0x24>
 80039a4:	bd38      	pop	{r3, r4, r5, pc}
 80039a6:	0799      	lsls	r1, r3, #30
 80039a8:	bf58      	it	pl
 80039aa:	6962      	ldrpl	r2, [r4, #20]
 80039ac:	60a2      	str	r2, [r4, #8]
 80039ae:	e7f4      	b.n	800399a <__swsetup_r+0x8e>
 80039b0:	2000      	movs	r0, #0
 80039b2:	e7f7      	b.n	80039a4 <__swsetup_r+0x98>
 80039b4:	20000018 	.word	0x20000018

080039b8 <memset>:
 80039b8:	4402      	add	r2, r0
 80039ba:	4603      	mov	r3, r0
 80039bc:	4293      	cmp	r3, r2
 80039be:	d100      	bne.n	80039c2 <memset+0xa>
 80039c0:	4770      	bx	lr
 80039c2:	f803 1b01 	strb.w	r1, [r3], #1
 80039c6:	e7f9      	b.n	80039bc <memset+0x4>

080039c8 <_close_r>:
 80039c8:	b538      	push	{r3, r4, r5, lr}
 80039ca:	4d06      	ldr	r5, [pc, #24]	@ (80039e4 <_close_r+0x1c>)
 80039cc:	2300      	movs	r3, #0
 80039ce:	4604      	mov	r4, r0
 80039d0:	4608      	mov	r0, r1
 80039d2:	602b      	str	r3, [r5, #0]
 80039d4:	f7fe f9c0 	bl	8001d58 <_close>
 80039d8:	1c43      	adds	r3, r0, #1
 80039da:	d102      	bne.n	80039e2 <_close_r+0x1a>
 80039dc:	682b      	ldr	r3, [r5, #0]
 80039de:	b103      	cbz	r3, 80039e2 <_close_r+0x1a>
 80039e0:	6023      	str	r3, [r4, #0]
 80039e2:	bd38      	pop	{r3, r4, r5, pc}
 80039e4:	20000210 	.word	0x20000210

080039e8 <_lseek_r>:
 80039e8:	b538      	push	{r3, r4, r5, lr}
 80039ea:	4d07      	ldr	r5, [pc, #28]	@ (8003a08 <_lseek_r+0x20>)
 80039ec:	4604      	mov	r4, r0
 80039ee:	4608      	mov	r0, r1
 80039f0:	4611      	mov	r1, r2
 80039f2:	2200      	movs	r2, #0
 80039f4:	602a      	str	r2, [r5, #0]
 80039f6:	461a      	mov	r2, r3
 80039f8:	f7fe f9d5 	bl	8001da6 <_lseek>
 80039fc:	1c43      	adds	r3, r0, #1
 80039fe:	d102      	bne.n	8003a06 <_lseek_r+0x1e>
 8003a00:	682b      	ldr	r3, [r5, #0]
 8003a02:	b103      	cbz	r3, 8003a06 <_lseek_r+0x1e>
 8003a04:	6023      	str	r3, [r4, #0]
 8003a06:	bd38      	pop	{r3, r4, r5, pc}
 8003a08:	20000210 	.word	0x20000210

08003a0c <_read_r>:
 8003a0c:	b538      	push	{r3, r4, r5, lr}
 8003a0e:	4d07      	ldr	r5, [pc, #28]	@ (8003a2c <_read_r+0x20>)
 8003a10:	4604      	mov	r4, r0
 8003a12:	4608      	mov	r0, r1
 8003a14:	4611      	mov	r1, r2
 8003a16:	2200      	movs	r2, #0
 8003a18:	602a      	str	r2, [r5, #0]
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	f7fe f963 	bl	8001ce6 <_read>
 8003a20:	1c43      	adds	r3, r0, #1
 8003a22:	d102      	bne.n	8003a2a <_read_r+0x1e>
 8003a24:	682b      	ldr	r3, [r5, #0]
 8003a26:	b103      	cbz	r3, 8003a2a <_read_r+0x1e>
 8003a28:	6023      	str	r3, [r4, #0]
 8003a2a:	bd38      	pop	{r3, r4, r5, pc}
 8003a2c:	20000210 	.word	0x20000210

08003a30 <_write_r>:
 8003a30:	b538      	push	{r3, r4, r5, lr}
 8003a32:	4d07      	ldr	r5, [pc, #28]	@ (8003a50 <_write_r+0x20>)
 8003a34:	4604      	mov	r4, r0
 8003a36:	4608      	mov	r0, r1
 8003a38:	4611      	mov	r1, r2
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	602a      	str	r2, [r5, #0]
 8003a3e:	461a      	mov	r2, r3
 8003a40:	f7fe f96e 	bl	8001d20 <_write>
 8003a44:	1c43      	adds	r3, r0, #1
 8003a46:	d102      	bne.n	8003a4e <_write_r+0x1e>
 8003a48:	682b      	ldr	r3, [r5, #0]
 8003a4a:	b103      	cbz	r3, 8003a4e <_write_r+0x1e>
 8003a4c:	6023      	str	r3, [r4, #0]
 8003a4e:	bd38      	pop	{r3, r4, r5, pc}
 8003a50:	20000210 	.word	0x20000210

08003a54 <__errno>:
 8003a54:	4b01      	ldr	r3, [pc, #4]	@ (8003a5c <__errno+0x8>)
 8003a56:	6818      	ldr	r0, [r3, #0]
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	20000018 	.word	0x20000018

08003a60 <__libc_init_array>:
 8003a60:	b570      	push	{r4, r5, r6, lr}
 8003a62:	4d0d      	ldr	r5, [pc, #52]	@ (8003a98 <__libc_init_array+0x38>)
 8003a64:	4c0d      	ldr	r4, [pc, #52]	@ (8003a9c <__libc_init_array+0x3c>)
 8003a66:	1b64      	subs	r4, r4, r5
 8003a68:	10a4      	asrs	r4, r4, #2
 8003a6a:	2600      	movs	r6, #0
 8003a6c:	42a6      	cmp	r6, r4
 8003a6e:	d109      	bne.n	8003a84 <__libc_init_array+0x24>
 8003a70:	4d0b      	ldr	r5, [pc, #44]	@ (8003aa0 <__libc_init_array+0x40>)
 8003a72:	4c0c      	ldr	r4, [pc, #48]	@ (8003aa4 <__libc_init_array+0x44>)
 8003a74:	f000 fd58 	bl	8004528 <_init>
 8003a78:	1b64      	subs	r4, r4, r5
 8003a7a:	10a4      	asrs	r4, r4, #2
 8003a7c:	2600      	movs	r6, #0
 8003a7e:	42a6      	cmp	r6, r4
 8003a80:	d105      	bne.n	8003a8e <__libc_init_array+0x2e>
 8003a82:	bd70      	pop	{r4, r5, r6, pc}
 8003a84:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a88:	4798      	blx	r3
 8003a8a:	3601      	adds	r6, #1
 8003a8c:	e7ee      	b.n	8003a6c <__libc_init_array+0xc>
 8003a8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a92:	4798      	blx	r3
 8003a94:	3601      	adds	r6, #1
 8003a96:	e7f2      	b.n	8003a7e <__libc_init_array+0x1e>
 8003a98:	080045cc 	.word	0x080045cc
 8003a9c:	080045cc 	.word	0x080045cc
 8003aa0:	080045cc 	.word	0x080045cc
 8003aa4:	080045d0 	.word	0x080045d0

08003aa8 <__retarget_lock_init_recursive>:
 8003aa8:	4770      	bx	lr

08003aaa <__retarget_lock_acquire_recursive>:
 8003aaa:	4770      	bx	lr

08003aac <__retarget_lock_release_recursive>:
 8003aac:	4770      	bx	lr
	...

08003ab0 <_free_r>:
 8003ab0:	b538      	push	{r3, r4, r5, lr}
 8003ab2:	4605      	mov	r5, r0
 8003ab4:	2900      	cmp	r1, #0
 8003ab6:	d041      	beq.n	8003b3c <_free_r+0x8c>
 8003ab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003abc:	1f0c      	subs	r4, r1, #4
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	bfb8      	it	lt
 8003ac2:	18e4      	addlt	r4, r4, r3
 8003ac4:	f000 f8e0 	bl	8003c88 <__malloc_lock>
 8003ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b40 <_free_r+0x90>)
 8003aca:	6813      	ldr	r3, [r2, #0]
 8003acc:	b933      	cbnz	r3, 8003adc <_free_r+0x2c>
 8003ace:	6063      	str	r3, [r4, #4]
 8003ad0:	6014      	str	r4, [r2, #0]
 8003ad2:	4628      	mov	r0, r5
 8003ad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ad8:	f000 b8dc 	b.w	8003c94 <__malloc_unlock>
 8003adc:	42a3      	cmp	r3, r4
 8003ade:	d908      	bls.n	8003af2 <_free_r+0x42>
 8003ae0:	6820      	ldr	r0, [r4, #0]
 8003ae2:	1821      	adds	r1, r4, r0
 8003ae4:	428b      	cmp	r3, r1
 8003ae6:	bf01      	itttt	eq
 8003ae8:	6819      	ldreq	r1, [r3, #0]
 8003aea:	685b      	ldreq	r3, [r3, #4]
 8003aec:	1809      	addeq	r1, r1, r0
 8003aee:	6021      	streq	r1, [r4, #0]
 8003af0:	e7ed      	b.n	8003ace <_free_r+0x1e>
 8003af2:	461a      	mov	r2, r3
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	b10b      	cbz	r3, 8003afc <_free_r+0x4c>
 8003af8:	42a3      	cmp	r3, r4
 8003afa:	d9fa      	bls.n	8003af2 <_free_r+0x42>
 8003afc:	6811      	ldr	r1, [r2, #0]
 8003afe:	1850      	adds	r0, r2, r1
 8003b00:	42a0      	cmp	r0, r4
 8003b02:	d10b      	bne.n	8003b1c <_free_r+0x6c>
 8003b04:	6820      	ldr	r0, [r4, #0]
 8003b06:	4401      	add	r1, r0
 8003b08:	1850      	adds	r0, r2, r1
 8003b0a:	4283      	cmp	r3, r0
 8003b0c:	6011      	str	r1, [r2, #0]
 8003b0e:	d1e0      	bne.n	8003ad2 <_free_r+0x22>
 8003b10:	6818      	ldr	r0, [r3, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	6053      	str	r3, [r2, #4]
 8003b16:	4408      	add	r0, r1
 8003b18:	6010      	str	r0, [r2, #0]
 8003b1a:	e7da      	b.n	8003ad2 <_free_r+0x22>
 8003b1c:	d902      	bls.n	8003b24 <_free_r+0x74>
 8003b1e:	230c      	movs	r3, #12
 8003b20:	602b      	str	r3, [r5, #0]
 8003b22:	e7d6      	b.n	8003ad2 <_free_r+0x22>
 8003b24:	6820      	ldr	r0, [r4, #0]
 8003b26:	1821      	adds	r1, r4, r0
 8003b28:	428b      	cmp	r3, r1
 8003b2a:	bf04      	itt	eq
 8003b2c:	6819      	ldreq	r1, [r3, #0]
 8003b2e:	685b      	ldreq	r3, [r3, #4]
 8003b30:	6063      	str	r3, [r4, #4]
 8003b32:	bf04      	itt	eq
 8003b34:	1809      	addeq	r1, r1, r0
 8003b36:	6021      	streq	r1, [r4, #0]
 8003b38:	6054      	str	r4, [r2, #4]
 8003b3a:	e7ca      	b.n	8003ad2 <_free_r+0x22>
 8003b3c:	bd38      	pop	{r3, r4, r5, pc}
 8003b3e:	bf00      	nop
 8003b40:	2000021c 	.word	0x2000021c

08003b44 <sbrk_aligned>:
 8003b44:	b570      	push	{r4, r5, r6, lr}
 8003b46:	4e0f      	ldr	r6, [pc, #60]	@ (8003b84 <sbrk_aligned+0x40>)
 8003b48:	460c      	mov	r4, r1
 8003b4a:	6831      	ldr	r1, [r6, #0]
 8003b4c:	4605      	mov	r5, r0
 8003b4e:	b911      	cbnz	r1, 8003b56 <sbrk_aligned+0x12>
 8003b50:	f000 fcda 	bl	8004508 <_sbrk_r>
 8003b54:	6030      	str	r0, [r6, #0]
 8003b56:	4621      	mov	r1, r4
 8003b58:	4628      	mov	r0, r5
 8003b5a:	f000 fcd5 	bl	8004508 <_sbrk_r>
 8003b5e:	1c43      	adds	r3, r0, #1
 8003b60:	d103      	bne.n	8003b6a <sbrk_aligned+0x26>
 8003b62:	f04f 34ff 	mov.w	r4, #4294967295
 8003b66:	4620      	mov	r0, r4
 8003b68:	bd70      	pop	{r4, r5, r6, pc}
 8003b6a:	1cc4      	adds	r4, r0, #3
 8003b6c:	f024 0403 	bic.w	r4, r4, #3
 8003b70:	42a0      	cmp	r0, r4
 8003b72:	d0f8      	beq.n	8003b66 <sbrk_aligned+0x22>
 8003b74:	1a21      	subs	r1, r4, r0
 8003b76:	4628      	mov	r0, r5
 8003b78:	f000 fcc6 	bl	8004508 <_sbrk_r>
 8003b7c:	3001      	adds	r0, #1
 8003b7e:	d1f2      	bne.n	8003b66 <sbrk_aligned+0x22>
 8003b80:	e7ef      	b.n	8003b62 <sbrk_aligned+0x1e>
 8003b82:	bf00      	nop
 8003b84:	20000218 	.word	0x20000218

08003b88 <_malloc_r>:
 8003b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b8c:	1ccd      	adds	r5, r1, #3
 8003b8e:	f025 0503 	bic.w	r5, r5, #3
 8003b92:	3508      	adds	r5, #8
 8003b94:	2d0c      	cmp	r5, #12
 8003b96:	bf38      	it	cc
 8003b98:	250c      	movcc	r5, #12
 8003b9a:	2d00      	cmp	r5, #0
 8003b9c:	4606      	mov	r6, r0
 8003b9e:	db01      	blt.n	8003ba4 <_malloc_r+0x1c>
 8003ba0:	42a9      	cmp	r1, r5
 8003ba2:	d904      	bls.n	8003bae <_malloc_r+0x26>
 8003ba4:	230c      	movs	r3, #12
 8003ba6:	6033      	str	r3, [r6, #0]
 8003ba8:	2000      	movs	r0, #0
 8003baa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c84 <_malloc_r+0xfc>
 8003bb2:	f000 f869 	bl	8003c88 <__malloc_lock>
 8003bb6:	f8d8 3000 	ldr.w	r3, [r8]
 8003bba:	461c      	mov	r4, r3
 8003bbc:	bb44      	cbnz	r4, 8003c10 <_malloc_r+0x88>
 8003bbe:	4629      	mov	r1, r5
 8003bc0:	4630      	mov	r0, r6
 8003bc2:	f7ff ffbf 	bl	8003b44 <sbrk_aligned>
 8003bc6:	1c43      	adds	r3, r0, #1
 8003bc8:	4604      	mov	r4, r0
 8003bca:	d158      	bne.n	8003c7e <_malloc_r+0xf6>
 8003bcc:	f8d8 4000 	ldr.w	r4, [r8]
 8003bd0:	4627      	mov	r7, r4
 8003bd2:	2f00      	cmp	r7, #0
 8003bd4:	d143      	bne.n	8003c5e <_malloc_r+0xd6>
 8003bd6:	2c00      	cmp	r4, #0
 8003bd8:	d04b      	beq.n	8003c72 <_malloc_r+0xea>
 8003bda:	6823      	ldr	r3, [r4, #0]
 8003bdc:	4639      	mov	r1, r7
 8003bde:	4630      	mov	r0, r6
 8003be0:	eb04 0903 	add.w	r9, r4, r3
 8003be4:	f000 fc90 	bl	8004508 <_sbrk_r>
 8003be8:	4581      	cmp	r9, r0
 8003bea:	d142      	bne.n	8003c72 <_malloc_r+0xea>
 8003bec:	6821      	ldr	r1, [r4, #0]
 8003bee:	1a6d      	subs	r5, r5, r1
 8003bf0:	4629      	mov	r1, r5
 8003bf2:	4630      	mov	r0, r6
 8003bf4:	f7ff ffa6 	bl	8003b44 <sbrk_aligned>
 8003bf8:	3001      	adds	r0, #1
 8003bfa:	d03a      	beq.n	8003c72 <_malloc_r+0xea>
 8003bfc:	6823      	ldr	r3, [r4, #0]
 8003bfe:	442b      	add	r3, r5
 8003c00:	6023      	str	r3, [r4, #0]
 8003c02:	f8d8 3000 	ldr.w	r3, [r8]
 8003c06:	685a      	ldr	r2, [r3, #4]
 8003c08:	bb62      	cbnz	r2, 8003c64 <_malloc_r+0xdc>
 8003c0a:	f8c8 7000 	str.w	r7, [r8]
 8003c0e:	e00f      	b.n	8003c30 <_malloc_r+0xa8>
 8003c10:	6822      	ldr	r2, [r4, #0]
 8003c12:	1b52      	subs	r2, r2, r5
 8003c14:	d420      	bmi.n	8003c58 <_malloc_r+0xd0>
 8003c16:	2a0b      	cmp	r2, #11
 8003c18:	d917      	bls.n	8003c4a <_malloc_r+0xc2>
 8003c1a:	1961      	adds	r1, r4, r5
 8003c1c:	42a3      	cmp	r3, r4
 8003c1e:	6025      	str	r5, [r4, #0]
 8003c20:	bf18      	it	ne
 8003c22:	6059      	strne	r1, [r3, #4]
 8003c24:	6863      	ldr	r3, [r4, #4]
 8003c26:	bf08      	it	eq
 8003c28:	f8c8 1000 	streq.w	r1, [r8]
 8003c2c:	5162      	str	r2, [r4, r5]
 8003c2e:	604b      	str	r3, [r1, #4]
 8003c30:	4630      	mov	r0, r6
 8003c32:	f000 f82f 	bl	8003c94 <__malloc_unlock>
 8003c36:	f104 000b 	add.w	r0, r4, #11
 8003c3a:	1d23      	adds	r3, r4, #4
 8003c3c:	f020 0007 	bic.w	r0, r0, #7
 8003c40:	1ac2      	subs	r2, r0, r3
 8003c42:	bf1c      	itt	ne
 8003c44:	1a1b      	subne	r3, r3, r0
 8003c46:	50a3      	strne	r3, [r4, r2]
 8003c48:	e7af      	b.n	8003baa <_malloc_r+0x22>
 8003c4a:	6862      	ldr	r2, [r4, #4]
 8003c4c:	42a3      	cmp	r3, r4
 8003c4e:	bf0c      	ite	eq
 8003c50:	f8c8 2000 	streq.w	r2, [r8]
 8003c54:	605a      	strne	r2, [r3, #4]
 8003c56:	e7eb      	b.n	8003c30 <_malloc_r+0xa8>
 8003c58:	4623      	mov	r3, r4
 8003c5a:	6864      	ldr	r4, [r4, #4]
 8003c5c:	e7ae      	b.n	8003bbc <_malloc_r+0x34>
 8003c5e:	463c      	mov	r4, r7
 8003c60:	687f      	ldr	r7, [r7, #4]
 8003c62:	e7b6      	b.n	8003bd2 <_malloc_r+0x4a>
 8003c64:	461a      	mov	r2, r3
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	42a3      	cmp	r3, r4
 8003c6a:	d1fb      	bne.n	8003c64 <_malloc_r+0xdc>
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	6053      	str	r3, [r2, #4]
 8003c70:	e7de      	b.n	8003c30 <_malloc_r+0xa8>
 8003c72:	230c      	movs	r3, #12
 8003c74:	6033      	str	r3, [r6, #0]
 8003c76:	4630      	mov	r0, r6
 8003c78:	f000 f80c 	bl	8003c94 <__malloc_unlock>
 8003c7c:	e794      	b.n	8003ba8 <_malloc_r+0x20>
 8003c7e:	6005      	str	r5, [r0, #0]
 8003c80:	e7d6      	b.n	8003c30 <_malloc_r+0xa8>
 8003c82:	bf00      	nop
 8003c84:	2000021c 	.word	0x2000021c

08003c88 <__malloc_lock>:
 8003c88:	4801      	ldr	r0, [pc, #4]	@ (8003c90 <__malloc_lock+0x8>)
 8003c8a:	f7ff bf0e 	b.w	8003aaa <__retarget_lock_acquire_recursive>
 8003c8e:	bf00      	nop
 8003c90:	20000214 	.word	0x20000214

08003c94 <__malloc_unlock>:
 8003c94:	4801      	ldr	r0, [pc, #4]	@ (8003c9c <__malloc_unlock+0x8>)
 8003c96:	f7ff bf09 	b.w	8003aac <__retarget_lock_release_recursive>
 8003c9a:	bf00      	nop
 8003c9c:	20000214 	.word	0x20000214

08003ca0 <__sfputc_r>:
 8003ca0:	6893      	ldr	r3, [r2, #8]
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	b410      	push	{r4}
 8003ca8:	6093      	str	r3, [r2, #8]
 8003caa:	da08      	bge.n	8003cbe <__sfputc_r+0x1e>
 8003cac:	6994      	ldr	r4, [r2, #24]
 8003cae:	42a3      	cmp	r3, r4
 8003cb0:	db01      	blt.n	8003cb6 <__sfputc_r+0x16>
 8003cb2:	290a      	cmp	r1, #10
 8003cb4:	d103      	bne.n	8003cbe <__sfputc_r+0x1e>
 8003cb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003cba:	f7ff bde8 	b.w	800388e <__swbuf_r>
 8003cbe:	6813      	ldr	r3, [r2, #0]
 8003cc0:	1c58      	adds	r0, r3, #1
 8003cc2:	6010      	str	r0, [r2, #0]
 8003cc4:	7019      	strb	r1, [r3, #0]
 8003cc6:	4608      	mov	r0, r1
 8003cc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ccc:	4770      	bx	lr

08003cce <__sfputs_r>:
 8003cce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cd0:	4606      	mov	r6, r0
 8003cd2:	460f      	mov	r7, r1
 8003cd4:	4614      	mov	r4, r2
 8003cd6:	18d5      	adds	r5, r2, r3
 8003cd8:	42ac      	cmp	r4, r5
 8003cda:	d101      	bne.n	8003ce0 <__sfputs_r+0x12>
 8003cdc:	2000      	movs	r0, #0
 8003cde:	e007      	b.n	8003cf0 <__sfputs_r+0x22>
 8003ce0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ce4:	463a      	mov	r2, r7
 8003ce6:	4630      	mov	r0, r6
 8003ce8:	f7ff ffda 	bl	8003ca0 <__sfputc_r>
 8003cec:	1c43      	adds	r3, r0, #1
 8003cee:	d1f3      	bne.n	8003cd8 <__sfputs_r+0xa>
 8003cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003cf4 <_vfiprintf_r>:
 8003cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cf8:	460d      	mov	r5, r1
 8003cfa:	b09d      	sub	sp, #116	@ 0x74
 8003cfc:	4614      	mov	r4, r2
 8003cfe:	4698      	mov	r8, r3
 8003d00:	4606      	mov	r6, r0
 8003d02:	b118      	cbz	r0, 8003d0c <_vfiprintf_r+0x18>
 8003d04:	6a03      	ldr	r3, [r0, #32]
 8003d06:	b90b      	cbnz	r3, 8003d0c <_vfiprintf_r+0x18>
 8003d08:	f7ff fd2e 	bl	8003768 <__sinit>
 8003d0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d0e:	07d9      	lsls	r1, r3, #31
 8003d10:	d405      	bmi.n	8003d1e <_vfiprintf_r+0x2a>
 8003d12:	89ab      	ldrh	r3, [r5, #12]
 8003d14:	059a      	lsls	r2, r3, #22
 8003d16:	d402      	bmi.n	8003d1e <_vfiprintf_r+0x2a>
 8003d18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d1a:	f7ff fec6 	bl	8003aaa <__retarget_lock_acquire_recursive>
 8003d1e:	89ab      	ldrh	r3, [r5, #12]
 8003d20:	071b      	lsls	r3, r3, #28
 8003d22:	d501      	bpl.n	8003d28 <_vfiprintf_r+0x34>
 8003d24:	692b      	ldr	r3, [r5, #16]
 8003d26:	b99b      	cbnz	r3, 8003d50 <_vfiprintf_r+0x5c>
 8003d28:	4629      	mov	r1, r5
 8003d2a:	4630      	mov	r0, r6
 8003d2c:	f7ff fdee 	bl	800390c <__swsetup_r>
 8003d30:	b170      	cbz	r0, 8003d50 <_vfiprintf_r+0x5c>
 8003d32:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d34:	07dc      	lsls	r4, r3, #31
 8003d36:	d504      	bpl.n	8003d42 <_vfiprintf_r+0x4e>
 8003d38:	f04f 30ff 	mov.w	r0, #4294967295
 8003d3c:	b01d      	add	sp, #116	@ 0x74
 8003d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d42:	89ab      	ldrh	r3, [r5, #12]
 8003d44:	0598      	lsls	r0, r3, #22
 8003d46:	d4f7      	bmi.n	8003d38 <_vfiprintf_r+0x44>
 8003d48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d4a:	f7ff feaf 	bl	8003aac <__retarget_lock_release_recursive>
 8003d4e:	e7f3      	b.n	8003d38 <_vfiprintf_r+0x44>
 8003d50:	2300      	movs	r3, #0
 8003d52:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d54:	2320      	movs	r3, #32
 8003d56:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003d5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d5e:	2330      	movs	r3, #48	@ 0x30
 8003d60:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003f10 <_vfiprintf_r+0x21c>
 8003d64:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003d68:	f04f 0901 	mov.w	r9, #1
 8003d6c:	4623      	mov	r3, r4
 8003d6e:	469a      	mov	sl, r3
 8003d70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d74:	b10a      	cbz	r2, 8003d7a <_vfiprintf_r+0x86>
 8003d76:	2a25      	cmp	r2, #37	@ 0x25
 8003d78:	d1f9      	bne.n	8003d6e <_vfiprintf_r+0x7a>
 8003d7a:	ebba 0b04 	subs.w	fp, sl, r4
 8003d7e:	d00b      	beq.n	8003d98 <_vfiprintf_r+0xa4>
 8003d80:	465b      	mov	r3, fp
 8003d82:	4622      	mov	r2, r4
 8003d84:	4629      	mov	r1, r5
 8003d86:	4630      	mov	r0, r6
 8003d88:	f7ff ffa1 	bl	8003cce <__sfputs_r>
 8003d8c:	3001      	adds	r0, #1
 8003d8e:	f000 80a7 	beq.w	8003ee0 <_vfiprintf_r+0x1ec>
 8003d92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003d94:	445a      	add	r2, fp
 8003d96:	9209      	str	r2, [sp, #36]	@ 0x24
 8003d98:	f89a 3000 	ldrb.w	r3, [sl]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f000 809f 	beq.w	8003ee0 <_vfiprintf_r+0x1ec>
 8003da2:	2300      	movs	r3, #0
 8003da4:	f04f 32ff 	mov.w	r2, #4294967295
 8003da8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003dac:	f10a 0a01 	add.w	sl, sl, #1
 8003db0:	9304      	str	r3, [sp, #16]
 8003db2:	9307      	str	r3, [sp, #28]
 8003db4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003db8:	931a      	str	r3, [sp, #104]	@ 0x68
 8003dba:	4654      	mov	r4, sl
 8003dbc:	2205      	movs	r2, #5
 8003dbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003dc2:	4853      	ldr	r0, [pc, #332]	@ (8003f10 <_vfiprintf_r+0x21c>)
 8003dc4:	f7fc fa0c 	bl	80001e0 <memchr>
 8003dc8:	9a04      	ldr	r2, [sp, #16]
 8003dca:	b9d8      	cbnz	r0, 8003e04 <_vfiprintf_r+0x110>
 8003dcc:	06d1      	lsls	r1, r2, #27
 8003dce:	bf44      	itt	mi
 8003dd0:	2320      	movmi	r3, #32
 8003dd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003dd6:	0713      	lsls	r3, r2, #28
 8003dd8:	bf44      	itt	mi
 8003dda:	232b      	movmi	r3, #43	@ 0x2b
 8003ddc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003de0:	f89a 3000 	ldrb.w	r3, [sl]
 8003de4:	2b2a      	cmp	r3, #42	@ 0x2a
 8003de6:	d015      	beq.n	8003e14 <_vfiprintf_r+0x120>
 8003de8:	9a07      	ldr	r2, [sp, #28]
 8003dea:	4654      	mov	r4, sl
 8003dec:	2000      	movs	r0, #0
 8003dee:	f04f 0c0a 	mov.w	ip, #10
 8003df2:	4621      	mov	r1, r4
 8003df4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003df8:	3b30      	subs	r3, #48	@ 0x30
 8003dfa:	2b09      	cmp	r3, #9
 8003dfc:	d94b      	bls.n	8003e96 <_vfiprintf_r+0x1a2>
 8003dfe:	b1b0      	cbz	r0, 8003e2e <_vfiprintf_r+0x13a>
 8003e00:	9207      	str	r2, [sp, #28]
 8003e02:	e014      	b.n	8003e2e <_vfiprintf_r+0x13a>
 8003e04:	eba0 0308 	sub.w	r3, r0, r8
 8003e08:	fa09 f303 	lsl.w	r3, r9, r3
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	9304      	str	r3, [sp, #16]
 8003e10:	46a2      	mov	sl, r4
 8003e12:	e7d2      	b.n	8003dba <_vfiprintf_r+0xc6>
 8003e14:	9b03      	ldr	r3, [sp, #12]
 8003e16:	1d19      	adds	r1, r3, #4
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	9103      	str	r1, [sp, #12]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	bfbb      	ittet	lt
 8003e20:	425b      	neglt	r3, r3
 8003e22:	f042 0202 	orrlt.w	r2, r2, #2
 8003e26:	9307      	strge	r3, [sp, #28]
 8003e28:	9307      	strlt	r3, [sp, #28]
 8003e2a:	bfb8      	it	lt
 8003e2c:	9204      	strlt	r2, [sp, #16]
 8003e2e:	7823      	ldrb	r3, [r4, #0]
 8003e30:	2b2e      	cmp	r3, #46	@ 0x2e
 8003e32:	d10a      	bne.n	8003e4a <_vfiprintf_r+0x156>
 8003e34:	7863      	ldrb	r3, [r4, #1]
 8003e36:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e38:	d132      	bne.n	8003ea0 <_vfiprintf_r+0x1ac>
 8003e3a:	9b03      	ldr	r3, [sp, #12]
 8003e3c:	1d1a      	adds	r2, r3, #4
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	9203      	str	r2, [sp, #12]
 8003e42:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003e46:	3402      	adds	r4, #2
 8003e48:	9305      	str	r3, [sp, #20]
 8003e4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003f20 <_vfiprintf_r+0x22c>
 8003e4e:	7821      	ldrb	r1, [r4, #0]
 8003e50:	2203      	movs	r2, #3
 8003e52:	4650      	mov	r0, sl
 8003e54:	f7fc f9c4 	bl	80001e0 <memchr>
 8003e58:	b138      	cbz	r0, 8003e6a <_vfiprintf_r+0x176>
 8003e5a:	9b04      	ldr	r3, [sp, #16]
 8003e5c:	eba0 000a 	sub.w	r0, r0, sl
 8003e60:	2240      	movs	r2, #64	@ 0x40
 8003e62:	4082      	lsls	r2, r0
 8003e64:	4313      	orrs	r3, r2
 8003e66:	3401      	adds	r4, #1
 8003e68:	9304      	str	r3, [sp, #16]
 8003e6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e6e:	4829      	ldr	r0, [pc, #164]	@ (8003f14 <_vfiprintf_r+0x220>)
 8003e70:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003e74:	2206      	movs	r2, #6
 8003e76:	f7fc f9b3 	bl	80001e0 <memchr>
 8003e7a:	2800      	cmp	r0, #0
 8003e7c:	d03f      	beq.n	8003efe <_vfiprintf_r+0x20a>
 8003e7e:	4b26      	ldr	r3, [pc, #152]	@ (8003f18 <_vfiprintf_r+0x224>)
 8003e80:	bb1b      	cbnz	r3, 8003eca <_vfiprintf_r+0x1d6>
 8003e82:	9b03      	ldr	r3, [sp, #12]
 8003e84:	3307      	adds	r3, #7
 8003e86:	f023 0307 	bic.w	r3, r3, #7
 8003e8a:	3308      	adds	r3, #8
 8003e8c:	9303      	str	r3, [sp, #12]
 8003e8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e90:	443b      	add	r3, r7
 8003e92:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e94:	e76a      	b.n	8003d6c <_vfiprintf_r+0x78>
 8003e96:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e9a:	460c      	mov	r4, r1
 8003e9c:	2001      	movs	r0, #1
 8003e9e:	e7a8      	b.n	8003df2 <_vfiprintf_r+0xfe>
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	3401      	adds	r4, #1
 8003ea4:	9305      	str	r3, [sp, #20]
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	f04f 0c0a 	mov.w	ip, #10
 8003eac:	4620      	mov	r0, r4
 8003eae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003eb2:	3a30      	subs	r2, #48	@ 0x30
 8003eb4:	2a09      	cmp	r2, #9
 8003eb6:	d903      	bls.n	8003ec0 <_vfiprintf_r+0x1cc>
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d0c6      	beq.n	8003e4a <_vfiprintf_r+0x156>
 8003ebc:	9105      	str	r1, [sp, #20]
 8003ebe:	e7c4      	b.n	8003e4a <_vfiprintf_r+0x156>
 8003ec0:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ec4:	4604      	mov	r4, r0
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e7f0      	b.n	8003eac <_vfiprintf_r+0x1b8>
 8003eca:	ab03      	add	r3, sp, #12
 8003ecc:	9300      	str	r3, [sp, #0]
 8003ece:	462a      	mov	r2, r5
 8003ed0:	4b12      	ldr	r3, [pc, #72]	@ (8003f1c <_vfiprintf_r+0x228>)
 8003ed2:	a904      	add	r1, sp, #16
 8003ed4:	4630      	mov	r0, r6
 8003ed6:	f3af 8000 	nop.w
 8003eda:	4607      	mov	r7, r0
 8003edc:	1c78      	adds	r0, r7, #1
 8003ede:	d1d6      	bne.n	8003e8e <_vfiprintf_r+0x19a>
 8003ee0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ee2:	07d9      	lsls	r1, r3, #31
 8003ee4:	d405      	bmi.n	8003ef2 <_vfiprintf_r+0x1fe>
 8003ee6:	89ab      	ldrh	r3, [r5, #12]
 8003ee8:	059a      	lsls	r2, r3, #22
 8003eea:	d402      	bmi.n	8003ef2 <_vfiprintf_r+0x1fe>
 8003eec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003eee:	f7ff fddd 	bl	8003aac <__retarget_lock_release_recursive>
 8003ef2:	89ab      	ldrh	r3, [r5, #12]
 8003ef4:	065b      	lsls	r3, r3, #25
 8003ef6:	f53f af1f 	bmi.w	8003d38 <_vfiprintf_r+0x44>
 8003efa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003efc:	e71e      	b.n	8003d3c <_vfiprintf_r+0x48>
 8003efe:	ab03      	add	r3, sp, #12
 8003f00:	9300      	str	r3, [sp, #0]
 8003f02:	462a      	mov	r2, r5
 8003f04:	4b05      	ldr	r3, [pc, #20]	@ (8003f1c <_vfiprintf_r+0x228>)
 8003f06:	a904      	add	r1, sp, #16
 8003f08:	4630      	mov	r0, r6
 8003f0a:	f000 f879 	bl	8004000 <_printf_i>
 8003f0e:	e7e4      	b.n	8003eda <_vfiprintf_r+0x1e6>
 8003f10:	08004590 	.word	0x08004590
 8003f14:	0800459a 	.word	0x0800459a
 8003f18:	00000000 	.word	0x00000000
 8003f1c:	08003ccf 	.word	0x08003ccf
 8003f20:	08004596 	.word	0x08004596

08003f24 <_printf_common>:
 8003f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f28:	4616      	mov	r6, r2
 8003f2a:	4698      	mov	r8, r3
 8003f2c:	688a      	ldr	r2, [r1, #8]
 8003f2e:	690b      	ldr	r3, [r1, #16]
 8003f30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003f34:	4293      	cmp	r3, r2
 8003f36:	bfb8      	it	lt
 8003f38:	4613      	movlt	r3, r2
 8003f3a:	6033      	str	r3, [r6, #0]
 8003f3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003f40:	4607      	mov	r7, r0
 8003f42:	460c      	mov	r4, r1
 8003f44:	b10a      	cbz	r2, 8003f4a <_printf_common+0x26>
 8003f46:	3301      	adds	r3, #1
 8003f48:	6033      	str	r3, [r6, #0]
 8003f4a:	6823      	ldr	r3, [r4, #0]
 8003f4c:	0699      	lsls	r1, r3, #26
 8003f4e:	bf42      	ittt	mi
 8003f50:	6833      	ldrmi	r3, [r6, #0]
 8003f52:	3302      	addmi	r3, #2
 8003f54:	6033      	strmi	r3, [r6, #0]
 8003f56:	6825      	ldr	r5, [r4, #0]
 8003f58:	f015 0506 	ands.w	r5, r5, #6
 8003f5c:	d106      	bne.n	8003f6c <_printf_common+0x48>
 8003f5e:	f104 0a19 	add.w	sl, r4, #25
 8003f62:	68e3      	ldr	r3, [r4, #12]
 8003f64:	6832      	ldr	r2, [r6, #0]
 8003f66:	1a9b      	subs	r3, r3, r2
 8003f68:	42ab      	cmp	r3, r5
 8003f6a:	dc26      	bgt.n	8003fba <_printf_common+0x96>
 8003f6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f70:	6822      	ldr	r2, [r4, #0]
 8003f72:	3b00      	subs	r3, #0
 8003f74:	bf18      	it	ne
 8003f76:	2301      	movne	r3, #1
 8003f78:	0692      	lsls	r2, r2, #26
 8003f7a:	d42b      	bmi.n	8003fd4 <_printf_common+0xb0>
 8003f7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003f80:	4641      	mov	r1, r8
 8003f82:	4638      	mov	r0, r7
 8003f84:	47c8      	blx	r9
 8003f86:	3001      	adds	r0, #1
 8003f88:	d01e      	beq.n	8003fc8 <_printf_common+0xa4>
 8003f8a:	6823      	ldr	r3, [r4, #0]
 8003f8c:	6922      	ldr	r2, [r4, #16]
 8003f8e:	f003 0306 	and.w	r3, r3, #6
 8003f92:	2b04      	cmp	r3, #4
 8003f94:	bf02      	ittt	eq
 8003f96:	68e5      	ldreq	r5, [r4, #12]
 8003f98:	6833      	ldreq	r3, [r6, #0]
 8003f9a:	1aed      	subeq	r5, r5, r3
 8003f9c:	68a3      	ldr	r3, [r4, #8]
 8003f9e:	bf0c      	ite	eq
 8003fa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fa4:	2500      	movne	r5, #0
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	bfc4      	itt	gt
 8003faa:	1a9b      	subgt	r3, r3, r2
 8003fac:	18ed      	addgt	r5, r5, r3
 8003fae:	2600      	movs	r6, #0
 8003fb0:	341a      	adds	r4, #26
 8003fb2:	42b5      	cmp	r5, r6
 8003fb4:	d11a      	bne.n	8003fec <_printf_common+0xc8>
 8003fb6:	2000      	movs	r0, #0
 8003fb8:	e008      	b.n	8003fcc <_printf_common+0xa8>
 8003fba:	2301      	movs	r3, #1
 8003fbc:	4652      	mov	r2, sl
 8003fbe:	4641      	mov	r1, r8
 8003fc0:	4638      	mov	r0, r7
 8003fc2:	47c8      	blx	r9
 8003fc4:	3001      	adds	r0, #1
 8003fc6:	d103      	bne.n	8003fd0 <_printf_common+0xac>
 8003fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8003fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fd0:	3501      	adds	r5, #1
 8003fd2:	e7c6      	b.n	8003f62 <_printf_common+0x3e>
 8003fd4:	18e1      	adds	r1, r4, r3
 8003fd6:	1c5a      	adds	r2, r3, #1
 8003fd8:	2030      	movs	r0, #48	@ 0x30
 8003fda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003fde:	4422      	add	r2, r4
 8003fe0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003fe4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003fe8:	3302      	adds	r3, #2
 8003fea:	e7c7      	b.n	8003f7c <_printf_common+0x58>
 8003fec:	2301      	movs	r3, #1
 8003fee:	4622      	mov	r2, r4
 8003ff0:	4641      	mov	r1, r8
 8003ff2:	4638      	mov	r0, r7
 8003ff4:	47c8      	blx	r9
 8003ff6:	3001      	adds	r0, #1
 8003ff8:	d0e6      	beq.n	8003fc8 <_printf_common+0xa4>
 8003ffa:	3601      	adds	r6, #1
 8003ffc:	e7d9      	b.n	8003fb2 <_printf_common+0x8e>
	...

08004000 <_printf_i>:
 8004000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004004:	7e0f      	ldrb	r7, [r1, #24]
 8004006:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004008:	2f78      	cmp	r7, #120	@ 0x78
 800400a:	4691      	mov	r9, r2
 800400c:	4680      	mov	r8, r0
 800400e:	460c      	mov	r4, r1
 8004010:	469a      	mov	sl, r3
 8004012:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004016:	d807      	bhi.n	8004028 <_printf_i+0x28>
 8004018:	2f62      	cmp	r7, #98	@ 0x62
 800401a:	d80a      	bhi.n	8004032 <_printf_i+0x32>
 800401c:	2f00      	cmp	r7, #0
 800401e:	f000 80d2 	beq.w	80041c6 <_printf_i+0x1c6>
 8004022:	2f58      	cmp	r7, #88	@ 0x58
 8004024:	f000 80b9 	beq.w	800419a <_printf_i+0x19a>
 8004028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800402c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004030:	e03a      	b.n	80040a8 <_printf_i+0xa8>
 8004032:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004036:	2b15      	cmp	r3, #21
 8004038:	d8f6      	bhi.n	8004028 <_printf_i+0x28>
 800403a:	a101      	add	r1, pc, #4	@ (adr r1, 8004040 <_printf_i+0x40>)
 800403c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004040:	08004099 	.word	0x08004099
 8004044:	080040ad 	.word	0x080040ad
 8004048:	08004029 	.word	0x08004029
 800404c:	08004029 	.word	0x08004029
 8004050:	08004029 	.word	0x08004029
 8004054:	08004029 	.word	0x08004029
 8004058:	080040ad 	.word	0x080040ad
 800405c:	08004029 	.word	0x08004029
 8004060:	08004029 	.word	0x08004029
 8004064:	08004029 	.word	0x08004029
 8004068:	08004029 	.word	0x08004029
 800406c:	080041ad 	.word	0x080041ad
 8004070:	080040d7 	.word	0x080040d7
 8004074:	08004167 	.word	0x08004167
 8004078:	08004029 	.word	0x08004029
 800407c:	08004029 	.word	0x08004029
 8004080:	080041cf 	.word	0x080041cf
 8004084:	08004029 	.word	0x08004029
 8004088:	080040d7 	.word	0x080040d7
 800408c:	08004029 	.word	0x08004029
 8004090:	08004029 	.word	0x08004029
 8004094:	0800416f 	.word	0x0800416f
 8004098:	6833      	ldr	r3, [r6, #0]
 800409a:	1d1a      	adds	r2, r3, #4
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	6032      	str	r2, [r6, #0]
 80040a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80040a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80040a8:	2301      	movs	r3, #1
 80040aa:	e09d      	b.n	80041e8 <_printf_i+0x1e8>
 80040ac:	6833      	ldr	r3, [r6, #0]
 80040ae:	6820      	ldr	r0, [r4, #0]
 80040b0:	1d19      	adds	r1, r3, #4
 80040b2:	6031      	str	r1, [r6, #0]
 80040b4:	0606      	lsls	r6, r0, #24
 80040b6:	d501      	bpl.n	80040bc <_printf_i+0xbc>
 80040b8:	681d      	ldr	r5, [r3, #0]
 80040ba:	e003      	b.n	80040c4 <_printf_i+0xc4>
 80040bc:	0645      	lsls	r5, r0, #25
 80040be:	d5fb      	bpl.n	80040b8 <_printf_i+0xb8>
 80040c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80040c4:	2d00      	cmp	r5, #0
 80040c6:	da03      	bge.n	80040d0 <_printf_i+0xd0>
 80040c8:	232d      	movs	r3, #45	@ 0x2d
 80040ca:	426d      	negs	r5, r5
 80040cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040d0:	4859      	ldr	r0, [pc, #356]	@ (8004238 <_printf_i+0x238>)
 80040d2:	230a      	movs	r3, #10
 80040d4:	e011      	b.n	80040fa <_printf_i+0xfa>
 80040d6:	6821      	ldr	r1, [r4, #0]
 80040d8:	6833      	ldr	r3, [r6, #0]
 80040da:	0608      	lsls	r0, r1, #24
 80040dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80040e0:	d402      	bmi.n	80040e8 <_printf_i+0xe8>
 80040e2:	0649      	lsls	r1, r1, #25
 80040e4:	bf48      	it	mi
 80040e6:	b2ad      	uxthmi	r5, r5
 80040e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80040ea:	4853      	ldr	r0, [pc, #332]	@ (8004238 <_printf_i+0x238>)
 80040ec:	6033      	str	r3, [r6, #0]
 80040ee:	bf14      	ite	ne
 80040f0:	230a      	movne	r3, #10
 80040f2:	2308      	moveq	r3, #8
 80040f4:	2100      	movs	r1, #0
 80040f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80040fa:	6866      	ldr	r6, [r4, #4]
 80040fc:	60a6      	str	r6, [r4, #8]
 80040fe:	2e00      	cmp	r6, #0
 8004100:	bfa2      	ittt	ge
 8004102:	6821      	ldrge	r1, [r4, #0]
 8004104:	f021 0104 	bicge.w	r1, r1, #4
 8004108:	6021      	strge	r1, [r4, #0]
 800410a:	b90d      	cbnz	r5, 8004110 <_printf_i+0x110>
 800410c:	2e00      	cmp	r6, #0
 800410e:	d04b      	beq.n	80041a8 <_printf_i+0x1a8>
 8004110:	4616      	mov	r6, r2
 8004112:	fbb5 f1f3 	udiv	r1, r5, r3
 8004116:	fb03 5711 	mls	r7, r3, r1, r5
 800411a:	5dc7      	ldrb	r7, [r0, r7]
 800411c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004120:	462f      	mov	r7, r5
 8004122:	42bb      	cmp	r3, r7
 8004124:	460d      	mov	r5, r1
 8004126:	d9f4      	bls.n	8004112 <_printf_i+0x112>
 8004128:	2b08      	cmp	r3, #8
 800412a:	d10b      	bne.n	8004144 <_printf_i+0x144>
 800412c:	6823      	ldr	r3, [r4, #0]
 800412e:	07df      	lsls	r7, r3, #31
 8004130:	d508      	bpl.n	8004144 <_printf_i+0x144>
 8004132:	6923      	ldr	r3, [r4, #16]
 8004134:	6861      	ldr	r1, [r4, #4]
 8004136:	4299      	cmp	r1, r3
 8004138:	bfde      	ittt	le
 800413a:	2330      	movle	r3, #48	@ 0x30
 800413c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004140:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004144:	1b92      	subs	r2, r2, r6
 8004146:	6122      	str	r2, [r4, #16]
 8004148:	f8cd a000 	str.w	sl, [sp]
 800414c:	464b      	mov	r3, r9
 800414e:	aa03      	add	r2, sp, #12
 8004150:	4621      	mov	r1, r4
 8004152:	4640      	mov	r0, r8
 8004154:	f7ff fee6 	bl	8003f24 <_printf_common>
 8004158:	3001      	adds	r0, #1
 800415a:	d14a      	bne.n	80041f2 <_printf_i+0x1f2>
 800415c:	f04f 30ff 	mov.w	r0, #4294967295
 8004160:	b004      	add	sp, #16
 8004162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004166:	6823      	ldr	r3, [r4, #0]
 8004168:	f043 0320 	orr.w	r3, r3, #32
 800416c:	6023      	str	r3, [r4, #0]
 800416e:	4833      	ldr	r0, [pc, #204]	@ (800423c <_printf_i+0x23c>)
 8004170:	2778      	movs	r7, #120	@ 0x78
 8004172:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004176:	6823      	ldr	r3, [r4, #0]
 8004178:	6831      	ldr	r1, [r6, #0]
 800417a:	061f      	lsls	r7, r3, #24
 800417c:	f851 5b04 	ldr.w	r5, [r1], #4
 8004180:	d402      	bmi.n	8004188 <_printf_i+0x188>
 8004182:	065f      	lsls	r7, r3, #25
 8004184:	bf48      	it	mi
 8004186:	b2ad      	uxthmi	r5, r5
 8004188:	6031      	str	r1, [r6, #0]
 800418a:	07d9      	lsls	r1, r3, #31
 800418c:	bf44      	itt	mi
 800418e:	f043 0320 	orrmi.w	r3, r3, #32
 8004192:	6023      	strmi	r3, [r4, #0]
 8004194:	b11d      	cbz	r5, 800419e <_printf_i+0x19e>
 8004196:	2310      	movs	r3, #16
 8004198:	e7ac      	b.n	80040f4 <_printf_i+0xf4>
 800419a:	4827      	ldr	r0, [pc, #156]	@ (8004238 <_printf_i+0x238>)
 800419c:	e7e9      	b.n	8004172 <_printf_i+0x172>
 800419e:	6823      	ldr	r3, [r4, #0]
 80041a0:	f023 0320 	bic.w	r3, r3, #32
 80041a4:	6023      	str	r3, [r4, #0]
 80041a6:	e7f6      	b.n	8004196 <_printf_i+0x196>
 80041a8:	4616      	mov	r6, r2
 80041aa:	e7bd      	b.n	8004128 <_printf_i+0x128>
 80041ac:	6833      	ldr	r3, [r6, #0]
 80041ae:	6825      	ldr	r5, [r4, #0]
 80041b0:	6961      	ldr	r1, [r4, #20]
 80041b2:	1d18      	adds	r0, r3, #4
 80041b4:	6030      	str	r0, [r6, #0]
 80041b6:	062e      	lsls	r6, r5, #24
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	d501      	bpl.n	80041c0 <_printf_i+0x1c0>
 80041bc:	6019      	str	r1, [r3, #0]
 80041be:	e002      	b.n	80041c6 <_printf_i+0x1c6>
 80041c0:	0668      	lsls	r0, r5, #25
 80041c2:	d5fb      	bpl.n	80041bc <_printf_i+0x1bc>
 80041c4:	8019      	strh	r1, [r3, #0]
 80041c6:	2300      	movs	r3, #0
 80041c8:	6123      	str	r3, [r4, #16]
 80041ca:	4616      	mov	r6, r2
 80041cc:	e7bc      	b.n	8004148 <_printf_i+0x148>
 80041ce:	6833      	ldr	r3, [r6, #0]
 80041d0:	1d1a      	adds	r2, r3, #4
 80041d2:	6032      	str	r2, [r6, #0]
 80041d4:	681e      	ldr	r6, [r3, #0]
 80041d6:	6862      	ldr	r2, [r4, #4]
 80041d8:	2100      	movs	r1, #0
 80041da:	4630      	mov	r0, r6
 80041dc:	f7fc f800 	bl	80001e0 <memchr>
 80041e0:	b108      	cbz	r0, 80041e6 <_printf_i+0x1e6>
 80041e2:	1b80      	subs	r0, r0, r6
 80041e4:	6060      	str	r0, [r4, #4]
 80041e6:	6863      	ldr	r3, [r4, #4]
 80041e8:	6123      	str	r3, [r4, #16]
 80041ea:	2300      	movs	r3, #0
 80041ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041f0:	e7aa      	b.n	8004148 <_printf_i+0x148>
 80041f2:	6923      	ldr	r3, [r4, #16]
 80041f4:	4632      	mov	r2, r6
 80041f6:	4649      	mov	r1, r9
 80041f8:	4640      	mov	r0, r8
 80041fa:	47d0      	blx	sl
 80041fc:	3001      	adds	r0, #1
 80041fe:	d0ad      	beq.n	800415c <_printf_i+0x15c>
 8004200:	6823      	ldr	r3, [r4, #0]
 8004202:	079b      	lsls	r3, r3, #30
 8004204:	d413      	bmi.n	800422e <_printf_i+0x22e>
 8004206:	68e0      	ldr	r0, [r4, #12]
 8004208:	9b03      	ldr	r3, [sp, #12]
 800420a:	4298      	cmp	r0, r3
 800420c:	bfb8      	it	lt
 800420e:	4618      	movlt	r0, r3
 8004210:	e7a6      	b.n	8004160 <_printf_i+0x160>
 8004212:	2301      	movs	r3, #1
 8004214:	4632      	mov	r2, r6
 8004216:	4649      	mov	r1, r9
 8004218:	4640      	mov	r0, r8
 800421a:	47d0      	blx	sl
 800421c:	3001      	adds	r0, #1
 800421e:	d09d      	beq.n	800415c <_printf_i+0x15c>
 8004220:	3501      	adds	r5, #1
 8004222:	68e3      	ldr	r3, [r4, #12]
 8004224:	9903      	ldr	r1, [sp, #12]
 8004226:	1a5b      	subs	r3, r3, r1
 8004228:	42ab      	cmp	r3, r5
 800422a:	dcf2      	bgt.n	8004212 <_printf_i+0x212>
 800422c:	e7eb      	b.n	8004206 <_printf_i+0x206>
 800422e:	2500      	movs	r5, #0
 8004230:	f104 0619 	add.w	r6, r4, #25
 8004234:	e7f5      	b.n	8004222 <_printf_i+0x222>
 8004236:	bf00      	nop
 8004238:	080045a1 	.word	0x080045a1
 800423c:	080045b2 	.word	0x080045b2

08004240 <__sflush_r>:
 8004240:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004248:	0716      	lsls	r6, r2, #28
 800424a:	4605      	mov	r5, r0
 800424c:	460c      	mov	r4, r1
 800424e:	d454      	bmi.n	80042fa <__sflush_r+0xba>
 8004250:	684b      	ldr	r3, [r1, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	dc02      	bgt.n	800425c <__sflush_r+0x1c>
 8004256:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004258:	2b00      	cmp	r3, #0
 800425a:	dd48      	ble.n	80042ee <__sflush_r+0xae>
 800425c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800425e:	2e00      	cmp	r6, #0
 8004260:	d045      	beq.n	80042ee <__sflush_r+0xae>
 8004262:	2300      	movs	r3, #0
 8004264:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004268:	682f      	ldr	r7, [r5, #0]
 800426a:	6a21      	ldr	r1, [r4, #32]
 800426c:	602b      	str	r3, [r5, #0]
 800426e:	d030      	beq.n	80042d2 <__sflush_r+0x92>
 8004270:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004272:	89a3      	ldrh	r3, [r4, #12]
 8004274:	0759      	lsls	r1, r3, #29
 8004276:	d505      	bpl.n	8004284 <__sflush_r+0x44>
 8004278:	6863      	ldr	r3, [r4, #4]
 800427a:	1ad2      	subs	r2, r2, r3
 800427c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800427e:	b10b      	cbz	r3, 8004284 <__sflush_r+0x44>
 8004280:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004282:	1ad2      	subs	r2, r2, r3
 8004284:	2300      	movs	r3, #0
 8004286:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004288:	6a21      	ldr	r1, [r4, #32]
 800428a:	4628      	mov	r0, r5
 800428c:	47b0      	blx	r6
 800428e:	1c43      	adds	r3, r0, #1
 8004290:	89a3      	ldrh	r3, [r4, #12]
 8004292:	d106      	bne.n	80042a2 <__sflush_r+0x62>
 8004294:	6829      	ldr	r1, [r5, #0]
 8004296:	291d      	cmp	r1, #29
 8004298:	d82b      	bhi.n	80042f2 <__sflush_r+0xb2>
 800429a:	4a2a      	ldr	r2, [pc, #168]	@ (8004344 <__sflush_r+0x104>)
 800429c:	410a      	asrs	r2, r1
 800429e:	07d6      	lsls	r6, r2, #31
 80042a0:	d427      	bmi.n	80042f2 <__sflush_r+0xb2>
 80042a2:	2200      	movs	r2, #0
 80042a4:	6062      	str	r2, [r4, #4]
 80042a6:	04d9      	lsls	r1, r3, #19
 80042a8:	6922      	ldr	r2, [r4, #16]
 80042aa:	6022      	str	r2, [r4, #0]
 80042ac:	d504      	bpl.n	80042b8 <__sflush_r+0x78>
 80042ae:	1c42      	adds	r2, r0, #1
 80042b0:	d101      	bne.n	80042b6 <__sflush_r+0x76>
 80042b2:	682b      	ldr	r3, [r5, #0]
 80042b4:	b903      	cbnz	r3, 80042b8 <__sflush_r+0x78>
 80042b6:	6560      	str	r0, [r4, #84]	@ 0x54
 80042b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80042ba:	602f      	str	r7, [r5, #0]
 80042bc:	b1b9      	cbz	r1, 80042ee <__sflush_r+0xae>
 80042be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80042c2:	4299      	cmp	r1, r3
 80042c4:	d002      	beq.n	80042cc <__sflush_r+0x8c>
 80042c6:	4628      	mov	r0, r5
 80042c8:	f7ff fbf2 	bl	8003ab0 <_free_r>
 80042cc:	2300      	movs	r3, #0
 80042ce:	6363      	str	r3, [r4, #52]	@ 0x34
 80042d0:	e00d      	b.n	80042ee <__sflush_r+0xae>
 80042d2:	2301      	movs	r3, #1
 80042d4:	4628      	mov	r0, r5
 80042d6:	47b0      	blx	r6
 80042d8:	4602      	mov	r2, r0
 80042da:	1c50      	adds	r0, r2, #1
 80042dc:	d1c9      	bne.n	8004272 <__sflush_r+0x32>
 80042de:	682b      	ldr	r3, [r5, #0]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d0c6      	beq.n	8004272 <__sflush_r+0x32>
 80042e4:	2b1d      	cmp	r3, #29
 80042e6:	d001      	beq.n	80042ec <__sflush_r+0xac>
 80042e8:	2b16      	cmp	r3, #22
 80042ea:	d11e      	bne.n	800432a <__sflush_r+0xea>
 80042ec:	602f      	str	r7, [r5, #0]
 80042ee:	2000      	movs	r0, #0
 80042f0:	e022      	b.n	8004338 <__sflush_r+0xf8>
 80042f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042f6:	b21b      	sxth	r3, r3
 80042f8:	e01b      	b.n	8004332 <__sflush_r+0xf2>
 80042fa:	690f      	ldr	r7, [r1, #16]
 80042fc:	2f00      	cmp	r7, #0
 80042fe:	d0f6      	beq.n	80042ee <__sflush_r+0xae>
 8004300:	0793      	lsls	r3, r2, #30
 8004302:	680e      	ldr	r6, [r1, #0]
 8004304:	bf08      	it	eq
 8004306:	694b      	ldreq	r3, [r1, #20]
 8004308:	600f      	str	r7, [r1, #0]
 800430a:	bf18      	it	ne
 800430c:	2300      	movne	r3, #0
 800430e:	eba6 0807 	sub.w	r8, r6, r7
 8004312:	608b      	str	r3, [r1, #8]
 8004314:	f1b8 0f00 	cmp.w	r8, #0
 8004318:	dde9      	ble.n	80042ee <__sflush_r+0xae>
 800431a:	6a21      	ldr	r1, [r4, #32]
 800431c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800431e:	4643      	mov	r3, r8
 8004320:	463a      	mov	r2, r7
 8004322:	4628      	mov	r0, r5
 8004324:	47b0      	blx	r6
 8004326:	2800      	cmp	r0, #0
 8004328:	dc08      	bgt.n	800433c <__sflush_r+0xfc>
 800432a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800432e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004332:	81a3      	strh	r3, [r4, #12]
 8004334:	f04f 30ff 	mov.w	r0, #4294967295
 8004338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800433c:	4407      	add	r7, r0
 800433e:	eba8 0800 	sub.w	r8, r8, r0
 8004342:	e7e7      	b.n	8004314 <__sflush_r+0xd4>
 8004344:	dfbffffe 	.word	0xdfbffffe

08004348 <_fflush_r>:
 8004348:	b538      	push	{r3, r4, r5, lr}
 800434a:	690b      	ldr	r3, [r1, #16]
 800434c:	4605      	mov	r5, r0
 800434e:	460c      	mov	r4, r1
 8004350:	b913      	cbnz	r3, 8004358 <_fflush_r+0x10>
 8004352:	2500      	movs	r5, #0
 8004354:	4628      	mov	r0, r5
 8004356:	bd38      	pop	{r3, r4, r5, pc}
 8004358:	b118      	cbz	r0, 8004362 <_fflush_r+0x1a>
 800435a:	6a03      	ldr	r3, [r0, #32]
 800435c:	b90b      	cbnz	r3, 8004362 <_fflush_r+0x1a>
 800435e:	f7ff fa03 	bl	8003768 <__sinit>
 8004362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0f3      	beq.n	8004352 <_fflush_r+0xa>
 800436a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800436c:	07d0      	lsls	r0, r2, #31
 800436e:	d404      	bmi.n	800437a <_fflush_r+0x32>
 8004370:	0599      	lsls	r1, r3, #22
 8004372:	d402      	bmi.n	800437a <_fflush_r+0x32>
 8004374:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004376:	f7ff fb98 	bl	8003aaa <__retarget_lock_acquire_recursive>
 800437a:	4628      	mov	r0, r5
 800437c:	4621      	mov	r1, r4
 800437e:	f7ff ff5f 	bl	8004240 <__sflush_r>
 8004382:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004384:	07da      	lsls	r2, r3, #31
 8004386:	4605      	mov	r5, r0
 8004388:	d4e4      	bmi.n	8004354 <_fflush_r+0xc>
 800438a:	89a3      	ldrh	r3, [r4, #12]
 800438c:	059b      	lsls	r3, r3, #22
 800438e:	d4e1      	bmi.n	8004354 <_fflush_r+0xc>
 8004390:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004392:	f7ff fb8b 	bl	8003aac <__retarget_lock_release_recursive>
 8004396:	e7dd      	b.n	8004354 <_fflush_r+0xc>

08004398 <__swhatbuf_r>:
 8004398:	b570      	push	{r4, r5, r6, lr}
 800439a:	460c      	mov	r4, r1
 800439c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043a0:	2900      	cmp	r1, #0
 80043a2:	b096      	sub	sp, #88	@ 0x58
 80043a4:	4615      	mov	r5, r2
 80043a6:	461e      	mov	r6, r3
 80043a8:	da0d      	bge.n	80043c6 <__swhatbuf_r+0x2e>
 80043aa:	89a3      	ldrh	r3, [r4, #12]
 80043ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80043b0:	f04f 0100 	mov.w	r1, #0
 80043b4:	bf14      	ite	ne
 80043b6:	2340      	movne	r3, #64	@ 0x40
 80043b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80043bc:	2000      	movs	r0, #0
 80043be:	6031      	str	r1, [r6, #0]
 80043c0:	602b      	str	r3, [r5, #0]
 80043c2:	b016      	add	sp, #88	@ 0x58
 80043c4:	bd70      	pop	{r4, r5, r6, pc}
 80043c6:	466a      	mov	r2, sp
 80043c8:	f000 f87c 	bl	80044c4 <_fstat_r>
 80043cc:	2800      	cmp	r0, #0
 80043ce:	dbec      	blt.n	80043aa <__swhatbuf_r+0x12>
 80043d0:	9901      	ldr	r1, [sp, #4]
 80043d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80043d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80043da:	4259      	negs	r1, r3
 80043dc:	4159      	adcs	r1, r3
 80043de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80043e2:	e7eb      	b.n	80043bc <__swhatbuf_r+0x24>

080043e4 <__smakebuf_r>:
 80043e4:	898b      	ldrh	r3, [r1, #12]
 80043e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043e8:	079d      	lsls	r5, r3, #30
 80043ea:	4606      	mov	r6, r0
 80043ec:	460c      	mov	r4, r1
 80043ee:	d507      	bpl.n	8004400 <__smakebuf_r+0x1c>
 80043f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80043f4:	6023      	str	r3, [r4, #0]
 80043f6:	6123      	str	r3, [r4, #16]
 80043f8:	2301      	movs	r3, #1
 80043fa:	6163      	str	r3, [r4, #20]
 80043fc:	b003      	add	sp, #12
 80043fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004400:	ab01      	add	r3, sp, #4
 8004402:	466a      	mov	r2, sp
 8004404:	f7ff ffc8 	bl	8004398 <__swhatbuf_r>
 8004408:	9f00      	ldr	r7, [sp, #0]
 800440a:	4605      	mov	r5, r0
 800440c:	4639      	mov	r1, r7
 800440e:	4630      	mov	r0, r6
 8004410:	f7ff fbba 	bl	8003b88 <_malloc_r>
 8004414:	b948      	cbnz	r0, 800442a <__smakebuf_r+0x46>
 8004416:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800441a:	059a      	lsls	r2, r3, #22
 800441c:	d4ee      	bmi.n	80043fc <__smakebuf_r+0x18>
 800441e:	f023 0303 	bic.w	r3, r3, #3
 8004422:	f043 0302 	orr.w	r3, r3, #2
 8004426:	81a3      	strh	r3, [r4, #12]
 8004428:	e7e2      	b.n	80043f0 <__smakebuf_r+0xc>
 800442a:	89a3      	ldrh	r3, [r4, #12]
 800442c:	6020      	str	r0, [r4, #0]
 800442e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004432:	81a3      	strh	r3, [r4, #12]
 8004434:	9b01      	ldr	r3, [sp, #4]
 8004436:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800443a:	b15b      	cbz	r3, 8004454 <__smakebuf_r+0x70>
 800443c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004440:	4630      	mov	r0, r6
 8004442:	f000 f851 	bl	80044e8 <_isatty_r>
 8004446:	b128      	cbz	r0, 8004454 <__smakebuf_r+0x70>
 8004448:	89a3      	ldrh	r3, [r4, #12]
 800444a:	f023 0303 	bic.w	r3, r3, #3
 800444e:	f043 0301 	orr.w	r3, r3, #1
 8004452:	81a3      	strh	r3, [r4, #12]
 8004454:	89a3      	ldrh	r3, [r4, #12]
 8004456:	431d      	orrs	r5, r3
 8004458:	81a5      	strh	r5, [r4, #12]
 800445a:	e7cf      	b.n	80043fc <__smakebuf_r+0x18>

0800445c <_putc_r>:
 800445c:	b570      	push	{r4, r5, r6, lr}
 800445e:	460d      	mov	r5, r1
 8004460:	4614      	mov	r4, r2
 8004462:	4606      	mov	r6, r0
 8004464:	b118      	cbz	r0, 800446e <_putc_r+0x12>
 8004466:	6a03      	ldr	r3, [r0, #32]
 8004468:	b90b      	cbnz	r3, 800446e <_putc_r+0x12>
 800446a:	f7ff f97d 	bl	8003768 <__sinit>
 800446e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004470:	07d8      	lsls	r0, r3, #31
 8004472:	d405      	bmi.n	8004480 <_putc_r+0x24>
 8004474:	89a3      	ldrh	r3, [r4, #12]
 8004476:	0599      	lsls	r1, r3, #22
 8004478:	d402      	bmi.n	8004480 <_putc_r+0x24>
 800447a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800447c:	f7ff fb15 	bl	8003aaa <__retarget_lock_acquire_recursive>
 8004480:	68a3      	ldr	r3, [r4, #8]
 8004482:	3b01      	subs	r3, #1
 8004484:	2b00      	cmp	r3, #0
 8004486:	60a3      	str	r3, [r4, #8]
 8004488:	da05      	bge.n	8004496 <_putc_r+0x3a>
 800448a:	69a2      	ldr	r2, [r4, #24]
 800448c:	4293      	cmp	r3, r2
 800448e:	db12      	blt.n	80044b6 <_putc_r+0x5a>
 8004490:	b2eb      	uxtb	r3, r5
 8004492:	2b0a      	cmp	r3, #10
 8004494:	d00f      	beq.n	80044b6 <_putc_r+0x5a>
 8004496:	6823      	ldr	r3, [r4, #0]
 8004498:	1c5a      	adds	r2, r3, #1
 800449a:	6022      	str	r2, [r4, #0]
 800449c:	701d      	strb	r5, [r3, #0]
 800449e:	b2ed      	uxtb	r5, r5
 80044a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80044a2:	07da      	lsls	r2, r3, #31
 80044a4:	d405      	bmi.n	80044b2 <_putc_r+0x56>
 80044a6:	89a3      	ldrh	r3, [r4, #12]
 80044a8:	059b      	lsls	r3, r3, #22
 80044aa:	d402      	bmi.n	80044b2 <_putc_r+0x56>
 80044ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80044ae:	f7ff fafd 	bl	8003aac <__retarget_lock_release_recursive>
 80044b2:	4628      	mov	r0, r5
 80044b4:	bd70      	pop	{r4, r5, r6, pc}
 80044b6:	4629      	mov	r1, r5
 80044b8:	4622      	mov	r2, r4
 80044ba:	4630      	mov	r0, r6
 80044bc:	f7ff f9e7 	bl	800388e <__swbuf_r>
 80044c0:	4605      	mov	r5, r0
 80044c2:	e7ed      	b.n	80044a0 <_putc_r+0x44>

080044c4 <_fstat_r>:
 80044c4:	b538      	push	{r3, r4, r5, lr}
 80044c6:	4d07      	ldr	r5, [pc, #28]	@ (80044e4 <_fstat_r+0x20>)
 80044c8:	2300      	movs	r3, #0
 80044ca:	4604      	mov	r4, r0
 80044cc:	4608      	mov	r0, r1
 80044ce:	4611      	mov	r1, r2
 80044d0:	602b      	str	r3, [r5, #0]
 80044d2:	f7fd fc4d 	bl	8001d70 <_fstat>
 80044d6:	1c43      	adds	r3, r0, #1
 80044d8:	d102      	bne.n	80044e0 <_fstat_r+0x1c>
 80044da:	682b      	ldr	r3, [r5, #0]
 80044dc:	b103      	cbz	r3, 80044e0 <_fstat_r+0x1c>
 80044de:	6023      	str	r3, [r4, #0]
 80044e0:	bd38      	pop	{r3, r4, r5, pc}
 80044e2:	bf00      	nop
 80044e4:	20000210 	.word	0x20000210

080044e8 <_isatty_r>:
 80044e8:	b538      	push	{r3, r4, r5, lr}
 80044ea:	4d06      	ldr	r5, [pc, #24]	@ (8004504 <_isatty_r+0x1c>)
 80044ec:	2300      	movs	r3, #0
 80044ee:	4604      	mov	r4, r0
 80044f0:	4608      	mov	r0, r1
 80044f2:	602b      	str	r3, [r5, #0]
 80044f4:	f7fd fc4c 	bl	8001d90 <_isatty>
 80044f8:	1c43      	adds	r3, r0, #1
 80044fa:	d102      	bne.n	8004502 <_isatty_r+0x1a>
 80044fc:	682b      	ldr	r3, [r5, #0]
 80044fe:	b103      	cbz	r3, 8004502 <_isatty_r+0x1a>
 8004500:	6023      	str	r3, [r4, #0]
 8004502:	bd38      	pop	{r3, r4, r5, pc}
 8004504:	20000210 	.word	0x20000210

08004508 <_sbrk_r>:
 8004508:	b538      	push	{r3, r4, r5, lr}
 800450a:	4d06      	ldr	r5, [pc, #24]	@ (8004524 <_sbrk_r+0x1c>)
 800450c:	2300      	movs	r3, #0
 800450e:	4604      	mov	r4, r0
 8004510:	4608      	mov	r0, r1
 8004512:	602b      	str	r3, [r5, #0]
 8004514:	f7fd fc54 	bl	8001dc0 <_sbrk>
 8004518:	1c43      	adds	r3, r0, #1
 800451a:	d102      	bne.n	8004522 <_sbrk_r+0x1a>
 800451c:	682b      	ldr	r3, [r5, #0]
 800451e:	b103      	cbz	r3, 8004522 <_sbrk_r+0x1a>
 8004520:	6023      	str	r3, [r4, #0]
 8004522:	bd38      	pop	{r3, r4, r5, pc}
 8004524:	20000210 	.word	0x20000210

08004528 <_init>:
 8004528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800452a:	bf00      	nop
 800452c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800452e:	bc08      	pop	{r3}
 8004530:	469e      	mov	lr, r3
 8004532:	4770      	bx	lr

08004534 <_fini>:
 8004534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004536:	bf00      	nop
 8004538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800453a:	bc08      	pop	{r3}
 800453c:	469e      	mov	lr, r3
 800453e:	4770      	bx	lr
