
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//dnsdomainname_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401428 <.init>:
  401428:	stp	x29, x30, [sp, #-16]!
  40142c:	mov	x29, sp
  401430:	bl	4017c0 <fprintf@plt+0x60>
  401434:	ldp	x29, x30, [sp], #16
  401438:	ret

Disassembly of section .plt:

0000000000401440 <memcpy@plt-0x20>:
  401440:	stp	x16, x30, [sp, #-16]!
  401444:	adrp	x16, 41c000 <argp_failure@@Base+0x14634>
  401448:	ldr	x17, [x16, #4088]
  40144c:	add	x16, x16, #0xff8
  401450:	br	x17
  401454:	nop
  401458:	nop
  40145c:	nop

0000000000401460 <memcpy@plt>:
  401460:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401464:	ldr	x17, [x16]
  401468:	add	x16, x16, #0x0
  40146c:	br	x17

0000000000401470 <memmove@plt>:
  401470:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401474:	ldr	x17, [x16, #8]
  401478:	add	x16, x16, #0x8
  40147c:	br	x17

0000000000401480 <gai_strerror@plt>:
  401480:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401484:	ldr	x17, [x16, #16]
  401488:	add	x16, x16, #0x10
  40148c:	br	x17

0000000000401490 <freeaddrinfo@plt>:
  401490:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401494:	ldr	x17, [x16, #24]
  401498:	add	x16, x16, #0x18
  40149c:	br	x17

00000000004014a0 <fwrite_unlocked@plt>:
  4014a0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4014a4:	ldr	x17, [x16, #32]
  4014a8:	add	x16, x16, #0x20
  4014ac:	br	x17

00000000004014b0 <strlen@plt>:
  4014b0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4014b4:	ldr	x17, [x16, #40]
  4014b8:	add	x16, x16, #0x28
  4014bc:	br	x17

00000000004014c0 <fputs@plt>:
  4014c0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4014c4:	ldr	x17, [x16, #48]
  4014c8:	add	x16, x16, #0x30
  4014cc:	br	x17

00000000004014d0 <exit@plt>:
  4014d0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4014d4:	ldr	x17, [x16, #56]
  4014d8:	add	x16, x16, #0x38
  4014dc:	br	x17

00000000004014e0 <error@plt>:
  4014e0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4014e4:	ldr	x17, [x16, #64]
  4014e8:	add	x16, x16, #0x40
  4014ec:	br	x17

00000000004014f0 <flockfile@plt>:
  4014f0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4014f4:	ldr	x17, [x16, #72]
  4014f8:	add	x16, x16, #0x48
  4014fc:	br	x17

0000000000401500 <fputc@plt>:
  401500:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401504:	ldr	x17, [x16, #80]
  401508:	add	x16, x16, #0x50
  40150c:	br	x17

0000000000401510 <qsort@plt>:
  401510:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401514:	ldr	x17, [x16, #88]
  401518:	add	x16, x16, #0x58
  40151c:	br	x17

0000000000401520 <putc_unlocked@plt>:
  401520:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401524:	ldr	x17, [x16, #96]
  401528:	add	x16, x16, #0x60
  40152c:	br	x17

0000000000401530 <atoi@plt>:
  401530:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401534:	ldr	x17, [x16, #104]
  401538:	add	x16, x16, #0x68
  40153c:	br	x17

0000000000401540 <malloc@plt>:
  401540:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401544:	ldr	x17, [x16, #112]
  401548:	add	x16, x16, #0x70
  40154c:	br	x17

0000000000401550 <funlockfile@plt>:
  401550:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401554:	ldr	x17, [x16, #120]
  401558:	add	x16, x16, #0x78
  40155c:	br	x17

0000000000401560 <strncmp@plt>:
  401560:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401564:	ldr	x17, [x16, #128]
  401568:	add	x16, x16, #0x80
  40156c:	br	x17

0000000000401570 <__libc_start_main@plt>:
  401570:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401574:	ldr	x17, [x16, #136]
  401578:	add	x16, x16, #0x88
  40157c:	br	x17

0000000000401580 <memset@plt>:
  401580:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401584:	ldr	x17, [x16, #144]
  401588:	add	x16, x16, #0x90
  40158c:	br	x17

0000000000401590 <sleep@plt>:
  401590:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401594:	ldr	x17, [x16, #152]
  401598:	add	x16, x16, #0x98
  40159c:	br	x17

00000000004015a0 <strerror_r@plt>:
  4015a0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4015a4:	ldr	x17, [x16, #160]
  4015a8:	add	x16, x16, #0xa0
  4015ac:	br	x17

00000000004015b0 <calloc@plt>:
  4015b0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4015b4:	ldr	x17, [x16, #168]
  4015b8:	add	x16, x16, #0xa8
  4015bc:	br	x17

00000000004015c0 <strcasecmp@plt>:
  4015c0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4015c4:	ldr	x17, [x16, #176]
  4015c8:	add	x16, x16, #0xb0
  4015cc:	br	x17

00000000004015d0 <realloc@plt>:
  4015d0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4015d4:	ldr	x17, [x16, #184]
  4015d8:	add	x16, x16, #0xb8
  4015dc:	br	x17

00000000004015e0 <strerror@plt>:
  4015e0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4015e4:	ldr	x17, [x16, #192]
  4015e8:	add	x16, x16, #0xc0
  4015ec:	br	x17

00000000004015f0 <strrchr@plt>:
  4015f0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4015f4:	ldr	x17, [x16, #200]
  4015f8:	add	x16, x16, #0xc8
  4015fc:	br	x17

0000000000401600 <__gmon_start__@plt>:
  401600:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401604:	ldr	x17, [x16, #208]
  401608:	add	x16, x16, #0xd0
  40160c:	br	x17

0000000000401610 <abort@plt>:
  401610:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401614:	ldr	x17, [x16, #216]
  401618:	add	x16, x16, #0xd8
  40161c:	br	x17

0000000000401620 <puts@plt>:
  401620:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401624:	ldr	x17, [x16, #224]
  401628:	add	x16, x16, #0xe0
  40162c:	br	x17

0000000000401630 <strcmp@plt>:
  401630:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401634:	ldr	x17, [x16, #232]
  401638:	add	x16, x16, #0xe8
  40163c:	br	x17

0000000000401640 <__ctype_b_loc@plt>:
  401640:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401644:	ldr	x17, [x16, #240]
  401648:	add	x16, x16, #0xf0
  40164c:	br	x17

0000000000401650 <free@plt>:
  401650:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401654:	ldr	x17, [x16, #248]
  401658:	add	x16, x16, #0xf8
  40165c:	br	x17

0000000000401660 <mempcpy@plt>:
  401660:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401664:	ldr	x17, [x16, #256]
  401668:	add	x16, x16, #0x100
  40166c:	br	x17

0000000000401670 <strndup@plt>:
  401670:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401674:	ldr	x17, [x16, #264]
  401678:	add	x16, x16, #0x108
  40167c:	br	x17

0000000000401680 <strchr@plt>:
  401680:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401684:	ldr	x17, [x16, #272]
  401688:	add	x16, x16, #0x110
  40168c:	br	x17

0000000000401690 <fwrite@plt>:
  401690:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401694:	ldr	x17, [x16, #280]
  401698:	add	x16, x16, #0x118
  40169c:	br	x17

00000000004016a0 <getaddrinfo@plt>:
  4016a0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4016a4:	ldr	x17, [x16, #288]
  4016a8:	add	x16, x16, #0x120
  4016ac:	br	x17

00000000004016b0 <memchr@plt>:
  4016b0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4016b4:	ldr	x17, [x16, #296]
  4016b8:	add	x16, x16, #0x128
  4016bc:	br	x17

00000000004016c0 <gethostname@plt>:
  4016c0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4016c4:	ldr	x17, [x16, #304]
  4016c8:	add	x16, x16, #0x130
  4016cc:	br	x17

00000000004016d0 <strchrnul@plt>:
  4016d0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4016d4:	ldr	x17, [x16, #312]
  4016d8:	add	x16, x16, #0x138
  4016dc:	br	x17

00000000004016e0 <vsnprintf@plt>:
  4016e0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4016e4:	ldr	x17, [x16, #320]
  4016e8:	add	x16, x16, #0x140
  4016ec:	br	x17

00000000004016f0 <fputs_unlocked@plt>:
  4016f0:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  4016f4:	ldr	x17, [x16, #328]
  4016f8:	add	x16, x16, #0x148
  4016fc:	br	x17

0000000000401700 <vfprintf@plt>:
  401700:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401704:	ldr	x17, [x16, #336]
  401708:	add	x16, x16, #0x150
  40170c:	br	x17

0000000000401710 <printf@plt>:
  401710:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401714:	ldr	x17, [x16, #344]
  401718:	add	x16, x16, #0x158
  40171c:	br	x17

0000000000401720 <__assert_fail@plt>:
  401720:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401724:	ldr	x17, [x16, #352]
  401728:	add	x16, x16, #0x160
  40172c:	br	x17

0000000000401730 <__errno_location@plt>:
  401730:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401734:	ldr	x17, [x16, #360]
  401738:	add	x16, x16, #0x168
  40173c:	br	x17

0000000000401740 <tolower@plt>:
  401740:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401744:	ldr	x17, [x16, #368]
  401748:	add	x16, x16, #0x170
  40174c:	br	x17

0000000000401750 <getenv@plt>:
  401750:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401754:	ldr	x17, [x16, #376]
  401758:	add	x16, x16, #0x178
  40175c:	br	x17

0000000000401760 <fprintf@plt>:
  401760:	adrp	x16, 41d000 <memcpy@GLIBC_2.17>
  401764:	ldr	x17, [x16, #384]
  401768:	add	x16, x16, #0x180
  40176c:	br	x17

Disassembly of section .text:

0000000000401770 <argp_parse@@Base-0x1ae4>:
  401770:	mov	x29, #0x0                   	// #0
  401774:	mov	x30, #0x0                   	// #0
  401778:	mov	x5, x0
  40177c:	ldr	x1, [sp]
  401780:	add	x2, sp, #0x8
  401784:	mov	x6, sp
  401788:	movz	x0, #0x0, lsl #48
  40178c:	movk	x0, #0x0, lsl #32
  401790:	movk	x0, #0x40, lsl #16
  401794:	movk	x0, #0x1a18
  401798:	movz	x3, #0x0, lsl #48
  40179c:	movk	x3, #0x0, lsl #32
  4017a0:	movk	x3, #0x40, lsl #16
  4017a4:	movk	x3, #0xa870
  4017a8:	movz	x4, #0x0, lsl #48
  4017ac:	movk	x4, #0x0, lsl #32
  4017b0:	movk	x4, #0x40, lsl #16
  4017b4:	movk	x4, #0xa8f0
  4017b8:	bl	401570 <__libc_start_main@plt>
  4017bc:	bl	401610 <abort@plt>
  4017c0:	adrp	x0, 41c000 <argp_failure@@Base+0x14634>
  4017c4:	ldr	x0, [x0, #4064]
  4017c8:	cbz	x0, 4017d0 <fprintf@plt+0x70>
  4017cc:	b	401600 <__gmon_start__@plt>
  4017d0:	ret
  4017d4:	stp	x29, x30, [sp, #-32]!
  4017d8:	mov	x29, sp
  4017dc:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4017e0:	add	x0, x0, #0x220
  4017e4:	str	x0, [sp, #24]
  4017e8:	ldr	x0, [sp, #24]
  4017ec:	str	x0, [sp, #24]
  4017f0:	ldr	x1, [sp, #24]
  4017f4:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4017f8:	add	x0, x0, #0x220
  4017fc:	cmp	x1, x0
  401800:	b.eq	40183c <fprintf@plt+0xdc>  // b.none
  401804:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  401808:	add	x0, x0, #0x910
  40180c:	ldr	x0, [x0]
  401810:	str	x0, [sp, #16]
  401814:	ldr	x0, [sp, #16]
  401818:	str	x0, [sp, #16]
  40181c:	ldr	x0, [sp, #16]
  401820:	cmp	x0, #0x0
  401824:	b.eq	401840 <fprintf@plt+0xe0>  // b.none
  401828:	ldr	x1, [sp, #16]
  40182c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401830:	add	x0, x0, #0x220
  401834:	blr	x1
  401838:	b	401840 <fprintf@plt+0xe0>
  40183c:	nop
  401840:	ldp	x29, x30, [sp], #32
  401844:	ret
  401848:	stp	x29, x30, [sp, #-48]!
  40184c:	mov	x29, sp
  401850:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401854:	add	x0, x0, #0x220
  401858:	str	x0, [sp, #40]
  40185c:	ldr	x0, [sp, #40]
  401860:	str	x0, [sp, #40]
  401864:	ldr	x1, [sp, #40]
  401868:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  40186c:	add	x0, x0, #0x220
  401870:	sub	x0, x1, x0
  401874:	asr	x0, x0, #3
  401878:	lsr	x1, x0, #63
  40187c:	add	x0, x1, x0
  401880:	asr	x0, x0, #1
  401884:	str	x0, [sp, #32]
  401888:	ldr	x0, [sp, #32]
  40188c:	cmp	x0, #0x0
  401890:	b.eq	4018d0 <fprintf@plt+0x170>  // b.none
  401894:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  401898:	add	x0, x0, #0x918
  40189c:	ldr	x0, [x0]
  4018a0:	str	x0, [sp, #24]
  4018a4:	ldr	x0, [sp, #24]
  4018a8:	str	x0, [sp, #24]
  4018ac:	ldr	x0, [sp, #24]
  4018b0:	cmp	x0, #0x0
  4018b4:	b.eq	4018d4 <fprintf@plt+0x174>  // b.none
  4018b8:	ldr	x2, [sp, #24]
  4018bc:	ldr	x1, [sp, #32]
  4018c0:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4018c4:	add	x0, x0, #0x220
  4018c8:	blr	x2
  4018cc:	b	4018d4 <fprintf@plt+0x174>
  4018d0:	nop
  4018d4:	ldp	x29, x30, [sp], #48
  4018d8:	ret
  4018dc:	stp	x29, x30, [sp, #-16]!
  4018e0:	mov	x29, sp
  4018e4:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4018e8:	add	x0, x0, #0x240
  4018ec:	ldrb	w0, [x0]
  4018f0:	and	x0, x0, #0xff
  4018f4:	cmp	x0, #0x0
  4018f8:	b.ne	401914 <fprintf@plt+0x1b4>  // b.any
  4018fc:	bl	4017d4 <fprintf@plt+0x74>
  401900:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401904:	add	x0, x0, #0x240
  401908:	mov	w1, #0x1                   	// #1
  40190c:	strb	w1, [x0]
  401910:	b	401918 <fprintf@plt+0x1b8>
  401914:	nop
  401918:	ldp	x29, x30, [sp], #16
  40191c:	ret
  401920:	stp	x29, x30, [sp, #-16]!
  401924:	mov	x29, sp
  401928:	bl	401848 <fprintf@plt+0xe8>
  40192c:	nop
  401930:	ldp	x29, x30, [sp], #16
  401934:	ret
  401938:	stp	x29, x30, [sp, #-96]!
  40193c:	mov	x29, sp
  401940:	bl	404054 <argp_usage@@Base+0xb84>
  401944:	str	x0, [sp, #88]
  401948:	ldr	x0, [sp, #88]
  40194c:	cmp	x0, #0x0
  401950:	b.ne	40196c <fprintf@plt+0x20c>  // b.any
  401954:	bl	401730 <__errno_location@plt>
  401958:	ldr	w1, [x0]
  40195c:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  401960:	add	x2, x0, #0xa28
  401964:	mov	w0, #0x1                   	// #1
  401968:	bl	4014e0 <error@plt>
  40196c:	add	x0, sp, #0x18
  401970:	mov	x2, #0x30                  	// #48
  401974:	mov	w1, #0x0                   	// #0
  401978:	bl	401580 <memset@plt>
  40197c:	mov	w0, #0x2                   	// #2
  401980:	str	w0, [sp, #24]
  401984:	add	x1, sp, #0x10
  401988:	add	x0, sp, #0x18
  40198c:	mov	x3, x1
  401990:	mov	x2, x0
  401994:	mov	x1, #0x0                   	// #0
  401998:	ldr	x0, [sp, #88]
  40199c:	bl	4016a0 <getaddrinfo@plt>
  4019a0:	str	w0, [sp, #84]
  4019a4:	ldr	w0, [sp, #84]
  4019a8:	cmp	w0, #0x0
  4019ac:	b.eq	4019d0 <fprintf@plt+0x270>  // b.none
  4019b0:	ldr	w0, [sp, #84]
  4019b4:	bl	401480 <gai_strerror@plt>
  4019b8:	mov	x3, x0
  4019bc:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  4019c0:	add	x2, x0, #0xa48
  4019c4:	mov	w1, #0x0                   	// #0
  4019c8:	mov	w0, #0x1                   	// #1
  4019cc:	bl	4014e0 <error@plt>
  4019d0:	ldr	x0, [sp, #16]
  4019d4:	ldr	x0, [x0, #32]
  4019d8:	mov	w1, #0x2e                  	// #46
  4019dc:	bl	401680 <strchr@plt>
  4019e0:	str	x0, [sp, #72]
  4019e4:	ldr	x0, [sp, #72]
  4019e8:	cmp	x0, #0x0
  4019ec:	b.eq	4019fc <fprintf@plt+0x29c>  // b.none
  4019f0:	ldr	x0, [sp, #72]
  4019f4:	add	x0, x0, #0x1
  4019f8:	bl	401620 <puts@plt>
  4019fc:	ldr	x0, [sp, #88]
  401a00:	bl	401650 <free@plt>
  401a04:	ldr	x0, [sp, #16]
  401a08:	bl	401490 <freeaddrinfo@plt>
  401a0c:	nop
  401a10:	ldp	x29, x30, [sp], #96
  401a14:	ret
  401a18:	stp	x29, x30, [sp, #-32]!
  401a1c:	mov	x29, sp
  401a20:	str	w0, [sp, #28]
  401a24:	str	x1, [sp, #16]
  401a28:	ldr	x0, [sp, #16]
  401a2c:	ldr	x0, [x0]
  401a30:	bl	40377c <argp_usage@@Base+0x2ac>
  401a34:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401a38:	add	x0, x0, #0x2a0
  401a3c:	adrp	x1, 40a000 <argp_failure@@Base+0x2634>
  401a40:	add	x1, x1, #0xa50
  401a44:	str	x1, [x0]
  401a48:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401a4c:	add	x1, x0, #0x198
  401a50:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  401a54:	add	x0, x0, #0xa68
  401a58:	bl	403634 <argp_usage@@Base+0x164>
  401a5c:	mov	x5, #0x0                   	// #0
  401a60:	mov	x4, #0x0                   	// #0
  401a64:	mov	w3, #0x0                   	// #0
  401a68:	ldr	x2, [sp, #16]
  401a6c:	ldr	w1, [sp, #28]
  401a70:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401a74:	add	x0, x0, #0x1a8
  401a78:	bl	403254 <argp_parse@@Base>
  401a7c:	bl	401938 <fprintf@plt+0x1d8>
  401a80:	mov	w0, #0x0                   	// #0
  401a84:	bl	4014d0 <exit@plt>
  401a88:	stp	x29, x30, [sp, #-48]!
  401a8c:	mov	x29, sp
  401a90:	str	w0, [sp, #44]
  401a94:	str	x1, [sp, #32]
  401a98:	str	x2, [sp, #24]
  401a9c:	ldr	w0, [sp, #44]
  401aa0:	cmp	w0, #0x3f
  401aa4:	b.eq	401ae8 <fprintf@plt+0x388>  // b.none
  401aa8:	ldr	w0, [sp, #44]
  401aac:	cmp	w0, #0x3f
  401ab0:	b.gt	401be4 <fprintf@plt+0x484>
  401ab4:	ldr	w0, [sp, #44]
  401ab8:	cmn	w0, #0x2
  401abc:	b.eq	401b20 <fprintf@plt+0x3c0>  // b.none
  401ac0:	ldr	w0, [sp, #44]
  401ac4:	cmn	w0, #0x2
  401ac8:	b.gt	401be4 <fprintf@plt+0x484>
  401acc:	ldr	w0, [sp, #44]
  401ad0:	cmn	w0, #0x4
  401ad4:	b.eq	401b80 <fprintf@plt+0x420>  // b.none
  401ad8:	ldr	w0, [sp, #44]
  401adc:	cmn	w0, #0x3
  401ae0:	b.eq	401b04 <fprintf@plt+0x3a4>  // b.none
  401ae4:	b	401be4 <fprintf@plt+0x484>
  401ae8:	ldr	x0, [sp, #24]
  401aec:	ldr	x0, [x0, #80]
  401af0:	mov	w2, #0x27a                 	// #634
  401af4:	mov	x1, x0
  401af8:	ldr	x0, [sp, #24]
  401afc:	bl	407738 <argp_state_help@@Base>
  401b00:	b	401bf0 <fprintf@plt+0x490>
  401b04:	ldr	x0, [sp, #24]
  401b08:	ldr	x0, [x0, #80]
  401b0c:	mov	w2, #0x201                 	// #513
  401b10:	mov	x1, x0
  401b14:	ldr	x0, [sp, #24]
  401b18:	bl	407738 <argp_state_help@@Base>
  401b1c:	b	401bf0 <fprintf@plt+0x490>
  401b20:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401b24:	add	x0, x0, #0x220
  401b28:	ldr	x1, [sp, #32]
  401b2c:	str	x1, [x0]
  401b30:	ldr	x0, [sp, #32]
  401b34:	bl	403680 <argp_usage@@Base+0x1b0>
  401b38:	mov	x1, x0
  401b3c:	ldr	x0, [sp, #24]
  401b40:	str	x1, [x0, #64]
  401b44:	ldr	x0, [sp, #24]
  401b48:	ldr	x1, [x0, #64]
  401b4c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401b50:	add	x0, x0, #0x238
  401b54:	str	x1, [x0]
  401b58:	ldr	x0, [sp, #24]
  401b5c:	ldr	w0, [x0, #28]
  401b60:	and	w0, w0, #0x3
  401b64:	cmp	w0, #0x1
  401b68:	b.ne	401bec <fprintf@plt+0x48c>  // b.any
  401b6c:	ldr	x0, [sp, #24]
  401b70:	ldr	x0, [x0, #16]
  401b74:	ldr	x1, [sp, #32]
  401b78:	str	x1, [x0]
  401b7c:	b	401bec <fprintf@plt+0x48c>
  401b80:	ldr	x0, [sp, #32]
  401b84:	cmp	x0, #0x0
  401b88:	b.eq	401b94 <fprintf@plt+0x434>  // b.none
  401b8c:	ldr	x0, [sp, #32]
  401b90:	b	401b9c <fprintf@plt+0x43c>
  401b94:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  401b98:	add	x0, x0, #0xc18
  401b9c:	bl	401530 <atoi@plt>
  401ba0:	mov	w1, w0
  401ba4:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401ba8:	add	x0, x0, #0x244
  401bac:	str	w1, [x0]
  401bb0:	b	401bbc <fprintf@plt+0x45c>
  401bb4:	mov	w0, #0x1                   	// #1
  401bb8:	bl	401590 <sleep@plt>
  401bbc:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401bc0:	add	x0, x0, #0x244
  401bc4:	ldr	w0, [x0]
  401bc8:	sub	w2, w0, #0x1
  401bcc:	adrp	x1, 41d000 <argp_failure@@Base+0x15634>
  401bd0:	add	x1, x1, #0x244
  401bd4:	str	w2, [x1]
  401bd8:	cmp	w0, #0x0
  401bdc:	b.gt	401bb4 <fprintf@plt+0x454>
  401be0:	b	401bf0 <fprintf@plt+0x490>
  401be4:	mov	w0, #0x7                   	// #7
  401be8:	b	401bf4 <fprintf@plt+0x494>
  401bec:	nop
  401bf0:	mov	w0, #0x0                   	// #0
  401bf4:	ldp	x29, x30, [sp], #48
  401bf8:	ret
  401bfc:	stp	x29, x30, [sp, #-48]!
  401c00:	mov	x29, sp
  401c04:	str	w0, [sp, #44]
  401c08:	str	x1, [sp, #32]
  401c0c:	str	x2, [sp, #24]
  401c10:	ldr	w0, [sp, #44]
  401c14:	cmp	w0, #0x56
  401c18:	b.ne	401cc4 <fprintf@plt+0x564>  // b.any
  401c1c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401c20:	add	x0, x0, #0x248
  401c24:	ldr	x0, [x0]
  401c28:	cmp	x0, #0x0
  401c2c:	b.eq	401c50 <fprintf@plt+0x4f0>  // b.none
  401c30:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401c34:	add	x0, x0, #0x248
  401c38:	ldr	x2, [x0]
  401c3c:	ldr	x0, [sp, #24]
  401c40:	ldr	x0, [x0, #80]
  401c44:	ldr	x1, [sp, #24]
  401c48:	blr	x2
  401c4c:	b	401ca8 <fprintf@plt+0x548>
  401c50:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401c54:	add	x0, x0, #0x2a8
  401c58:	ldr	x0, [x0]
  401c5c:	cmp	x0, #0x0
  401c60:	b.eq	401c90 <fprintf@plt+0x530>  // b.none
  401c64:	ldr	x0, [sp, #24]
  401c68:	ldr	x3, [x0, #80]
  401c6c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  401c70:	add	x0, x0, #0x2a8
  401c74:	ldr	x0, [x0]
  401c78:	mov	x2, x0
  401c7c:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  401c80:	add	x1, x0, #0xce0
  401c84:	mov	x0, x3
  401c88:	bl	401760 <fprintf@plt>
  401c8c:	b	401ca8 <fprintf@plt+0x548>
  401c90:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  401c94:	add	x2, x0, #0xce8
  401c98:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  401c9c:	add	x1, x0, #0xd10
  401ca0:	ldr	x0, [sp, #24]
  401ca4:	bl	407860 <argp_error@@Base>
  401ca8:	ldr	x0, [sp, #24]
  401cac:	ldr	w0, [x0, #28]
  401cb0:	and	w0, w0, #0x20
  401cb4:	cmp	w0, #0x0
  401cb8:	b.ne	401ccc <fprintf@plt+0x56c>  // b.any
  401cbc:	mov	w0, #0x0                   	// #0
  401cc0:	bl	4014d0 <exit@plt>
  401cc4:	mov	w0, #0x7                   	// #7
  401cc8:	b	401cd4 <fprintf@plt+0x574>
  401ccc:	nop
  401cd0:	mov	w0, #0x0                   	// #0
  401cd4:	ldp	x29, x30, [sp], #48
  401cd8:	ret
  401cdc:	stp	x29, x30, [sp, #-48]!
  401ce0:	mov	x29, sp
  401ce4:	str	x0, [sp, #24]
  401ce8:	str	x1, [sp, #16]
  401cec:	ldr	x0, [sp, #24]
  401cf0:	str	x0, [sp, #40]
  401cf4:	b	401d3c <fprintf@plt+0x5dc>
  401cf8:	ldr	x0, [sp, #16]
  401cfc:	cmp	x0, #0x0
  401d00:	b.eq	401d30 <fprintf@plt+0x5d0>  // b.none
  401d04:	ldr	x0, [sp, #40]
  401d08:	ldr	x0, [x0]
  401d0c:	ldr	x1, [sp, #16]
  401d10:	bl	401630 <strcmp@plt>
  401d14:	cmp	w0, #0x0
  401d18:	b.ne	401d30 <fprintf@plt+0x5d0>  // b.any
  401d1c:	ldr	x1, [sp, #40]
  401d20:	ldr	x0, [sp, #24]
  401d24:	sub	x0, x1, x0
  401d28:	asr	x0, x0, #5
  401d2c:	b	401d70 <fprintf@plt+0x610>
  401d30:	ldr	x0, [sp, #40]
  401d34:	add	x0, x0, #0x20
  401d38:	str	x0, [sp, #40]
  401d3c:	ldr	x0, [sp, #40]
  401d40:	ldr	x0, [x0]
  401d44:	cmp	x0, #0x0
  401d48:	b.ne	401cf8 <fprintf@plt+0x598>  // b.any
  401d4c:	ldr	x0, [sp, #16]
  401d50:	cmp	x0, #0x0
  401d54:	b.ne	401d6c <fprintf@plt+0x60c>  // b.any
  401d58:	ldr	x1, [sp, #40]
  401d5c:	ldr	x0, [sp, #24]
  401d60:	sub	x0, x1, x0
  401d64:	asr	x0, x0, #5
  401d68:	b	401d70 <fprintf@plt+0x610>
  401d6c:	mov	w0, #0xffffffff            	// #-1
  401d70:	ldp	x29, x30, [sp], #48
  401d74:	ret
  401d78:	stp	x29, x30, [sp, #-64]!
  401d7c:	mov	x29, sp
  401d80:	str	x0, [sp, #40]
  401d84:	str	x1, [sp, #32]
  401d88:	str	w2, [sp, #28]
  401d8c:	str	x3, [sp, #16]
  401d90:	ldr	x0, [sp, #40]
  401d94:	ldr	x0, [x0]
  401d98:	cmp	x0, #0x0
  401d9c:	b.eq	401e14 <fprintf@plt+0x6b4>  // b.none
  401da0:	ldr	x0, [sp, #40]
  401da4:	ldr	x1, [x0, #64]
  401da8:	ldr	x0, [sp, #32]
  401dac:	str	x1, [x0, #56]
  401db0:	ldr	x0, [sp, #40]
  401db4:	ldr	x1, [x0, #48]
  401db8:	ldr	x0, [sp, #32]
  401dbc:	str	x1, [x0, #40]
  401dc0:	ldr	x0, [sp, #40]
  401dc4:	ldr	x1, [x0, #56]
  401dc8:	ldr	x0, [sp, #32]
  401dcc:	str	x1, [x0, #48]
  401dd0:	ldr	x0, [sp, #40]
  401dd4:	ldr	w1, [x0, #24]
  401dd8:	ldr	x0, [sp, #32]
  401ddc:	str	w1, [x0, #32]
  401de0:	ldr	x0, [sp, #40]
  401de4:	ldr	x3, [x0]
  401de8:	ldr	x2, [sp, #32]
  401dec:	ldr	x1, [sp, #16]
  401df0:	ldr	w0, [sp, #28]
  401df4:	blr	x3
  401df8:	str	w0, [sp, #60]
  401dfc:	ldr	x0, [sp, #32]
  401e00:	ldr	x1, [x0, #56]
  401e04:	ldr	x0, [sp, #40]
  401e08:	str	x1, [x0, #64]
  401e0c:	ldr	w0, [sp, #60]
  401e10:	b	401e18 <fprintf@plt+0x6b8>
  401e14:	mov	w0, #0x7                   	// #7
  401e18:	ldp	x29, x30, [sp], #64
  401e1c:	ret
  401e20:	stp	x29, x30, [sp, #-96]!
  401e24:	mov	x29, sp
  401e28:	str	x0, [sp, #56]
  401e2c:	str	x1, [sp, #48]
  401e30:	str	w2, [sp, #44]
  401e34:	str	x3, [sp, #32]
  401e38:	str	x4, [sp, #24]
  401e3c:	ldr	x0, [sp, #56]
  401e40:	ldr	x0, [x0]
  401e44:	str	x0, [sp, #88]
  401e48:	ldr	x0, [sp, #56]
  401e4c:	ldr	x0, [x0, #32]
  401e50:	str	x0, [sp, #80]
  401e54:	ldr	x0, [sp, #88]
  401e58:	cmp	x0, #0x0
  401e5c:	b.ne	401e70 <fprintf@plt+0x710>  // b.any
  401e60:	ldr	x0, [sp, #56]
  401e64:	ldr	x0, [x0, #8]
  401e68:	cmp	x0, #0x0
  401e6c:	b.eq	40217c <fprintf@plt+0xa1c>  // b.none
  401e70:	ldr	x0, [sp, #88]
  401e74:	cmp	x0, #0x0
  401e78:	b.eq	40209c <fprintf@plt+0x93c>  // b.none
  401e7c:	ldr	x0, [sp, #88]
  401e80:	str	x0, [sp, #72]
  401e84:	b	40208c <fprintf@plt+0x92c>
  401e88:	ldr	x0, [sp, #72]
  401e8c:	ldr	w0, [x0, #24]
  401e90:	and	w0, w0, #0x4
  401e94:	cmp	w0, #0x0
  401e98:	b.ne	401ea4 <fprintf@plt+0x744>  // b.any
  401e9c:	ldr	x0, [sp, #72]
  401ea0:	str	x0, [sp, #88]
  401ea4:	ldr	x0, [sp, #88]
  401ea8:	ldr	w0, [x0, #24]
  401eac:	and	w0, w0, #0x8
  401eb0:	cmp	w0, #0x0
  401eb4:	b.ne	402080 <fprintf@plt+0x920>  // b.any
  401eb8:	ldr	x0, [sp, #72]
  401ebc:	bl	403504 <argp_usage@@Base+0x34>
  401ec0:	cmp	w0, #0x0
  401ec4:	b.eq	401f54 <fprintf@plt+0x7f4>  // b.none
  401ec8:	ldr	x0, [sp, #72]
  401ecc:	ldr	w3, [x0, #8]
  401ed0:	ldr	x0, [sp, #24]
  401ed4:	ldr	x0, [x0, #8]
  401ed8:	add	x2, x0, #0x1
  401edc:	ldr	x1, [sp, #24]
  401ee0:	str	x2, [x1, #8]
  401ee4:	and	w1, w3, #0xff
  401ee8:	strb	w1, [x0]
  401eec:	ldr	x0, [sp, #88]
  401ef0:	ldr	x0, [x0, #16]
  401ef4:	cmp	x0, #0x0
  401ef8:	b.eq	401f48 <fprintf@plt+0x7e8>  // b.none
  401efc:	ldr	x0, [sp, #24]
  401f00:	ldr	x0, [x0, #8]
  401f04:	add	x2, x0, #0x1
  401f08:	ldr	x1, [sp, #24]
  401f0c:	str	x2, [x1, #8]
  401f10:	mov	w1, #0x3a                  	// #58
  401f14:	strb	w1, [x0]
  401f18:	ldr	x0, [sp, #88]
  401f1c:	ldr	w0, [x0, #24]
  401f20:	and	w0, w0, #0x1
  401f24:	cmp	w0, #0x0
  401f28:	b.eq	401f48 <fprintf@plt+0x7e8>  // b.none
  401f2c:	ldr	x0, [sp, #24]
  401f30:	ldr	x0, [x0, #8]
  401f34:	add	x2, x0, #0x1
  401f38:	ldr	x1, [sp, #24]
  401f3c:	str	x2, [x1, #8]
  401f40:	mov	w1, #0x3a                  	// #58
  401f44:	strb	w1, [x0]
  401f48:	ldr	x0, [sp, #24]
  401f4c:	ldr	x0, [x0, #8]
  401f50:	strb	wzr, [x0]
  401f54:	ldr	x0, [sp, #72]
  401f58:	ldr	x0, [x0]
  401f5c:	cmp	x0, #0x0
  401f60:	b.eq	402080 <fprintf@plt+0x920>  // b.none
  401f64:	ldr	x0, [sp, #24]
  401f68:	ldr	x0, [x0]
  401f6c:	ldr	x2, [x0, #16]
  401f70:	ldr	x0, [sp, #72]
  401f74:	ldr	x0, [x0]
  401f78:	mov	x1, x0
  401f7c:	mov	x0, x2
  401f80:	bl	401cdc <fprintf@plt+0x57c>
  401f84:	cmp	w0, #0x0
  401f88:	b.ge	402080 <fprintf@plt+0x920>  // b.tcont
  401f8c:	ldr	x0, [sp, #24]
  401f90:	ldr	x0, [x0, #16]
  401f94:	ldr	x1, [sp, #72]
  401f98:	ldr	x1, [x1]
  401f9c:	str	x1, [x0]
  401fa0:	ldr	x0, [sp, #88]
  401fa4:	ldr	x0, [x0, #16]
  401fa8:	cmp	x0, #0x0
  401fac:	b.eq	401fd4 <fprintf@plt+0x874>  // b.none
  401fb0:	ldr	x0, [sp, #88]
  401fb4:	ldr	w0, [x0, #24]
  401fb8:	and	w0, w0, #0x1
  401fbc:	cmp	w0, #0x0
  401fc0:	b.eq	401fcc <fprintf@plt+0x86c>  // b.none
  401fc4:	mov	w0, #0x2                   	// #2
  401fc8:	b	401fd8 <fprintf@plt+0x878>
  401fcc:	mov	w0, #0x1                   	// #1
  401fd0:	b	401fd8 <fprintf@plt+0x878>
  401fd4:	mov	w0, #0x0                   	// #0
  401fd8:	ldr	x1, [sp, #24]
  401fdc:	ldr	x1, [x1, #16]
  401fe0:	str	w0, [x1, #8]
  401fe4:	ldr	x0, [sp, #24]
  401fe8:	ldr	x0, [x0, #16]
  401fec:	str	xzr, [x0, #16]
  401ff0:	ldr	x0, [sp, #72]
  401ff4:	ldr	w0, [x0, #8]
  401ff8:	cmp	w0, #0x0
  401ffc:	b.eq	402010 <fprintf@plt+0x8b0>  // b.none
  402000:	ldr	x0, [sp, #72]
  402004:	ldr	w0, [x0, #8]
  402008:	and	w0, w0, #0xffffff
  40200c:	b	40201c <fprintf@plt+0x8bc>
  402010:	ldr	x0, [sp, #88]
  402014:	ldr	w0, [x0, #8]
  402018:	and	w0, w0, #0xffffff
  40201c:	ldr	x1, [sp, #24]
  402020:	ldr	x1, [x1]
  402024:	ldr	x1, [x1, #80]
  402028:	ldr	x2, [sp, #32]
  40202c:	sub	x1, x2, x1
  402030:	asr	x2, x1, #3
  402034:	mov	x1, #0x8e39                	// #36409
  402038:	movk	x1, #0x38e3, lsl #16
  40203c:	movk	x1, #0xe38e, lsl #32
  402040:	movk	x1, #0x8e38, lsl #48
  402044:	mul	x1, x2, x1
  402048:	add	w1, w1, #0x1
  40204c:	lsl	w1, w1, #24
  402050:	add	w1, w0, w1
  402054:	ldr	x0, [sp, #24]
  402058:	ldr	x0, [x0, #16]
  40205c:	str	w1, [x0, #24]
  402060:	ldr	x0, [sp, #24]
  402064:	ldr	x0, [x0, #16]
  402068:	add	x1, x0, #0x20
  40206c:	ldr	x0, [sp, #24]
  402070:	str	x1, [x0, #16]
  402074:	ldr	x0, [sp, #24]
  402078:	ldr	x0, [x0, #16]
  40207c:	str	xzr, [x0]
  402080:	ldr	x0, [sp, #72]
  402084:	add	x0, x0, #0x30
  402088:	str	x0, [sp, #72]
  40208c:	ldr	x0, [sp, #72]
  402090:	bl	403588 <argp_usage@@Base+0xb8>
  402094:	cmp	w0, #0x0
  402098:	b.eq	401e88 <fprintf@plt+0x728>  // b.none
  40209c:	ldr	x0, [sp, #56]
  4020a0:	ldr	x1, [x0, #8]
  4020a4:	ldr	x0, [sp, #32]
  4020a8:	str	x1, [x0]
  4020ac:	ldr	x0, [sp, #32]
  4020b0:	ldr	x1, [sp, #56]
  4020b4:	str	x1, [x0, #8]
  4020b8:	ldr	x0, [sp, #24]
  4020bc:	ldr	x1, [x0, #8]
  4020c0:	ldr	x0, [sp, #32]
  4020c4:	str	x1, [x0, #16]
  4020c8:	ldr	x0, [sp, #32]
  4020cc:	str	wzr, [x0, #24]
  4020d0:	ldr	x0, [sp, #32]
  4020d4:	ldr	x1, [sp, #48]
  4020d8:	str	x1, [x0, #32]
  4020dc:	ldr	x0, [sp, #32]
  4020e0:	ldr	w1, [sp, #44]
  4020e4:	str	w1, [x0, #40]
  4020e8:	ldr	x0, [sp, #32]
  4020ec:	str	xzr, [x0, #48]
  4020f0:	ldr	x0, [sp, #32]
  4020f4:	str	xzr, [x0, #64]
  4020f8:	ldr	x0, [sp, #32]
  4020fc:	str	xzr, [x0, #56]
  402100:	ldr	x0, [sp, #80]
  402104:	cmp	x0, #0x0
  402108:	b.eq	402168 <fprintf@plt+0xa08>  // b.none
  40210c:	str	wzr, [sp, #68]
  402110:	b	402120 <fprintf@plt+0x9c0>
  402114:	ldr	w0, [sp, #68]
  402118:	add	w0, w0, #0x1
  40211c:	str	w0, [sp, #68]
  402120:	ldr	w0, [sp, #68]
  402124:	lsl	x0, x0, #5
  402128:	ldr	x1, [sp, #80]
  40212c:	add	x0, x1, x0
  402130:	ldr	x0, [x0]
  402134:	cmp	x0, #0x0
  402138:	b.ne	402114 <fprintf@plt+0x9b4>  // b.any
  40213c:	ldr	x0, [sp, #24]
  402140:	ldr	x1, [x0, #24]
  402144:	ldr	x0, [sp, #32]
  402148:	str	x1, [x0, #56]
  40214c:	ldr	x0, [sp, #24]
  402150:	ldr	x1, [x0, #24]
  402154:	ldr	w0, [sp, #68]
  402158:	lsl	x0, x0, #3
  40215c:	add	x1, x1, x0
  402160:	ldr	x0, [sp, #24]
  402164:	str	x1, [x0, #24]
  402168:	ldr	x0, [sp, #32]
  40216c:	add	x1, x0, #0x48
  402170:	str	x1, [sp, #32]
  402174:	str	x0, [sp, #48]
  402178:	b	402180 <fprintf@plt+0xa20>
  40217c:	str	xzr, [sp, #48]
  402180:	ldr	x0, [sp, #80]
  402184:	cmp	x0, #0x0
  402188:	b.eq	4021dc <fprintf@plt+0xa7c>  // b.none
  40218c:	str	wzr, [sp, #64]
  402190:	b	4021cc <fprintf@plt+0xa6c>
  402194:	ldr	x0, [sp, #80]
  402198:	add	x1, x0, #0x20
  40219c:	str	x1, [sp, #80]
  4021a0:	ldr	x5, [x0]
  4021a4:	ldr	w0, [sp, #64]
  4021a8:	add	w1, w0, #0x1
  4021ac:	str	w1, [sp, #64]
  4021b0:	ldr	x4, [sp, #24]
  4021b4:	ldr	x3, [sp, #32]
  4021b8:	mov	w2, w0
  4021bc:	ldr	x1, [sp, #48]
  4021c0:	mov	x0, x5
  4021c4:	bl	401e20 <fprintf@plt+0x6c0>
  4021c8:	str	x0, [sp, #32]
  4021cc:	ldr	x0, [sp, #80]
  4021d0:	ldr	x0, [x0]
  4021d4:	cmp	x0, #0x0
  4021d8:	b.ne	402194 <fprintf@plt+0xa34>  // b.any
  4021dc:	ldr	x0, [sp, #32]
  4021e0:	ldp	x29, x30, [sp], #96
  4021e4:	ret
  4021e8:	stp	x29, x30, [sp, #-80]!
  4021ec:	mov	x29, sp
  4021f0:	str	x0, [sp, #40]
  4021f4:	str	x1, [sp, #32]
  4021f8:	str	w2, [sp, #28]
  4021fc:	ldr	x0, [sp, #40]
  402200:	str	x0, [sp, #48]
  402204:	ldr	x0, [sp, #40]
  402208:	ldr	x0, [x0, #8]
  40220c:	str	x0, [sp, #56]
  402210:	ldr	x0, [sp, #40]
  402214:	ldr	x0, [x0, #16]
  402218:	str	x0, [sp, #64]
  40221c:	ldr	x0, [sp, #40]
  402220:	ldr	x0, [x0, #96]
  402224:	str	x0, [sp, #72]
  402228:	ldr	w0, [sp, #28]
  40222c:	and	w0, w0, #0x8
  402230:	cmp	w0, #0x0
  402234:	b.eq	402250 <fprintf@plt+0xaf0>  // b.none
  402238:	ldr	x0, [sp, #56]
  40223c:	add	x1, x0, #0x1
  402240:	str	x1, [sp, #56]
  402244:	mov	w1, #0x2d                  	// #45
  402248:	strb	w1, [x0]
  40224c:	b	402274 <fprintf@plt+0xb14>
  402250:	ldr	w0, [sp, #28]
  402254:	and	w0, w0, #0x4
  402258:	cmp	w0, #0x0
  40225c:	b.eq	402274 <fprintf@plt+0xb14>  // b.none
  402260:	ldr	x0, [sp, #56]
  402264:	add	x1, x0, #0x1
  402268:	str	x1, [sp, #56]
  40226c:	mov	w1, #0x2b                  	// #43
  402270:	strb	w1, [x0]
  402274:	ldr	x0, [sp, #56]
  402278:	strb	wzr, [x0]
  40227c:	ldr	x0, [sp, #64]
  402280:	str	xzr, [x0]
  402284:	ldr	x0, [sp, #40]
  402288:	ldr	x1, [sp, #32]
  40228c:	str	x1, [x0]
  402290:	ldr	x0, [sp, #32]
  402294:	cmp	x0, #0x0
  402298:	b.eq	4022d0 <fprintf@plt+0xb70>  // b.none
  40229c:	ldr	x0, [sp, #40]
  4022a0:	ldr	x0, [x0, #80]
  4022a4:	add	x1, sp, #0x30
  4022a8:	mov	x4, x1
  4022ac:	mov	x3, x0
  4022b0:	mov	w2, #0x0                   	// #0
  4022b4:	mov	x1, #0x0                   	// #0
  4022b8:	ldr	x0, [sp, #32]
  4022bc:	bl	401e20 <fprintf@plt+0x6c0>
  4022c0:	mov	x1, x0
  4022c4:	ldr	x0, [sp, #40]
  4022c8:	str	x1, [x0, #88]
  4022cc:	b	4022e0 <fprintf@plt+0xb80>
  4022d0:	ldr	x0, [sp, #40]
  4022d4:	ldr	x1, [x0, #80]
  4022d8:	ldr	x0, [sp, #40]
  4022dc:	str	x1, [x0, #88]
  4022e0:	nop
  4022e4:	ldp	x29, x30, [sp], #80
  4022e8:	ret
  4022ec:	stp	x29, x30, [sp, #-64]!
  4022f0:	mov	x29, sp
  4022f4:	str	x0, [sp, #24]
  4022f8:	str	x1, [sp, #16]
  4022fc:	ldr	x0, [sp, #24]
  402300:	ldr	x0, [x0, #32]
  402304:	str	x0, [sp, #56]
  402308:	ldr	x0, [sp, #24]
  40230c:	ldr	x0, [x0]
  402310:	str	x0, [sp, #48]
  402314:	ldr	x0, [sp, #48]
  402318:	cmp	x0, #0x0
  40231c:	b.ne	402330 <fprintf@plt+0xbd0>  // b.any
  402320:	ldr	x0, [sp, #24]
  402324:	ldr	x0, [x0, #8]
  402328:	cmp	x0, #0x0
  40232c:	b.eq	4023bc <fprintf@plt+0xc5c>  // b.none
  402330:	ldr	x0, [sp, #16]
  402334:	ldr	x0, [x0, #16]
  402338:	add	x1, x0, #0x1
  40233c:	ldr	x0, [sp, #16]
  402340:	str	x1, [x0, #16]
  402344:	ldr	x0, [sp, #48]
  402348:	cmp	x0, #0x0
  40234c:	b.eq	4023bc <fprintf@plt+0xc5c>  // b.none
  402350:	str	wzr, [sp, #44]
  402354:	b	402364 <fprintf@plt+0xc04>
  402358:	ldr	w0, [sp, #44]
  40235c:	add	w0, w0, #0x1
  402360:	str	w0, [sp, #44]
  402364:	ldr	x0, [sp, #48]
  402368:	add	x1, x0, #0x30
  40236c:	str	x1, [sp, #48]
  402370:	bl	403588 <argp_usage@@Base+0xb8>
  402374:	cmp	w0, #0x0
  402378:	b.eq	402358 <fprintf@plt+0xbf8>  // b.none
  40237c:	ldr	x0, [sp, #16]
  402380:	ldr	x2, [x0]
  402384:	ldr	w1, [sp, #44]
  402388:	mov	w0, w1
  40238c:	lsl	w0, w0, #1
  402390:	add	w0, w0, w1
  402394:	sxtw	x0, w0
  402398:	add	x1, x2, x0
  40239c:	ldr	x0, [sp, #16]
  4023a0:	str	x1, [x0]
  4023a4:	ldr	x0, [sp, #16]
  4023a8:	ldr	x1, [x0, #8]
  4023ac:	ldrsw	x0, [sp, #44]
  4023b0:	add	x1, x1, x0
  4023b4:	ldr	x0, [sp, #16]
  4023b8:	str	x1, [x0, #8]
  4023bc:	ldr	x0, [sp, #56]
  4023c0:	cmp	x0, #0x0
  4023c4:	b.eq	402408 <fprintf@plt+0xca8>  // b.none
  4023c8:	b	4023f8 <fprintf@plt+0xc98>
  4023cc:	ldr	x0, [sp, #56]
  4023d0:	add	x1, x0, #0x20
  4023d4:	str	x1, [sp, #56]
  4023d8:	ldr	x0, [x0]
  4023dc:	ldr	x1, [sp, #16]
  4023e0:	bl	4022ec <fprintf@plt+0xb8c>
  4023e4:	ldr	x0, [sp, #16]
  4023e8:	ldr	x0, [x0, #24]
  4023ec:	add	x1, x0, #0x1
  4023f0:	ldr	x0, [sp, #16]
  4023f4:	str	x1, [x0, #24]
  4023f8:	ldr	x0, [sp, #56]
  4023fc:	ldr	x0, [x0]
  402400:	cmp	x0, #0x0
  402404:	b.ne	4023cc <fprintf@plt+0xc6c>  // b.any
  402408:	nop
  40240c:	ldp	x29, x30, [sp], #64
  402410:	ret
  402414:	stp	x29, x30, [sp, #-240]!
  402418:	mov	x29, sp
  40241c:	str	x0, [sp, #56]
  402420:	str	x1, [sp, #48]
  402424:	str	w2, [sp, #44]
  402428:	str	x3, [sp, #32]
  40242c:	str	w4, [sp, #40]
  402430:	str	x5, [sp, #24]
  402434:	str	wzr, [sp, #236]
  402438:	stp	xzr, xzr, [sp, #64]
  40243c:	stp	xzr, xzr, [sp, #80]
  402440:	stp	xzr, xzr, [sp, #96]
  402444:	str	xzr, [sp, #112]
  402448:	mov	w0, #0x1                   	// #1
  40244c:	str	w0, [sp, #64]
  402450:	mov	w0, #0x1                   	// #1
  402454:	str	w0, [sp, #68]
  402458:	ldr	w0, [sp, #40]
  40245c:	and	w0, w0, #0x4
  402460:	cmp	w0, #0x0
  402464:	cset	w0, eq  // eq = none
  402468:	and	w0, w0, #0xff
  40246c:	and	x0, x0, #0xff
  402470:	str	x0, [sp, #120]
  402474:	str	xzr, [sp, #128]
  402478:	str	xzr, [sp, #136]
  40247c:	str	xzr, [sp, #144]
  402480:	ldr	x0, [sp, #48]
  402484:	cmp	x0, #0x0
  402488:	b.eq	40249c <fprintf@plt+0xd3c>  // b.none
  40248c:	add	x0, sp, #0x78
  402490:	mov	x1, x0
  402494:	ldr	x0, [sp, #48]
  402498:	bl	4022ec <fprintf@plt+0xb8c>
  40249c:	ldr	x0, [sp, #136]
  4024a0:	add	x1, x0, #0x1
  4024a4:	mov	x0, x1
  4024a8:	lsl	x0, x0, #3
  4024ac:	add	x0, x0, x1
  4024b0:	lsl	x0, x0, #3
  4024b4:	str	x0, [sp, #216]
  4024b8:	ldr	x0, [sp, #144]
  4024bc:	lsl	x0, x0, #3
  4024c0:	str	x0, [sp, #208]
  4024c4:	ldr	x0, [sp, #128]
  4024c8:	add	x0, x0, #0x1
  4024cc:	lsl	x0, x0, #5
  4024d0:	str	x0, [sp, #200]
  4024d4:	ldr	x0, [sp, #120]
  4024d8:	add	x0, x0, #0x1
  4024dc:	str	x0, [sp, #192]
  4024e0:	ldr	x0, [sp, #216]
  4024e4:	str	x0, [sp, #184]
  4024e8:	ldr	x1, [sp, #184]
  4024ec:	ldr	x0, [sp, #208]
  4024f0:	add	x0, x1, x0
  4024f4:	add	x0, x0, #0x7
  4024f8:	and	x0, x0, #0xfffffffffffffff8
  4024fc:	str	x0, [sp, #176]
  402500:	ldr	x1, [sp, #176]
  402504:	ldr	x0, [sp, #200]
  402508:	add	x0, x1, x0
  40250c:	str	x0, [sp, #168]
  402510:	ldr	x1, [sp, #168]
  402514:	ldr	x0, [sp, #192]
  402518:	add	x0, x1, x0
  40251c:	str	x0, [sp, #160]
  402520:	ldr	x0, [sp, #160]
  402524:	bl	401540 <malloc@plt>
  402528:	mov	x1, x0
  40252c:	ldr	x0, [sp, #56]
  402530:	str	x1, [x0, #208]
  402534:	ldr	x0, [sp, #56]
  402538:	ldr	x0, [x0, #208]
  40253c:	cmp	x0, #0x0
  402540:	b.ne	40254c <fprintf@plt+0xdec>  // b.any
  402544:	mov	w0, #0xc                   	// #12
  402548:	b	40288c <fprintf@plt+0x112c>
  40254c:	ldr	x0, [sp, #56]
  402550:	ldr	x0, [x0, #208]
  402554:	str	x0, [sp, #152]
  402558:	ldr	x0, [sp, #56]
  40255c:	ldr	x1, [x0, #208]
  402560:	ldr	x0, [sp, #56]
  402564:	str	x1, [x0, #80]
  402568:	ldr	x1, [sp, #152]
  40256c:	ldr	x0, [sp, #184]
  402570:	add	x1, x1, x0
  402574:	ldr	x0, [sp, #56]
  402578:	str	x1, [x0, #96]
  40257c:	ldr	x1, [sp, #152]
  402580:	ldr	x0, [sp, #176]
  402584:	add	x1, x1, x0
  402588:	ldr	x0, [sp, #56]
  40258c:	str	x1, [x0, #16]
  402590:	ldr	x1, [sp, #152]
  402594:	ldr	x0, [sp, #168]
  402598:	add	x1, x1, x0
  40259c:	ldr	x0, [sp, #56]
  4025a0:	str	x1, [x0, #8]
  4025a4:	ldr	x0, [sp, #56]
  4025a8:	add	x0, x0, #0x18
  4025ac:	mov	x1, x0
  4025b0:	add	x0, sp, #0x40
  4025b4:	ldp	x2, x3, [x0]
  4025b8:	stp	x2, x3, [x1]
  4025bc:	ldp	x2, x3, [x0, #16]
  4025c0:	stp	x2, x3, [x1, #16]
  4025c4:	ldp	x2, x3, [x0, #32]
  4025c8:	stp	x2, x3, [x1, #32]
  4025cc:	ldr	x0, [x0, #48]
  4025d0:	str	x0, [x1, #48]
  4025d4:	ldr	x0, [sp, #56]
  4025d8:	ldr	x0, [x0, #96]
  4025dc:	ldr	x2, [sp, #208]
  4025e0:	mov	w1, #0x0                   	// #0
  4025e4:	bl	401580 <memset@plt>
  4025e8:	ldr	w2, [sp, #40]
  4025ec:	ldr	x1, [sp, #48]
  4025f0:	ldr	x0, [sp, #56]
  4025f4:	bl	4021e8 <fprintf@plt+0xa88>
  4025f8:	ldr	x0, [sp, #56]
  4025fc:	add	x0, x0, #0x70
  402600:	mov	x2, #0x60                  	// #96
  402604:	mov	w1, #0x0                   	// #0
  402608:	bl	401580 <memset@plt>
  40260c:	ldr	x0, [sp, #56]
  402610:	ldr	x1, [x0]
  402614:	ldr	x0, [sp, #56]
  402618:	str	x1, [x0, #112]
  40261c:	ldr	x0, [sp, #56]
  402620:	ldr	w1, [sp, #44]
  402624:	str	w1, [x0, #120]
  402628:	ldr	x0, [sp, #56]
  40262c:	ldr	x1, [sp, #32]
  402630:	str	x1, [x0, #128]
  402634:	ldr	w1, [sp, #40]
  402638:	ldr	x0, [sp, #56]
  40263c:	str	w1, [x0, #140]
  402640:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  402644:	add	x0, x0, #0x228
  402648:	ldr	x1, [x0]
  40264c:	ldr	x0, [sp, #56]
  402650:	str	x1, [x0, #184]
  402654:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  402658:	add	x0, x0, #0x230
  40265c:	ldr	x1, [x0]
  402660:	ldr	x0, [sp, #56]
  402664:	str	x1, [x0, #192]
  402668:	ldr	x0, [sp, #56]
  40266c:	str	wzr, [x0, #136]
  402670:	ldr	x0, [sp, #56]
  402674:	ldr	x1, [sp, #56]
  402678:	str	x1, [x0, #200]
  40267c:	ldr	x0, [sp, #56]
  402680:	mov	w1, #0x1                   	// #1
  402684:	str	w1, [x0, #104]
  402688:	ldr	x0, [sp, #56]
  40268c:	ldr	x1, [x0, #80]
  402690:	ldr	x0, [sp, #56]
  402694:	ldr	x0, [x0, #88]
  402698:	cmp	x1, x0
  40269c:	b.cs	4026b0 <fprintf@plt+0xf50>  // b.hs, b.nlast
  4026a0:	ldr	x0, [sp, #56]
  4026a4:	ldr	x0, [x0, #80]
  4026a8:	ldr	x1, [sp, #24]
  4026ac:	str	x1, [x0, #48]
  4026b0:	ldr	x0, [sp, #56]
  4026b4:	ldr	x0, [x0, #80]
  4026b8:	str	x0, [sp, #224]
  4026bc:	b	40277c <fprintf@plt+0x101c>
  4026c0:	ldr	x0, [sp, #224]
  4026c4:	ldr	x0, [x0, #32]
  4026c8:	cmp	x0, #0x0
  4026cc:	b.eq	4026fc <fprintf@plt+0xf9c>  // b.none
  4026d0:	ldr	x0, [sp, #224]
  4026d4:	ldr	x0, [x0, #32]
  4026d8:	ldr	x1, [x0, #56]
  4026dc:	ldr	x0, [sp, #224]
  4026e0:	ldr	w0, [x0, #40]
  4026e4:	mov	w0, w0
  4026e8:	lsl	x0, x0, #3
  4026ec:	add	x0, x1, x0
  4026f0:	ldr	x1, [x0]
  4026f4:	ldr	x0, [sp, #224]
  4026f8:	str	x1, [x0, #48]
  4026fc:	ldr	x0, [sp, #224]
  402700:	ldr	x0, [x0]
  402704:	cmp	x0, #0x0
  402708:	b.ne	40274c <fprintf@plt+0xfec>  // b.any
  40270c:	ldr	x0, [sp, #224]
  402710:	ldr	x0, [x0, #8]
  402714:	ldr	x0, [x0, #32]
  402718:	cmp	x0, #0x0
  40271c:	b.eq	40274c <fprintf@plt+0xfec>  // b.none
  402720:	ldr	x0, [sp, #224]
  402724:	ldr	x0, [x0, #8]
  402728:	ldr	x0, [x0, #32]
  40272c:	ldr	x0, [x0]
  402730:	cmp	x0, #0x0
  402734:	b.eq	40274c <fprintf@plt+0xfec>  // b.none
  402738:	ldr	x0, [sp, #224]
  40273c:	ldr	x0, [x0, #56]
  402740:	ldr	x1, [sp, #224]
  402744:	ldr	x1, [x1, #48]
  402748:	str	x1, [x0]
  40274c:	ldr	x0, [sp, #56]
  402750:	add	x0, x0, #0x70
  402754:	mov	x3, #0x0                   	// #0
  402758:	mov	w2, #0x3                   	// #3
  40275c:	movk	w2, #0x100, lsl #16
  402760:	mov	x1, x0
  402764:	ldr	x0, [sp, #224]
  402768:	bl	401d78 <fprintf@plt+0x618>
  40276c:	str	w0, [sp, #236]
  402770:	ldr	x0, [sp, #224]
  402774:	add	x0, x0, #0x48
  402778:	str	x0, [sp, #224]
  40277c:	ldr	x0, [sp, #56]
  402780:	ldr	x0, [x0, #88]
  402784:	ldr	x1, [sp, #224]
  402788:	cmp	x1, x0
  40278c:	b.cs	4027a8 <fprintf@plt+0x1048>  // b.hs, b.nlast
  402790:	ldr	w0, [sp, #236]
  402794:	cmp	w0, #0x0
  402798:	b.eq	4026c0 <fprintf@plt+0xf60>  // b.none
  40279c:	ldr	w0, [sp, #236]
  4027a0:	cmp	w0, #0x7
  4027a4:	b.eq	4026c0 <fprintf@plt+0xf60>  // b.none
  4027a8:	ldr	w0, [sp, #236]
  4027ac:	cmp	w0, #0x7
  4027b0:	b.ne	4027b8 <fprintf@plt+0x1058>  // b.any
  4027b4:	str	wzr, [sp, #236]
  4027b8:	ldr	w0, [sp, #236]
  4027bc:	cmp	w0, #0x0
  4027c0:	b.eq	4027cc <fprintf@plt+0x106c>  // b.none
  4027c4:	ldr	w0, [sp, #236]
  4027c8:	b	40288c <fprintf@plt+0x112c>
  4027cc:	ldr	x0, [sp, #56]
  4027d0:	ldr	w0, [x0, #140]
  4027d4:	and	w0, w0, #0x2
  4027d8:	cmp	w0, #0x0
  4027dc:	b.eq	402828 <fprintf@plt+0x10c8>  // b.none
  4027e0:	ldr	x0, [sp, #56]
  4027e4:	str	wzr, [x0, #28]
  4027e8:	ldr	x0, [sp, #56]
  4027ec:	ldr	w0, [x0, #140]
  4027f0:	and	w0, w0, #0x1
  4027f4:	cmp	w0, #0x0
  4027f8:	b.eq	402834 <fprintf@plt+0x10d4>  // b.none
  4027fc:	ldr	x0, [sp, #56]
  402800:	ldr	x0, [x0, #128]
  402804:	sub	x1, x0, #0x8
  402808:	ldr	x0, [sp, #56]
  40280c:	str	x1, [x0, #128]
  402810:	ldr	x0, [sp, #56]
  402814:	ldr	w0, [x0, #120]
  402818:	add	w1, w0, #0x1
  40281c:	ldr	x0, [sp, #56]
  402820:	str	w1, [x0, #120]
  402824:	b	402834 <fprintf@plt+0x10d4>
  402828:	ldr	x0, [sp, #56]
  40282c:	mov	w1, #0x1                   	// #1
  402830:	str	w1, [x0, #28]
  402834:	ldr	x0, [sp, #56]
  402838:	ldr	x0, [x0, #128]
  40283c:	ldr	x1, [sp, #32]
  402840:	cmp	x1, x0
  402844:	b.ne	402874 <fprintf@plt+0x1114>  // b.any
  402848:	ldr	x0, [sp, #32]
  40284c:	ldr	x0, [x0]
  402850:	cmp	x0, #0x0
  402854:	b.eq	402874 <fprintf@plt+0x1114>  // b.none
  402858:	ldr	x0, [sp, #32]
  40285c:	ldr	x0, [x0]
  402860:	bl	403680 <argp_usage@@Base+0x1b0>
  402864:	mov	x1, x0
  402868:	ldr	x0, [sp, #56]
  40286c:	str	x1, [x0, #176]
  402870:	b	402888 <fprintf@plt+0x1128>
  402874:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  402878:	add	x0, x0, #0x238
  40287c:	ldr	x1, [x0]
  402880:	ldr	x0, [sp, #56]
  402884:	str	x1, [x0, #176]
  402888:	mov	w0, #0x0                   	// #0
  40288c:	ldp	x29, x30, [sp], #240
  402890:	ret
  402894:	stp	x29, x30, [sp, #-64]!
  402898:	mov	x29, sp
  40289c:	str	x0, [sp, #40]
  4028a0:	str	w1, [sp, #36]
  4028a4:	str	w2, [sp, #32]
  4028a8:	str	x3, [sp, #24]
  4028ac:	ldr	w0, [sp, #36]
  4028b0:	cmp	w0, #0x7
  4028b4:	b.ne	4028c8 <fprintf@plt+0x1168>  // b.any
  4028b8:	ldr	w0, [sp, #32]
  4028bc:	cmp	w0, #0x0
  4028c0:	b.eq	4028c8 <fprintf@plt+0x1168>  // b.none
  4028c4:	str	wzr, [sp, #36]
  4028c8:	ldr	w0, [sp, #36]
  4028cc:	cmp	w0, #0x0
  4028d0:	b.ne	402a78 <fprintf@plt+0x1318>  // b.any
  4028d4:	ldr	x0, [sp, #40]
  4028d8:	ldr	w1, [x0, #136]
  4028dc:	ldr	x0, [sp, #40]
  4028e0:	ldr	w0, [x0, #120]
  4028e4:	cmp	w1, w0
  4028e8:	b.ne	402a08 <fprintf@plt+0x12a8>  // b.any
  4028ec:	ldr	x0, [sp, #40]
  4028f0:	ldr	x0, [x0, #80]
  4028f4:	str	x0, [sp, #56]
  4028f8:	b	40293c <fprintf@plt+0x11dc>
  4028fc:	ldr	x0, [sp, #56]
  402900:	ldr	w0, [x0, #24]
  402904:	cmp	w0, #0x0
  402908:	b.ne	402930 <fprintf@plt+0x11d0>  // b.any
  40290c:	ldr	x0, [sp, #40]
  402910:	add	x0, x0, #0x70
  402914:	mov	x3, #0x0                   	// #0
  402918:	mov	w2, #0x2                   	// #2
  40291c:	movk	w2, #0x100, lsl #16
  402920:	mov	x1, x0
  402924:	ldr	x0, [sp, #56]
  402928:	bl	401d78 <fprintf@plt+0x618>
  40292c:	str	w0, [sp, #36]
  402930:	ldr	x0, [sp, #56]
  402934:	add	x0, x0, #0x48
  402938:	str	x0, [sp, #56]
  40293c:	ldr	x0, [sp, #40]
  402940:	ldr	x0, [x0, #88]
  402944:	ldr	x1, [sp, #56]
  402948:	cmp	x1, x0
  40294c:	b.cs	402968 <fprintf@plt+0x1208>  // b.hs, b.nlast
  402950:	ldr	w0, [sp, #36]
  402954:	cmp	w0, #0x0
  402958:	b.eq	4028fc <fprintf@plt+0x119c>  // b.none
  40295c:	ldr	w0, [sp, #36]
  402960:	cmp	w0, #0x7
  402964:	b.eq	4028fc <fprintf@plt+0x119c>  // b.none
  402968:	ldr	x0, [sp, #40]
  40296c:	ldr	x0, [x0, #88]
  402970:	sub	x0, x0, #0x48
  402974:	str	x0, [sp, #56]
  402978:	b	4029ac <fprintf@plt+0x124c>
  40297c:	ldr	x0, [sp, #40]
  402980:	add	x0, x0, #0x70
  402984:	mov	x3, #0x0                   	// #0
  402988:	mov	w2, #0x1                   	// #1
  40298c:	movk	w2, #0x100, lsl #16
  402990:	mov	x1, x0
  402994:	ldr	x0, [sp, #56]
  402998:	bl	401d78 <fprintf@plt+0x618>
  40299c:	str	w0, [sp, #36]
  4029a0:	ldr	x0, [sp, #56]
  4029a4:	sub	x0, x0, #0x48
  4029a8:	str	x0, [sp, #56]
  4029ac:	ldr	x0, [sp, #40]
  4029b0:	ldr	x0, [x0, #80]
  4029b4:	ldr	x1, [sp, #56]
  4029b8:	cmp	x1, x0
  4029bc:	b.cc	4029d8 <fprintf@plt+0x1278>  // b.lo, b.ul, b.last
  4029c0:	ldr	w0, [sp, #36]
  4029c4:	cmp	w0, #0x0
  4029c8:	b.eq	40297c <fprintf@plt+0x121c>  // b.none
  4029cc:	ldr	w0, [sp, #36]
  4029d0:	cmp	w0, #0x7
  4029d4:	b.eq	40297c <fprintf@plt+0x121c>  // b.none
  4029d8:	ldr	w0, [sp, #36]
  4029dc:	cmp	w0, #0x7
  4029e0:	b.ne	4029e8 <fprintf@plt+0x1288>  // b.any
  4029e4:	str	wzr, [sp, #36]
  4029e8:	ldr	x0, [sp, #24]
  4029ec:	cmp	x0, #0x0
  4029f0:	b.eq	402a78 <fprintf@plt+0x1318>  // b.none
  4029f4:	ldr	x0, [sp, #40]
  4029f8:	ldr	w1, [x0, #136]
  4029fc:	ldr	x0, [sp, #24]
  402a00:	str	w1, [x0]
  402a04:	b	402a78 <fprintf@plt+0x1318>
  402a08:	ldr	x0, [sp, #24]
  402a0c:	cmp	x0, #0x0
  402a10:	b.eq	402a28 <fprintf@plt+0x12c8>  // b.none
  402a14:	ldr	x0, [sp, #40]
  402a18:	ldr	w1, [x0, #136]
  402a1c:	ldr	x0, [sp, #24]
  402a20:	str	w1, [x0]
  402a24:	b	402a78 <fprintf@plt+0x1318>
  402a28:	ldr	x0, [sp, #40]
  402a2c:	ldr	w0, [x0, #140]
  402a30:	and	w0, w0, #0x2
  402a34:	cmp	w0, #0x0
  402a38:	b.ne	402a70 <fprintf@plt+0x1310>  // b.any
  402a3c:	ldr	x0, [sp, #40]
  402a40:	ldr	x0, [x0, #184]
  402a44:	cmp	x0, #0x0
  402a48:	b.eq	402a70 <fprintf@plt+0x1310>  // b.none
  402a4c:	ldr	x0, [sp, #40]
  402a50:	ldr	x3, [x0, #184]
  402a54:	ldr	x0, [sp, #40]
  402a58:	ldr	x0, [x0, #176]
  402a5c:	mov	x2, x0
  402a60:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  402a64:	add	x1, x0, #0xd50
  402a68:	mov	x0, x3
  402a6c:	bl	401760 <fprintf@plt>
  402a70:	mov	w0, #0x7                   	// #7
  402a74:	str	w0, [sp, #36]
  402a78:	ldr	w0, [sp, #36]
  402a7c:	cmp	w0, #0x0
  402a80:	b.eq	402b04 <fprintf@plt+0x13a4>  // b.none
  402a84:	ldr	w0, [sp, #36]
  402a88:	cmp	w0, #0x7
  402a8c:	b.ne	402ab0 <fprintf@plt+0x1350>  // b.any
  402a90:	ldr	x0, [sp, #40]
  402a94:	add	x3, x0, #0x70
  402a98:	ldr	x0, [sp, #40]
  402a9c:	ldr	x0, [x0, #184]
  402aa0:	mov	w2, #0x104                 	// #260
  402aa4:	mov	x1, x0
  402aa8:	mov	x0, x3
  402aac:	bl	407738 <argp_state_help@@Base>
  402ab0:	ldr	x0, [sp, #40]
  402ab4:	ldr	x0, [x0, #80]
  402ab8:	str	x0, [sp, #56]
  402abc:	b	402aec <fprintf@plt+0x138c>
  402ac0:	ldr	x0, [sp, #40]
  402ac4:	add	x0, x0, #0x70
  402ac8:	mov	x3, #0x0                   	// #0
  402acc:	mov	w2, #0x5                   	// #5
  402ad0:	movk	w2, #0x100, lsl #16
  402ad4:	mov	x1, x0
  402ad8:	ldr	x0, [sp, #56]
  402adc:	bl	401d78 <fprintf@plt+0x618>
  402ae0:	ldr	x0, [sp, #56]
  402ae4:	add	x0, x0, #0x48
  402ae8:	str	x0, [sp, #56]
  402aec:	ldr	x0, [sp, #40]
  402af0:	ldr	x0, [x0, #88]
  402af4:	ldr	x1, [sp, #56]
  402af8:	cmp	x1, x0
  402afc:	b.cc	402ac0 <fprintf@plt+0x1360>  // b.lo, b.ul, b.last
  402b00:	b	402b84 <fprintf@plt+0x1424>
  402b04:	ldr	x0, [sp, #40]
  402b08:	ldr	x0, [x0, #88]
  402b0c:	sub	x0, x0, #0x48
  402b10:	str	x0, [sp, #56]
  402b14:	b	402b48 <fprintf@plt+0x13e8>
  402b18:	ldr	x0, [sp, #40]
  402b1c:	add	x0, x0, #0x70
  402b20:	mov	x3, #0x0                   	// #0
  402b24:	mov	w2, #0x4                   	// #4
  402b28:	movk	w2, #0x100, lsl #16
  402b2c:	mov	x1, x0
  402b30:	ldr	x0, [sp, #56]
  402b34:	bl	401d78 <fprintf@plt+0x618>
  402b38:	str	w0, [sp, #36]
  402b3c:	ldr	x0, [sp, #56]
  402b40:	sub	x0, x0, #0x48
  402b44:	str	x0, [sp, #56]
  402b48:	ldr	x0, [sp, #40]
  402b4c:	ldr	x0, [x0, #80]
  402b50:	ldr	x1, [sp, #56]
  402b54:	cmp	x1, x0
  402b58:	b.cc	402b74 <fprintf@plt+0x1414>  // b.lo, b.ul, b.last
  402b5c:	ldr	w0, [sp, #36]
  402b60:	cmp	w0, #0x0
  402b64:	b.eq	402b18 <fprintf@plt+0x13b8>  // b.none
  402b68:	ldr	w0, [sp, #36]
  402b6c:	cmp	w0, #0x7
  402b70:	b.eq	402b18 <fprintf@plt+0x13b8>  // b.none
  402b74:	ldr	w0, [sp, #36]
  402b78:	cmp	w0, #0x7
  402b7c:	b.ne	402b84 <fprintf@plt+0x1424>  // b.any
  402b80:	str	wzr, [sp, #36]
  402b84:	ldr	x0, [sp, #40]
  402b88:	ldr	x0, [x0, #88]
  402b8c:	sub	x0, x0, #0x48
  402b90:	str	x0, [sp, #56]
  402b94:	b	402bc4 <fprintf@plt+0x1464>
  402b98:	ldr	x0, [sp, #40]
  402b9c:	add	x0, x0, #0x70
  402ba0:	mov	x3, #0x0                   	// #0
  402ba4:	mov	w2, #0x7                   	// #7
  402ba8:	movk	w2, #0x100, lsl #16
  402bac:	mov	x1, x0
  402bb0:	ldr	x0, [sp, #56]
  402bb4:	bl	401d78 <fprintf@plt+0x618>
  402bb8:	ldr	x0, [sp, #56]
  402bbc:	sub	x0, x0, #0x48
  402bc0:	str	x0, [sp, #56]
  402bc4:	ldr	x0, [sp, #40]
  402bc8:	ldr	x0, [x0, #80]
  402bcc:	ldr	x1, [sp, #56]
  402bd0:	cmp	x1, x0
  402bd4:	b.cs	402b98 <fprintf@plt+0x1438>  // b.hs, b.nlast
  402bd8:	ldr	w0, [sp, #36]
  402bdc:	cmp	w0, #0x7
  402be0:	b.ne	402bec <fprintf@plt+0x148c>  // b.any
  402be4:	mov	w0, #0x16                  	// #22
  402be8:	str	w0, [sp, #36]
  402bec:	ldr	x0, [sp, #40]
  402bf0:	ldr	x0, [x0, #208]
  402bf4:	bl	401650 <free@plt>
  402bf8:	ldr	w0, [sp, #36]
  402bfc:	ldp	x29, x30, [sp], #64
  402c00:	ret
  402c04:	stp	x29, x30, [sp, #-64]!
  402c08:	mov	x29, sp
  402c0c:	str	x0, [sp, #24]
  402c10:	str	x1, [sp, #16]
  402c14:	ldr	x0, [sp, #24]
  402c18:	ldr	w0, [x0, #136]
  402c1c:	sub	w1, w0, #0x1
  402c20:	ldr	x0, [sp, #24]
  402c24:	str	w1, [x0, #136]
  402c28:	ldr	x0, [sp, #24]
  402c2c:	ldr	w0, [x0, #136]
  402c30:	str	w0, [sp, #40]
  402c34:	mov	w0, #0x7                   	// #7
  402c38:	str	w0, [sp, #60]
  402c3c:	str	wzr, [sp, #44]
  402c40:	ldr	x0, [sp, #24]
  402c44:	ldr	x0, [x0, #80]
  402c48:	str	x0, [sp, #48]
  402c4c:	b	402ce0 <fprintf@plt+0x1580>
  402c50:	ldr	x0, [sp, #24]
  402c54:	ldr	w0, [x0, #136]
  402c58:	add	w1, w0, #0x1
  402c5c:	ldr	x0, [sp, #24]
  402c60:	str	w1, [x0, #136]
  402c64:	str	wzr, [sp, #44]
  402c68:	ldr	x0, [sp, #24]
  402c6c:	add	x0, x0, #0x70
  402c70:	ldr	x3, [sp, #16]
  402c74:	ldr	w2, [sp, #44]
  402c78:	mov	x1, x0
  402c7c:	ldr	x0, [sp, #48]
  402c80:	bl	401d78 <fprintf@plt+0x618>
  402c84:	str	w0, [sp, #60]
  402c88:	ldr	w0, [sp, #60]
  402c8c:	cmp	w0, #0x7
  402c90:	b.ne	402cd4 <fprintf@plt+0x1574>  // b.any
  402c94:	ldr	x0, [sp, #24]
  402c98:	ldr	w0, [x0, #136]
  402c9c:	sub	w1, w0, #0x1
  402ca0:	ldr	x0, [sp, #24]
  402ca4:	str	w1, [x0, #136]
  402ca8:	mov	w0, #0x6                   	// #6
  402cac:	movk	w0, #0x100, lsl #16
  402cb0:	str	w0, [sp, #44]
  402cb4:	ldr	x0, [sp, #24]
  402cb8:	add	x0, x0, #0x70
  402cbc:	mov	x3, #0x0                   	// #0
  402cc0:	ldr	w2, [sp, #44]
  402cc4:	mov	x1, x0
  402cc8:	ldr	x0, [sp, #48]
  402ccc:	bl	401d78 <fprintf@plt+0x618>
  402cd0:	str	w0, [sp, #60]
  402cd4:	ldr	x0, [sp, #48]
  402cd8:	add	x0, x0, #0x48
  402cdc:	str	x0, [sp, #48]
  402ce0:	ldr	x0, [sp, #24]
  402ce4:	ldr	x0, [x0, #88]
  402ce8:	ldr	x1, [sp, #48]
  402cec:	cmp	x1, x0
  402cf0:	b.cs	402d00 <fprintf@plt+0x15a0>  // b.hs, b.nlast
  402cf4:	ldr	w0, [sp, #60]
  402cf8:	cmp	w0, #0x7
  402cfc:	b.eq	402c50 <fprintf@plt+0x14f0>  // b.none
  402d00:	ldr	w0, [sp, #60]
  402d04:	cmp	w0, #0x0
  402d08:	b.ne	402d80 <fprintf@plt+0x1620>  // b.any
  402d0c:	ldr	w1, [sp, #44]
  402d10:	mov	w0, #0x6                   	// #6
  402d14:	movk	w0, #0x100, lsl #16
  402d18:	cmp	w1, w0
  402d1c:	b.ne	402d30 <fprintf@plt+0x15d0>  // b.any
  402d20:	ldr	x0, [sp, #24]
  402d24:	ldr	w1, [x0, #120]
  402d28:	ldr	x0, [sp, #24]
  402d2c:	str	w1, [x0, #136]
  402d30:	ldr	x0, [sp, #24]
  402d34:	ldr	w0, [x0, #136]
  402d38:	ldr	w1, [sp, #40]
  402d3c:	cmp	w1, w0
  402d40:	b.ge	402d74 <fprintf@plt+0x1614>  // b.tcont
  402d44:	ldr	x0, [sp, #48]
  402d48:	sub	x0, x0, #0x48
  402d4c:	str	x0, [sp, #48]
  402d50:	ldr	x0, [sp, #48]
  402d54:	ldr	w1, [x0, #24]
  402d58:	ldr	x2, [sp, #24]
  402d5c:	ldr	w3, [x2, #136]
  402d60:	ldr	w2, [sp, #40]
  402d64:	sub	w2, w3, w2
  402d68:	add	w1, w1, w2
  402d6c:	str	w1, [x0, #24]
  402d70:	b	402d80 <fprintf@plt+0x1620>
  402d74:	ldr	x0, [sp, #24]
  402d78:	mov	w1, #0x1                   	// #1
  402d7c:	str	w1, [x0, #104]
  402d80:	ldr	w0, [sp, #60]
  402d84:	ldp	x29, x30, [sp], #64
  402d88:	ret
  402d8c:	stp	x29, x30, [sp, #-96]!
  402d90:	mov	x29, sp
  402d94:	str	x0, [sp, #40]
  402d98:	str	w1, [sp, #36]
  402d9c:	str	x2, [sp, #24]
  402da0:	ldr	w0, [sp, #36]
  402da4:	asr	w0, w0, #24
  402da8:	str	w0, [sp, #68]
  402dac:	mov	w0, #0x7                   	// #7
  402db0:	str	w0, [sp, #92]
  402db4:	ldr	w0, [sp, #68]
  402db8:	cmp	w0, #0x0
  402dbc:	b.ne	402e50 <fprintf@plt+0x16f0>  // b.any
  402dc0:	ldr	x0, [sp, #40]
  402dc4:	ldr	x0, [x0, #8]
  402dc8:	ldr	w1, [sp, #36]
  402dcc:	bl	401680 <strchr@plt>
  402dd0:	str	x0, [sp, #56]
  402dd4:	ldr	x0, [sp, #56]
  402dd8:	cmp	x0, #0x0
  402ddc:	b.eq	402ea0 <fprintf@plt+0x1740>  // b.none
  402de0:	ldr	x0, [sp, #40]
  402de4:	ldr	x0, [x0, #80]
  402de8:	str	x0, [sp, #80]
  402dec:	b	402e38 <fprintf@plt+0x16d8>
  402df0:	ldr	x0, [sp, #80]
  402df4:	ldr	x0, [x0, #16]
  402df8:	ldr	x1, [sp, #56]
  402dfc:	cmp	x1, x0
  402e00:	b.cs	402e2c <fprintf@plt+0x16cc>  // b.hs, b.nlast
  402e04:	ldr	x0, [sp, #40]
  402e08:	add	x1, x0, #0x70
  402e0c:	ldr	x0, [sp, #40]
  402e10:	ldr	x0, [x0, #40]
  402e14:	mov	x3, x0
  402e18:	ldr	w2, [sp, #36]
  402e1c:	ldr	x0, [sp, #80]
  402e20:	bl	401d78 <fprintf@plt+0x618>
  402e24:	str	w0, [sp, #92]
  402e28:	b	402ea0 <fprintf@plt+0x1740>
  402e2c:	ldr	x0, [sp, #80]
  402e30:	add	x0, x0, #0x48
  402e34:	str	x0, [sp, #80]
  402e38:	ldr	x0, [sp, #40]
  402e3c:	ldr	x0, [x0, #88]
  402e40:	ldr	x1, [sp, #80]
  402e44:	cmp	x1, x0
  402e48:	b.cc	402df0 <fprintf@plt+0x1690>  // b.lo, b.ul, b.last
  402e4c:	b	402ea0 <fprintf@plt+0x1740>
  402e50:	ldr	x0, [sp, #40]
  402e54:	ldr	x2, [x0, #80]
  402e58:	ldrsw	x1, [sp, #68]
  402e5c:	mov	x0, x1
  402e60:	lsl	x0, x0, #3
  402e64:	add	x0, x0, x1
  402e68:	lsl	x0, x0, #3
  402e6c:	sub	x0, x0, #0x48
  402e70:	add	x4, x2, x0
  402e74:	ldr	x0, [sp, #40]
  402e78:	add	x1, x0, #0x70
  402e7c:	ldr	w0, [sp, #36]
  402e80:	lsl	w0, w0, #8
  402e84:	asr	w2, w0, #8
  402e88:	ldr	x0, [sp, #40]
  402e8c:	ldr	x0, [x0, #40]
  402e90:	mov	x3, x0
  402e94:	mov	x0, x4
  402e98:	bl	401d78 <fprintf@plt+0x618>
  402e9c:	str	w0, [sp, #92]
  402ea0:	ldr	w0, [sp, #92]
  402ea4:	cmp	w0, #0x7
  402ea8:	b.ne	402f68 <fprintf@plt+0x1808>  // b.any
  402eac:	ldr	w0, [sp, #68]
  402eb0:	cmp	w0, #0x0
  402eb4:	b.ne	402ee0 <fprintf@plt+0x1780>  // b.any
  402eb8:	ldr	x0, [sp, #40]
  402ebc:	add	x4, x0, #0x70
  402ec0:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  402ec4:	add	x3, x0, #0xd90
  402ec8:	ldr	w2, [sp, #36]
  402ecc:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  402ed0:	add	x1, x0, #0xd68
  402ed4:	mov	x0, x4
  402ed8:	bl	407860 <argp_error@@Base>
  402edc:	b	402f68 <fprintf@plt+0x1808>
  402ee0:	ldr	x0, [sp, #40]
  402ee4:	ldr	x0, [x0, #16]
  402ee8:	str	x0, [sp, #72]
  402eec:	b	402efc <fprintf@plt+0x179c>
  402ef0:	ldr	x0, [sp, #72]
  402ef4:	add	x0, x0, #0x20
  402ef8:	str	x0, [sp, #72]
  402efc:	ldr	x0, [sp, #72]
  402f00:	ldr	w0, [x0, #24]
  402f04:	ldr	w1, [sp, #36]
  402f08:	cmp	w1, w0
  402f0c:	b.eq	402f20 <fprintf@plt+0x17c0>  // b.none
  402f10:	ldr	x0, [sp, #72]
  402f14:	ldr	x0, [x0]
  402f18:	cmp	x0, #0x0
  402f1c:	b.ne	402ef0 <fprintf@plt+0x1790>  // b.any
  402f20:	ldr	x0, [sp, #40]
  402f24:	add	x4, x0, #0x70
  402f28:	ldr	x0, [sp, #72]
  402f2c:	ldr	x0, [x0]
  402f30:	cmp	x0, #0x0
  402f34:	b.eq	402f44 <fprintf@plt+0x17e4>  // b.none
  402f38:	ldr	x0, [sp, #72]
  402f3c:	ldr	x0, [x0]
  402f40:	b	402f4c <fprintf@plt+0x17ec>
  402f44:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  402f48:	add	x0, x0, #0xd70
  402f4c:	adrp	x1, 40a000 <argp_failure@@Base+0x2634>
  402f50:	add	x3, x1, #0xd90
  402f54:	mov	x2, x0
  402f58:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  402f5c:	add	x1, x0, #0xd78
  402f60:	mov	x0, x4
  402f64:	bl	407860 <argp_error@@Base>
  402f68:	ldr	w0, [sp, #92]
  402f6c:	ldp	x29, x30, [sp], #96
  402f70:	ret
  402f74:	stp	x29, x30, [sp, #-48]!
  402f78:	mov	x29, sp
  402f7c:	str	x0, [sp, #24]
  402f80:	str	x1, [sp, #16]
  402f84:	str	wzr, [sp, #40]
  402f88:	ldr	x0, [sp, #24]
  402f8c:	ldr	w0, [x0, #148]
  402f90:	cmp	w0, #0x0
  402f94:	b.eq	402fb8 <fprintf@plt+0x1858>  // b.none
  402f98:	ldr	x0, [sp, #24]
  402f9c:	ldr	w1, [x0, #136]
  402fa0:	ldr	x0, [sp, #24]
  402fa4:	ldr	w0, [x0, #148]
  402fa8:	cmp	w1, w0
  402fac:	b.ge	402fb8 <fprintf@plt+0x1858>  // b.tcont
  402fb0:	ldr	x0, [sp, #24]
  402fb4:	str	wzr, [x0, #148]
  402fb8:	ldr	x0, [sp, #24]
  402fbc:	ldr	w0, [x0, #104]
  402fc0:	cmp	w0, #0x0
  402fc4:	b.eq	403134 <fprintf@plt+0x19d4>  // b.none
  402fc8:	ldr	x0, [sp, #24]
  402fcc:	ldr	w0, [x0, #148]
  402fd0:	cmp	w0, #0x0
  402fd4:	b.ne	403134 <fprintf@plt+0x19d4>  // b.any
  402fd8:	ldr	x0, [sp, #24]
  402fdc:	ldr	w1, [x0, #136]
  402fe0:	ldr	x0, [sp, #24]
  402fe4:	str	w1, [x0, #24]
  402fe8:	ldr	x0, [sp, #24]
  402fec:	mov	w1, #0xffffffff            	// #-1
  402ff0:	str	w1, [x0, #32]
  402ff4:	ldr	x0, [sp, #24]
  402ff8:	ldr	w0, [x0, #140]
  402ffc:	and	w0, w0, #0x40
  403000:	cmp	w0, #0x0
  403004:	b.eq	403048 <fprintf@plt+0x18e8>  // b.none
  403008:	ldr	x0, [sp, #24]
  40300c:	ldr	w6, [x0, #120]
  403010:	ldr	x0, [sp, #24]
  403014:	ldr	x1, [x0, #128]
  403018:	ldr	x0, [sp, #24]
  40301c:	ldr	x2, [x0, #8]
  403020:	ldr	x0, [sp, #24]
  403024:	ldr	x3, [x0, #16]
  403028:	ldr	x0, [sp, #24]
  40302c:	add	x0, x0, #0x18
  403030:	mov	x5, x0
  403034:	mov	x4, #0x0                   	// #0
  403038:	mov	w0, w6
  40303c:	bl	404224 <argp_usage@@Base+0xd54>
  403040:	str	w0, [sp, #44]
  403044:	b	403084 <fprintf@plt+0x1924>
  403048:	ldr	x0, [sp, #24]
  40304c:	ldr	w6, [x0, #120]
  403050:	ldr	x0, [sp, #24]
  403054:	ldr	x1, [x0, #128]
  403058:	ldr	x0, [sp, #24]
  40305c:	ldr	x2, [x0, #8]
  403060:	ldr	x0, [sp, #24]
  403064:	ldr	x3, [x0, #16]
  403068:	ldr	x0, [sp, #24]
  40306c:	add	x0, x0, #0x18
  403070:	mov	x5, x0
  403074:	mov	x4, #0x0                   	// #0
  403078:	mov	w0, w6
  40307c:	bl	404194 <argp_usage@@Base+0xcc4>
  403080:	str	w0, [sp, #44]
  403084:	ldr	x0, [sp, #24]
  403088:	ldr	w1, [x0, #24]
  40308c:	ldr	x0, [sp, #24]
  403090:	str	w1, [x0, #136]
  403094:	ldr	w0, [sp, #44]
  403098:	cmn	w0, #0x1
  40309c:	b.ne	403108 <fprintf@plt+0x19a8>  // b.any
  4030a0:	ldr	x0, [sp, #24]
  4030a4:	str	wzr, [x0, #104]
  4030a8:	ldr	x0, [sp, #24]
  4030ac:	ldr	w0, [x0, #136]
  4030b0:	cmp	w0, #0x1
  4030b4:	b.le	403140 <fprintf@plt+0x19e0>
  4030b8:	ldr	x0, [sp, #24]
  4030bc:	ldr	x1, [x0, #128]
  4030c0:	ldr	x0, [sp, #24]
  4030c4:	ldr	w0, [x0, #136]
  4030c8:	sxtw	x0, w0
  4030cc:	lsl	x0, x0, #3
  4030d0:	sub	x0, x0, #0x8
  4030d4:	add	x0, x1, x0
  4030d8:	ldr	x2, [x0]
  4030dc:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  4030e0:	add	x1, x0, #0xd88
  4030e4:	mov	x0, x2
  4030e8:	bl	401630 <strcmp@plt>
  4030ec:	cmp	w0, #0x0
  4030f0:	b.ne	403140 <fprintf@plt+0x19e0>  // b.any
  4030f4:	ldr	x0, [sp, #24]
  4030f8:	ldr	w1, [x0, #136]
  4030fc:	ldr	x0, [sp, #24]
  403100:	str	w1, [x0, #148]
  403104:	b	403140 <fprintf@plt+0x19e0>
  403108:	ldr	w0, [sp, #44]
  40310c:	cmp	w0, #0x3f
  403110:	b.ne	403140 <fprintf@plt+0x19e0>  // b.any
  403114:	ldr	x0, [sp, #24]
  403118:	ldr	w0, [x0, #32]
  40311c:	cmn	w0, #0x1
  403120:	b.eq	403140 <fprintf@plt+0x19e0>  // b.none
  403124:	ldr	x0, [sp, #16]
  403128:	str	wzr, [x0]
  40312c:	mov	w0, #0x7                   	// #7
  403130:	b	40324c <fprintf@plt+0x1aec>
  403134:	mov	w0, #0xffffffff            	// #-1
  403138:	str	w0, [sp, #44]
  40313c:	b	403144 <fprintf@plt+0x19e4>
  403140:	nop
  403144:	ldr	w0, [sp, #44]
  403148:	cmn	w0, #0x1
  40314c:	b.ne	4031cc <fprintf@plt+0x1a6c>  // b.any
  403150:	ldr	x0, [sp, #24]
  403154:	ldr	w1, [x0, #136]
  403158:	ldr	x0, [sp, #24]
  40315c:	ldr	w0, [x0, #120]
  403160:	cmp	w1, w0
  403164:	b.ge	40317c <fprintf@plt+0x1a1c>  // b.tcont
  403168:	ldr	x0, [sp, #24]
  40316c:	ldr	w0, [x0, #140]
  403170:	and	w0, w0, #0x4
  403174:	cmp	w0, #0x0
  403178:	b.eq	403190 <fprintf@plt+0x1a30>  // b.none
  40317c:	ldr	x0, [sp, #16]
  403180:	mov	w1, #0x1                   	// #1
  403184:	str	w1, [x0]
  403188:	mov	w0, #0x7                   	// #7
  40318c:	b	40324c <fprintf@plt+0x1aec>
  403190:	mov	w0, #0x1                   	// #1
  403194:	str	w0, [sp, #44]
  403198:	ldr	x0, [sp, #24]
  40319c:	ldr	x1, [x0, #128]
  4031a0:	ldr	x0, [sp, #24]
  4031a4:	ldr	w0, [x0, #136]
  4031a8:	add	w3, w0, #0x1
  4031ac:	ldr	x2, [sp, #24]
  4031b0:	str	w3, [x2, #136]
  4031b4:	sxtw	x0, w0
  4031b8:	lsl	x0, x0, #3
  4031bc:	add	x0, x1, x0
  4031c0:	ldr	x1, [x0]
  4031c4:	ldr	x0, [sp, #24]
  4031c8:	str	x1, [x0, #40]
  4031cc:	ldr	w0, [sp, #44]
  4031d0:	cmp	w0, #0x1
  4031d4:	b.ne	4031f4 <fprintf@plt+0x1a94>  // b.any
  4031d8:	ldr	x0, [sp, #24]
  4031dc:	ldr	x0, [x0, #40]
  4031e0:	mov	x1, x0
  4031e4:	ldr	x0, [sp, #24]
  4031e8:	bl	402c04 <fprintf@plt+0x14a4>
  4031ec:	str	w0, [sp, #40]
  4031f0:	b	403210 <fprintf@plt+0x1ab0>
  4031f4:	ldr	x0, [sp, #24]
  4031f8:	ldr	x0, [x0, #40]
  4031fc:	mov	x2, x0
  403200:	ldr	w1, [sp, #44]
  403204:	ldr	x0, [sp, #24]
  403208:	bl	402d8c <fprintf@plt+0x162c>
  40320c:	str	w0, [sp, #40]
  403210:	ldr	w0, [sp, #40]
  403214:	cmp	w0, #0x7
  403218:	b.ne	403248 <fprintf@plt+0x1ae8>  // b.any
  40321c:	ldr	w0, [sp, #44]
  403220:	cmn	w0, #0x1
  403224:	b.eq	403234 <fprintf@plt+0x1ad4>  // b.none
  403228:	ldr	w0, [sp, #44]
  40322c:	cmp	w0, #0x1
  403230:	b.ne	40323c <fprintf@plt+0x1adc>  // b.any
  403234:	mov	w0, #0x1                   	// #1
  403238:	b	403240 <fprintf@plt+0x1ae0>
  40323c:	mov	w0, #0x0                   	// #0
  403240:	ldr	x1, [sp, #16]
  403244:	str	w0, [x1]
  403248:	ldr	w0, [sp, #40]
  40324c:	ldp	x29, x30, [sp], #48
  403250:	ret

0000000000403254 <argp_parse@@Base>:
  403254:	stp	x29, x30, [sp, #-320]!
  403258:	mov	x29, sp
  40325c:	str	x0, [x29, #56]
  403260:	str	w1, [x29, #52]
  403264:	str	x2, [x29, #40]
  403268:	str	w3, [x29, #48]
  40326c:	str	x4, [x29, #32]
  403270:	str	x5, [x29, #24]
  403274:	str	wzr, [x29, #76]
  403278:	ldr	w0, [x29, #48]
  40327c:	and	w0, w0, #0x1
  403280:	cmp	w0, #0x0
  403284:	b.ne	4032e0 <argp_parse@@Base+0x8c>  // b.any
  403288:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  40328c:	add	x0, x0, #0x220
  403290:	ldr	x0, [x0]
  403294:	cmp	x0, #0x0
  403298:	b.ne	4032b0 <argp_parse@@Base+0x5c>  // b.any
  40329c:	ldr	x0, [x29, #40]
  4032a0:	ldr	x1, [x0]
  4032a4:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4032a8:	add	x0, x0, #0x220
  4032ac:	str	x1, [x0]
  4032b0:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4032b4:	add	x0, x0, #0x238
  4032b8:	ldr	x0, [x0]
  4032bc:	cmp	x0, #0x0
  4032c0:	b.ne	4032e0 <argp_parse@@Base+0x8c>  // b.any
  4032c4:	ldr	x0, [x29, #40]
  4032c8:	ldr	x0, [x0]
  4032cc:	bl	403680 <argp_usage@@Base+0x1b0>
  4032d0:	mov	x1, x0
  4032d4:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4032d8:	add	x0, x0, #0x238
  4032dc:	str	x1, [x0]
  4032e0:	ldr	w0, [x29, #48]
  4032e4:	and	w0, w0, #0x10
  4032e8:	cmp	w0, #0x0
  4032ec:	b.ne	4033d4 <argp_parse@@Base+0x180>  // b.any
  4032f0:	sub	sp, sp, #0x80
  4032f4:	mov	x0, sp
  4032f8:	add	x0, x0, #0xf
  4032fc:	lsr	x0, x0, #4
  403300:	lsl	x0, x0, #4
  403304:	str	x0, [x29, #304]
  403308:	sub	sp, sp, #0x40
  40330c:	mov	x0, sp
  403310:	add	x0, x0, #0xf
  403314:	lsr	x0, x0, #4
  403318:	lsl	x0, x0, #4
  40331c:	str	x0, [x29, #296]
  403320:	mov	x2, #0x38                  	// #56
  403324:	mov	w1, #0x0                   	// #0
  403328:	ldr	x0, [x29, #296]
  40332c:	bl	401580 <memset@plt>
  403330:	ldr	x0, [x29, #296]
  403334:	ldr	x1, [x29, #304]
  403338:	str	x1, [x0, #32]
  40333c:	mov	x2, #0x80                  	// #128
  403340:	mov	w1, #0x0                   	// #0
  403344:	ldr	x0, [x29, #304]
  403348:	bl	401580 <memset@plt>
  40334c:	ldr	x0, [x29, #56]
  403350:	cmp	x0, #0x0
  403354:	b.eq	40336c <argp_parse@@Base+0x118>  // b.none
  403358:	ldr	x0, [x29, #304]
  40335c:	add	x1, x0, #0x20
  403360:	str	x1, [x29, #304]
  403364:	ldr	x1, [x29, #56]
  403368:	str	x1, [x0]
  40336c:	ldr	x0, [x29, #304]
  403370:	add	x1, x0, #0x20
  403374:	str	x1, [x29, #304]
  403378:	adrp	x1, 40a000 <argp_failure@@Base+0x2634>
  40337c:	add	x1, x1, #0xc28
  403380:	str	x1, [x0]
  403384:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  403388:	add	x0, x0, #0x2a8
  40338c:	ldr	x0, [x0]
  403390:	cmp	x0, #0x0
  403394:	b.ne	4033ac <argp_parse@@Base+0x158>  // b.any
  403398:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  40339c:	add	x0, x0, #0x248
  4033a0:	ldr	x0, [x0]
  4033a4:	cmp	x0, #0x0
  4033a8:	b.eq	4033c4 <argp_parse@@Base+0x170>  // b.none
  4033ac:	ldr	x0, [x29, #304]
  4033b0:	add	x1, x0, #0x20
  4033b4:	str	x1, [x29, #304]
  4033b8:	adrp	x1, 40a000 <argp_failure@@Base+0x2634>
  4033bc:	add	x1, x1, #0xd18
  4033c0:	str	x1, [x0]
  4033c4:	ldr	x0, [x29, #304]
  4033c8:	str	xzr, [x0]
  4033cc:	ldr	x0, [x29, #296]
  4033d0:	str	x0, [x29, #56]
  4033d4:	ldr	w1, [x29, #48]
  4033d8:	add	x0, x29, #0x50
  4033dc:	ldr	x5, [x29, #24]
  4033e0:	mov	w4, w1
  4033e4:	ldr	x3, [x29, #40]
  4033e8:	ldr	w2, [x29, #52]
  4033ec:	ldr	x1, [x29, #56]
  4033f0:	bl	402414 <fprintf@plt+0xcb4>
  4033f4:	str	w0, [x29, #316]
  4033f8:	ldr	w0, [x29, #316]
  4033fc:	cmp	w0, #0x0
  403400:	b.ne	403440 <argp_parse@@Base+0x1ec>  // b.any
  403404:	b	403418 <argp_parse@@Base+0x1c4>
  403408:	add	x1, x29, #0x4c
  40340c:	add	x0, x29, #0x50
  403410:	bl	402f74 <fprintf@plt+0x1814>
  403414:	str	w0, [x29, #316]
  403418:	ldr	w0, [x29, #316]
  40341c:	cmp	w0, #0x0
  403420:	b.eq	403408 <argp_parse@@Base+0x1b4>  // b.none
  403424:	ldr	w1, [x29, #76]
  403428:	add	x0, x29, #0x50
  40342c:	ldr	x3, [x29, #32]
  403430:	mov	w2, w1
  403434:	ldr	w1, [x29, #316]
  403438:	bl	402894 <fprintf@plt+0x1134>
  40343c:	str	w0, [x29, #316]
  403440:	ldr	w0, [x29, #316]
  403444:	mov	sp, x29
  403448:	ldp	x29, x30, [sp], #320
  40344c:	ret
  403450:	sub	sp, sp, #0x20
  403454:	str	x0, [sp, #8]
  403458:	str	x1, [sp]
  40345c:	ldr	x0, [sp]
  403460:	cmp	x0, #0x0
  403464:	b.eq	4034c4 <argp_parse@@Base+0x270>  // b.none
  403468:	ldr	x0, [sp]
  40346c:	ldr	x0, [x0, #88]
  403470:	str	x0, [sp, #16]
  403474:	ldr	x0, [sp, #16]
  403478:	ldr	x0, [x0, #80]
  40347c:	str	x0, [sp, #24]
  403480:	b	4034b0 <argp_parse@@Base+0x25c>
  403484:	ldr	x0, [sp, #24]
  403488:	ldr	x0, [x0, #8]
  40348c:	ldr	x1, [sp, #8]
  403490:	cmp	x1, x0
  403494:	b.ne	4034a4 <argp_parse@@Base+0x250>  // b.any
  403498:	ldr	x0, [sp, #24]
  40349c:	ldr	x0, [x0, #48]
  4034a0:	b	4034c8 <argp_parse@@Base+0x274>
  4034a4:	ldr	x0, [sp, #24]
  4034a8:	add	x0, x0, #0x48
  4034ac:	str	x0, [sp, #24]
  4034b0:	ldr	x0, [sp, #16]
  4034b4:	ldr	x0, [x0, #88]
  4034b8:	ldr	x1, [sp, #24]
  4034bc:	cmp	x1, x0
  4034c0:	b.cc	403484 <argp_parse@@Base+0x230>  // b.lo, b.ul, b.last
  4034c4:	mov	x0, #0x0                   	// #0
  4034c8:	add	sp, sp, #0x20
  4034cc:	ret

00000000004034d0 <argp_usage@@Base>:
  4034d0:	stp	x29, x30, [sp, #-32]!
  4034d4:	mov	x29, sp
  4034d8:	str	x0, [sp, #24]
  4034dc:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4034e0:	add	x0, x0, #0x228
  4034e4:	ldr	x0, [x0]
  4034e8:	mov	w2, #0x106                 	// #262
  4034ec:	mov	x1, x0
  4034f0:	ldr	x0, [sp, #24]
  4034f4:	bl	407738 <argp_state_help@@Base>
  4034f8:	nop
  4034fc:	ldp	x29, x30, [sp], #32
  403500:	ret
  403504:	stp	x29, x30, [sp, #-48]!
  403508:	mov	x29, sp
  40350c:	str	x0, [sp, #24]
  403510:	ldr	x0, [sp, #24]
  403514:	ldr	w0, [x0, #24]
  403518:	and	w0, w0, #0x8
  40351c:	cmp	w0, #0x0
  403520:	b.eq	40352c <argp_usage@@Base+0x5c>  // b.none
  403524:	mov	w0, #0x0                   	// #0
  403528:	b	403580 <argp_usage@@Base+0xb0>
  40352c:	ldr	x0, [sp, #24]
  403530:	ldr	w0, [x0, #8]
  403534:	str	w0, [sp, #44]
  403538:	ldr	w0, [sp, #44]
  40353c:	cmp	w0, #0x0
  403540:	b.le	40357c <argp_usage@@Base+0xac>
  403544:	ldr	w0, [sp, #44]
  403548:	cmp	w0, #0xff
  40354c:	b.gt	40357c <argp_usage@@Base+0xac>
  403550:	bl	401640 <__ctype_b_loc@plt>
  403554:	ldr	x1, [x0]
  403558:	ldrsw	x0, [sp, #44]
  40355c:	lsl	x0, x0, #1
  403560:	add	x0, x1, x0
  403564:	ldrh	w0, [x0]
  403568:	and	w0, w0, #0x4000
  40356c:	cmp	w0, #0x0
  403570:	b.eq	40357c <argp_usage@@Base+0xac>  // b.none
  403574:	mov	w0, #0x1                   	// #1
  403578:	b	403580 <argp_usage@@Base+0xb0>
  40357c:	mov	w0, #0x0                   	// #0
  403580:	ldp	x29, x30, [sp], #48
  403584:	ret
  403588:	sub	sp, sp, #0x10
  40358c:	str	x0, [sp, #8]
  403590:	ldr	x0, [sp, #8]
  403594:	ldr	w0, [x0, #8]
  403598:	cmp	w0, #0x0
  40359c:	b.ne	4035d8 <argp_usage@@Base+0x108>  // b.any
  4035a0:	ldr	x0, [sp, #8]
  4035a4:	ldr	x0, [x0]
  4035a8:	cmp	x0, #0x0
  4035ac:	b.ne	4035d8 <argp_usage@@Base+0x108>  // b.any
  4035b0:	ldr	x0, [sp, #8]
  4035b4:	ldr	x0, [x0, #32]
  4035b8:	cmp	x0, #0x0
  4035bc:	b.ne	4035d8 <argp_usage@@Base+0x108>  // b.any
  4035c0:	ldr	x0, [sp, #8]
  4035c4:	ldr	w0, [x0, #40]
  4035c8:	cmp	w0, #0x0
  4035cc:	b.ne	4035d8 <argp_usage@@Base+0x108>  // b.any
  4035d0:	mov	w0, #0x1                   	// #1
  4035d4:	b	4035dc <argp_usage@@Base+0x10c>
  4035d8:	mov	w0, #0x0                   	// #0
  4035dc:	add	sp, sp, #0x10
  4035e0:	ret
  4035e4:	stp	x29, x30, [sp, #-32]!
  4035e8:	mov	x29, sp
  4035ec:	str	x0, [sp, #24]
  4035f0:	str	x1, [sp, #16]
  4035f4:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4035f8:	add	x0, x0, #0x250
  4035fc:	ldr	x1, [x0]
  403600:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  403604:	add	x0, x0, #0x258
  403608:	ldr	x0, [x0]
  40360c:	mov	x4, x0
  403610:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  403614:	add	x3, x0, #0xdc8
  403618:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  40361c:	add	x2, x0, #0xdd0
  403620:	ldr	x0, [sp, #24]
  403624:	bl	403ddc <argp_usage@@Base+0x90c>
  403628:	nop
  40362c:	ldp	x29, x30, [sp], #32
  403630:	ret
  403634:	sub	sp, sp, #0x10
  403638:	str	x0, [sp, #8]
  40363c:	str	x1, [sp]
  403640:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  403644:	add	x0, x0, #0x248
  403648:	adrp	x1, 403000 <fprintf@plt+0x18a0>
  40364c:	add	x1, x1, #0x5e4
  403650:	str	x1, [x0]
  403654:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  403658:	add	x0, x0, #0x250
  40365c:	ldr	x1, [sp, #8]
  403660:	str	x1, [x0]
  403664:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  403668:	add	x0, x0, #0x258
  40366c:	ldr	x1, [sp]
  403670:	str	x1, [x0]
  403674:	nop
  403678:	add	sp, sp, #0x10
  40367c:	ret
  403680:	sub	sp, sp, #0x30
  403684:	str	x0, [sp, #8]
  403688:	ldr	x0, [sp, #8]
  40368c:	str	x0, [sp, #40]
  403690:	strb	wzr, [sp, #31]
  403694:	b	4036a4 <argp_usage@@Base+0x1d4>
  403698:	ldr	x0, [sp, #40]
  40369c:	add	x0, x0, #0x1
  4036a0:	str	x0, [sp, #40]
  4036a4:	ldr	x0, [sp, #40]
  4036a8:	ldrb	w0, [x0]
  4036ac:	cmp	w0, #0x2f
  4036b0:	b.eq	403698 <argp_usage@@Base+0x1c8>  // b.none
  4036b4:	ldr	x0, [sp, #40]
  4036b8:	str	x0, [sp, #32]
  4036bc:	b	403700 <argp_usage@@Base+0x230>
  4036c0:	ldr	x0, [sp, #32]
  4036c4:	ldrb	w0, [x0]
  4036c8:	cmp	w0, #0x2f
  4036cc:	b.ne	4036dc <argp_usage@@Base+0x20c>  // b.any
  4036d0:	mov	w0, #0x1                   	// #1
  4036d4:	strb	w0, [sp, #31]
  4036d8:	b	4036f4 <argp_usage@@Base+0x224>
  4036dc:	ldrb	w0, [sp, #31]
  4036e0:	cmp	w0, #0x0
  4036e4:	b.eq	4036f4 <argp_usage@@Base+0x224>  // b.none
  4036e8:	ldr	x0, [sp, #32]
  4036ec:	str	x0, [sp, #40]
  4036f0:	strb	wzr, [sp, #31]
  4036f4:	ldr	x0, [sp, #32]
  4036f8:	add	x0, x0, #0x1
  4036fc:	str	x0, [sp, #32]
  403700:	ldr	x0, [sp, #32]
  403704:	ldrb	w0, [x0]
  403708:	cmp	w0, #0x0
  40370c:	b.ne	4036c0 <argp_usage@@Base+0x1f0>  // b.any
  403710:	ldr	x0, [sp, #40]
  403714:	add	sp, sp, #0x30
  403718:	ret
  40371c:	stp	x29, x30, [sp, #-48]!
  403720:	mov	x29, sp
  403724:	str	x0, [sp, #24]
  403728:	str	xzr, [sp, #32]
  40372c:	ldr	x0, [sp, #24]
  403730:	bl	4014b0 <strlen@plt>
  403734:	str	x0, [sp, #40]
  403738:	b	403748 <argp_usage@@Base+0x278>
  40373c:	ldr	x0, [sp, #40]
  403740:	sub	x0, x0, #0x1
  403744:	str	x0, [sp, #40]
  403748:	ldr	x0, [sp, #40]
  40374c:	cmp	x0, #0x1
  403750:	b.ls	403770 <argp_usage@@Base+0x2a0>  // b.plast
  403754:	ldr	x0, [sp, #40]
  403758:	sub	x0, x0, #0x1
  40375c:	ldr	x1, [sp, #24]
  403760:	add	x0, x1, x0
  403764:	ldrb	w0, [x0]
  403768:	cmp	w0, #0x2f
  40376c:	b.eq	40373c <argp_usage@@Base+0x26c>  // b.none
  403770:	ldr	x0, [sp, #40]
  403774:	ldp	x29, x30, [sp], #48
  403778:	ret
  40377c:	stp	x29, x30, [sp, #-48]!
  403780:	mov	x29, sp
  403784:	str	x0, [sp, #24]
  403788:	ldr	x0, [sp, #24]
  40378c:	cmp	x0, #0x0
  403790:	b.ne	4037bc <argp_usage@@Base+0x2ec>  // b.any
  403794:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  403798:	add	x0, x0, #0x228
  40379c:	ldr	x0, [x0]
  4037a0:	mov	x3, x0
  4037a4:	mov	x2, #0x37                  	// #55
  4037a8:	mov	x1, #0x1                   	// #1
  4037ac:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  4037b0:	add	x0, x0, #0xde0
  4037b4:	bl	401690 <fwrite@plt>
  4037b8:	bl	401610 <abort@plt>
  4037bc:	mov	w1, #0x2f                  	// #47
  4037c0:	ldr	x0, [sp, #24]
  4037c4:	bl	4015f0 <strrchr@plt>
  4037c8:	str	x0, [sp, #40]
  4037cc:	ldr	x0, [sp, #40]
  4037d0:	cmp	x0, #0x0
  4037d4:	b.eq	4037e4 <argp_usage@@Base+0x314>  // b.none
  4037d8:	ldr	x0, [sp, #40]
  4037dc:	add	x0, x0, #0x1
  4037e0:	b	4037e8 <argp_usage@@Base+0x318>
  4037e4:	ldr	x0, [sp, #24]
  4037e8:	str	x0, [sp, #32]
  4037ec:	ldr	x1, [sp, #32]
  4037f0:	ldr	x0, [sp, #24]
  4037f4:	sub	x0, x1, x0
  4037f8:	cmp	x0, #0x6
  4037fc:	b.le	403864 <argp_usage@@Base+0x394>
  403800:	ldr	x0, [sp, #32]
  403804:	sub	x3, x0, #0x7
  403808:	mov	x2, #0x7                   	// #7
  40380c:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  403810:	add	x1, x0, #0xe18
  403814:	mov	x0, x3
  403818:	bl	401560 <strncmp@plt>
  40381c:	cmp	w0, #0x0
  403820:	b.ne	403864 <argp_usage@@Base+0x394>  // b.any
  403824:	ldr	x0, [sp, #32]
  403828:	str	x0, [sp, #24]
  40382c:	mov	x2, #0x3                   	// #3
  403830:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  403834:	add	x1, x0, #0xe20
  403838:	ldr	x0, [sp, #32]
  40383c:	bl	401560 <strncmp@plt>
  403840:	cmp	w0, #0x0
  403844:	b.ne	403864 <argp_usage@@Base+0x394>  // b.any
  403848:	ldr	x0, [sp, #32]
  40384c:	add	x0, x0, #0x3
  403850:	str	x0, [sp, #24]
  403854:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  403858:	add	x0, x0, #0x238
  40385c:	ldr	x1, [sp, #24]
  403860:	str	x1, [x0]
  403864:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  403868:	add	x0, x0, #0x260
  40386c:	ldr	x1, [sp, #24]
  403870:	str	x1, [x0]
  403874:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  403878:	add	x0, x0, #0x220
  40387c:	ldr	x1, [sp, #24]
  403880:	str	x1, [x0]
  403884:	nop
  403888:	ldp	x29, x30, [sp], #48
  40388c:	ret
  403890:	sub	sp, sp, #0x60
  403894:	stp	x29, x30, [sp, #32]
  403898:	add	x29, sp, #0x20
  40389c:	str	x0, [sp, #88]
  4038a0:	str	x1, [sp, #80]
  4038a4:	str	x2, [sp, #72]
  4038a8:	str	x3, [sp, #64]
  4038ac:	str	x4, [sp, #56]
  4038b0:	str	x5, [sp, #48]
  4038b4:	ldr	x0, [sp, #80]
  4038b8:	cmp	x0, #0x0
  4038bc:	b.eq	4038e0 <argp_usage@@Base+0x410>  // b.none
  4038c0:	ldr	x4, [sp, #64]
  4038c4:	ldr	x3, [sp, #72]
  4038c8:	ldr	x2, [sp, #80]
  4038cc:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  4038d0:	add	x1, x0, #0xe28
  4038d4:	ldr	x0, [sp, #88]
  4038d8:	bl	401760 <fprintf@plt>
  4038dc:	b	4038f8 <argp_usage@@Base+0x428>
  4038e0:	ldr	x3, [sp, #64]
  4038e4:	ldr	x2, [sp, #72]
  4038e8:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  4038ec:	add	x1, x0, #0xe38
  4038f0:	ldr	x0, [sp, #88]
  4038f4:	bl	401760 <fprintf@plt>
  4038f8:	mov	w3, #0x7df                 	// #2015
  4038fc:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  403900:	add	x2, x0, #0xe40
  403904:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  403908:	add	x1, x0, #0x168
  40390c:	ldr	x0, [sp, #88]
  403910:	bl	401760 <fprintf@plt>
  403914:	ldr	x3, [sp, #88]
  403918:	mov	x2, #0xca                  	// #202
  40391c:	mov	x1, #0x1                   	// #1
  403920:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  403924:	add	x0, x0, #0xe48
  403928:	bl	401690 <fwrite@plt>
  40392c:	ldr	x0, [sp, #48]
  403930:	cmp	x0, #0x9
  403934:	b.eq	403cb4 <argp_usage@@Base+0x7e4>  // b.none
  403938:	ldr	x0, [sp, #48]
  40393c:	cmp	x0, #0x9
  403940:	b.hi	403d40 <argp_usage@@Base+0x870>  // b.pmore
  403944:	ldr	x0, [sp, #48]
  403948:	cmp	x0, #0x8
  40394c:	b.eq	403c3c <argp_usage@@Base+0x76c>  // b.none
  403950:	ldr	x0, [sp, #48]
  403954:	cmp	x0, #0x8
  403958:	b.hi	403d40 <argp_usage@@Base+0x870>  // b.pmore
  40395c:	ldr	x0, [sp, #48]
  403960:	cmp	x0, #0x7
  403964:	b.eq	403bbc <argp_usage@@Base+0x6ec>  // b.none
  403968:	ldr	x0, [sp, #48]
  40396c:	cmp	x0, #0x7
  403970:	b.hi	403d40 <argp_usage@@Base+0x870>  // b.pmore
  403974:	ldr	x0, [sp, #48]
  403978:	cmp	x0, #0x6
  40397c:	b.eq	403b4c <argp_usage@@Base+0x67c>  // b.none
  403980:	ldr	x0, [sp, #48]
  403984:	cmp	x0, #0x6
  403988:	b.hi	403d40 <argp_usage@@Base+0x870>  // b.pmore
  40398c:	ldr	x0, [sp, #48]
  403990:	cmp	x0, #0x5
  403994:	b.eq	403aec <argp_usage@@Base+0x61c>  // b.none
  403998:	ldr	x0, [sp, #48]
  40399c:	cmp	x0, #0x5
  4039a0:	b.hi	403d40 <argp_usage@@Base+0x870>  // b.pmore
  4039a4:	ldr	x0, [sp, #48]
  4039a8:	cmp	x0, #0x4
  4039ac:	b.eq	403a9c <argp_usage@@Base+0x5cc>  // b.none
  4039b0:	ldr	x0, [sp, #48]
  4039b4:	cmp	x0, #0x4
  4039b8:	b.hi	403d40 <argp_usage@@Base+0x870>  // b.pmore
  4039bc:	ldr	x0, [sp, #48]
  4039c0:	cmp	x0, #0x3
  4039c4:	b.eq	403a5c <argp_usage@@Base+0x58c>  // b.none
  4039c8:	ldr	x0, [sp, #48]
  4039cc:	cmp	x0, #0x3
  4039d0:	b.hi	403d40 <argp_usage@@Base+0x870>  // b.pmore
  4039d4:	ldr	x0, [sp, #48]
  4039d8:	cmp	x0, #0x2
  4039dc:	b.eq	403a2c <argp_usage@@Base+0x55c>  // b.none
  4039e0:	ldr	x0, [sp, #48]
  4039e4:	cmp	x0, #0x2
  4039e8:	b.hi	403d40 <argp_usage@@Base+0x870>  // b.pmore
  4039ec:	ldr	x0, [sp, #48]
  4039f0:	cmp	x0, #0x0
  4039f4:	b.eq	403a08 <argp_usage@@Base+0x538>  // b.none
  4039f8:	ldr	x0, [sp, #48]
  4039fc:	cmp	x0, #0x1
  403a00:	b.eq	403a0c <argp_usage@@Base+0x53c>  // b.none
  403a04:	b	403d40 <argp_usage@@Base+0x870>
  403a08:	bl	401610 <abort@plt>
  403a0c:	ldr	x0, [sp, #56]
  403a10:	ldr	x0, [x0]
  403a14:	mov	x2, x0
  403a18:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  403a1c:	add	x1, x0, #0xf18
  403a20:	ldr	x0, [sp, #88]
  403a24:	bl	401760 <fprintf@plt>
  403a28:	b	403dcc <argp_usage@@Base+0x8fc>
  403a2c:	ldr	x0, [sp, #56]
  403a30:	ldr	x1, [x0]
  403a34:	ldr	x0, [sp, #56]
  403a38:	add	x0, x0, #0x8
  403a3c:	ldr	x0, [x0]
  403a40:	mov	x3, x0
  403a44:	mov	x2, x1
  403a48:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  403a4c:	add	x1, x0, #0xf28
  403a50:	ldr	x0, [sp, #88]
  403a54:	bl	401760 <fprintf@plt>
  403a58:	b	403dcc <argp_usage@@Base+0x8fc>
  403a5c:	ldr	x0, [sp, #56]
  403a60:	ldr	x1, [x0]
  403a64:	ldr	x0, [sp, #56]
  403a68:	add	x0, x0, #0x8
  403a6c:	ldr	x2, [x0]
  403a70:	ldr	x0, [sp, #56]
  403a74:	add	x0, x0, #0x10
  403a78:	ldr	x0, [x0]
  403a7c:	mov	x4, x0
  403a80:	mov	x3, x2
  403a84:	mov	x2, x1
  403a88:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  403a8c:	add	x1, x0, #0xf40
  403a90:	ldr	x0, [sp, #88]
  403a94:	bl	401760 <fprintf@plt>
  403a98:	b	403dcc <argp_usage@@Base+0x8fc>
  403a9c:	ldr	x0, [sp, #56]
  403aa0:	ldr	x1, [x0]
  403aa4:	ldr	x0, [sp, #56]
  403aa8:	add	x0, x0, #0x8
  403aac:	ldr	x2, [x0]
  403ab0:	ldr	x0, [sp, #56]
  403ab4:	add	x0, x0, #0x10
  403ab8:	ldr	x3, [x0]
  403abc:	ldr	x0, [sp, #56]
  403ac0:	add	x0, x0, #0x18
  403ac4:	ldr	x0, [x0]
  403ac8:	mov	x5, x0
  403acc:	mov	x4, x3
  403ad0:	mov	x3, x2
  403ad4:	mov	x2, x1
  403ad8:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  403adc:	add	x1, x0, #0xf60
  403ae0:	ldr	x0, [sp, #88]
  403ae4:	bl	401760 <fprintf@plt>
  403ae8:	b	403dcc <argp_usage@@Base+0x8fc>
  403aec:	ldr	x0, [sp, #56]
  403af0:	ldr	x1, [x0]
  403af4:	ldr	x0, [sp, #56]
  403af8:	add	x0, x0, #0x8
  403afc:	ldr	x2, [x0]
  403b00:	ldr	x0, [sp, #56]
  403b04:	add	x0, x0, #0x10
  403b08:	ldr	x3, [x0]
  403b0c:	ldr	x0, [sp, #56]
  403b10:	add	x0, x0, #0x18
  403b14:	ldr	x4, [x0]
  403b18:	ldr	x0, [sp, #56]
  403b1c:	add	x0, x0, #0x20
  403b20:	ldr	x0, [x0]
  403b24:	mov	x6, x0
  403b28:	mov	x5, x4
  403b2c:	mov	x4, x3
  403b30:	mov	x3, x2
  403b34:	mov	x2, x1
  403b38:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  403b3c:	add	x1, x0, #0xf80
  403b40:	ldr	x0, [sp, #88]
  403b44:	bl	401760 <fprintf@plt>
  403b48:	b	403dcc <argp_usage@@Base+0x8fc>
  403b4c:	ldr	x0, [sp, #56]
  403b50:	ldr	x1, [x0]
  403b54:	ldr	x0, [sp, #56]
  403b58:	add	x0, x0, #0x8
  403b5c:	ldr	x2, [x0]
  403b60:	ldr	x0, [sp, #56]
  403b64:	add	x0, x0, #0x10
  403b68:	ldr	x3, [x0]
  403b6c:	ldr	x0, [sp, #56]
  403b70:	add	x0, x0, #0x18
  403b74:	ldr	x4, [x0]
  403b78:	ldr	x0, [sp, #56]
  403b7c:	add	x0, x0, #0x20
  403b80:	ldr	x5, [x0]
  403b84:	ldr	x0, [sp, #56]
  403b88:	add	x0, x0, #0x28
  403b8c:	ldr	x0, [x0]
  403b90:	mov	x7, x0
  403b94:	mov	x6, x5
  403b98:	mov	x5, x4
  403b9c:	mov	x4, x3
  403ba0:	mov	x3, x2
  403ba4:	mov	x2, x1
  403ba8:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  403bac:	add	x1, x0, #0xfa8
  403bb0:	ldr	x0, [sp, #88]
  403bb4:	bl	401760 <fprintf@plt>
  403bb8:	b	403dcc <argp_usage@@Base+0x8fc>
  403bbc:	ldr	x0, [sp, #56]
  403bc0:	ldr	x1, [x0]
  403bc4:	ldr	x0, [sp, #56]
  403bc8:	add	x0, x0, #0x8
  403bcc:	ldr	x2, [x0]
  403bd0:	ldr	x0, [sp, #56]
  403bd4:	add	x0, x0, #0x10
  403bd8:	ldr	x3, [x0]
  403bdc:	ldr	x0, [sp, #56]
  403be0:	add	x0, x0, #0x18
  403be4:	ldr	x4, [x0]
  403be8:	ldr	x0, [sp, #56]
  403bec:	add	x0, x0, #0x20
  403bf0:	ldr	x5, [x0]
  403bf4:	ldr	x0, [sp, #56]
  403bf8:	add	x0, x0, #0x28
  403bfc:	ldr	x6, [x0]
  403c00:	ldr	x0, [sp, #56]
  403c04:	add	x0, x0, #0x30
  403c08:	ldr	x0, [x0]
  403c0c:	str	x0, [sp]
  403c10:	mov	x7, x6
  403c14:	mov	x6, x5
  403c18:	mov	x5, x4
  403c1c:	mov	x4, x3
  403c20:	mov	x3, x2
  403c24:	mov	x2, x1
  403c28:	adrp	x0, 40a000 <argp_failure@@Base+0x2634>
  403c2c:	add	x1, x0, #0xfd0
  403c30:	ldr	x0, [sp, #88]
  403c34:	bl	401760 <fprintf@plt>
  403c38:	b	403dcc <argp_usage@@Base+0x8fc>
  403c3c:	ldr	x0, [sp, #56]
  403c40:	ldr	x2, [x0]
  403c44:	ldr	x0, [sp, #56]
  403c48:	add	x0, x0, #0x8
  403c4c:	ldr	x3, [x0]
  403c50:	ldr	x0, [sp, #56]
  403c54:	add	x0, x0, #0x10
  403c58:	ldr	x4, [x0]
  403c5c:	ldr	x0, [sp, #56]
  403c60:	add	x0, x0, #0x18
  403c64:	ldr	x5, [x0]
  403c68:	ldr	x0, [sp, #56]
  403c6c:	add	x0, x0, #0x20
  403c70:	ldr	x6, [x0]
  403c74:	ldr	x0, [sp, #56]
  403c78:	add	x0, x0, #0x28
  403c7c:	ldr	x7, [x0]
  403c80:	ldr	x0, [sp, #56]
  403c84:	add	x0, x0, #0x30
  403c88:	ldr	x0, [x0]
  403c8c:	ldr	x1, [sp, #56]
  403c90:	add	x1, x1, #0x38
  403c94:	ldr	x1, [x1]
  403c98:	str	x1, [sp, #8]
  403c9c:	str	x0, [sp]
  403ca0:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  403ca4:	add	x1, x0, #0x0
  403ca8:	ldr	x0, [sp, #88]
  403cac:	bl	401760 <fprintf@plt>
  403cb0:	b	403dcc <argp_usage@@Base+0x8fc>
  403cb4:	ldr	x0, [sp, #56]
  403cb8:	ldr	x8, [x0]
  403cbc:	ldr	x0, [sp, #56]
  403cc0:	add	x0, x0, #0x8
  403cc4:	ldr	x3, [x0]
  403cc8:	ldr	x0, [sp, #56]
  403ccc:	add	x0, x0, #0x10
  403cd0:	ldr	x4, [x0]
  403cd4:	ldr	x0, [sp, #56]
  403cd8:	add	x0, x0, #0x18
  403cdc:	ldr	x5, [x0]
  403ce0:	ldr	x0, [sp, #56]
  403ce4:	add	x0, x0, #0x20
  403ce8:	ldr	x6, [x0]
  403cec:	ldr	x0, [sp, #56]
  403cf0:	add	x0, x0, #0x28
  403cf4:	ldr	x7, [x0]
  403cf8:	ldr	x0, [sp, #56]
  403cfc:	add	x0, x0, #0x30
  403d00:	ldr	x0, [x0]
  403d04:	ldr	x1, [sp, #56]
  403d08:	add	x1, x1, #0x38
  403d0c:	ldr	x1, [x1]
  403d10:	ldr	x2, [sp, #56]
  403d14:	add	x2, x2, #0x40
  403d18:	ldr	x2, [x2]
  403d1c:	str	x2, [sp, #16]
  403d20:	str	x1, [sp, #8]
  403d24:	str	x0, [sp]
  403d28:	mov	x2, x8
  403d2c:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  403d30:	add	x1, x0, #0x30
  403d34:	ldr	x0, [sp, #88]
  403d38:	bl	401760 <fprintf@plt>
  403d3c:	b	403dcc <argp_usage@@Base+0x8fc>
  403d40:	ldr	x0, [sp, #56]
  403d44:	ldr	x8, [x0]
  403d48:	ldr	x0, [sp, #56]
  403d4c:	add	x0, x0, #0x8
  403d50:	ldr	x3, [x0]
  403d54:	ldr	x0, [sp, #56]
  403d58:	add	x0, x0, #0x10
  403d5c:	ldr	x4, [x0]
  403d60:	ldr	x0, [sp, #56]
  403d64:	add	x0, x0, #0x18
  403d68:	ldr	x5, [x0]
  403d6c:	ldr	x0, [sp, #56]
  403d70:	add	x0, x0, #0x20
  403d74:	ldr	x6, [x0]
  403d78:	ldr	x0, [sp, #56]
  403d7c:	add	x0, x0, #0x28
  403d80:	ldr	x7, [x0]
  403d84:	ldr	x0, [sp, #56]
  403d88:	add	x0, x0, #0x30
  403d8c:	ldr	x0, [x0]
  403d90:	ldr	x1, [sp, #56]
  403d94:	add	x1, x1, #0x38
  403d98:	ldr	x1, [x1]
  403d9c:	ldr	x2, [sp, #56]
  403da0:	add	x2, x2, #0x40
  403da4:	ldr	x2, [x2]
  403da8:	str	x2, [sp, #16]
  403dac:	str	x1, [sp, #8]
  403db0:	str	x0, [sp]
  403db4:	mov	x2, x8
  403db8:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  403dbc:	add	x1, x0, #0x68
  403dc0:	ldr	x0, [sp, #88]
  403dc4:	bl	401760 <fprintf@plt>
  403dc8:	nop
  403dcc:	nop
  403dd0:	ldp	x29, x30, [sp, #32]
  403dd4:	add	sp, sp, #0x60
  403dd8:	ret
  403ddc:	stp	x29, x30, [sp, #-80]!
  403de0:	mov	x29, sp
  403de4:	str	x0, [sp, #56]
  403de8:	str	x1, [sp, #48]
  403dec:	str	x2, [sp, #40]
  403df0:	str	x3, [sp, #32]
  403df4:	str	x4, [sp, #24]
  403df8:	str	xzr, [sp, #72]
  403dfc:	b	403e0c <argp_usage@@Base+0x93c>
  403e00:	ldr	x0, [sp, #72]
  403e04:	add	x0, x0, #0x1
  403e08:	str	x0, [sp, #72]
  403e0c:	ldr	x0, [sp, #72]
  403e10:	lsl	x0, x0, #3
  403e14:	ldr	x1, [sp, #24]
  403e18:	add	x0, x1, x0
  403e1c:	ldr	x0, [x0]
  403e20:	cmp	x0, #0x0
  403e24:	b.ne	403e00 <argp_usage@@Base+0x930>  // b.any
  403e28:	ldr	x5, [sp, #72]
  403e2c:	ldr	x4, [sp, #24]
  403e30:	ldr	x3, [sp, #32]
  403e34:	ldr	x2, [sp, #40]
  403e38:	ldr	x1, [sp, #48]
  403e3c:	ldr	x0, [sp, #56]
  403e40:	bl	403890 <argp_usage@@Base+0x3c0>
  403e44:	nop
  403e48:	ldp	x29, x30, [sp], #80
  403e4c:	ret
  403e50:	stp	x29, x30, [sp, #-160]!
  403e54:	mov	x29, sp
  403e58:	str	x19, [sp, #16]
  403e5c:	str	x0, [sp, #56]
  403e60:	str	x1, [sp, #48]
  403e64:	str	x2, [sp, #40]
  403e68:	str	x3, [sp, #32]
  403e6c:	mov	x19, x4
  403e70:	str	xzr, [sp, #152]
  403e74:	b	403e84 <argp_usage@@Base+0x9b4>
  403e78:	ldr	x0, [sp, #152]
  403e7c:	add	x0, x0, #0x1
  403e80:	str	x0, [sp, #152]
  403e84:	ldr	x0, [sp, #152]
  403e88:	cmp	x0, #0x9
  403e8c:	b.hi	403f0c <argp_usage@@Base+0xa3c>  // b.pmore
  403e90:	ldr	w1, [x19, #24]
  403e94:	ldr	x0, [x19]
  403e98:	cmp	w1, #0x0
  403e9c:	b.lt	403eb0 <argp_usage@@Base+0x9e0>  // b.tstop
  403ea0:	add	x1, x0, #0xf
  403ea4:	and	x1, x1, #0xfffffffffffffff8
  403ea8:	str	x1, [x19]
  403eac:	b	403ee0 <argp_usage@@Base+0xa10>
  403eb0:	add	w2, w1, #0x8
  403eb4:	str	w2, [x19, #24]
  403eb8:	ldr	w2, [x19, #24]
  403ebc:	cmp	w2, #0x0
  403ec0:	b.le	403ed4 <argp_usage@@Base+0xa04>
  403ec4:	add	x1, x0, #0xf
  403ec8:	and	x1, x1, #0xfffffffffffffff8
  403ecc:	str	x1, [x19]
  403ed0:	b	403ee0 <argp_usage@@Base+0xa10>
  403ed4:	ldr	x2, [x19, #8]
  403ed8:	sxtw	x0, w1
  403edc:	add	x0, x2, x0
  403ee0:	ldr	x2, [x0]
  403ee4:	ldr	x0, [sp, #152]
  403ee8:	lsl	x0, x0, #3
  403eec:	add	x1, sp, #0x48
  403ef0:	str	x2, [x1, x0]
  403ef4:	ldr	x0, [sp, #152]
  403ef8:	lsl	x0, x0, #3
  403efc:	add	x1, sp, #0x48
  403f00:	ldr	x0, [x1, x0]
  403f04:	cmp	x0, #0x0
  403f08:	b.ne	403e78 <argp_usage@@Base+0x9a8>  // b.any
  403f0c:	add	x0, sp, #0x48
  403f10:	ldr	x5, [sp, #152]
  403f14:	mov	x4, x0
  403f18:	ldr	x3, [sp, #32]
  403f1c:	ldr	x2, [sp, #40]
  403f20:	ldr	x1, [sp, #48]
  403f24:	ldr	x0, [sp, #56]
  403f28:	bl	403890 <argp_usage@@Base+0x3c0>
  403f2c:	nop
  403f30:	ldr	x19, [sp, #16]
  403f34:	ldp	x29, x30, [sp], #160
  403f38:	ret
  403f3c:	stp	x29, x30, [sp, #-272]!
  403f40:	mov	x29, sp
  403f44:	str	x0, [sp, #72]
  403f48:	str	x1, [sp, #64]
  403f4c:	str	x2, [sp, #56]
  403f50:	str	x3, [sp, #48]
  403f54:	str	x4, [sp, #240]
  403f58:	str	x5, [sp, #248]
  403f5c:	str	x6, [sp, #256]
  403f60:	str	x7, [sp, #264]
  403f64:	str	q0, [sp, #112]
  403f68:	str	q1, [sp, #128]
  403f6c:	str	q2, [sp, #144]
  403f70:	str	q3, [sp, #160]
  403f74:	str	q4, [sp, #176]
  403f78:	str	q5, [sp, #192]
  403f7c:	str	q6, [sp, #208]
  403f80:	str	q7, [sp, #224]
  403f84:	add	x0, sp, #0x110
  403f88:	str	x0, [sp, #80]
  403f8c:	add	x0, sp, #0x110
  403f90:	str	x0, [sp, #88]
  403f94:	add	x0, sp, #0xf0
  403f98:	str	x0, [sp, #96]
  403f9c:	mov	w0, #0xffffffe0            	// #-32
  403fa0:	str	w0, [sp, #104]
  403fa4:	mov	w0, #0xffffff80            	// #-128
  403fa8:	str	w0, [sp, #108]
  403fac:	add	x2, sp, #0x10
  403fb0:	add	x3, sp, #0x50
  403fb4:	ldp	x0, x1, [x3]
  403fb8:	stp	x0, x1, [x2]
  403fbc:	ldp	x0, x1, [x3, #16]
  403fc0:	stp	x0, x1, [x2, #16]
  403fc4:	add	x0, sp, #0x10
  403fc8:	mov	x4, x0
  403fcc:	ldr	x3, [sp, #48]
  403fd0:	ldr	x2, [sp, #56]
  403fd4:	ldr	x1, [sp, #64]
  403fd8:	ldr	x0, [sp, #72]
  403fdc:	bl	403e50 <argp_usage@@Base+0x980>
  403fe0:	nop
  403fe4:	ldp	x29, x30, [sp], #272
  403fe8:	ret
  403fec:	stp	x29, x30, [sp, #-16]!
  403ff0:	mov	x29, sp
  403ff4:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  403ff8:	add	x1, x0, #0xa8
  403ffc:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  404000:	add	x0, x0, #0xc0
  404004:	bl	401710 <printf@plt>
  404008:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  40400c:	add	x2, x0, #0xd8
  404010:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  404014:	add	x1, x0, #0x100
  404018:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  40401c:	add	x0, x0, #0x110
  404020:	bl	401710 <printf@plt>
  404024:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  404028:	add	x0, x0, #0x230
  40402c:	ldr	x0, [x0]
  404030:	mov	x3, x0
  404034:	mov	x2, #0x3f                  	// #63
  404038:	mov	x1, #0x1                   	// #1
  40403c:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  404040:	add	x0, x0, #0x128
  404044:	bl	401690 <fwrite@plt>
  404048:	nop
  40404c:	ldp	x29, x30, [sp], #16
  404050:	ret
  404054:	stp	x29, x30, [sp, #-48]!
  404058:	mov	x29, sp
  40405c:	str	xzr, [sp, #40]
  404060:	mov	x0, #0x22                  	// #34
  404064:	str	x0, [sp, #16]
  404068:	add	x0, sp, #0x10
  40406c:	mov	x1, x0
  404070:	ldr	x0, [sp, #40]
  404074:	bl	407e30 <argp_failure@@Base+0x464>
  404078:	str	x0, [sp, #40]
  40407c:	ldr	x0, [sp, #16]
  404080:	sub	x0, x0, #0x1
  404084:	str	x0, [sp, #32]
  404088:	ldr	x0, [sp, #32]
  40408c:	sub	x0, x0, #0x1
  404090:	ldr	x1, [sp, #40]
  404094:	add	x0, x1, x0
  404098:	strb	wzr, [x0]
  40409c:	bl	401730 <__errno_location@plt>
  4040a0:	str	wzr, [x0]
  4040a4:	ldr	x1, [sp, #32]
  4040a8:	ldr	x0, [sp, #40]
  4040ac:	bl	4016c0 <gethostname@plt>
  4040b0:	cmp	w0, #0x0
  4040b4:	b.ne	4040d8 <argp_usage@@Base+0xc08>  // b.any
  4040b8:	ldr	x0, [sp, #32]
  4040bc:	sub	x0, x0, #0x1
  4040c0:	ldr	x1, [sp, #40]
  4040c4:	add	x0, x1, x0
  4040c8:	ldrb	w0, [x0]
  4040cc:	cmp	w0, #0x0
  4040d0:	b.ne	404068 <argp_usage@@Base+0xb98>  // b.any
  4040d4:	b	404144 <argp_usage@@Base+0xc74>
  4040d8:	bl	401730 <__errno_location@plt>
  4040dc:	ldr	w0, [x0]
  4040e0:	cmp	w0, #0x0
  4040e4:	b.eq	404068 <argp_usage@@Base+0xb98>  // b.none
  4040e8:	bl	401730 <__errno_location@plt>
  4040ec:	ldr	w0, [x0]
  4040f0:	cmp	w0, #0x24
  4040f4:	b.eq	404068 <argp_usage@@Base+0xb98>  // b.none
  4040f8:	bl	401730 <__errno_location@plt>
  4040fc:	ldr	w0, [x0]
  404100:	cmp	w0, #0x16
  404104:	b.eq	404068 <argp_usage@@Base+0xb98>  // b.none
  404108:	bl	401730 <__errno_location@plt>
  40410c:	ldr	w0, [x0]
  404110:	cmp	w0, #0xc
  404114:	b.eq	404068 <argp_usage@@Base+0xb98>  // b.none
  404118:	bl	401730 <__errno_location@plt>
  40411c:	ldr	w0, [x0]
  404120:	str	w0, [sp, #28]
  404124:	ldr	x0, [sp, #40]
  404128:	bl	401650 <free@plt>
  40412c:	bl	401730 <__errno_location@plt>
  404130:	mov	x1, x0
  404134:	ldr	w0, [sp, #28]
  404138:	str	w0, [x1]
  40413c:	mov	x0, #0x0                   	// #0
  404140:	b	404148 <argp_usage@@Base+0xc78>
  404144:	ldr	x0, [sp, #40]
  404148:	ldp	x29, x30, [sp], #48
  40414c:	ret
  404150:	stp	x29, x30, [sp, #-64]!
  404154:	mov	x29, sp
  404158:	str	w0, [sp, #60]
  40415c:	str	x1, [sp, #48]
  404160:	str	x2, [sp, #40]
  404164:	str	x3, [sp, #32]
  404168:	str	x4, [sp, #24]
  40416c:	mov	w6, #0x0                   	// #0
  404170:	mov	w5, #0x0                   	// #0
  404174:	ldr	x4, [sp, #24]
  404178:	ldr	x3, [sp, #32]
  40417c:	ldr	x2, [sp, #40]
  404180:	ldr	x1, [sp, #48]
  404184:	ldr	w0, [sp, #60]
  404188:	bl	409778 <argp_failure@@Base+0x1dac>
  40418c:	ldp	x29, x30, [sp], #64
  404190:	ret
  404194:	stp	x29, x30, [sp, #-64]!
  404198:	mov	x29, sp
  40419c:	str	w0, [sp, #60]
  4041a0:	str	x1, [sp, #48]
  4041a4:	str	x2, [sp, #40]
  4041a8:	str	x3, [sp, #32]
  4041ac:	str	x4, [sp, #24]
  4041b0:	str	x5, [sp, #16]
  4041b4:	mov	w7, #0x0                   	// #0
  4041b8:	ldr	x6, [sp, #16]
  4041bc:	mov	w5, #0x0                   	// #0
  4041c0:	ldr	x4, [sp, #24]
  4041c4:	ldr	x3, [sp, #32]
  4041c8:	ldr	x2, [sp, #40]
  4041cc:	ldr	x1, [sp, #48]
  4041d0:	ldr	w0, [sp, #60]
  4041d4:	bl	408284 <argp_failure@@Base+0x8b8>
  4041d8:	ldp	x29, x30, [sp], #64
  4041dc:	ret
  4041e0:	stp	x29, x30, [sp, #-64]!
  4041e4:	mov	x29, sp
  4041e8:	str	w0, [sp, #60]
  4041ec:	str	x1, [sp, #48]
  4041f0:	str	x2, [sp, #40]
  4041f4:	str	x3, [sp, #32]
  4041f8:	str	x4, [sp, #24]
  4041fc:	mov	w6, #0x0                   	// #0
  404200:	mov	w5, #0x1                   	// #1
  404204:	ldr	x4, [sp, #24]
  404208:	ldr	x3, [sp, #32]
  40420c:	ldr	x2, [sp, #40]
  404210:	ldr	x1, [sp, #48]
  404214:	ldr	w0, [sp, #60]
  404218:	bl	409778 <argp_failure@@Base+0x1dac>
  40421c:	ldp	x29, x30, [sp], #64
  404220:	ret
  404224:	stp	x29, x30, [sp, #-64]!
  404228:	mov	x29, sp
  40422c:	str	w0, [sp, #60]
  404230:	str	x1, [sp, #48]
  404234:	str	x2, [sp, #40]
  404238:	str	x3, [sp, #32]
  40423c:	str	x4, [sp, #24]
  404240:	str	x5, [sp, #16]
  404244:	mov	w7, #0x0                   	// #0
  404248:	ldr	x6, [sp, #16]
  40424c:	mov	w5, #0x1                   	// #1
  404250:	ldr	x4, [sp, #24]
  404254:	ldr	x3, [sp, #32]
  404258:	ldr	x2, [sp, #40]
  40425c:	ldr	x1, [sp, #48]
  404260:	ldr	w0, [sp, #60]
  404264:	bl	408284 <argp_failure@@Base+0x8b8>
  404268:	ldp	x29, x30, [sp], #64
  40426c:	ret
  404270:	stp	x29, x30, [sp, #-48]!
  404274:	mov	x29, sp
  404278:	str	x0, [sp, #24]
  40427c:	str	x1, [sp, #16]
  404280:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  404284:	add	x0, x0, #0x220
  404288:	str	x0, [sp, #40]
  40428c:	b	404314 <argp_usage@@Base+0xe44>
  404290:	ldr	x0, [sp, #40]
  404294:	ldr	w0, [x0, #8]
  404298:	cmp	w0, #0x0
  40429c:	b.ne	404304 <argp_usage@@Base+0xe34>  // b.any
  4042a0:	ldr	x0, [sp, #40]
  4042a4:	ldr	x0, [x0, #16]
  4042a8:	cmp	x0, #0x20
  4042ac:	b.eq	404304 <argp_usage@@Base+0xe34>  // b.none
  4042b0:	ldr	x0, [sp, #40]
  4042b4:	ldr	x0, [x0, #16]
  4042b8:	ldr	x1, [sp, #16]
  4042bc:	add	x0, x1, x0
  4042c0:	ldr	w1, [x0]
  4042c4:	ldr	x0, [sp, #16]
  4042c8:	ldr	w0, [x0, #32]
  4042cc:	cmp	w1, w0
  4042d0:	b.lt	404308 <argp_usage@@Base+0xe38>  // b.tstop
  4042d4:	ldr	x0, [sp, #40]
  4042d8:	ldr	x0, [x0]
  4042dc:	mov	x5, x0
  4042e0:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4042e4:	add	x4, x0, #0x218
  4042e8:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4042ec:	add	x3, x0, #0x310
  4042f0:	mov	w2, #0x0                   	// #0
  4042f4:	mov	w1, #0x0                   	// #0
  4042f8:	ldr	x0, [sp, #24]
  4042fc:	bl	4079cc <argp_failure@@Base>
  404300:	b	404358 <argp_usage@@Base+0xe88>
  404304:	nop
  404308:	ldr	x0, [sp, #40]
  40430c:	add	x0, x0, #0x18
  404310:	str	x0, [sp, #40]
  404314:	ldr	x0, [sp, #40]
  404318:	ldr	x0, [x0]
  40431c:	cmp	x0, #0x0
  404320:	b.ne	404290 <argp_usage@@Base+0xdc0>  // b.any
  404324:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  404328:	add	x0, x0, #0x1e0
  40432c:	ldr	x1, [sp, #16]
  404330:	ldp	x2, x3, [x1]
  404334:	stp	x2, x3, [x0]
  404338:	ldp	x2, x3, [x1, #16]
  40433c:	stp	x2, x3, [x0, #16]
  404340:	ldr	x1, [x1, #32]
  404344:	str	x1, [x0, #32]
  404348:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  40434c:	add	x0, x0, #0x1e0
  404350:	mov	w1, #0x1                   	// #1
  404354:	str	w1, [x0, #36]
  404358:	ldp	x29, x30, [sp], #48
  40435c:	ret
  404360:	stp	x29, x30, [sp, #-112]!
  404364:	mov	x29, sp
  404368:	str	x0, [sp, #24]
  40436c:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  404370:	add	x0, x0, #0x348
  404374:	bl	401750 <getenv@plt>
  404378:	str	x0, [sp, #104]
  40437c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  404380:	add	x1, x0, #0x1e0
  404384:	add	x0, sp, #0x20
  404388:	ldp	x2, x3, [x1]
  40438c:	stp	x2, x3, [x0]
  404390:	ldp	x2, x3, [x1, #16]
  404394:	stp	x2, x3, [x0, #16]
  404398:	ldr	x1, [x1, #32]
  40439c:	str	x1, [x0, #32]
  4043a0:	ldr	x0, [sp, #104]
  4043a4:	cmp	x0, #0x0
  4043a8:	b.eq	404818 <argp_usage@@Base+0x1348>  // b.none
  4043ac:	b	4047f8 <argp_usage@@Base+0x1328>
  4043b0:	ldr	x0, [sp, #104]
  4043b4:	add	x0, x0, #0x1
  4043b8:	str	x0, [sp, #104]
  4043bc:	bl	401640 <__ctype_b_loc@plt>
  4043c0:	ldr	x1, [x0]
  4043c4:	ldr	x0, [sp, #104]
  4043c8:	ldrb	w0, [x0]
  4043cc:	and	x0, x0, #0xff
  4043d0:	lsl	x0, x0, #1
  4043d4:	add	x0, x1, x0
  4043d8:	ldrh	w0, [x0]
  4043dc:	and	w0, w0, #0x2000
  4043e0:	cmp	w0, #0x0
  4043e4:	b.ne	4043b0 <argp_usage@@Base+0xee0>  // b.any
  4043e8:	bl	401640 <__ctype_b_loc@plt>
  4043ec:	ldr	x1, [x0]
  4043f0:	ldr	x0, [sp, #104]
  4043f4:	ldrb	w0, [x0]
  4043f8:	and	x0, x0, #0xff
  4043fc:	lsl	x0, x0, #1
  404400:	add	x0, x1, x0
  404404:	ldrh	w0, [x0]
  404408:	and	w0, w0, #0x400
  40440c:	cmp	w0, #0x0
  404410:	b.eq	4047c8 <argp_usage@@Base+0x12f8>  // b.none
  404414:	str	wzr, [sp, #84]
  404418:	str	wzr, [sp, #80]
  40441c:	ldr	x0, [sp, #104]
  404420:	str	x0, [sp, #72]
  404424:	b	404434 <argp_usage@@Base+0xf64>
  404428:	ldr	x0, [sp, #72]
  40442c:	add	x0, x0, #0x1
  404430:	str	x0, [sp, #72]
  404434:	bl	401640 <__ctype_b_loc@plt>
  404438:	ldr	x1, [x0]
  40443c:	ldr	x0, [sp, #72]
  404440:	ldrb	w0, [x0]
  404444:	and	x0, x0, #0xff
  404448:	lsl	x0, x0, #1
  40444c:	add	x0, x1, x0
  404450:	ldrh	w0, [x0]
  404454:	and	w0, w0, #0x8
  404458:	cmp	w0, #0x0
  40445c:	b.ne	404428 <argp_usage@@Base+0xf58>  // b.any
  404460:	ldr	x0, [sp, #72]
  404464:	ldrb	w0, [x0]
  404468:	cmp	w0, #0x2d
  40446c:	b.eq	404428 <argp_usage@@Base+0xf58>  // b.none
  404470:	ldr	x0, [sp, #72]
  404474:	ldrb	w0, [x0]
  404478:	cmp	w0, #0x5f
  40447c:	b.eq	404428 <argp_usage@@Base+0xf58>  // b.none
  404480:	ldr	x1, [sp, #72]
  404484:	ldr	x0, [sp, #104]
  404488:	sub	x0, x1, x0
  40448c:	str	x0, [sp, #96]
  404490:	b	4044a0 <argp_usage@@Base+0xfd0>
  404494:	ldr	x0, [sp, #72]
  404498:	add	x0, x0, #0x1
  40449c:	str	x0, [sp, #72]
  4044a0:	bl	401640 <__ctype_b_loc@plt>
  4044a4:	ldr	x1, [x0]
  4044a8:	ldr	x0, [sp, #72]
  4044ac:	ldrb	w0, [x0]
  4044b0:	and	x0, x0, #0xff
  4044b4:	lsl	x0, x0, #1
  4044b8:	add	x0, x1, x0
  4044bc:	ldrh	w0, [x0]
  4044c0:	and	w0, w0, #0x2000
  4044c4:	cmp	w0, #0x0
  4044c8:	b.ne	404494 <argp_usage@@Base+0xfc4>  // b.any
  4044cc:	ldr	x0, [sp, #72]
  4044d0:	ldrb	w0, [x0]
  4044d4:	cmp	w0, #0x0
  4044d8:	b.eq	4044ec <argp_usage@@Base+0x101c>  // b.none
  4044dc:	ldr	x0, [sp, #72]
  4044e0:	ldrb	w0, [x0]
  4044e4:	cmp	w0, #0x2c
  4044e8:	b.ne	4044f8 <argp_usage@@Base+0x1028>  // b.any
  4044ec:	mov	w0, #0x1                   	// #1
  4044f0:	str	w0, [sp, #84]
  4044f4:	b	404550 <argp_usage@@Base+0x1080>
  4044f8:	ldr	x0, [sp, #72]
  4044fc:	ldrb	w0, [x0]
  404500:	cmp	w0, #0x3d
  404504:	b.ne	404550 <argp_usage@@Base+0x1080>  // b.any
  404508:	ldr	x0, [sp, #72]
  40450c:	add	x0, x0, #0x1
  404510:	str	x0, [sp, #72]
  404514:	b	404524 <argp_usage@@Base+0x1054>
  404518:	ldr	x0, [sp, #72]
  40451c:	add	x0, x0, #0x1
  404520:	str	x0, [sp, #72]
  404524:	bl	401640 <__ctype_b_loc@plt>
  404528:	ldr	x1, [x0]
  40452c:	ldr	x0, [sp, #72]
  404530:	ldrb	w0, [x0]
  404534:	and	x0, x0, #0xff
  404538:	lsl	x0, x0, #1
  40453c:	add	x0, x1, x0
  404540:	ldrh	w0, [x0]
  404544:	and	w0, w0, #0x2000
  404548:	cmp	w0, #0x0
  40454c:	b.ne	404518 <argp_usage@@Base+0x1048>  // b.any
  404550:	ldr	w0, [sp, #84]
  404554:	cmp	w0, #0x0
  404558:	b.eq	4045c0 <argp_usage@@Base+0x10f0>  // b.none
  40455c:	ldr	x0, [sp, #104]
  404560:	ldrb	w0, [x0]
  404564:	cmp	w0, #0x6e
  404568:	b.ne	4045b4 <argp_usage@@Base+0x10e4>  // b.any
  40456c:	ldr	x0, [sp, #104]
  404570:	add	x0, x0, #0x1
  404574:	ldrb	w0, [x0]
  404578:	cmp	w0, #0x6f
  40457c:	b.ne	4045b4 <argp_usage@@Base+0x10e4>  // b.any
  404580:	ldr	x0, [sp, #104]
  404584:	add	x0, x0, #0x2
  404588:	ldrb	w0, [x0]
  40458c:	cmp	w0, #0x2d
  404590:	b.ne	4045b4 <argp_usage@@Base+0x10e4>  // b.any
  404594:	str	wzr, [sp, #80]
  404598:	ldr	x0, [sp, #104]
  40459c:	add	x0, x0, #0x3
  4045a0:	str	x0, [sp, #104]
  4045a4:	ldr	x0, [sp, #96]
  4045a8:	sub	x0, x0, #0x3
  4045ac:	str	x0, [sp, #96]
  4045b0:	b	404670 <argp_usage@@Base+0x11a0>
  4045b4:	mov	w0, #0x1                   	// #1
  4045b8:	str	w0, [sp, #80]
  4045bc:	b	404670 <argp_usage@@Base+0x11a0>
  4045c0:	bl	401640 <__ctype_b_loc@plt>
  4045c4:	ldr	x1, [x0]
  4045c8:	ldr	x0, [sp, #72]
  4045cc:	ldrb	w0, [x0]
  4045d0:	and	x0, x0, #0xff
  4045d4:	lsl	x0, x0, #1
  4045d8:	add	x0, x1, x0
  4045dc:	ldrh	w0, [x0]
  4045e0:	and	w0, w0, #0x800
  4045e4:	cmp	w0, #0x0
  4045e8:	b.eq	404670 <argp_usage@@Base+0x11a0>  // b.none
  4045ec:	ldr	x0, [sp, #72]
  4045f0:	bl	401530 <atoi@plt>
  4045f4:	str	w0, [sp, #80]
  4045f8:	b	404608 <argp_usage@@Base+0x1138>
  4045fc:	ldr	x0, [sp, #72]
  404600:	add	x0, x0, #0x1
  404604:	str	x0, [sp, #72]
  404608:	bl	401640 <__ctype_b_loc@plt>
  40460c:	ldr	x1, [x0]
  404610:	ldr	x0, [sp, #72]
  404614:	ldrb	w0, [x0]
  404618:	and	x0, x0, #0xff
  40461c:	lsl	x0, x0, #1
  404620:	add	x0, x1, x0
  404624:	ldrh	w0, [x0]
  404628:	and	w0, w0, #0x800
  40462c:	cmp	w0, #0x0
  404630:	b.ne	4045fc <argp_usage@@Base+0x112c>  // b.any
  404634:	b	404644 <argp_usage@@Base+0x1174>
  404638:	ldr	x0, [sp, #72]
  40463c:	add	x0, x0, #0x1
  404640:	str	x0, [sp, #72]
  404644:	bl	401640 <__ctype_b_loc@plt>
  404648:	ldr	x1, [x0]
  40464c:	ldr	x0, [sp, #72]
  404650:	ldrb	w0, [x0]
  404654:	and	x0, x0, #0xff
  404658:	lsl	x0, x0, #1
  40465c:	add	x0, x1, x0
  404660:	ldrh	w0, [x0]
  404664:	and	w0, w0, #0x2000
  404668:	cmp	w0, #0x0
  40466c:	b.ne	404638 <argp_usage@@Base+0x1168>  // b.any
  404670:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  404674:	add	x0, x0, #0x220
  404678:	str	x0, [sp, #88]
  40467c:	b	40475c <argp_usage@@Base+0x128c>
  404680:	ldr	x0, [sp, #88]
  404684:	ldr	x0, [x0]
  404688:	bl	4014b0 <strlen@plt>
  40468c:	mov	x1, x0
  404690:	ldr	x0, [sp, #96]
  404694:	cmp	x0, x1
  404698:	b.ne	404750 <argp_usage@@Base+0x1280>  // b.any
  40469c:	ldr	x0, [sp, #88]
  4046a0:	ldr	x0, [x0]
  4046a4:	ldr	x2, [sp, #96]
  4046a8:	mov	x1, x0
  4046ac:	ldr	x0, [sp, #104]
  4046b0:	bl	401560 <strncmp@plt>
  4046b4:	cmp	w0, #0x0
  4046b8:	b.ne	404750 <argp_usage@@Base+0x1280>  // b.any
  4046bc:	ldr	w0, [sp, #84]
  4046c0:	cmp	w0, #0x0
  4046c4:	b.eq	404700 <argp_usage@@Base+0x1230>  // b.none
  4046c8:	ldr	x0, [sp, #88]
  4046cc:	ldr	w0, [x0, #8]
  4046d0:	cmp	w0, #0x0
  4046d4:	b.ne	404700 <argp_usage@@Base+0x1230>  // b.any
  4046d8:	ldr	x0, [sp, #96]
  4046dc:	ldr	x5, [sp, #104]
  4046e0:	mov	w4, w0
  4046e4:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4046e8:	add	x3, x0, #0x358
  4046ec:	mov	w2, #0x0                   	// #0
  4046f0:	mov	w1, #0x0                   	// #0
  4046f4:	ldr	x0, [sp, #24]
  4046f8:	bl	4079cc <argp_failure@@Base>
  4046fc:	b	40476c <argp_usage@@Base+0x129c>
  404700:	ldr	w0, [sp, #80]
  404704:	cmp	w0, #0x0
  404708:	b.ge	404734 <argp_usage@@Base+0x1264>  // b.tcont
  40470c:	ldr	x0, [sp, #96]
  404710:	ldr	x5, [sp, #104]
  404714:	mov	w4, w0
  404718:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  40471c:	add	x3, x0, #0x388
  404720:	mov	w2, #0x0                   	// #0
  404724:	mov	w1, #0x0                   	// #0
  404728:	ldr	x0, [sp, #24]
  40472c:	bl	4079cc <argp_failure@@Base>
  404730:	b	40476c <argp_usage@@Base+0x129c>
  404734:	ldr	x0, [sp, #88]
  404738:	ldr	x0, [x0, #16]
  40473c:	add	x1, sp, #0x20
  404740:	add	x0, x1, x0
  404744:	ldr	w1, [sp, #80]
  404748:	str	w1, [x0]
  40474c:	b	40476c <argp_usage@@Base+0x129c>
  404750:	ldr	x0, [sp, #88]
  404754:	add	x0, x0, #0x18
  404758:	str	x0, [sp, #88]
  40475c:	ldr	x0, [sp, #88]
  404760:	ldr	x0, [x0]
  404764:	cmp	x0, #0x0
  404768:	b.ne	404680 <argp_usage@@Base+0x11b0>  // b.any
  40476c:	ldr	x0, [sp, #88]
  404770:	ldr	x0, [x0]
  404774:	cmp	x0, #0x0
  404778:	b.ne	4047a0 <argp_usage@@Base+0x12d0>  // b.any
  40477c:	ldr	x0, [sp, #96]
  404780:	ldr	x5, [sp, #104]
  404784:	mov	w4, w0
  404788:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  40478c:	add	x3, x0, #0x3b8
  404790:	mov	w2, #0x0                   	// #0
  404794:	mov	w1, #0x0                   	// #0
  404798:	ldr	x0, [sp, #24]
  40479c:	bl	4079cc <argp_failure@@Base>
  4047a0:	ldr	x0, [sp, #72]
  4047a4:	str	x0, [sp, #104]
  4047a8:	ldr	x0, [sp, #104]
  4047ac:	ldrb	w0, [x0]
  4047b0:	cmp	w0, #0x2c
  4047b4:	b.ne	4047f8 <argp_usage@@Base+0x1328>  // b.any
  4047b8:	ldr	x0, [sp, #104]
  4047bc:	add	x0, x0, #0x1
  4047c0:	str	x0, [sp, #104]
  4047c4:	b	4047f8 <argp_usage@@Base+0x1328>
  4047c8:	ldr	x0, [sp, #104]
  4047cc:	ldrb	w0, [x0]
  4047d0:	cmp	w0, #0x0
  4047d4:	b.eq	4047f8 <argp_usage@@Base+0x1328>  // b.none
  4047d8:	ldr	x4, [sp, #104]
  4047dc:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4047e0:	add	x3, x0, #0x3e0
  4047e4:	mov	w2, #0x0                   	// #0
  4047e8:	mov	w1, #0x0                   	// #0
  4047ec:	ldr	x0, [sp, #24]
  4047f0:	bl	4079cc <argp_failure@@Base>
  4047f4:	b	404808 <argp_usage@@Base+0x1338>
  4047f8:	ldr	x0, [sp, #104]
  4047fc:	ldrb	w0, [x0]
  404800:	cmp	w0, #0x0
  404804:	b.ne	4043bc <argp_usage@@Base+0xeec>  // b.any
  404808:	add	x0, sp, #0x20
  40480c:	mov	x1, x0
  404810:	ldr	x0, [sp, #24]
  404814:	bl	404270 <argp_usage@@Base+0xda0>
  404818:	nop
  40481c:	ldp	x29, x30, [sp], #112
  404820:	ret
  404824:	sub	sp, sp, #0x20
  404828:	strb	w0, [sp, #31]
  40482c:	str	x1, [sp, #16]
  404830:	str	x2, [sp, #8]
  404834:	b	404860 <argp_usage@@Base+0x1390>
  404838:	ldr	x0, [sp, #16]
  40483c:	ldrb	w0, [x0]
  404840:	ldrb	w1, [sp, #31]
  404844:	cmp	w1, w0
  404848:	b.ne	404854 <argp_usage@@Base+0x1384>  // b.any
  40484c:	mov	w0, #0x1                   	// #1
  404850:	b	404874 <argp_usage@@Base+0x13a4>
  404854:	ldr	x0, [sp, #16]
  404858:	add	x0, x0, #0x1
  40485c:	str	x0, [sp, #16]
  404860:	ldr	x1, [sp, #16]
  404864:	ldr	x0, [sp, #8]
  404868:	cmp	x1, x0
  40486c:	b.cc	404838 <argp_usage@@Base+0x1368>  // b.lo, b.ul, b.last
  404870:	mov	w0, #0x0                   	// #0
  404874:	add	sp, sp, #0x20
  404878:	ret
  40487c:	stp	x29, x30, [sp, #-80]!
  404880:	mov	x29, sp
  404884:	str	x0, [sp, #24]
  404888:	str	x1, [sp, #16]
  40488c:	ldr	x0, [sp, #24]
  404890:	ldr	x0, [x0]
  404894:	str	x0, [sp, #40]
  404898:	str	wzr, [sp, #52]
  40489c:	mov	x0, #0x20                  	// #32
  4048a0:	bl	401540 <malloc@plt>
  4048a4:	str	x0, [sp, #32]
  4048a8:	ldr	x0, [sp, #32]
  4048ac:	cmp	x0, #0x0
  4048b0:	b.ne	4048d4 <argp_usage@@Base+0x1404>  // b.any
  4048b4:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4048b8:	add	x3, x0, #0x610
  4048bc:	mov	w2, #0x1ba                 	// #442
  4048c0:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4048c4:	add	x1, x0, #0x400
  4048c8:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4048cc:	add	x0, x0, #0x410
  4048d0:	bl	401720 <__assert_fail@plt>
  4048d4:	ldr	x0, [sp, #32]
  4048d8:	str	wzr, [x0, #8]
  4048dc:	ldr	x0, [sp, #32]
  4048e0:	str	xzr, [x0, #24]
  4048e4:	ldr	x0, [sp, #40]
  4048e8:	cmp	x0, #0x0
  4048ec:	b.eq	404b94 <argp_usage@@Base+0x16c4>  // b.none
  4048f0:	str	wzr, [sp, #48]
  4048f4:	ldr	x0, [sp, #40]
  4048f8:	ldr	w0, [x0, #24]
  4048fc:	and	w0, w0, #0x4
  404900:	cmp	w0, #0x0
  404904:	b.eq	404928 <argp_usage@@Base+0x1458>  // b.none
  404908:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  40490c:	add	x3, x0, #0x610
  404910:	mov	w2, #0x1c4                 	// #452
  404914:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  404918:	add	x1, x0, #0x400
  40491c:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  404920:	add	x0, x0, #0x418
  404924:	bl	401720 <__assert_fail@plt>
  404928:	ldr	x0, [sp, #40]
  40492c:	str	x0, [sp, #64]
  404930:	b	404984 <argp_usage@@Base+0x14b4>
  404934:	ldr	x0, [sp, #64]
  404938:	ldr	w0, [x0, #24]
  40493c:	and	w0, w0, #0x4
  404940:	cmp	w0, #0x0
  404944:	b.ne	40495c <argp_usage@@Base+0x148c>  // b.any
  404948:	ldr	x0, [sp, #32]
  40494c:	ldr	w0, [x0, #8]
  404950:	add	w1, w0, #0x1
  404954:	ldr	x0, [sp, #32]
  404958:	str	w1, [x0, #8]
  40495c:	ldr	x0, [sp, #64]
  404960:	bl	403504 <argp_usage@@Base+0x34>
  404964:	cmp	w0, #0x0
  404968:	b.eq	404978 <argp_usage@@Base+0x14a8>  // b.none
  40496c:	ldr	w0, [sp, #52]
  404970:	add	w0, w0, #0x1
  404974:	str	w0, [sp, #52]
  404978:	ldr	x0, [sp, #64]
  40497c:	add	x0, x0, #0x30
  404980:	str	x0, [sp, #64]
  404984:	ldr	x0, [sp, #64]
  404988:	bl	403588 <argp_usage@@Base+0xb8>
  40498c:	cmp	w0, #0x0
  404990:	b.eq	404934 <argp_usage@@Base+0x1464>  // b.none
  404994:	ldr	x0, [sp, #32]
  404998:	ldr	w0, [x0, #8]
  40499c:	mov	w1, w0
  4049a0:	mov	x0, x1
  4049a4:	lsl	x0, x0, #3
  4049a8:	sub	x0, x0, x1
  4049ac:	lsl	x0, x0, #3
  4049b0:	bl	401540 <malloc@plt>
  4049b4:	mov	x1, x0
  4049b8:	ldr	x0, [sp, #32]
  4049bc:	str	x1, [x0]
  4049c0:	ldr	w0, [sp, #52]
  4049c4:	add	w0, w0, #0x1
  4049c8:	mov	w0, w0
  4049cc:	bl	401540 <malloc@plt>
  4049d0:	mov	x1, x0
  4049d4:	ldr	x0, [sp, #32]
  4049d8:	str	x1, [x0, #16]
  4049dc:	ldr	x0, [sp, #32]
  4049e0:	ldr	x0, [x0]
  4049e4:	cmp	x0, #0x0
  4049e8:	b.eq	4049fc <argp_usage@@Base+0x152c>  // b.none
  4049ec:	ldr	x0, [sp, #32]
  4049f0:	ldr	x0, [x0, #16]
  4049f4:	cmp	x0, #0x0
  4049f8:	b.ne	404a1c <argp_usage@@Base+0x154c>  // b.any
  4049fc:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  404a00:	add	x3, x0, #0x610
  404a04:	mov	w2, #0x1d2                 	// #466
  404a08:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  404a0c:	add	x1, x0, #0x400
  404a10:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  404a14:	add	x0, x0, #0x428
  404a18:	bl	401720 <__assert_fail@plt>
  404a1c:	ldr	x0, [sp, #32]
  404a20:	ldr	x0, [x0, #16]
  404a24:	str	x0, [sp, #72]
  404a28:	ldr	x0, [sp, #40]
  404a2c:	str	x0, [sp, #64]
  404a30:	ldr	x0, [sp, #32]
  404a34:	ldr	x0, [x0]
  404a38:	str	x0, [sp, #56]
  404a3c:	b	404b7c <argp_usage@@Base+0x16ac>
  404a40:	ldr	x0, [sp, #56]
  404a44:	ldr	x1, [sp, #64]
  404a48:	str	x1, [x0]
  404a4c:	ldr	x0, [sp, #56]
  404a50:	str	wzr, [x0, #8]
  404a54:	ldr	x0, [sp, #56]
  404a58:	ldr	x1, [sp, #72]
  404a5c:	str	x1, [x0, #16]
  404a60:	ldr	x0, [sp, #64]
  404a64:	ldr	w0, [x0, #40]
  404a68:	cmp	w0, #0x0
  404a6c:	b.eq	404a7c <argp_usage@@Base+0x15ac>  // b.none
  404a70:	ldr	x0, [sp, #64]
  404a74:	ldr	w0, [x0, #40]
  404a78:	b	404aac <argp_usage@@Base+0x15dc>
  404a7c:	ldr	x0, [sp, #64]
  404a80:	ldr	x0, [x0]
  404a84:	cmp	x0, #0x0
  404a88:	b.ne	404aa8 <argp_usage@@Base+0x15d8>  // b.any
  404a8c:	ldr	x0, [sp, #64]
  404a90:	ldr	w0, [x0, #8]
  404a94:	cmp	w0, #0x0
  404a98:	b.ne	404aa8 <argp_usage@@Base+0x15d8>  // b.any
  404a9c:	ldr	w0, [sp, #48]
  404aa0:	add	w0, w0, #0x1
  404aa4:	b	404aac <argp_usage@@Base+0x15dc>
  404aa8:	ldr	w0, [sp, #48]
  404aac:	str	w0, [sp, #48]
  404ab0:	ldr	x0, [sp, #56]
  404ab4:	ldr	w1, [sp, #48]
  404ab8:	str	w1, [x0, #24]
  404abc:	ldr	x0, [sp, #56]
  404ac0:	ldr	x1, [sp, #16]
  404ac4:	str	x1, [x0, #32]
  404ac8:	ldr	x0, [sp, #56]
  404acc:	ldr	x1, [sp, #24]
  404ad0:	str	x1, [x0, #40]
  404ad4:	ldr	x0, [sp, #56]
  404ad8:	ldr	w0, [x0, #8]
  404adc:	add	w1, w0, #0x1
  404ae0:	ldr	x0, [sp, #56]
  404ae4:	str	w1, [x0, #8]
  404ae8:	ldr	x0, [sp, #64]
  404aec:	bl	403504 <argp_usage@@Base+0x34>
  404af0:	cmp	w0, #0x0
  404af4:	b.eq	404b40 <argp_usage@@Base+0x1670>  // b.none
  404af8:	ldr	x0, [sp, #64]
  404afc:	ldr	w0, [x0, #8]
  404b00:	and	w3, w0, #0xff
  404b04:	ldr	x0, [sp, #32]
  404b08:	ldr	x0, [x0, #16]
  404b0c:	ldr	x2, [sp, #72]
  404b10:	mov	x1, x0
  404b14:	mov	w0, w3
  404b18:	bl	404824 <argp_usage@@Base+0x1354>
  404b1c:	cmp	w0, #0x0
  404b20:	b.ne	404b40 <argp_usage@@Base+0x1670>  // b.any
  404b24:	ldr	x0, [sp, #64]
  404b28:	ldr	w2, [x0, #8]
  404b2c:	ldr	x0, [sp, #72]
  404b30:	add	x1, x0, #0x1
  404b34:	str	x1, [sp, #72]
  404b38:	and	w1, w2, #0xff
  404b3c:	strb	w1, [x0]
  404b40:	ldr	x0, [sp, #64]
  404b44:	add	x0, x0, #0x30
  404b48:	str	x0, [sp, #64]
  404b4c:	ldr	x0, [sp, #64]
  404b50:	bl	403588 <argp_usage@@Base+0xb8>
  404b54:	cmp	w0, #0x0
  404b58:	b.ne	404b70 <argp_usage@@Base+0x16a0>  // b.any
  404b5c:	ldr	x0, [sp, #64]
  404b60:	ldr	w0, [x0, #24]
  404b64:	and	w0, w0, #0x4
  404b68:	cmp	w0, #0x0
  404b6c:	b.ne	404ad4 <argp_usage@@Base+0x1604>  // b.any
  404b70:	ldr	x0, [sp, #56]
  404b74:	add	x0, x0, #0x38
  404b78:	str	x0, [sp, #56]
  404b7c:	ldr	x0, [sp, #64]
  404b80:	bl	403588 <argp_usage@@Base+0xb8>
  404b84:	cmp	w0, #0x0
  404b88:	b.eq	404a40 <argp_usage@@Base+0x1570>  // b.none
  404b8c:	ldr	x0, [sp, #72]
  404b90:	strb	wzr, [x0]
  404b94:	ldr	x0, [sp, #32]
  404b98:	ldp	x29, x30, [sp], #80
  404b9c:	ret
  404ba0:	stp	x29, x30, [sp, #-80]!
  404ba4:	mov	x29, sp
  404ba8:	str	x0, [sp, #56]
  404bac:	str	w1, [sp, #52]
  404bb0:	str	x2, [sp, #40]
  404bb4:	str	w3, [sp, #48]
  404bb8:	str	x4, [sp, #32]
  404bbc:	str	x5, [sp, #24]
  404bc0:	mov	x0, #0x30                  	// #48
  404bc4:	bl	401540 <malloc@plt>
  404bc8:	str	x0, [sp, #72]
  404bcc:	ldr	x0, [sp, #72]
  404bd0:	cmp	x0, #0x0
  404bd4:	b.eq	404c58 <argp_usage@@Base+0x1788>  // b.none
  404bd8:	ldr	x0, [sp, #72]
  404bdc:	ldr	w1, [sp, #52]
  404be0:	str	w1, [x0, #12]
  404be4:	ldr	x0, [sp, #72]
  404be8:	ldr	x1, [sp, #40]
  404bec:	str	x1, [x0]
  404bf0:	ldr	x0, [sp, #72]
  404bf4:	ldr	w1, [sp, #48]
  404bf8:	str	w1, [x0, #8]
  404bfc:	ldr	x0, [sp, #72]
  404c00:	ldr	x1, [sp, #32]
  404c04:	str	x1, [x0, #16]
  404c08:	ldr	x0, [sp, #72]
  404c0c:	ldr	x1, [sp, #24]
  404c10:	str	x1, [x0, #24]
  404c14:	ldr	x0, [sp, #32]
  404c18:	cmp	x0, #0x0
  404c1c:	b.eq	404c30 <argp_usage@@Base+0x1760>  // b.none
  404c20:	ldr	x0, [sp, #32]
  404c24:	ldr	w0, [x0, #32]
  404c28:	add	w0, w0, #0x1
  404c2c:	b	404c34 <argp_usage@@Base+0x1764>
  404c30:	mov	w0, #0x0                   	// #0
  404c34:	ldr	x1, [sp, #72]
  404c38:	str	w0, [x1, #32]
  404c3c:	ldr	x0, [sp, #56]
  404c40:	ldr	x1, [x0, #24]
  404c44:	ldr	x0, [sp, #72]
  404c48:	str	x1, [x0, #40]
  404c4c:	ldr	x0, [sp, #56]
  404c50:	ldr	x1, [sp, #72]
  404c54:	str	x1, [x0, #24]
  404c58:	ldr	x0, [sp, #72]
  404c5c:	ldp	x29, x30, [sp], #80
  404c60:	ret
  404c64:	stp	x29, x30, [sp, #-48]!
  404c68:	mov	x29, sp
  404c6c:	str	x0, [sp, #24]
  404c70:	ldr	x0, [sp, #24]
  404c74:	ldr	x0, [x0, #24]
  404c78:	str	x0, [sp, #40]
  404c7c:	b	404c9c <argp_usage@@Base+0x17cc>
  404c80:	ldr	x0, [sp, #40]
  404c84:	ldr	x0, [x0, #40]
  404c88:	str	x0, [sp, #32]
  404c8c:	ldr	x0, [sp, #40]
  404c90:	bl	401650 <free@plt>
  404c94:	ldr	x0, [sp, #32]
  404c98:	str	x0, [sp, #40]
  404c9c:	ldr	x0, [sp, #40]
  404ca0:	cmp	x0, #0x0
  404ca4:	b.ne	404c80 <argp_usage@@Base+0x17b0>  // b.any
  404ca8:	ldr	x0, [sp, #24]
  404cac:	ldr	w0, [x0, #8]
  404cb0:	cmp	w0, #0x0
  404cb4:	b.eq	404cd0 <argp_usage@@Base+0x1800>  // b.none
  404cb8:	ldr	x0, [sp, #24]
  404cbc:	ldr	x0, [x0]
  404cc0:	bl	401650 <free@plt>
  404cc4:	ldr	x0, [sp, #24]
  404cc8:	ldr	x0, [x0, #16]
  404ccc:	bl	401650 <free@plt>
  404cd0:	ldr	x0, [sp, #24]
  404cd4:	bl	401650 <free@plt>
  404cd8:	nop
  404cdc:	ldp	x29, x30, [sp], #48
  404ce0:	ret
  404ce4:	stp	x29, x30, [sp, #-80]!
  404ce8:	mov	x29, sp
  404cec:	str	x0, [sp, #40]
  404cf0:	str	x1, [sp, #32]
  404cf4:	str	x2, [sp, #24]
  404cf8:	str	x3, [sp, #16]
  404cfc:	str	wzr, [sp, #72]
  404d00:	ldr	x0, [sp, #40]
  404d04:	ldr	x0, [x0]
  404d08:	str	x0, [sp, #56]
  404d0c:	ldr	x0, [sp, #40]
  404d10:	ldr	x0, [x0, #16]
  404d14:	str	x0, [sp, #48]
  404d18:	ldr	x0, [sp, #56]
  404d1c:	str	x0, [sp, #64]
  404d20:	ldr	x0, [sp, #40]
  404d24:	ldr	w0, [x0, #8]
  404d28:	str	w0, [sp, #76]
  404d2c:	b	404dcc <argp_usage@@Base+0x18fc>
  404d30:	ldr	x0, [sp, #64]
  404d34:	bl	403504 <argp_usage@@Base+0x34>
  404d38:	cmp	w0, #0x0
  404d3c:	b.eq	404db4 <argp_usage@@Base+0x18e4>  // b.none
  404d40:	ldr	x0, [sp, #48]
  404d44:	ldrb	w0, [x0]
  404d48:	mov	w1, w0
  404d4c:	ldr	x0, [sp, #64]
  404d50:	ldr	w0, [x0, #8]
  404d54:	cmp	w1, w0
  404d58:	b.ne	404db4 <argp_usage@@Base+0x18e4>  // b.any
  404d5c:	ldr	x0, [sp, #64]
  404d60:	ldr	w0, [x0, #24]
  404d64:	and	w0, w0, #0x4
  404d68:	cmp	w0, #0x0
  404d6c:	b.ne	404d78 <argp_usage@@Base+0x18a8>  // b.any
  404d70:	ldr	x0, [sp, #64]
  404d74:	str	x0, [sp, #56]
  404d78:	ldr	x0, [sp, #64]
  404d7c:	ldr	w0, [x0, #24]
  404d80:	and	w0, w0, #0x2
  404d84:	cmp	w0, #0x0
  404d88:	b.ne	404da8 <argp_usage@@Base+0x18d8>  // b.any
  404d8c:	ldr	x4, [sp, #32]
  404d90:	ldr	x3, [sp, #16]
  404d94:	ldr	x2, [sp, #24]
  404d98:	ldr	x1, [sp, #56]
  404d9c:	ldr	x0, [sp, #64]
  404da0:	blr	x4
  404da4:	str	w0, [sp, #72]
  404da8:	ldr	x0, [sp, #48]
  404dac:	add	x0, x0, #0x1
  404db0:	str	x0, [sp, #48]
  404db4:	ldr	x0, [sp, #64]
  404db8:	add	x0, x0, #0x30
  404dbc:	str	x0, [sp, #64]
  404dc0:	ldr	w0, [sp, #76]
  404dc4:	sub	w0, w0, #0x1
  404dc8:	str	w0, [sp, #76]
  404dcc:	ldr	w0, [sp, #76]
  404dd0:	cmp	w0, #0x0
  404dd4:	b.eq	404de4 <argp_usage@@Base+0x1914>  // b.none
  404dd8:	ldr	w0, [sp, #72]
  404ddc:	cmp	w0, #0x0
  404de0:	b.eq	404d30 <argp_usage@@Base+0x1860>  // b.none
  404de4:	ldr	w0, [sp, #72]
  404de8:	ldp	x29, x30, [sp], #80
  404dec:	ret
  404df0:	stp	x29, x30, [sp, #-48]!
  404df4:	mov	x29, sp
  404df8:	str	x0, [sp, #40]
  404dfc:	str	x1, [sp, #32]
  404e00:	str	x2, [sp, #24]
  404e04:	str	x3, [sp, #16]
  404e08:	ldr	x0, [sp, #40]
  404e0c:	bl	403504 <argp_usage@@Base+0x34>
  404e10:	cmp	w0, #0x0
  404e14:	b.eq	404e24 <argp_usage@@Base+0x1954>  // b.none
  404e18:	ldr	x0, [sp, #40]
  404e1c:	ldr	w0, [x0, #8]
  404e20:	b	404e28 <argp_usage@@Base+0x1958>
  404e24:	mov	w0, #0x0                   	// #0
  404e28:	ldp	x29, x30, [sp], #48
  404e2c:	ret
  404e30:	stp	x29, x30, [sp, #-32]!
  404e34:	mov	x29, sp
  404e38:	str	x0, [sp, #24]
  404e3c:	ldr	x0, [sp, #24]
  404e40:	ldr	x0, [x0, #40]
  404e44:	ldr	x0, [x0, #48]
  404e48:	mov	x3, #0x0                   	// #0
  404e4c:	mov	x2, x0
  404e50:	adrp	x0, 404000 <argp_usage@@Base+0xb30>
  404e54:	add	x1, x0, #0xdf0
  404e58:	ldr	x0, [sp, #24]
  404e5c:	bl	404ce4 <argp_usage@@Base+0x1814>
  404e60:	and	w0, w0, #0xff
  404e64:	ldp	x29, x30, [sp], #32
  404e68:	ret
  404e6c:	sub	sp, sp, #0x20
  404e70:	str	x0, [sp, #8]
  404e74:	ldr	x0, [sp, #8]
  404e78:	ldr	x0, [x0]
  404e7c:	str	x0, [sp, #24]
  404e80:	ldr	x0, [sp, #8]
  404e84:	ldr	w0, [x0, #8]
  404e88:	str	w0, [sp, #20]
  404e8c:	b	404ed8 <argp_usage@@Base+0x1a08>
  404e90:	ldr	x0, [sp, #24]
  404e94:	ldr	x0, [x0]
  404e98:	cmp	x0, #0x0
  404e9c:	b.eq	404ec0 <argp_usage@@Base+0x19f0>  // b.none
  404ea0:	ldr	x0, [sp, #24]
  404ea4:	ldr	w0, [x0, #24]
  404ea8:	and	w0, w0, #0x2
  404eac:	cmp	w0, #0x0
  404eb0:	b.ne	404ec0 <argp_usage@@Base+0x19f0>  // b.any
  404eb4:	ldr	x0, [sp, #24]
  404eb8:	ldr	x0, [x0]
  404ebc:	b	404ee8 <argp_usage@@Base+0x1a18>
  404ec0:	ldr	x0, [sp, #24]
  404ec4:	add	x0, x0, #0x30
  404ec8:	str	x0, [sp, #24]
  404ecc:	ldr	w0, [sp, #20]
  404ed0:	sub	w0, w0, #0x1
  404ed4:	str	w0, [sp, #20]
  404ed8:	ldr	w0, [sp, #20]
  404edc:	cmp	w0, #0x0
  404ee0:	b.ne	404e90 <argp_usage@@Base+0x19c0>  // b.any
  404ee4:	mov	x0, #0x0                   	// #0
  404ee8:	add	sp, sp, #0x20
  404eec:	ret
  404ef0:	stp	x29, x30, [sp, #-64]!
  404ef4:	mov	x29, sp
  404ef8:	str	x0, [sp, #24]
  404efc:	str	x1, [sp, #16]
  404f00:	ldr	x0, [sp, #24]
  404f04:	ldr	x0, [x0]
  404f08:	str	x0, [sp, #56]
  404f0c:	ldr	x0, [sp, #24]
  404f10:	ldr	w0, [x0, #8]
  404f14:	str	w0, [sp, #52]
  404f18:	b	404fa8 <argp_usage@@Base+0x1ad8>
  404f1c:	ldr	x0, [sp, #56]
  404f20:	ldr	x0, [x0]
  404f24:	str	x0, [sp, #40]
  404f28:	ldr	x0, [sp, #56]
  404f2c:	ldr	w0, [x0, #8]
  404f30:	str	w0, [sp, #36]
  404f34:	b	404f88 <argp_usage@@Base+0x1ab8>
  404f38:	ldr	x0, [sp, #40]
  404f3c:	ldr	x0, [x0]
  404f40:	cmp	x0, #0x0
  404f44:	b.eq	404f7c <argp_usage@@Base+0x1aac>  // b.none
  404f48:	ldr	x0, [sp, #40]
  404f4c:	ldr	w0, [x0, #24]
  404f50:	and	w0, w0, #0x2
  404f54:	cmp	w0, #0x0
  404f58:	b.ne	404f7c <argp_usage@@Base+0x1aac>  // b.any
  404f5c:	ldr	x0, [sp, #40]
  404f60:	ldr	x0, [x0]
  404f64:	ldr	x1, [sp, #16]
  404f68:	bl	401630 <strcmp@plt>
  404f6c:	cmp	w0, #0x0
  404f70:	b.ne	404f7c <argp_usage@@Base+0x1aac>  // b.any
  404f74:	ldr	x0, [sp, #56]
  404f78:	b	404fc0 <argp_usage@@Base+0x1af0>
  404f7c:	ldr	x0, [sp, #40]
  404f80:	add	x0, x0, #0x30
  404f84:	str	x0, [sp, #40]
  404f88:	ldr	w0, [sp, #36]
  404f8c:	sub	w1, w0, #0x1
  404f90:	str	w1, [sp, #36]
  404f94:	cmp	w0, #0x0
  404f98:	b.ne	404f38 <argp_usage@@Base+0x1a68>  // b.any
  404f9c:	ldr	x0, [sp, #56]
  404fa0:	add	x0, x0, #0x38
  404fa4:	str	x0, [sp, #56]
  404fa8:	ldr	w0, [sp, #52]
  404fac:	sub	w1, w0, #0x1
  404fb0:	str	w1, [sp, #52]
  404fb4:	cmp	w0, #0x0
  404fb8:	b.ne	404f1c <argp_usage@@Base+0x1a4c>  // b.any
  404fbc:	mov	x0, #0x0                   	// #0
  404fc0:	ldp	x29, x30, [sp], #64
  404fc4:	ret
  404fc8:	stp	x29, x30, [sp, #-64]!
  404fcc:	mov	x29, sp
  404fd0:	str	x0, [sp, #40]
  404fd4:	str	x1, [sp, #32]
  404fd8:	str	w2, [sp, #28]
  404fdc:	ldr	x1, [sp, #32]
  404fe0:	ldr	x0, [sp, #40]
  404fe4:	bl	404ef0 <argp_usage@@Base+0x1a20>
  404fe8:	str	x0, [sp, #56]
  404fec:	ldr	x0, [sp, #56]
  404ff0:	cmp	x0, #0x0
  404ff4:	b.eq	405004 <argp_usage@@Base+0x1b34>  // b.none
  404ff8:	ldr	x0, [sp, #56]
  404ffc:	ldr	w1, [sp, #28]
  405000:	str	w1, [x0, #24]
  405004:	nop
  405008:	ldp	x29, x30, [sp], #64
  40500c:	ret
  405010:	sub	sp, sp, #0x10
  405014:	str	w0, [sp, #12]
  405018:	str	w1, [sp, #8]
  40501c:	str	w2, [sp, #4]
  405020:	ldr	w1, [sp, #12]
  405024:	ldr	w0, [sp, #8]
  405028:	cmp	w1, w0
  40502c:	b.ne	405038 <argp_usage@@Base+0x1b68>  // b.any
  405030:	ldr	w0, [sp, #4]
  405034:	b	405084 <argp_usage@@Base+0x1bb4>
  405038:	ldr	w0, [sp, #12]
  40503c:	cmp	w0, #0x0
  405040:	b.ge	405050 <argp_usage@@Base+0x1b80>  // b.tcont
  405044:	ldr	w0, [sp, #8]
  405048:	cmp	w0, #0x0
  40504c:	b.lt	405068 <argp_usage@@Base+0x1b98>  // b.tstop
  405050:	ldr	w0, [sp, #12]
  405054:	cmp	w0, #0x0
  405058:	b.lt	405078 <argp_usage@@Base+0x1ba8>  // b.tstop
  40505c:	ldr	w0, [sp, #8]
  405060:	cmp	w0, #0x0
  405064:	b.lt	405078 <argp_usage@@Base+0x1ba8>  // b.tstop
  405068:	ldr	w1, [sp, #12]
  40506c:	ldr	w0, [sp, #8]
  405070:	sub	w0, w1, w0
  405074:	b	405084 <argp_usage@@Base+0x1bb4>
  405078:	ldr	w1, [sp, #8]
  40507c:	ldr	w0, [sp, #12]
  405080:	sub	w0, w1, w0
  405084:	add	sp, sp, #0x10
  405088:	ret
  40508c:	stp	x29, x30, [sp, #-32]!
  405090:	mov	x29, sp
  405094:	str	x0, [sp, #24]
  405098:	str	x1, [sp, #16]
  40509c:	b	4050ac <argp_usage@@Base+0x1bdc>
  4050a0:	ldr	x0, [sp, #24]
  4050a4:	ldr	x0, [x0, #16]
  4050a8:	str	x0, [sp, #24]
  4050ac:	ldr	x0, [sp, #24]
  4050b0:	ldr	w1, [x0, #32]
  4050b4:	ldr	x0, [sp, #16]
  4050b8:	ldr	w0, [x0, #32]
  4050bc:	cmp	w1, w0
  4050c0:	b.gt	4050a0 <argp_usage@@Base+0x1bd0>
  4050c4:	b	4050d4 <argp_usage@@Base+0x1c04>
  4050c8:	ldr	x0, [sp, #16]
  4050cc:	ldr	x0, [x0, #16]
  4050d0:	str	x0, [sp, #16]
  4050d4:	ldr	x0, [sp, #16]
  4050d8:	ldr	w1, [x0, #32]
  4050dc:	ldr	x0, [sp, #24]
  4050e0:	ldr	w0, [x0, #32]
  4050e4:	cmp	w1, w0
  4050e8:	b.gt	4050c8 <argp_usage@@Base+0x1bf8>
  4050ec:	b	405108 <argp_usage@@Base+0x1c38>
  4050f0:	ldr	x0, [sp, #24]
  4050f4:	ldr	x0, [x0, #16]
  4050f8:	str	x0, [sp, #24]
  4050fc:	ldr	x0, [sp, #16]
  405100:	ldr	x0, [x0, #16]
  405104:	str	x0, [sp, #16]
  405108:	ldr	x0, [sp, #24]
  40510c:	ldr	x1, [x0, #16]
  405110:	ldr	x0, [sp, #16]
  405114:	ldr	x0, [x0, #16]
  405118:	cmp	x1, x0
  40511c:	b.ne	4050f0 <argp_usage@@Base+0x1c20>  // b.any
  405120:	ldr	x0, [sp, #24]
  405124:	ldr	w3, [x0, #12]
  405128:	ldr	x0, [sp, #16]
  40512c:	ldr	w4, [x0, #12]
  405130:	ldr	x0, [sp, #16]
  405134:	ldr	w1, [x0, #8]
  405138:	ldr	x0, [sp, #24]
  40513c:	ldr	w0, [x0, #8]
  405140:	sub	w0, w1, w0
  405144:	mov	w2, w0
  405148:	mov	w1, w4
  40514c:	mov	w0, w3
  405150:	bl	405010 <argp_usage@@Base+0x1b40>
  405154:	ldp	x29, x30, [sp], #32
  405158:	ret
  40515c:	sub	sp, sp, #0x10
  405160:	str	x0, [sp, #8]
  405164:	b	405174 <argp_usage@@Base+0x1ca4>
  405168:	ldr	x0, [sp, #8]
  40516c:	ldr	x0, [x0, #16]
  405170:	str	x0, [sp, #8]
  405174:	ldr	x0, [sp, #8]
  405178:	ldr	x0, [x0, #16]
  40517c:	cmp	x0, #0x0
  405180:	b.ne	405168 <argp_usage@@Base+0x1c98>  // b.any
  405184:	ldr	x0, [sp, #8]
  405188:	add	sp, sp, #0x10
  40518c:	ret
  405190:	sub	sp, sp, #0x10
  405194:	str	x0, [sp, #8]
  405198:	str	x1, [sp]
  40519c:	b	4051ac <argp_usage@@Base+0x1cdc>
  4051a0:	ldr	x0, [sp, #8]
  4051a4:	ldr	x0, [x0, #16]
  4051a8:	str	x0, [sp, #8]
  4051ac:	ldr	x0, [sp, #8]
  4051b0:	cmp	x0, #0x0
  4051b4:	b.eq	4051c8 <argp_usage@@Base+0x1cf8>  // b.none
  4051b8:	ldr	x1, [sp, #8]
  4051bc:	ldr	x0, [sp]
  4051c0:	cmp	x1, x0
  4051c4:	b.ne	4051a0 <argp_usage@@Base+0x1cd0>  // b.any
  4051c8:	ldr	x1, [sp, #8]
  4051cc:	ldr	x0, [sp]
  4051d0:	cmp	x1, x0
  4051d4:	cset	w0, eq  // eq = none
  4051d8:	and	w0, w0, #0xff
  4051dc:	add	sp, sp, #0x10
  4051e0:	ret
  4051e4:	stp	x29, x30, [sp, #-48]!
  4051e8:	mov	x29, sp
  4051ec:	str	x0, [sp, #24]
  4051f0:	ldr	x0, [sp, #24]
  4051f4:	ldr	x0, [x0]
  4051f8:	cmp	x0, #0x0
  4051fc:	b.ne	405220 <argp_usage@@Base+0x1d50>  // b.any
  405200:	mov	w0, #0x1                   	// #1
  405204:	str	w0, [sp, #44]
  405208:	b	4052c8 <argp_usage@@Base+0x1df8>
  40520c:	ldr	x0, [sp, #24]
  405210:	ldr	x0, [x0]
  405214:	add	x1, x0, #0x1
  405218:	ldr	x0, [sp, #24]
  40521c:	str	x1, [x0]
  405220:	bl	401640 <__ctype_b_loc@plt>
  405224:	ldr	x1, [x0]
  405228:	ldr	x0, [sp, #24]
  40522c:	ldr	x0, [x0]
  405230:	ldrb	w0, [x0]
  405234:	and	x0, x0, #0xff
  405238:	lsl	x0, x0, #1
  40523c:	add	x0, x1, x0
  405240:	ldrh	w0, [x0]
  405244:	and	w0, w0, #0x2000
  405248:	cmp	w0, #0x0
  40524c:	b.ne	40520c <argp_usage@@Base+0x1d3c>  // b.any
  405250:	ldr	x0, [sp, #24]
  405254:	ldr	x0, [x0]
  405258:	ldrb	w0, [x0]
  40525c:	cmp	w0, #0x2d
  405260:	cset	w0, ne  // ne = any
  405264:	and	w0, w0, #0xff
  405268:	str	w0, [sp, #44]
  40526c:	b	405284 <argp_usage@@Base+0x1db4>
  405270:	ldr	x0, [sp, #24]
  405274:	ldr	x0, [x0]
  405278:	add	x1, x0, #0x1
  40527c:	ldr	x0, [sp, #24]
  405280:	str	x1, [x0]
  405284:	ldr	x0, [sp, #24]
  405288:	ldr	x0, [x0]
  40528c:	ldrb	w0, [x0]
  405290:	cmp	w0, #0x0
  405294:	b.eq	4052c8 <argp_usage@@Base+0x1df8>  // b.none
  405298:	bl	401640 <__ctype_b_loc@plt>
  40529c:	ldr	x1, [x0]
  4052a0:	ldr	x0, [sp, #24]
  4052a4:	ldr	x0, [x0]
  4052a8:	ldrb	w0, [x0]
  4052ac:	and	x0, x0, #0xff
  4052b0:	lsl	x0, x0, #1
  4052b4:	add	x0, x1, x0
  4052b8:	ldrh	w0, [x0]
  4052bc:	and	w0, w0, #0x8
  4052c0:	cmp	w0, #0x0
  4052c4:	b.eq	405270 <argp_usage@@Base+0x1da0>  // b.none
  4052c8:	ldr	w0, [sp, #44]
  4052cc:	ldp	x29, x30, [sp], #48
  4052d0:	ret
  4052d4:	stp	x29, x30, [sp, #-112]!
  4052d8:	mov	x29, sp
  4052dc:	str	x19, [sp, #16]
  4052e0:	str	x0, [sp, #40]
  4052e4:	str	x1, [sp, #32]
  4052e8:	ldr	x0, [sp, #40]
  4052ec:	ldr	w0, [x0, #24]
  4052f0:	str	w0, [sp, #100]
  4052f4:	ldr	x0, [sp, #32]
  4052f8:	ldr	w0, [x0, #24]
  4052fc:	str	w0, [sp, #96]
  405300:	ldr	x0, [sp, #40]
  405304:	ldr	x1, [x0, #32]
  405308:	ldr	x0, [sp, #32]
  40530c:	ldr	x0, [x0, #32]
  405310:	cmp	x1, x0
  405314:	b.eq	4053d8 <argp_usage@@Base+0x1f08>  // b.none
  405318:	ldr	x0, [sp, #40]
  40531c:	ldr	x0, [x0, #32]
  405320:	cmp	x0, #0x0
  405324:	b.ne	40534c <argp_usage@@Base+0x1e7c>  // b.any
  405328:	ldr	x0, [sp, #32]
  40532c:	ldr	x0, [x0, #32]
  405330:	bl	40515c <argp_usage@@Base+0x1c8c>
  405334:	ldr	w0, [x0, #12]
  405338:	mov	w2, #0xffffffff            	// #-1
  40533c:	mov	w1, w0
  405340:	ldr	w0, [sp, #100]
  405344:	bl	405010 <argp_usage@@Base+0x1b40>
  405348:	b	405634 <argp_usage@@Base+0x2164>
  40534c:	ldr	x0, [sp, #32]
  405350:	ldr	x0, [x0, #32]
  405354:	cmp	x0, #0x0
  405358:	b.ne	40537c <argp_usage@@Base+0x1eac>  // b.any
  40535c:	ldr	x0, [sp, #40]
  405360:	ldr	x0, [x0, #32]
  405364:	bl	40515c <argp_usage@@Base+0x1c8c>
  405368:	ldr	w0, [x0, #12]
  40536c:	mov	w2, #0x1                   	// #1
  405370:	ldr	w1, [sp, #96]
  405374:	bl	405010 <argp_usage@@Base+0x1b40>
  405378:	b	405634 <argp_usage@@Base+0x2164>
  40537c:	ldr	x0, [sp, #40]
  405380:	ldr	x2, [x0, #32]
  405384:	ldr	x0, [sp, #32]
  405388:	ldr	x0, [x0, #32]
  40538c:	mov	x1, x0
  405390:	mov	x0, x2
  405394:	bl	40508c <argp_usage@@Base+0x1bbc>
  405398:	str	w0, [sp, #84]
  40539c:	ldr	w0, [sp, #84]
  4053a0:	cmp	w0, #0x0
  4053a4:	b.ne	4053d0 <argp_usage@@Base+0x1f00>  // b.any
  4053a8:	ldr	x0, [sp, #40]
  4053ac:	ldr	w1, [x0, #48]
  4053b0:	ldr	x0, [sp, #32]
  4053b4:	ldr	w0, [x0, #48]
  4053b8:	cmp	w1, w0
  4053bc:	b.cs	4053c8 <argp_usage@@Base+0x1ef8>  // b.hs, b.nlast
  4053c0:	mov	w0, #0xffffffff            	// #-1
  4053c4:	b	405634 <argp_usage@@Base+0x2164>
  4053c8:	mov	w0, #0x1                   	// #1
  4053cc:	b	405634 <argp_usage@@Base+0x2164>
  4053d0:	ldr	w0, [sp, #84]
  4053d4:	b	405634 <argp_usage@@Base+0x2164>
  4053d8:	ldr	w1, [sp, #100]
  4053dc:	ldr	w0, [sp, #96]
  4053e0:	cmp	w1, w0
  4053e4:	b.ne	405600 <argp_usage@@Base+0x2130>  // b.any
  4053e8:	ldr	x0, [sp, #40]
  4053ec:	bl	404e30 <argp_usage@@Base+0x1960>
  4053f0:	and	w0, w0, #0xff
  4053f4:	str	w0, [sp, #92]
  4053f8:	ldr	x0, [sp, #32]
  4053fc:	bl	404e30 <argp_usage@@Base+0x1960>
  405400:	and	w0, w0, #0xff
  405404:	str	w0, [sp, #88]
  405408:	ldr	x0, [sp, #40]
  40540c:	ldr	x0, [x0]
  405410:	ldr	w0, [x0, #24]
  405414:	and	w0, w0, #0x8
  405418:	str	w0, [sp, #108]
  40541c:	ldr	x0, [sp, #32]
  405420:	ldr	x0, [x0]
  405424:	ldr	w0, [x0, #24]
  405428:	and	w0, w0, #0x8
  40542c:	str	w0, [sp, #104]
  405430:	ldr	x0, [sp, #40]
  405434:	bl	404e6c <argp_usage@@Base+0x199c>
  405438:	str	x0, [sp, #64]
  40543c:	ldr	x0, [sp, #32]
  405440:	bl	404e6c <argp_usage@@Base+0x199c>
  405444:	str	x0, [sp, #56]
  405448:	ldr	w0, [sp, #108]
  40544c:	cmp	w0, #0x0
  405450:	b.eq	405460 <argp_usage@@Base+0x1f90>  // b.none
  405454:	add	x0, sp, #0x40
  405458:	bl	4051e4 <argp_usage@@Base+0x1d14>
  40545c:	str	w0, [sp, #108]
  405460:	ldr	w0, [sp, #104]
  405464:	cmp	w0, #0x0
  405468:	b.eq	405478 <argp_usage@@Base+0x1fa8>  // b.none
  40546c:	add	x0, sp, #0x38
  405470:	bl	4051e4 <argp_usage@@Base+0x1d14>
  405474:	str	w0, [sp, #104]
  405478:	ldr	w1, [sp, #108]
  40547c:	ldr	w0, [sp, #104]
  405480:	cmp	w1, w0
  405484:	b.eq	405498 <argp_usage@@Base+0x1fc8>  // b.none
  405488:	ldr	w1, [sp, #108]
  40548c:	ldr	w0, [sp, #104]
  405490:	sub	w0, w1, w0
  405494:	b	405634 <argp_usage@@Base+0x2164>
  405498:	ldr	w0, [sp, #92]
  40549c:	cmp	w0, #0x0
  4054a0:	b.ne	405514 <argp_usage@@Base+0x2044>  // b.any
  4054a4:	ldr	w0, [sp, #88]
  4054a8:	cmp	w0, #0x0
  4054ac:	b.ne	405514 <argp_usage@@Base+0x2044>  // b.any
  4054b0:	ldr	x0, [sp, #64]
  4054b4:	cmp	x0, #0x0
  4054b8:	b.eq	405514 <argp_usage@@Base+0x2044>  // b.none
  4054bc:	ldr	x0, [sp, #56]
  4054c0:	cmp	x0, #0x0
  4054c4:	b.eq	405514 <argp_usage@@Base+0x2044>  // b.none
  4054c8:	ldr	x0, [sp, #64]
  4054cc:	ldr	x1, [sp, #56]
  4054d0:	bl	4015c0 <strcasecmp@plt>
  4054d4:	str	w0, [sp, #84]
  4054d8:	ldr	w0, [sp, #84]
  4054dc:	cmp	w0, #0x0
  4054e0:	b.ne	40550c <argp_usage@@Base+0x203c>  // b.any
  4054e4:	ldr	x0, [sp, #40]
  4054e8:	ldr	w1, [x0, #48]
  4054ec:	ldr	x0, [sp, #32]
  4054f0:	ldr	w0, [x0, #48]
  4054f4:	cmp	w1, w0
  4054f8:	b.cs	405504 <argp_usage@@Base+0x2034>  // b.hs, b.nlast
  4054fc:	mov	w0, #0xffffffff            	// #-1
  405500:	b	405634 <argp_usage@@Base+0x2164>
  405504:	mov	w0, #0x1                   	// #1
  405508:	b	405634 <argp_usage@@Base+0x2164>
  40550c:	ldr	w0, [sp, #84]
  405510:	b	405634 <argp_usage@@Base+0x2164>
  405514:	ldr	w0, [sp, #92]
  405518:	cmp	w0, #0x0
  40551c:	b.ne	405540 <argp_usage@@Base+0x2070>  // b.any
  405520:	ldr	x0, [sp, #64]
  405524:	cmp	x0, #0x0
  405528:	b.eq	405538 <argp_usage@@Base+0x2068>  // b.none
  40552c:	ldr	x0, [sp, #64]
  405530:	ldrb	w0, [x0]
  405534:	b	405548 <argp_usage@@Base+0x2078>
  405538:	mov	w0, #0x0                   	// #0
  40553c:	b	405548 <argp_usage@@Base+0x2078>
  405540:	ldr	w0, [sp, #92]
  405544:	and	w0, w0, #0xff
  405548:	strb	w0, [sp, #83]
  40554c:	ldr	w0, [sp, #88]
  405550:	cmp	w0, #0x0
  405554:	b.ne	405578 <argp_usage@@Base+0x20a8>  // b.any
  405558:	ldr	x0, [sp, #56]
  40555c:	cmp	x0, #0x0
  405560:	b.eq	405570 <argp_usage@@Base+0x20a0>  // b.none
  405564:	ldr	x0, [sp, #56]
  405568:	ldrb	w0, [x0]
  40556c:	b	405580 <argp_usage@@Base+0x20b0>
  405570:	mov	w0, #0x0                   	// #0
  405574:	b	405580 <argp_usage@@Base+0x20b0>
  405578:	ldr	w0, [sp, #88]
  40557c:	and	w0, w0, #0xff
  405580:	strb	w0, [sp, #82]
  405584:	ldrb	w0, [sp, #83]
  405588:	bl	401740 <tolower@plt>
  40558c:	mov	w19, w0
  405590:	ldrb	w0, [sp, #82]
  405594:	bl	401740 <tolower@plt>
  405598:	sub	w0, w19, w0
  40559c:	str	w0, [sp, #76]
  4055a0:	ldr	w0, [sp, #76]
  4055a4:	cmp	w0, #0x0
  4055a8:	b.ne	4055f8 <argp_usage@@Base+0x2128>  // b.any
  4055ac:	ldrb	w1, [sp, #82]
  4055b0:	ldrb	w0, [sp, #83]
  4055b4:	sub	w0, w1, w0
  4055b8:	str	w0, [sp, #84]
  4055bc:	ldr	w0, [sp, #84]
  4055c0:	cmp	w0, #0x0
  4055c4:	b.ne	4055f0 <argp_usage@@Base+0x2120>  // b.any
  4055c8:	ldr	x0, [sp, #40]
  4055cc:	ldr	w1, [x0, #48]
  4055d0:	ldr	x0, [sp, #32]
  4055d4:	ldr	w0, [x0, #48]
  4055d8:	cmp	w1, w0
  4055dc:	b.cs	4055e8 <argp_usage@@Base+0x2118>  // b.hs, b.nlast
  4055e0:	mov	w0, #0xffffffff            	// #-1
  4055e4:	b	405634 <argp_usage@@Base+0x2164>
  4055e8:	mov	w0, #0x1                   	// #1
  4055ec:	b	405634 <argp_usage@@Base+0x2164>
  4055f0:	ldr	w0, [sp, #84]
  4055f4:	b	405634 <argp_usage@@Base+0x2164>
  4055f8:	ldr	w0, [sp, #76]
  4055fc:	b	405634 <argp_usage@@Base+0x2164>
  405600:	ldr	x0, [sp, #40]
  405604:	ldr	w1, [x0, #48]
  405608:	ldr	x0, [sp, #32]
  40560c:	ldr	w0, [x0, #48]
  405610:	cmp	w1, w0
  405614:	b.cs	405620 <argp_usage@@Base+0x2150>  // b.hs, b.nlast
  405618:	mov	w0, #0xffffffff            	// #-1
  40561c:	b	405624 <argp_usage@@Base+0x2154>
  405620:	mov	w0, #0x1                   	// #1
  405624:	mov	w2, w0
  405628:	ldr	w1, [sp, #96]
  40562c:	ldr	w0, [sp, #100]
  405630:	bl	405010 <argp_usage@@Base+0x1b40>
  405634:	ldr	x19, [sp, #16]
  405638:	ldp	x29, x30, [sp], #112
  40563c:	ret
  405640:	stp	x29, x30, [sp, #-32]!
  405644:	mov	x29, sp
  405648:	str	x0, [sp, #24]
  40564c:	str	x1, [sp, #16]
  405650:	ldr	x1, [sp, #16]
  405654:	ldr	x0, [sp, #24]
  405658:	bl	4052d4 <argp_usage@@Base+0x1e04>
  40565c:	ldp	x29, x30, [sp], #32
  405660:	ret
  405664:	stp	x29, x30, [sp, #-48]!
  405668:	mov	x29, sp
  40566c:	str	x0, [sp, #24]
  405670:	ldr	x0, [sp, #24]
  405674:	ldr	w0, [x0, #8]
  405678:	cmp	w0, #0x0
  40567c:	b.eq	4056f4 <argp_usage@@Base+0x2224>  // b.none
  405680:	str	wzr, [sp, #44]
  405684:	ldr	x0, [sp, #24]
  405688:	ldr	x0, [x0]
  40568c:	str	x0, [sp, #32]
  405690:	b	4056b8 <argp_usage@@Base+0x21e8>
  405694:	ldr	x0, [sp, #32]
  405698:	ldr	w1, [sp, #44]
  40569c:	str	w1, [x0, #48]
  4056a0:	ldr	w0, [sp, #44]
  4056a4:	add	w0, w0, #0x1
  4056a8:	str	w0, [sp, #44]
  4056ac:	ldr	x0, [sp, #32]
  4056b0:	add	x0, x0, #0x38
  4056b4:	str	x0, [sp, #32]
  4056b8:	ldr	x0, [sp, #24]
  4056bc:	ldr	w0, [x0, #8]
  4056c0:	ldr	w1, [sp, #44]
  4056c4:	cmp	w1, w0
  4056c8:	b.cc	405694 <argp_usage@@Base+0x21c4>  // b.lo, b.ul, b.last
  4056cc:	ldr	x0, [sp, #24]
  4056d0:	ldr	x4, [x0]
  4056d4:	ldr	x0, [sp, #24]
  4056d8:	ldr	w0, [x0, #8]
  4056dc:	mov	w1, w0
  4056e0:	adrp	x0, 405000 <argp_usage@@Base+0x1b30>
  4056e4:	add	x3, x0, #0x640
  4056e8:	mov	x2, #0x38                  	// #56
  4056ec:	mov	x0, x4
  4056f0:	bl	401510 <qsort@plt>
  4056f4:	nop
  4056f8:	ldp	x29, x30, [sp], #48
  4056fc:	ret
  405700:	stp	x29, x30, [sp, #-144]!
  405704:	mov	x29, sp
  405708:	str	x19, [sp, #16]
  40570c:	str	x0, [sp, #40]
  405710:	str	x1, [sp, #32]
  405714:	ldr	x0, [sp, #40]
  405718:	add	x0, x0, #0x18
  40571c:	str	x0, [sp, #136]
  405720:	b	405734 <argp_usage@@Base+0x2264>
  405724:	ldr	x0, [sp, #136]
  405728:	ldr	x0, [x0]
  40572c:	add	x0, x0, #0x28
  405730:	str	x0, [sp, #136]
  405734:	ldr	x0, [sp, #136]
  405738:	ldr	x0, [x0]
  40573c:	cmp	x0, #0x0
  405740:	b.ne	405724 <argp_usage@@Base+0x2254>  // b.any
  405744:	ldr	x0, [sp, #32]
  405748:	ldr	x1, [x0, #24]
  40574c:	ldr	x0, [sp, #136]
  405750:	str	x1, [x0]
  405754:	ldr	x0, [sp, #32]
  405758:	str	xzr, [x0, #24]
  40575c:	ldr	x0, [sp, #32]
  405760:	ldr	w0, [x0, #8]
  405764:	cmp	w0, #0x0
  405768:	b.eq	405aa0 <argp_usage@@Base+0x25d0>  // b.none
  40576c:	ldr	x0, [sp, #40]
  405770:	ldr	w0, [x0, #8]
  405774:	cmp	w0, #0x0
  405778:	b.ne	4057b8 <argp_usage@@Base+0x22e8>  // b.any
  40577c:	ldr	x0, [sp, #32]
  405780:	ldr	w1, [x0, #8]
  405784:	ldr	x0, [sp, #40]
  405788:	str	w1, [x0, #8]
  40578c:	ldr	x0, [sp, #32]
  405790:	ldr	x1, [x0]
  405794:	ldr	x0, [sp, #40]
  405798:	str	x1, [x0]
  40579c:	ldr	x0, [sp, #32]
  4057a0:	ldr	x1, [x0, #16]
  4057a4:	ldr	x0, [sp, #40]
  4057a8:	str	x1, [x0, #16]
  4057ac:	ldr	x0, [sp, #32]
  4057b0:	str	wzr, [x0, #8]
  4057b4:	b	405aa0 <argp_usage@@Base+0x25d0>
  4057b8:	ldr	x0, [sp, #40]
  4057bc:	ldr	w1, [x0, #8]
  4057c0:	ldr	x0, [sp, #32]
  4057c4:	ldr	w0, [x0, #8]
  4057c8:	add	w0, w1, w0
  4057cc:	str	w0, [sp, #84]
  4057d0:	ldr	w1, [sp, #84]
  4057d4:	mov	x0, x1
  4057d8:	lsl	x0, x0, #3
  4057dc:	sub	x0, x0, x1
  4057e0:	lsl	x0, x0, #3
  4057e4:	bl	401540 <malloc@plt>
  4057e8:	str	x0, [sp, #72]
  4057ec:	ldr	x0, [sp, #40]
  4057f0:	ldr	x0, [x0, #16]
  4057f4:	bl	4014b0 <strlen@plt>
  4057f8:	str	w0, [sp, #68]
  4057fc:	ldr	w19, [sp, #68]
  405800:	ldr	x0, [sp, #32]
  405804:	ldr	x0, [x0, #16]
  405808:	bl	4014b0 <strlen@plt>
  40580c:	add	x0, x19, x0
  405810:	add	x0, x0, #0x1
  405814:	bl	401540 <malloc@plt>
  405818:	str	x0, [sp, #56]
  40581c:	ldr	x0, [sp, #72]
  405820:	cmp	x0, #0x0
  405824:	b.eq	405834 <argp_usage@@Base+0x2364>  // b.none
  405828:	ldr	x0, [sp, #56]
  40582c:	cmp	x0, #0x0
  405830:	b.ne	405854 <argp_usage@@Base+0x2384>  // b.any
  405834:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  405838:	add	x3, x0, #0x620
  40583c:	mov	w2, #0x372                 	// #882
  405840:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  405844:	add	x1, x0, #0x400
  405848:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  40584c:	add	x0, x0, #0x450
  405850:	bl	401720 <__assert_fail@plt>
  405854:	ldr	x0, [sp, #40]
  405858:	ldr	x3, [x0]
  40585c:	ldr	x0, [sp, #40]
  405860:	ldr	w0, [x0, #8]
  405864:	mov	w1, w0
  405868:	mov	x0, x1
  40586c:	lsl	x0, x0, #3
  405870:	sub	x0, x0, x1
  405874:	lsl	x0, x0, #3
  405878:	mov	x2, x0
  40587c:	mov	x1, x3
  405880:	ldr	x0, [sp, #72]
  405884:	bl	401660 <mempcpy@plt>
  405888:	mov	x4, x0
  40588c:	ldr	x0, [sp, #32]
  405890:	ldr	x3, [x0]
  405894:	ldr	x0, [sp, #32]
  405898:	ldr	w0, [x0, #8]
  40589c:	mov	w1, w0
  4058a0:	mov	x0, x1
  4058a4:	lsl	x0, x0, #3
  4058a8:	sub	x0, x0, x1
  4058ac:	lsl	x0, x0, #3
  4058b0:	mov	x2, x0
  4058b4:	mov	x1, x3
  4058b8:	mov	x0, x4
  4058bc:	bl	401660 <mempcpy@plt>
  4058c0:	ldr	x0, [sp, #40]
  4058c4:	ldr	x0, [x0, #16]
  4058c8:	ldr	w1, [sp, #68]
  4058cc:	mov	x2, x1
  4058d0:	mov	x1, x0
  4058d4:	ldr	x0, [sp, #56]
  4058d8:	bl	401660 <mempcpy@plt>
  4058dc:	ldr	x0, [sp, #72]
  4058e0:	str	x0, [sp, #104]
  4058e4:	ldr	x0, [sp, #40]
  4058e8:	ldr	w0, [x0, #8]
  4058ec:	str	w0, [sp, #132]
  4058f0:	b	405934 <argp_usage@@Base+0x2464>
  4058f4:	ldr	x0, [sp, #104]
  4058f8:	ldr	x1, [x0, #16]
  4058fc:	ldr	x0, [sp, #40]
  405900:	ldr	x0, [x0, #16]
  405904:	sub	x0, x1, x0
  405908:	mov	x1, x0
  40590c:	ldr	x0, [sp, #56]
  405910:	add	x1, x0, x1
  405914:	ldr	x0, [sp, #104]
  405918:	str	x1, [x0, #16]
  40591c:	ldr	x0, [sp, #104]
  405920:	add	x0, x0, #0x38
  405924:	str	x0, [sp, #104]
  405928:	ldr	w0, [sp, #132]
  40592c:	sub	w0, w0, #0x1
  405930:	str	w0, [sp, #132]
  405934:	ldr	w0, [sp, #132]
  405938:	cmp	w0, #0x0
  40593c:	b.ne	4058f4 <argp_usage@@Base+0x2424>  // b.any
  405940:	ldr	w0, [sp, #68]
  405944:	ldr	x1, [sp, #56]
  405948:	add	x0, x1, x0
  40594c:	str	x0, [sp, #120]
  405950:	ldr	x0, [sp, #32]
  405954:	ldr	x0, [x0, #16]
  405958:	str	x0, [sp, #112]
  40595c:	ldr	x0, [sp, #32]
  405960:	ldr	w0, [x0, #8]
  405964:	str	w0, [sp, #132]
  405968:	b	405a50 <argp_usage@@Base+0x2580>
  40596c:	ldr	x0, [sp, #104]
  405970:	ldr	x1, [sp, #120]
  405974:	str	x1, [x0, #16]
  405978:	ldr	x0, [sp, #104]
  40597c:	ldr	w0, [x0, #8]
  405980:	str	w0, [sp, #100]
  405984:	ldr	x0, [sp, #104]
  405988:	ldr	x0, [x0]
  40598c:	str	x0, [sp, #88]
  405990:	b	405a2c <argp_usage@@Base+0x255c>
  405994:	ldr	x0, [sp, #112]
  405998:	ldrb	w0, [x0]
  40599c:	str	w0, [sp, #52]
  4059a0:	ldr	x0, [sp, #88]
  4059a4:	bl	403504 <argp_usage@@Base+0x34>
  4059a8:	cmp	w0, #0x0
  4059ac:	b.eq	405a14 <argp_usage@@Base+0x2544>  // b.none
  4059b0:	ldr	x0, [sp, #88]
  4059b4:	ldr	w0, [x0, #8]
  4059b8:	ldr	w1, [sp, #52]
  4059bc:	cmp	w1, w0
  4059c0:	b.ne	405a14 <argp_usage@@Base+0x2544>  // b.any
  4059c4:	ldr	w0, [sp, #52]
  4059c8:	and	w3, w0, #0xff
  4059cc:	ldr	w0, [sp, #68]
  4059d0:	ldr	x1, [sp, #56]
  4059d4:	add	x0, x1, x0
  4059d8:	mov	x2, x0
  4059dc:	ldr	x1, [sp, #56]
  4059e0:	mov	w0, w3
  4059e4:	bl	404824 <argp_usage@@Base+0x1354>
  4059e8:	cmp	w0, #0x0
  4059ec:	b.ne	405a08 <argp_usage@@Base+0x2538>  // b.any
  4059f0:	ldr	x0, [sp, #120]
  4059f4:	add	x1, x0, #0x1
  4059f8:	str	x1, [sp, #120]
  4059fc:	ldr	w1, [sp, #52]
  405a00:	and	w1, w1, #0xff
  405a04:	strb	w1, [x0]
  405a08:	ldr	x0, [sp, #112]
  405a0c:	add	x0, x0, #0x1
  405a10:	str	x0, [sp, #112]
  405a14:	ldr	x0, [sp, #88]
  405a18:	add	x0, x0, #0x30
  405a1c:	str	x0, [sp, #88]
  405a20:	ldr	w0, [sp, #100]
  405a24:	sub	w0, w0, #0x1
  405a28:	str	w0, [sp, #100]
  405a2c:	ldr	w0, [sp, #100]
  405a30:	cmp	w0, #0x0
  405a34:	b.ne	405994 <argp_usage@@Base+0x24c4>  // b.any
  405a38:	ldr	x0, [sp, #104]
  405a3c:	add	x0, x0, #0x38
  405a40:	str	x0, [sp, #104]
  405a44:	ldr	w0, [sp, #132]
  405a48:	sub	w0, w0, #0x1
  405a4c:	str	w0, [sp, #132]
  405a50:	ldr	w0, [sp, #132]
  405a54:	cmp	w0, #0x0
  405a58:	b.ne	40596c <argp_usage@@Base+0x249c>  // b.any
  405a5c:	ldr	x0, [sp, #120]
  405a60:	strb	wzr, [x0]
  405a64:	ldr	x0, [sp, #40]
  405a68:	ldr	x0, [x0]
  405a6c:	bl	401650 <free@plt>
  405a70:	ldr	x0, [sp, #40]
  405a74:	ldr	x0, [x0, #16]
  405a78:	bl	401650 <free@plt>
  405a7c:	ldr	x0, [sp, #40]
  405a80:	ldr	x1, [sp, #72]
  405a84:	str	x1, [x0]
  405a88:	ldr	x0, [sp, #40]
  405a8c:	ldr	w1, [sp, #84]
  405a90:	str	w1, [x0, #8]
  405a94:	ldr	x0, [sp, #40]
  405a98:	ldr	x1, [sp, #56]
  405a9c:	str	x1, [x0, #16]
  405aa0:	ldr	x0, [sp, #32]
  405aa4:	bl	404c64 <argp_usage@@Base+0x1794>
  405aa8:	nop
  405aac:	ldr	x19, [sp, #16]
  405ab0:	ldp	x29, x30, [sp], #144
  405ab4:	ret
  405ab8:	stp	x29, x30, [sp, #-48]!
  405abc:	mov	x29, sp
  405ac0:	str	x0, [sp, #24]
  405ac4:	str	w1, [sp, #20]
  405ac8:	ldr	x0, [sp, #24]
  405acc:	bl	40a814 <argp_failure@@Base+0x2e48>
  405ad0:	mov	w1, w0
  405ad4:	ldr	w0, [sp, #20]
  405ad8:	sub	w0, w0, w1
  405adc:	str	w0, [sp, #44]
  405ae0:	b	405af0 <argp_usage@@Base+0x2620>
  405ae4:	mov	w1, #0x20                  	// #32
  405ae8:	ldr	x0, [sp, #24]
  405aec:	bl	40a678 <argp_failure@@Base+0x2cac>
  405af0:	ldr	w0, [sp, #44]
  405af4:	sub	w1, w0, #0x1
  405af8:	str	w1, [sp, #44]
  405afc:	cmp	w0, #0x0
  405b00:	b.gt	405ae4 <argp_usage@@Base+0x2614>
  405b04:	nop
  405b08:	nop
  405b0c:	ldp	x29, x30, [sp], #48
  405b10:	ret
  405b14:	stp	x29, x30, [sp, #-32]!
  405b18:	mov	x29, sp
  405b1c:	str	x0, [sp, #24]
  405b20:	str	x1, [sp, #16]
  405b24:	ldr	x0, [sp, #24]
  405b28:	bl	40a814 <argp_failure@@Base+0x2e48>
  405b2c:	mov	x1, x0
  405b30:	ldr	x0, [sp, #16]
  405b34:	add	x1, x1, x0
  405b38:	ldr	x0, [sp, #24]
  405b3c:	ldr	x0, [x0, #16]
  405b40:	cmp	x1, x0
  405b44:	b.cc	405b58 <argp_usage@@Base+0x2688>  // b.lo, b.ul, b.last
  405b48:	mov	w1, #0xa                   	// #10
  405b4c:	ldr	x0, [sp, #24]
  405b50:	bl	40a678 <argp_failure@@Base+0x2cac>
  405b54:	b	405b64 <argp_usage@@Base+0x2694>
  405b58:	mov	w1, #0x20                  	// #32
  405b5c:	ldr	x0, [sp, #24]
  405b60:	bl	40a678 <argp_failure@@Base+0x2cac>
  405b64:	nop
  405b68:	ldp	x29, x30, [sp], #32
  405b6c:	ret
  405b70:	stp	x29, x30, [sp, #-64]!
  405b74:	mov	x29, sp
  405b78:	str	x0, [sp, #56]
  405b7c:	str	x1, [sp, #48]
  405b80:	str	x2, [sp, #40]
  405b84:	str	x3, [sp, #32]
  405b88:	str	x4, [sp, #24]
  405b8c:	ldr	x0, [sp, #56]
  405b90:	ldr	x0, [x0, #16]
  405b94:	cmp	x0, #0x0
  405b98:	b.eq	405be4 <argp_usage@@Base+0x2714>  // b.none
  405b9c:	ldr	x0, [sp, #56]
  405ba0:	ldr	w0, [x0, #24]
  405ba4:	and	w0, w0, #0x1
  405ba8:	cmp	w0, #0x0
  405bac:	b.eq	405bcc <argp_usage@@Base+0x26fc>  // b.none
  405bb0:	ldr	x0, [sp, #56]
  405bb4:	ldr	x0, [x0, #16]
  405bb8:	mov	x2, x0
  405bbc:	ldr	x1, [sp, #40]
  405bc0:	ldr	x0, [sp, #24]
  405bc4:	bl	40a44c <argp_failure@@Base+0x2a80>
  405bc8:	b	405be4 <argp_usage@@Base+0x2714>
  405bcc:	ldr	x0, [sp, #56]
  405bd0:	ldr	x0, [x0, #16]
  405bd4:	mov	x2, x0
  405bd8:	ldr	x1, [sp, #48]
  405bdc:	ldr	x0, [sp, #24]
  405be0:	bl	40a44c <argp_failure@@Base+0x2a80>
  405be4:	nop
  405be8:	ldp	x29, x30, [sp], #64
  405bec:	ret
  405bf0:	stp	x29, x30, [sp, #-64]!
  405bf4:	mov	x29, sp
  405bf8:	str	x0, [sp, #40]
  405bfc:	str	w1, [sp, #36]
  405c00:	str	x2, [sp, #24]
  405c04:	str	x3, [sp, #16]
  405c08:	ldr	x0, [sp, #24]
  405c0c:	ldr	x0, [x0, #40]
  405c10:	cmp	x0, #0x0
  405c14:	b.eq	405c44 <argp_usage@@Base+0x2774>  // b.none
  405c18:	ldr	x1, [sp, #16]
  405c1c:	ldr	x0, [sp, #24]
  405c20:	bl	403450 <argp_parse@@Base+0x1fc>
  405c24:	str	x0, [sp, #56]
  405c28:	ldr	x0, [sp, #24]
  405c2c:	ldr	x3, [x0, #40]
  405c30:	ldr	x2, [sp, #56]
  405c34:	ldr	x1, [sp, #40]
  405c38:	ldr	w0, [sp, #36]
  405c3c:	blr	x3
  405c40:	b	405c48 <argp_usage@@Base+0x2778>
  405c44:	ldr	x0, [sp, #40]
  405c48:	ldp	x29, x30, [sp], #64
  405c4c:	ret
  405c50:	stp	x29, x30, [sp, #-64]!
  405c54:	mov	x29, sp
  405c58:	str	x0, [sp, #40]
  405c5c:	str	x1, [sp, #32]
  405c60:	str	x2, [sp, #24]
  405c64:	ldr	x0, [sp, #40]
  405c68:	str	x0, [sp, #56]
  405c6c:	ldr	x0, [sp, #24]
  405c70:	ldr	x0, [x0, #32]
  405c74:	mov	x3, x0
  405c78:	ldr	x2, [sp, #32]
  405c7c:	mov	w1, #0x3                   	// #3
  405c80:	movk	w1, #0x200, lsl #16
  405c84:	ldr	x0, [sp, #56]
  405c88:	bl	405bf0 <argp_usage@@Base+0x2720>
  405c8c:	str	x0, [sp, #48]
  405c90:	ldr	x0, [sp, #48]
  405c94:	cmp	x0, #0x0
  405c98:	b.eq	405d78 <argp_usage@@Base+0x28a8>  // b.none
  405c9c:	ldr	x0, [sp, #48]
  405ca0:	ldrb	w0, [x0]
  405ca4:	cmp	w0, #0x0
  405ca8:	b.eq	405d68 <argp_usage@@Base+0x2898>  // b.none
  405cac:	ldr	x0, [sp, #24]
  405cb0:	ldr	x0, [x0, #16]
  405cb4:	ldr	x0, [x0]
  405cb8:	cmp	x0, #0x0
  405cbc:	b.eq	405cd0 <argp_usage@@Base+0x2800>  // b.none
  405cc0:	ldr	x0, [sp, #24]
  405cc4:	ldr	x0, [x0, #8]
  405cc8:	mov	w1, #0xa                   	// #10
  405ccc:	bl	40a678 <argp_failure@@Base+0x2cac>
  405cd0:	ldr	x0, [sp, #24]
  405cd4:	ldr	x2, [x0, #8]
  405cd8:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  405cdc:	add	x0, x0, #0x1e0
  405ce0:	ldr	w0, [x0, #24]
  405ce4:	mov	w1, w0
  405ce8:	mov	x0, x2
  405cec:	bl	405ab8 <argp_usage@@Base+0x25e8>
  405cf0:	ldr	x0, [sp, #24]
  405cf4:	ldr	x2, [x0, #8]
  405cf8:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  405cfc:	add	x0, x0, #0x1e0
  405d00:	ldr	w0, [x0, #24]
  405d04:	sxtw	x0, w0
  405d08:	mov	x1, x0
  405d0c:	mov	x0, x2
  405d10:	bl	40a6e8 <argp_failure@@Base+0x2d1c>
  405d14:	ldr	x0, [sp, #24]
  405d18:	ldr	x2, [x0, #8]
  405d1c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  405d20:	add	x0, x0, #0x1e0
  405d24:	ldr	w0, [x0, #24]
  405d28:	sxtw	x0, w0
  405d2c:	mov	x1, x0
  405d30:	mov	x0, x2
  405d34:	bl	40a7b0 <argp_failure@@Base+0x2de4>
  405d38:	ldr	x0, [sp, #24]
  405d3c:	ldr	x0, [x0, #8]
  405d40:	ldr	x1, [sp, #48]
  405d44:	bl	40a610 <argp_failure@@Base+0x2c44>
  405d48:	ldr	x0, [sp, #24]
  405d4c:	ldr	x0, [x0, #8]
  405d50:	mov	x1, #0x0                   	// #0
  405d54:	bl	40a6e8 <argp_failure@@Base+0x2d1c>
  405d58:	ldr	x0, [sp, #24]
  405d5c:	ldr	x0, [x0, #8]
  405d60:	mov	w1, #0xa                   	// #10
  405d64:	bl	40a678 <argp_failure@@Base+0x2cac>
  405d68:	ldr	x0, [sp, #24]
  405d6c:	ldr	x0, [x0, #16]
  405d70:	mov	w1, #0x1                   	// #1
  405d74:	str	w1, [x0, #8]
  405d78:	ldr	x1, [sp, #48]
  405d7c:	ldr	x0, [sp, #56]
  405d80:	cmp	x1, x0
  405d84:	b.eq	405d90 <argp_usage@@Base+0x28c0>  // b.none
  405d88:	ldr	x0, [sp, #48]
  405d8c:	bl	401650 <free@plt>
  405d90:	nop
  405d94:	ldp	x29, x30, [sp], #64
  405d98:	ret
  405d9c:	stp	x29, x30, [sp, #-64]!
  405da0:	mov	x29, sp
  405da4:	str	w0, [sp, #28]
  405da8:	str	x1, [sp, #16]
  405dac:	ldr	x0, [sp, #16]
  405db0:	ldr	w0, [x0, #24]
  405db4:	cmp	w0, #0x0
  405db8:	b.eq	405edc <argp_usage@@Base+0x2a0c>  // b.none
  405dbc:	ldr	x0, [sp, #16]
  405dc0:	ldr	x0, [x0, #16]
  405dc4:	ldr	x0, [x0]
  405dc8:	str	x0, [sp, #56]
  405dcc:	ldr	x0, [sp, #16]
  405dd0:	ldr	x0, [x0]
  405dd4:	ldr	x0, [x0, #32]
  405dd8:	str	x0, [sp, #48]
  405ddc:	ldr	x0, [sp, #16]
  405de0:	ldr	x0, [x0, #16]
  405de4:	ldr	w0, [x0, #8]
  405de8:	cmp	w0, #0x0
  405dec:	b.eq	405e28 <argp_usage@@Base+0x2958>  // b.none
  405df0:	ldr	x0, [sp, #56]
  405df4:	cmp	x0, #0x0
  405df8:	b.eq	405e28 <argp_usage@@Base+0x2958>  // b.none
  405dfc:	ldr	x0, [sp, #16]
  405e00:	ldr	x0, [x0]
  405e04:	ldr	w1, [x0, #24]
  405e08:	ldr	x0, [sp, #56]
  405e0c:	ldr	w0, [x0, #24]
  405e10:	cmp	w1, w0
  405e14:	b.eq	405e28 <argp_usage@@Base+0x2958>  // b.none
  405e18:	ldr	x0, [sp, #16]
  405e1c:	ldr	x0, [x0, #8]
  405e20:	mov	w1, #0xa                   	// #10
  405e24:	bl	40a678 <argp_failure@@Base+0x2cac>
  405e28:	ldr	x0, [sp, #48]
  405e2c:	cmp	x0, #0x0
  405e30:	b.eq	405ed0 <argp_usage@@Base+0x2a00>  // b.none
  405e34:	ldr	x0, [sp, #48]
  405e38:	ldr	x0, [x0]
  405e3c:	cmp	x0, #0x0
  405e40:	b.eq	405ed0 <argp_usage@@Base+0x2a00>  // b.none
  405e44:	ldr	x0, [sp, #48]
  405e48:	ldr	x0, [x0]
  405e4c:	ldrb	w0, [x0]
  405e50:	cmp	w0, #0x0
  405e54:	b.eq	405ed0 <argp_usage@@Base+0x2a00>  // b.none
  405e58:	ldr	x0, [sp, #56]
  405e5c:	cmp	x0, #0x0
  405e60:	b.eq	405e90 <argp_usage@@Base+0x29c0>  // b.none
  405e64:	ldr	x0, [sp, #56]
  405e68:	ldr	x0, [x0, #32]
  405e6c:	ldr	x1, [sp, #48]
  405e70:	cmp	x1, x0
  405e74:	b.eq	405ed0 <argp_usage@@Base+0x2a00>  // b.none
  405e78:	ldr	x0, [sp, #56]
  405e7c:	ldr	x0, [x0, #32]
  405e80:	ldr	x1, [sp, #48]
  405e84:	bl	405190 <argp_usage@@Base+0x1cc0>
  405e88:	cmp	w0, #0x0
  405e8c:	b.ne	405ed0 <argp_usage@@Base+0x2a00>  // b.any
  405e90:	ldr	x0, [sp, #16]
  405e94:	ldr	x0, [x0, #8]
  405e98:	ldr	x0, [x0, #24]
  405e9c:	str	w0, [sp, #44]
  405ea0:	ldr	x0, [sp, #48]
  405ea4:	ldr	x3, [x0]
  405ea8:	ldr	x0, [sp, #48]
  405eac:	ldr	x0, [x0, #24]
  405eb0:	ldr	x2, [sp, #16]
  405eb4:	mov	x1, x0
  405eb8:	mov	x0, x3
  405ebc:	bl	405c50 <argp_usage@@Base+0x2780>
  405ec0:	ldr	x0, [sp, #16]
  405ec4:	ldr	x0, [x0, #8]
  405ec8:	ldrsw	x1, [sp, #44]
  405ecc:	bl	40a7b0 <argp_failure@@Base+0x2de4>
  405ed0:	ldr	x0, [sp, #16]
  405ed4:	str	wzr, [x0, #24]
  405ed8:	b	405ef4 <argp_usage@@Base+0x2a24>
  405edc:	ldr	x0, [sp, #16]
  405ee0:	ldr	x2, [x0, #8]
  405ee4:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  405ee8:	add	x1, x0, #0x470
  405eec:	mov	x0, x2
  405ef0:	bl	40a610 <argp_failure@@Base+0x2c44>
  405ef4:	ldr	x0, [sp, #16]
  405ef8:	ldr	x0, [x0, #8]
  405efc:	ldr	w1, [sp, #28]
  405f00:	bl	405ab8 <argp_usage@@Base+0x25e8>
  405f04:	nop
  405f08:	ldp	x29, x30, [sp], #64
  405f0c:	ret
  405f10:	stp	x29, x30, [sp, #-176]!
  405f14:	mov	x29, sp
  405f18:	str	x0, [sp, #40]
  405f1c:	str	x1, [sp, #32]
  405f20:	str	x2, [sp, #24]
  405f24:	str	x3, [sp, #16]
  405f28:	ldr	x0, [sp, #40]
  405f2c:	ldr	x0, [x0]
  405f30:	str	x0, [sp, #136]
  405f34:	ldr	x0, [sp, #40]
  405f38:	ldr	x0, [x0, #16]
  405f3c:	str	x0, [sp, #152]
  405f40:	str	wzr, [sp, #148]
  405f44:	mov	x1, #0x0                   	// #0
  405f48:	ldr	x0, [sp, #24]
  405f4c:	bl	40a6e8 <argp_failure@@Base+0x2d1c>
  405f50:	str	w0, [sp, #132]
  405f54:	ldr	x0, [sp, #24]
  405f58:	ldr	x0, [x0, #24]
  405f5c:	str	w0, [sp, #128]
  405f60:	ldr	x0, [sp, #40]
  405f64:	str	x0, [sp, #56]
  405f68:	ldr	x0, [sp, #24]
  405f6c:	str	x0, [sp, #64]
  405f70:	ldr	x0, [sp, #16]
  405f74:	str	x0, [sp, #72]
  405f78:	mov	w0, #0x1                   	// #1
  405f7c:	str	w0, [sp, #80]
  405f80:	ldr	x0, [sp, #32]
  405f84:	str	x0, [sp, #88]
  405f88:	ldr	x0, [sp, #136]
  405f8c:	ldr	w0, [x0, #24]
  405f90:	and	w0, w0, #0x8
  405f94:	cmp	w0, #0x0
  405f98:	b.ne	406008 <argp_usage@@Base+0x2b38>  // b.any
  405f9c:	ldr	x0, [sp, #136]
  405fa0:	str	x0, [sp, #160]
  405fa4:	ldr	x0, [sp, #40]
  405fa8:	ldr	w0, [x0, #8]
  405fac:	str	w0, [sp, #172]
  405fb0:	b	405ffc <argp_usage@@Base+0x2b2c>
  405fb4:	ldr	x0, [sp, #160]
  405fb8:	ldr	x0, [x0]
  405fbc:	cmp	x0, #0x0
  405fc0:	b.eq	405fe4 <argp_usage@@Base+0x2b14>  // b.none
  405fc4:	ldr	x0, [sp, #160]
  405fc8:	ldr	w0, [x0, #24]
  405fcc:	and	w0, w0, #0x2
  405fd0:	cmp	w0, #0x0
  405fd4:	b.ne	405fe4 <argp_usage@@Base+0x2b14>  // b.any
  405fd8:	mov	w0, #0x1                   	// #1
  405fdc:	str	w0, [sp, #148]
  405fe0:	b	406008 <argp_usage@@Base+0x2b38>
  405fe4:	ldr	x0, [sp, #160]
  405fe8:	add	x0, x0, #0x30
  405fec:	str	x0, [sp, #160]
  405ff0:	ldr	w0, [sp, #172]
  405ff4:	sub	w0, w0, #0x1
  405ff8:	str	w0, [sp, #172]
  405ffc:	ldr	w0, [sp, #172]
  406000:	cmp	w0, #0x0
  406004:	b.ne	405fb4 <argp_usage@@Base+0x2ae4>  // b.any
  406008:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  40600c:	add	x0, x0, #0x1e0
  406010:	ldr	w0, [x0, #8]
  406014:	sxtw	x0, w0
  406018:	mov	x1, x0
  40601c:	ldr	x0, [sp, #24]
  406020:	bl	40a7b0 <argp_failure@@Base+0x2de4>
  406024:	ldr	x0, [sp, #136]
  406028:	str	x0, [sp, #160]
  40602c:	ldr	x0, [sp, #40]
  406030:	ldr	w0, [x0, #8]
  406034:	str	w0, [sp, #172]
  406038:	b	406148 <argp_usage@@Base+0x2c78>
  40603c:	ldr	x0, [sp, #160]
  406040:	bl	403504 <argp_usage@@Base+0x34>
  406044:	cmp	w0, #0x0
  406048:	b.eq	406130 <argp_usage@@Base+0x2c60>  // b.none
  40604c:	ldr	x0, [sp, #160]
  406050:	ldr	w0, [x0, #8]
  406054:	ldr	x1, [sp, #152]
  406058:	ldrb	w1, [x1]
  40605c:	cmp	w0, w1
  406060:	b.ne	406130 <argp_usage@@Base+0x2c60>  // b.any
  406064:	ldr	x0, [sp, #160]
  406068:	ldr	w0, [x0, #24]
  40606c:	and	w0, w0, #0x2
  406070:	cmp	w0, #0x0
  406074:	b.ne	406124 <argp_usage@@Base+0x2c54>  // b.any
  406078:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  40607c:	add	x0, x0, #0x1e0
  406080:	ldr	w0, [x0, #8]
  406084:	mov	w2, w0
  406088:	add	x0, sp, #0x38
  40608c:	mov	x1, x0
  406090:	mov	w0, w2
  406094:	bl	405d9c <argp_usage@@Base+0x28cc>
  406098:	mov	w1, #0x2d                  	// #45
  40609c:	ldr	x0, [sp, #24]
  4060a0:	bl	40a678 <argp_failure@@Base+0x2cac>
  4060a4:	ldr	x0, [sp, #152]
  4060a8:	ldrb	w0, [x0]
  4060ac:	mov	w1, w0
  4060b0:	ldr	x0, [sp, #24]
  4060b4:	bl	40a678 <argp_failure@@Base+0x2cac>
  4060b8:	ldr	w0, [sp, #148]
  4060bc:	cmp	w0, #0x0
  4060c0:	b.eq	4060d8 <argp_usage@@Base+0x2c08>  // b.none
  4060c4:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4060c8:	add	x0, x0, #0x1e0
  4060cc:	ldr	w0, [x0]
  4060d0:	cmp	w0, #0x0
  4060d4:	b.eq	406108 <argp_usage@@Base+0x2c38>  // b.none
  4060d8:	ldr	x0, [sp, #32]
  4060dc:	ldr	x0, [x0]
  4060e0:	ldr	x0, [x0, #48]
  4060e4:	ldr	x4, [sp, #24]
  4060e8:	mov	x3, x0
  4060ec:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4060f0:	add	x2, x0, #0x478
  4060f4:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4060f8:	add	x1, x0, #0x480
  4060fc:	ldr	x0, [sp, #136]
  406100:	bl	405b70 <argp_usage@@Base+0x26a0>
  406104:	b	406124 <argp_usage@@Base+0x2c54>
  406108:	ldr	x0, [sp, #136]
  40610c:	ldr	x0, [x0, #16]
  406110:	cmp	x0, #0x0
  406114:	b.eq	406124 <argp_usage@@Base+0x2c54>  // b.none
  406118:	ldr	x0, [sp, #16]
  40611c:	mov	w1, #0x1                   	// #1
  406120:	str	w1, [x0, #12]
  406124:	ldr	x0, [sp, #152]
  406128:	add	x0, x0, #0x1
  40612c:	str	x0, [sp, #152]
  406130:	ldr	x0, [sp, #160]
  406134:	add	x0, x0, #0x30
  406138:	str	x0, [sp, #160]
  40613c:	ldr	w0, [sp, #172]
  406140:	sub	w0, w0, #0x1
  406144:	str	w0, [sp, #172]
  406148:	ldr	w0, [sp, #172]
  40614c:	cmp	w0, #0x0
  406150:	b.ne	40603c <argp_usage@@Base+0x2b6c>  // b.any
  406154:	ldr	x0, [sp, #136]
  406158:	ldr	w0, [x0, #24]
  40615c:	and	w0, w0, #0x8
  406160:	cmp	w0, #0x0
  406164:	b.eq	406230 <argp_usage@@Base+0x2d60>  // b.none
  406168:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  40616c:	add	x0, x0, #0x1e0
  406170:	ldr	w0, [x0, #16]
  406174:	sxtw	x0, w0
  406178:	mov	x1, x0
  40617c:	ldr	x0, [sp, #24]
  406180:	bl	40a7b0 <argp_failure@@Base+0x2de4>
  406184:	ldr	x0, [sp, #136]
  406188:	str	x0, [sp, #160]
  40618c:	ldr	x0, [sp, #40]
  406190:	ldr	w0, [x0, #8]
  406194:	str	w0, [sp, #172]
  406198:	b	406220 <argp_usage@@Base+0x2d50>
  40619c:	ldr	x0, [sp, #160]
  4061a0:	ldr	x0, [x0]
  4061a4:	cmp	x0, #0x0
  4061a8:	b.eq	406208 <argp_usage@@Base+0x2d38>  // b.none
  4061ac:	ldr	x0, [sp, #160]
  4061b0:	ldr	x0, [x0]
  4061b4:	ldrb	w0, [x0]
  4061b8:	cmp	w0, #0x0
  4061bc:	b.eq	406208 <argp_usage@@Base+0x2d38>  // b.none
  4061c0:	ldr	x0, [sp, #160]
  4061c4:	ldr	w0, [x0, #24]
  4061c8:	and	w0, w0, #0x2
  4061cc:	cmp	w0, #0x0
  4061d0:	b.ne	406208 <argp_usage@@Base+0x2d38>  // b.any
  4061d4:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4061d8:	add	x0, x0, #0x1e0
  4061dc:	ldr	w0, [x0, #16]
  4061e0:	mov	w2, w0
  4061e4:	add	x0, sp, #0x38
  4061e8:	mov	x1, x0
  4061ec:	mov	w0, w2
  4061f0:	bl	405d9c <argp_usage@@Base+0x28cc>
  4061f4:	ldr	x0, [sp, #160]
  4061f8:	ldr	x0, [x0]
  4061fc:	mov	x1, x0
  406200:	ldr	x0, [sp, #24]
  406204:	bl	40a610 <argp_failure@@Base+0x2c44>
  406208:	ldr	x0, [sp, #160]
  40620c:	add	x0, x0, #0x30
  406210:	str	x0, [sp, #160]
  406214:	ldr	w0, [sp, #172]
  406218:	sub	w0, w0, #0x1
  40621c:	str	w0, [sp, #172]
  406220:	ldr	w0, [sp, #172]
  406224:	cmp	w0, #0x0
  406228:	b.ne	40619c <argp_usage@@Base+0x2ccc>  // b.any
  40622c:	b	40635c <argp_usage@@Base+0x2e8c>
  406230:	mov	w0, #0x1                   	// #1
  406234:	str	w0, [sp, #124]
  406238:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  40623c:	add	x0, x0, #0x1e0
  406240:	ldr	w0, [x0, #12]
  406244:	sxtw	x0, w0
  406248:	mov	x1, x0
  40624c:	ldr	x0, [sp, #24]
  406250:	bl	40a7b0 <argp_failure@@Base+0x2de4>
  406254:	ldr	x0, [sp, #136]
  406258:	str	x0, [sp, #160]
  40625c:	ldr	x0, [sp, #40]
  406260:	ldr	w0, [x0, #8]
  406264:	str	w0, [sp, #172]
  406268:	b	406350 <argp_usage@@Base+0x2e80>
  40626c:	ldr	x0, [sp, #160]
  406270:	ldr	x0, [x0]
  406274:	cmp	x0, #0x0
  406278:	b.eq	406338 <argp_usage@@Base+0x2e68>  // b.none
  40627c:	ldr	x0, [sp, #160]
  406280:	ldr	w0, [x0, #24]
  406284:	and	w0, w0, #0x2
  406288:	cmp	w0, #0x0
  40628c:	b.ne	406338 <argp_usage@@Base+0x2e68>  // b.any
  406290:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  406294:	add	x0, x0, #0x1e0
  406298:	ldr	w0, [x0, #12]
  40629c:	mov	w2, w0
  4062a0:	add	x0, sp, #0x38
  4062a4:	mov	x1, x0
  4062a8:	mov	w0, w2
  4062ac:	bl	405d9c <argp_usage@@Base+0x28cc>
  4062b0:	ldr	x0, [sp, #160]
  4062b4:	ldr	x0, [x0]
  4062b8:	mov	x2, x0
  4062bc:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4062c0:	add	x1, x0, #0x488
  4062c4:	ldr	x0, [sp, #24]
  4062c8:	bl	40a44c <argp_failure@@Base+0x2a80>
  4062cc:	ldr	w0, [sp, #124]
  4062d0:	cmp	w0, #0x0
  4062d4:	b.ne	4062ec <argp_usage@@Base+0x2e1c>  // b.any
  4062d8:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4062dc:	add	x0, x0, #0x1e0
  4062e0:	ldr	w0, [x0]
  4062e4:	cmp	w0, #0x0
  4062e8:	b.eq	40631c <argp_usage@@Base+0x2e4c>  // b.none
  4062ec:	ldr	x0, [sp, #32]
  4062f0:	ldr	x0, [x0]
  4062f4:	ldr	x0, [x0, #48]
  4062f8:	ldr	x4, [sp, #24]
  4062fc:	mov	x3, x0
  406300:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  406304:	add	x2, x0, #0x490
  406308:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  40630c:	add	x1, x0, #0x498
  406310:	ldr	x0, [sp, #136]
  406314:	bl	405b70 <argp_usage@@Base+0x26a0>
  406318:	b	406338 <argp_usage@@Base+0x2e68>
  40631c:	ldr	x0, [sp, #136]
  406320:	ldr	x0, [x0, #16]
  406324:	cmp	x0, #0x0
  406328:	b.eq	406338 <argp_usage@@Base+0x2e68>  // b.none
  40632c:	ldr	x0, [sp, #16]
  406330:	mov	w1, #0x1                   	// #1
  406334:	str	w1, [x0, #12]
  406338:	ldr	x0, [sp, #160]
  40633c:	add	x0, x0, #0x30
  406340:	str	x0, [sp, #160]
  406344:	ldr	w0, [sp, #172]
  406348:	sub	w0, w0, #0x1
  40634c:	str	w0, [sp, #172]
  406350:	ldr	w0, [sp, #172]
  406354:	cmp	w0, #0x0
  406358:	b.ne	40626c <argp_usage@@Base+0x2d9c>  // b.any
  40635c:	mov	x1, #0x0                   	// #0
  406360:	ldr	x0, [sp, #24]
  406364:	bl	40a6e8 <argp_failure@@Base+0x2d1c>
  406368:	ldr	w0, [sp, #80]
  40636c:	cmp	w0, #0x0
  406370:	b.eq	4063bc <argp_usage@@Base+0x2eec>  // b.none
  406374:	ldr	x0, [sp, #136]
  406378:	bl	403504 <argp_usage@@Base+0x34>
  40637c:	cmp	w0, #0x0
  406380:	b.ne	40651c <argp_usage@@Base+0x304c>  // b.any
  406384:	ldr	x0, [sp, #136]
  406388:	ldr	x0, [x0]
  40638c:	cmp	x0, #0x0
  406390:	b.ne	40651c <argp_usage@@Base+0x304c>  // b.any
  406394:	ldr	x0, [sp, #136]
  406398:	ldr	x3, [x0, #32]
  40639c:	ldr	x0, [sp, #40]
  4063a0:	ldr	x0, [x0, #40]
  4063a4:	add	x1, sp, #0x38
  4063a8:	mov	x2, x1
  4063ac:	mov	x1, x0
  4063b0:	mov	x0, x3
  4063b4:	bl	405c50 <argp_usage@@Base+0x2780>
  4063b8:	b	40650c <argp_usage@@Base+0x303c>
  4063bc:	ldr	x0, [sp, #136]
  4063c0:	ldr	x0, [x0, #32]
  4063c4:	str	x0, [sp, #112]
  4063c8:	ldr	x0, [sp, #136]
  4063cc:	ldr	w1, [x0, #8]
  4063d0:	ldr	x0, [sp, #40]
  4063d4:	ldr	x0, [x0, #40]
  4063d8:	ldr	x3, [sp, #32]
  4063dc:	mov	x2, x0
  4063e0:	ldr	x0, [sp, #112]
  4063e4:	bl	405bf0 <argp_usage@@Base+0x2720>
  4063e8:	str	x0, [sp, #104]
  4063ec:	ldr	x0, [sp, #104]
  4063f0:	cmp	x0, #0x0
  4063f4:	b.eq	4064d0 <argp_usage@@Base+0x3000>  // b.none
  4063f8:	ldr	x0, [sp, #104]
  4063fc:	ldrb	w0, [x0]
  406400:	cmp	w0, #0x0
  406404:	b.eq	4064d0 <argp_usage@@Base+0x3000>  // b.none
  406408:	ldr	x0, [sp, #24]
  40640c:	bl	40a814 <argp_failure@@Base+0x2e48>
  406410:	str	w0, [sp, #100]
  406414:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  406418:	add	x0, x0, #0x1e0
  40641c:	ldr	w0, [x0, #20]
  406420:	sxtw	x0, w0
  406424:	mov	x1, x0
  406428:	ldr	x0, [sp, #24]
  40642c:	bl	40a6e8 <argp_failure@@Base+0x2d1c>
  406430:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  406434:	add	x0, x0, #0x1e0
  406438:	ldr	w0, [x0, #20]
  40643c:	sxtw	x0, w0
  406440:	mov	x1, x0
  406444:	ldr	x0, [sp, #24]
  406448:	bl	40a7b0 <argp_failure@@Base+0x2de4>
  40644c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  406450:	add	x0, x0, #0x1e0
  406454:	ldr	w0, [x0, #20]
  406458:	add	w0, w0, #0x3
  40645c:	mov	w1, w0
  406460:	ldr	w0, [sp, #100]
  406464:	cmp	w0, w1
  406468:	b.ls	40647c <argp_usage@@Base+0x2fac>  // b.plast
  40646c:	mov	w1, #0xa                   	// #10
  406470:	ldr	x0, [sp, #24]
  406474:	bl	40a678 <argp_failure@@Base+0x2cac>
  406478:	b	4064c4 <argp_usage@@Base+0x2ff4>
  40647c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  406480:	add	x0, x0, #0x1e0
  406484:	ldr	w0, [x0, #20]
  406488:	mov	w1, w0
  40648c:	ldr	w0, [sp, #100]
  406490:	cmp	w0, w1
  406494:	b.cc	4064ac <argp_usage@@Base+0x2fdc>  // b.lo, b.ul, b.last
  406498:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  40649c:	add	x1, x0, #0x4a0
  4064a0:	ldr	x0, [sp, #24]
  4064a4:	bl	40a610 <argp_failure@@Base+0x2c44>
  4064a8:	b	4064c4 <argp_usage@@Base+0x2ff4>
  4064ac:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4064b0:	add	x0, x0, #0x1e0
  4064b4:	ldr	w0, [x0, #20]
  4064b8:	mov	w1, w0
  4064bc:	ldr	x0, [sp, #24]
  4064c0:	bl	405ab8 <argp_usage@@Base+0x25e8>
  4064c4:	ldr	x1, [sp, #104]
  4064c8:	ldr	x0, [sp, #24]
  4064cc:	bl	40a610 <argp_failure@@Base+0x2c44>
  4064d0:	ldr	x0, [sp, #104]
  4064d4:	cmp	x0, #0x0
  4064d8:	b.eq	4064f4 <argp_usage@@Base+0x3024>  // b.none
  4064dc:	ldr	x1, [sp, #104]
  4064e0:	ldr	x0, [sp, #112]
  4064e4:	cmp	x1, x0
  4064e8:	b.eq	4064f4 <argp_usage@@Base+0x3024>  // b.none
  4064ec:	ldr	x0, [sp, #104]
  4064f0:	bl	401650 <free@plt>
  4064f4:	mov	x1, #0x0                   	// #0
  4064f8:	ldr	x0, [sp, #24]
  4064fc:	bl	40a6e8 <argp_failure@@Base+0x2d1c>
  406500:	mov	w1, #0xa                   	// #10
  406504:	ldr	x0, [sp, #24]
  406508:	bl	40a678 <argp_failure@@Base+0x2cac>
  40650c:	ldr	x0, [sp, #16]
  406510:	ldr	x1, [sp, #40]
  406514:	str	x1, [x0]
  406518:	b	406520 <argp_usage@@Base+0x3050>
  40651c:	nop
  406520:	ldrsw	x0, [sp, #132]
  406524:	mov	x1, x0
  406528:	ldr	x0, [sp, #24]
  40652c:	bl	40a6e8 <argp_failure@@Base+0x2d1c>
  406530:	ldrsw	x0, [sp, #128]
  406534:	mov	x1, x0
  406538:	ldr	x0, [sp, #24]
  40653c:	bl	40a7b0 <argp_failure@@Base+0x2de4>
  406540:	nop
  406544:	ldp	x29, x30, [sp], #176
  406548:	ret
  40654c:	stp	x29, x30, [sp, #-96]!
  406550:	mov	x29, sp
  406554:	str	x0, [sp, #40]
  406558:	str	x1, [sp, #32]
  40655c:	str	x2, [sp, #24]
  406560:	str	xzr, [sp, #48]
  406564:	str	wzr, [sp, #56]
  406568:	str	wzr, [sp, #60]
  40656c:	ldr	x0, [sp, #40]
  406570:	ldr	x0, [x0]
  406574:	str	x0, [sp, #80]
  406578:	ldr	x0, [sp, #40]
  40657c:	ldr	w0, [x0, #8]
  406580:	str	w0, [sp, #92]
  406584:	b	4065b8 <argp_usage@@Base+0x30e8>
  406588:	add	x0, sp, #0x30
  40658c:	mov	x3, x0
  406590:	ldr	x2, [sp, #24]
  406594:	ldr	x1, [sp, #32]
  406598:	ldr	x0, [sp, #80]
  40659c:	bl	405f10 <argp_usage@@Base+0x2a40>
  4065a0:	ldr	x0, [sp, #80]
  4065a4:	add	x0, x0, #0x38
  4065a8:	str	x0, [sp, #80]
  4065ac:	ldr	w0, [sp, #92]
  4065b0:	sub	w0, w0, #0x1
  4065b4:	str	w0, [sp, #92]
  4065b8:	ldr	w0, [sp, #92]
  4065bc:	cmp	w0, #0x0
  4065c0:	b.ne	406588 <argp_usage@@Base+0x30b8>  // b.any
  4065c4:	ldr	w0, [sp, #60]
  4065c8:	cmp	w0, #0x0
  4065cc:	b.eq	40668c <argp_usage@@Base+0x31bc>  // b.none
  4065d0:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4065d4:	add	x0, x0, #0x1e0
  4065d8:	ldr	w0, [x0, #4]
  4065dc:	cmp	w0, #0x0
  4065e0:	b.eq	40668c <argp_usage@@Base+0x31bc>  // b.none
  4065e4:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4065e8:	add	x0, x0, #0x4a8
  4065ec:	str	x0, [sp, #72]
  4065f0:	ldr	x0, [sp, #32]
  4065f4:	cmp	x0, #0x0
  4065f8:	b.eq	406608 <argp_usage@@Base+0x3138>  // b.none
  4065fc:	ldr	x0, [sp, #32]
  406600:	ldr	x0, [x0]
  406604:	b	40660c <argp_usage@@Base+0x313c>
  406608:	mov	x0, #0x0                   	// #0
  40660c:	ldr	x3, [sp, #32]
  406610:	mov	x2, x0
  406614:	mov	w1, #0x5                   	// #5
  406618:	movk	w1, #0x200, lsl #16
  40661c:	ldr	x0, [sp, #72]
  406620:	bl	405bf0 <argp_usage@@Base+0x2720>
  406624:	str	x0, [sp, #64]
  406628:	ldr	x0, [sp, #64]
  40662c:	cmp	x0, #0x0
  406630:	b.eq	406668 <argp_usage@@Base+0x3198>  // b.none
  406634:	ldr	x0, [sp, #64]
  406638:	ldrb	w0, [x0]
  40663c:	cmp	w0, #0x0
  406640:	b.eq	406668 <argp_usage@@Base+0x3198>  // b.none
  406644:	mov	w1, #0xa                   	// #10
  406648:	ldr	x0, [sp, #24]
  40664c:	bl	40a678 <argp_failure@@Base+0x2cac>
  406650:	ldr	x1, [sp, #64]
  406654:	ldr	x0, [sp, #24]
  406658:	bl	40a610 <argp_failure@@Base+0x2c44>
  40665c:	mov	w1, #0xa                   	// #10
  406660:	ldr	x0, [sp, #24]
  406664:	bl	40a678 <argp_failure@@Base+0x2cac>
  406668:	ldr	x0, [sp, #64]
  40666c:	cmp	x0, #0x0
  406670:	b.eq	40668c <argp_usage@@Base+0x31bc>  // b.none
  406674:	ldr	x1, [sp, #64]
  406678:	ldr	x0, [sp, #72]
  40667c:	cmp	x1, x0
  406680:	b.eq	40668c <argp_usage@@Base+0x31bc>  // b.none
  406684:	ldr	x0, [sp, #64]
  406688:	bl	401650 <free@plt>
  40668c:	nop
  406690:	ldp	x29, x30, [sp], #96
  406694:	ret
  406698:	sub	sp, sp, #0x30
  40669c:	str	x0, [sp, #24]
  4066a0:	str	x1, [sp, #16]
  4066a4:	str	x2, [sp, #8]
  4066a8:	str	x3, [sp]
  4066ac:	ldr	x0, [sp]
  4066b0:	str	x0, [sp, #40]
  4066b4:	ldr	x0, [sp, #24]
  4066b8:	ldr	x0, [x0, #16]
  4066bc:	cmp	x0, #0x0
  4066c0:	b.ne	406718 <argp_usage@@Base+0x3248>  // b.any
  4066c4:	ldr	x0, [sp, #16]
  4066c8:	ldr	x0, [x0, #16]
  4066cc:	cmp	x0, #0x0
  4066d0:	b.ne	406718 <argp_usage@@Base+0x3248>  // b.any
  4066d4:	ldr	x0, [sp, #24]
  4066d8:	ldr	w1, [x0, #24]
  4066dc:	ldr	x0, [sp, #16]
  4066e0:	ldr	w0, [x0, #24]
  4066e4:	orr	w0, w1, w0
  4066e8:	and	w0, w0, #0x10
  4066ec:	cmp	w0, #0x0
  4066f0:	b.ne	406718 <argp_usage@@Base+0x3248>  // b.any
  4066f4:	ldr	x0, [sp, #24]
  4066f8:	ldr	w3, [x0, #8]
  4066fc:	ldr	x0, [sp, #40]
  406700:	ldr	x0, [x0]
  406704:	add	x2, x0, #0x1
  406708:	ldr	x1, [sp, #40]
  40670c:	str	x2, [x1]
  406710:	and	w1, w3, #0xff
  406714:	strb	w1, [x0]
  406718:	mov	w0, #0x0                   	// #0
  40671c:	add	sp, sp, #0x30
  406720:	ret
  406724:	stp	x29, x30, [sp, #-80]!
  406728:	mov	x29, sp
  40672c:	str	x0, [sp, #40]
  406730:	str	x1, [sp, #32]
  406734:	str	x2, [sp, #24]
  406738:	str	x3, [sp, #16]
  40673c:	ldr	x0, [sp, #16]
  406740:	str	x0, [sp, #64]
  406744:	ldr	x0, [sp, #40]
  406748:	ldr	x0, [x0, #16]
  40674c:	str	x0, [sp, #72]
  406750:	ldr	x0, [sp, #40]
  406754:	ldr	w1, [x0, #24]
  406758:	ldr	x0, [sp, #32]
  40675c:	ldr	w0, [x0, #24]
  406760:	orr	w0, w1, w0
  406764:	str	w0, [sp, #60]
  406768:	ldr	x0, [sp, #72]
  40676c:	cmp	x0, #0x0
  406770:	b.ne	406780 <argp_usage@@Base+0x32b0>  // b.any
  406774:	ldr	x0, [sp, #32]
  406778:	ldr	x0, [x0, #16]
  40677c:	str	x0, [sp, #72]
  406780:	ldr	x0, [sp, #72]
  406784:	cmp	x0, #0x0
  406788:	b.eq	406808 <argp_usage@@Base+0x3338>  // b.none
  40678c:	ldr	w0, [sp, #60]
  406790:	and	w0, w0, #0x10
  406794:	cmp	w0, #0x0
  406798:	b.ne	406808 <argp_usage@@Base+0x3338>  // b.any
  40679c:	ldr	w0, [sp, #60]
  4067a0:	and	w0, w0, #0x1
  4067a4:	cmp	w0, #0x0
  4067a8:	b.eq	4067d0 <argp_usage@@Base+0x3300>  // b.none
  4067ac:	ldr	x0, [sp, #40]
  4067b0:	ldr	w0, [x0, #8]
  4067b4:	ldr	x3, [sp, #72]
  4067b8:	mov	w2, w0
  4067bc:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4067c0:	add	x1, x0, #0x520
  4067c4:	ldr	x0, [sp, #64]
  4067c8:	bl	40a44c <argp_failure@@Base+0x2a80>
  4067cc:	b	406808 <argp_usage@@Base+0x3338>
  4067d0:	ldr	x0, [sp, #72]
  4067d4:	bl	4014b0 <strlen@plt>
  4067d8:	add	x0, x0, #0x6
  4067dc:	mov	x1, x0
  4067e0:	ldr	x0, [sp, #64]
  4067e4:	bl	405b14 <argp_usage@@Base+0x2644>
  4067e8:	ldr	x0, [sp, #40]
  4067ec:	ldr	w0, [x0, #8]
  4067f0:	ldr	x3, [sp, #72]
  4067f4:	mov	w2, w0
  4067f8:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4067fc:	add	x1, x0, #0x530
  406800:	ldr	x0, [sp, #64]
  406804:	bl	40a44c <argp_failure@@Base+0x2a80>
  406808:	mov	w0, #0x0                   	// #0
  40680c:	ldp	x29, x30, [sp], #80
  406810:	ret
  406814:	stp	x29, x30, [sp, #-80]!
  406818:	mov	x29, sp
  40681c:	str	x0, [sp, #40]
  406820:	str	x1, [sp, #32]
  406824:	str	x2, [sp, #24]
  406828:	str	x3, [sp, #16]
  40682c:	ldr	x0, [sp, #16]
  406830:	str	x0, [sp, #64]
  406834:	ldr	x0, [sp, #40]
  406838:	ldr	x0, [x0, #16]
  40683c:	str	x0, [sp, #72]
  406840:	ldr	x0, [sp, #40]
  406844:	ldr	w1, [x0, #24]
  406848:	ldr	x0, [sp, #32]
  40684c:	ldr	w0, [x0, #24]
  406850:	orr	w0, w1, w0
  406854:	str	w0, [sp, #60]
  406858:	ldr	x0, [sp, #72]
  40685c:	cmp	x0, #0x0
  406860:	b.ne	406870 <argp_usage@@Base+0x33a0>  // b.any
  406864:	ldr	x0, [sp, #32]
  406868:	ldr	x0, [x0, #16]
  40686c:	str	x0, [sp, #72]
  406870:	ldr	w0, [sp, #60]
  406874:	and	w0, w0, #0x10
  406878:	cmp	w0, #0x0
  40687c:	b.ne	406914 <argp_usage@@Base+0x3444>  // b.any
  406880:	ldr	x0, [sp, #40]
  406884:	ldr	w0, [x0, #24]
  406888:	and	w0, w0, #0x8
  40688c:	cmp	w0, #0x0
  406890:	b.ne	406914 <argp_usage@@Base+0x3444>  // b.any
  406894:	ldr	x0, [sp, #72]
  406898:	cmp	x0, #0x0
  40689c:	b.eq	4068f8 <argp_usage@@Base+0x3428>  // b.none
  4068a0:	ldr	w0, [sp, #60]
  4068a4:	and	w0, w0, #0x1
  4068a8:	cmp	w0, #0x0
  4068ac:	b.eq	4068d4 <argp_usage@@Base+0x3404>  // b.none
  4068b0:	ldr	x0, [sp, #40]
  4068b4:	ldr	x0, [x0]
  4068b8:	ldr	x3, [sp, #72]
  4068bc:	mov	x2, x0
  4068c0:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4068c4:	add	x1, x0, #0x540
  4068c8:	ldr	x0, [sp, #64]
  4068cc:	bl	40a44c <argp_failure@@Base+0x2a80>
  4068d0:	b	406914 <argp_usage@@Base+0x3444>
  4068d4:	ldr	x0, [sp, #40]
  4068d8:	ldr	x0, [x0]
  4068dc:	ldr	x3, [sp, #72]
  4068e0:	mov	x2, x0
  4068e4:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4068e8:	add	x1, x0, #0x550
  4068ec:	ldr	x0, [sp, #64]
  4068f0:	bl	40a44c <argp_failure@@Base+0x2a80>
  4068f4:	b	406914 <argp_usage@@Base+0x3444>
  4068f8:	ldr	x0, [sp, #40]
  4068fc:	ldr	x0, [x0]
  406900:	mov	x2, x0
  406904:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  406908:	add	x1, x0, #0x560
  40690c:	ldr	x0, [sp, #64]
  406910:	bl	40a44c <argp_failure@@Base+0x2a80>
  406914:	mov	w0, #0x0                   	// #0
  406918:	ldp	x29, x30, [sp], #80
  40691c:	ret
  406920:	stp	x29, x30, [sp, #-128]!
  406924:	mov	x29, sp
  406928:	str	x0, [x29, #24]
  40692c:	str	x1, [x29, #16]
  406930:	ldr	x0, [x29, #24]
  406934:	ldr	w0, [x0, #8]
  406938:	cmp	w0, #0x0
  40693c:	b.eq	406ba0 <argp_usage@@Base+0x36d0>  // b.none
  406940:	ldr	x0, [x29, #24]
  406944:	ldr	x0, [x0, #16]
  406948:	bl	4014b0 <strlen@plt>
  40694c:	add	x0, x0, #0x1
  406950:	add	x0, x0, #0xf
  406954:	lsr	x0, x0, #4
  406958:	lsl	x0, x0, #4
  40695c:	sub	sp, sp, x0
  406960:	mov	x0, sp
  406964:	add	x0, x0, #0xf
  406968:	lsr	x0, x0, #4
  40696c:	lsl	x0, x0, #4
  406970:	str	x0, [x29, #104]
  406974:	ldr	x0, [x29, #104]
  406978:	str	x0, [x29, #32]
  40697c:	ldr	x0, [x29, #24]
  406980:	ldr	x0, [x0]
  406984:	str	x0, [x29, #112]
  406988:	ldr	x0, [x29, #24]
  40698c:	ldr	w0, [x0, #8]
  406990:	str	w0, [x29, #124]
  406994:	b	4069d8 <argp_usage@@Base+0x3508>
  406998:	ldr	x0, [x29, #112]
  40699c:	ldr	x0, [x0, #40]
  4069a0:	ldr	x0, [x0, #48]
  4069a4:	add	x1, x29, #0x20
  4069a8:	mov	x3, x1
  4069ac:	mov	x2, x0
  4069b0:	adrp	x0, 406000 <argp_usage@@Base+0x2b30>
  4069b4:	add	x1, x0, #0x698
  4069b8:	ldr	x0, [x29, #112]
  4069bc:	bl	404ce4 <argp_usage@@Base+0x1814>
  4069c0:	ldr	x0, [x29, #112]
  4069c4:	add	x0, x0, #0x38
  4069c8:	str	x0, [x29, #112]
  4069cc:	ldr	w0, [x29, #124]
  4069d0:	sub	w0, w0, #0x1
  4069d4:	str	w0, [x29, #124]
  4069d8:	ldr	w0, [x29, #124]
  4069dc:	cmp	w0, #0x0
  4069e0:	b.ne	406998 <argp_usage@@Base+0x34c8>  // b.any
  4069e4:	ldr	x0, [x29, #32]
  4069e8:	ldr	x1, [x29, #104]
  4069ec:	cmp	x1, x0
  4069f0:	b.cs	406a18 <argp_usage@@Base+0x3548>  // b.hs, b.nlast
  4069f4:	ldr	x0, [x29, #32]
  4069f8:	add	x1, x0, #0x1
  4069fc:	str	x1, [x29, #32]
  406a00:	strb	wzr, [x0]
  406a04:	ldr	x2, [x29, #104]
  406a08:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  406a0c:	add	x1, x0, #0x568
  406a10:	ldr	x0, [x29, #16]
  406a14:	bl	40a44c <argp_failure@@Base+0x2a80>
  406a18:	ldr	x0, [x29, #24]
  406a1c:	ldr	x0, [x0]
  406a20:	str	x0, [x29, #112]
  406a24:	ldr	x0, [x29, #24]
  406a28:	ldr	w0, [x0, #8]
  406a2c:	str	w0, [x29, #124]
  406a30:	b	406a70 <argp_usage@@Base+0x35a0>
  406a34:	ldr	x0, [x29, #112]
  406a38:	ldr	x0, [x0, #40]
  406a3c:	ldr	x0, [x0, #48]
  406a40:	ldr	x3, [x29, #16]
  406a44:	mov	x2, x0
  406a48:	adrp	x0, 406000 <argp_usage@@Base+0x2b30>
  406a4c:	add	x1, x0, #0x724
  406a50:	ldr	x0, [x29, #112]
  406a54:	bl	404ce4 <argp_usage@@Base+0x1814>
  406a58:	ldr	x0, [x29, #112]
  406a5c:	add	x0, x0, #0x38
  406a60:	str	x0, [x29, #112]
  406a64:	ldr	w0, [x29, #124]
  406a68:	sub	w0, w0, #0x1
  406a6c:	str	w0, [x29, #124]
  406a70:	ldr	w0, [x29, #124]
  406a74:	cmp	w0, #0x0
  406a78:	b.ne	406a34 <argp_usage@@Base+0x3564>  // b.any
  406a7c:	ldr	x0, [x29, #24]
  406a80:	ldr	x0, [x0]
  406a84:	str	x0, [x29, #112]
  406a88:	ldr	x0, [x29, #24]
  406a8c:	ldr	w0, [x0, #8]
  406a90:	str	w0, [x29, #124]
  406a94:	b	406b94 <argp_usage@@Base+0x36c4>
  406a98:	ldr	x0, [x29, #112]
  406a9c:	ldr	x0, [x0, #40]
  406aa0:	ldr	x0, [x0, #48]
  406aa4:	ldr	x1, [x29, #112]
  406aa8:	str	x1, [x29, #96]
  406aac:	adrp	x1, 406000 <argp_usage@@Base+0x2b30>
  406ab0:	add	x1, x1, #0x814
  406ab4:	str	x1, [x29, #88]
  406ab8:	str	x0, [x29, #80]
  406abc:	ldr	x0, [x29, #16]
  406ac0:	str	x0, [x29, #72]
  406ac4:	str	wzr, [x29, #68]
  406ac8:	ldr	x0, [x29, #96]
  406acc:	ldr	x0, [x0]
  406ad0:	str	x0, [x29, #56]
  406ad4:	ldr	x0, [x29, #56]
  406ad8:	str	x0, [x29, #48]
  406adc:	ldr	x0, [x29, #96]
  406ae0:	ldr	w0, [x0, #8]
  406ae4:	str	w0, [x29, #44]
  406ae8:	b	406b60 <argp_usage@@Base+0x3690>
  406aec:	ldr	x0, [x29, #48]
  406af0:	ldr	x0, [x0]
  406af4:	cmp	x0, #0x0
  406af8:	b.eq	406b48 <argp_usage@@Base+0x3678>  // b.none
  406afc:	ldr	x0, [x29, #48]
  406b00:	ldr	w0, [x0, #24]
  406b04:	and	w0, w0, #0x4
  406b08:	cmp	w0, #0x0
  406b0c:	b.ne	406b18 <argp_usage@@Base+0x3648>  // b.any
  406b10:	ldr	x0, [x29, #48]
  406b14:	str	x0, [x29, #56]
  406b18:	ldr	x0, [x29, #48]
  406b1c:	ldr	w0, [x0, #24]
  406b20:	and	w0, w0, #0x2
  406b24:	cmp	w0, #0x0
  406b28:	b.ne	406b48 <argp_usage@@Base+0x3678>  // b.any
  406b2c:	ldr	x4, [x29, #88]
  406b30:	ldr	x3, [x29, #72]
  406b34:	ldr	x2, [x29, #80]
  406b38:	ldr	x1, [x29, #56]
  406b3c:	ldr	x0, [x29, #48]
  406b40:	blr	x4
  406b44:	str	w0, [x29, #68]
  406b48:	ldr	x0, [x29, #48]
  406b4c:	add	x0, x0, #0x30
  406b50:	str	x0, [x29, #48]
  406b54:	ldr	w0, [x29, #44]
  406b58:	sub	w0, w0, #0x1
  406b5c:	str	w0, [x29, #44]
  406b60:	ldr	w0, [x29, #44]
  406b64:	cmp	w0, #0x0
  406b68:	b.eq	406b78 <argp_usage@@Base+0x36a8>  // b.none
  406b6c:	ldr	w0, [x29, #68]
  406b70:	cmp	w0, #0x0
  406b74:	b.eq	406aec <argp_usage@@Base+0x361c>  // b.none
  406b78:	nop
  406b7c:	ldr	x0, [x29, #112]
  406b80:	add	x0, x0, #0x38
  406b84:	str	x0, [x29, #112]
  406b88:	ldr	w0, [x29, #124]
  406b8c:	sub	w0, w0, #0x1
  406b90:	str	w0, [x29, #124]
  406b94:	ldr	w0, [x29, #124]
  406b98:	cmp	w0, #0x0
  406b9c:	b.ne	406a98 <argp_usage@@Base+0x35c8>  // b.any
  406ba0:	nop
  406ba4:	mov	sp, x29
  406ba8:	ldp	x29, x30, [sp], #128
  406bac:	ret
  406bb0:	stp	x29, x30, [sp, #-64]!
  406bb4:	mov	x29, sp
  406bb8:	str	x0, [sp, #24]
  406bbc:	str	x1, [sp, #16]
  406bc0:	ldr	x0, [sp, #24]
  406bc4:	ldr	x0, [x0, #32]
  406bc8:	str	x0, [sp, #56]
  406bcc:	ldr	x1, [sp, #16]
  406bd0:	ldr	x0, [sp, #24]
  406bd4:	bl	40487c <argp_usage@@Base+0x13ac>
  406bd8:	str	x0, [sp, #48]
  406bdc:	ldr	x0, [sp, #56]
  406be0:	cmp	x0, #0x0
  406be4:	b.eq	406c8c <argp_usage@@Base+0x37bc>  // b.none
  406be8:	b	406c7c <argp_usage@@Base+0x37ac>
  406bec:	ldr	x0, [sp, #56]
  406bf0:	ldr	w0, [x0, #24]
  406bf4:	cmp	w0, #0x0
  406bf8:	b.ne	406c0c <argp_usage@@Base+0x373c>  // b.any
  406bfc:	ldr	x0, [sp, #56]
  406c00:	ldr	x0, [x0, #16]
  406c04:	cmp	x0, #0x0
  406c08:	b.eq	406c4c <argp_usage@@Base+0x377c>  // b.none
  406c0c:	ldr	x0, [sp, #56]
  406c10:	ldr	w6, [x0, #24]
  406c14:	ldr	x0, [sp, #56]
  406c18:	ldr	x2, [x0, #16]
  406c1c:	ldr	x0, [sp, #24]
  406c20:	ldr	x0, [x0, #32]
  406c24:	ldr	x1, [sp, #56]
  406c28:	sub	x0, x1, x0
  406c2c:	asr	x0, x0, #5
  406c30:	ldr	x5, [sp, #24]
  406c34:	ldr	x4, [sp, #16]
  406c38:	mov	w3, w0
  406c3c:	mov	w1, w6
  406c40:	ldr	x0, [sp, #48]
  406c44:	bl	404ba0 <argp_usage@@Base+0x16d0>
  406c48:	b	406c50 <argp_usage@@Base+0x3780>
  406c4c:	ldr	x0, [sp, #16]
  406c50:	str	x0, [sp, #40]
  406c54:	ldr	x0, [sp, #56]
  406c58:	ldr	x0, [x0]
  406c5c:	ldr	x1, [sp, #40]
  406c60:	bl	406bb0 <argp_usage@@Base+0x36e0>
  406c64:	mov	x1, x0
  406c68:	ldr	x0, [sp, #48]
  406c6c:	bl	405700 <argp_usage@@Base+0x2230>
  406c70:	ldr	x0, [sp, #56]
  406c74:	add	x0, x0, #0x20
  406c78:	str	x0, [sp, #56]
  406c7c:	ldr	x0, [sp, #56]
  406c80:	ldr	x0, [x0]
  406c84:	cmp	x0, #0x0
  406c88:	b.ne	406bec <argp_usage@@Base+0x371c>  // b.any
  406c8c:	ldr	x0, [sp, #48]
  406c90:	ldp	x29, x30, [sp], #64
  406c94:	ret
  406c98:	stp	x29, x30, [sp, #-48]!
  406c9c:	mov	x29, sp
  406ca0:	str	x0, [sp, #24]
  406ca4:	str	xzr, [sp, #40]
  406ca8:	ldr	x0, [sp, #24]
  406cac:	ldr	x0, [x0, #32]
  406cb0:	str	x0, [sp, #32]
  406cb4:	ldr	x0, [sp, #24]
  406cb8:	ldr	x0, [x0, #16]
  406cbc:	cmp	x0, #0x0
  406cc0:	b.eq	406ce8 <argp_usage@@Base+0x3818>  // b.none
  406cc4:	ldr	x0, [sp, #24]
  406cc8:	ldr	x0, [x0, #16]
  406ccc:	mov	w1, #0xa                   	// #10
  406cd0:	bl	401680 <strchr@plt>
  406cd4:	cmp	x0, #0x0
  406cd8:	b.eq	406ce8 <argp_usage@@Base+0x3818>  // b.none
  406cdc:	ldr	x0, [sp, #40]
  406ce0:	add	x0, x0, #0x1
  406ce4:	str	x0, [sp, #40]
  406ce8:	ldr	x0, [sp, #32]
  406cec:	cmp	x0, #0x0
  406cf0:	b.eq	406d2c <argp_usage@@Base+0x385c>  // b.none
  406cf4:	b	406d1c <argp_usage@@Base+0x384c>
  406cf8:	ldr	x0, [sp, #32]
  406cfc:	add	x1, x0, #0x20
  406d00:	str	x1, [sp, #32]
  406d04:	ldr	x0, [x0]
  406d08:	bl	406c98 <argp_usage@@Base+0x37c8>
  406d0c:	mov	x1, x0
  406d10:	ldr	x0, [sp, #40]
  406d14:	add	x0, x0, x1
  406d18:	str	x0, [sp, #40]
  406d1c:	ldr	x0, [sp, #32]
  406d20:	ldr	x0, [x0]
  406d24:	cmp	x0, #0x0
  406d28:	b.ne	406cf8 <argp_usage@@Base+0x3828>  // b.any
  406d2c:	ldr	x0, [sp, #40]
  406d30:	ldp	x29, x30, [sp], #48
  406d34:	ret
  406d38:	stp	x29, x30, [sp, #-128]!
  406d3c:	mov	x29, sp
  406d40:	str	x0, [sp, #56]
  406d44:	str	x1, [sp, #48]
  406d48:	str	x2, [sp, #40]
  406d4c:	str	w3, [sp, #36]
  406d50:	str	x4, [sp, #24]
  406d54:	ldr	x0, [sp, #40]
  406d58:	ldr	x0, [x0]
  406d5c:	str	x0, [sp, #80]
  406d60:	str	wzr, [sp, #124]
  406d64:	ldr	x0, [sp, #56]
  406d68:	ldr	x0, [x0, #32]
  406d6c:	str	x0, [sp, #112]
  406d70:	ldr	x0, [sp, #56]
  406d74:	ldr	x0, [x0, #16]
  406d78:	str	x0, [sp, #72]
  406d7c:	str	xzr, [sp, #104]
  406d80:	ldr	x3, [sp, #48]
  406d84:	ldr	x2, [sp, #56]
  406d88:	mov	w1, #0x6                   	// #6
  406d8c:	movk	w1, #0x200, lsl #16
  406d90:	ldr	x0, [sp, #72]
  406d94:	bl	405bf0 <argp_usage@@Base+0x2720>
  406d98:	str	x0, [sp, #64]
  406d9c:	ldr	x0, [sp, #64]
  406da0:	cmp	x0, #0x0
  406da4:	b.eq	406e6c <argp_usage@@Base+0x399c>  // b.none
  406da8:	ldr	x0, [sp, #64]
  406dac:	str	x0, [sp, #96]
  406db0:	mov	w1, #0xa                   	// #10
  406db4:	ldr	x0, [sp, #96]
  406db8:	bl	4016d0 <strchrnul@plt>
  406dbc:	str	x0, [sp, #104]
  406dc0:	ldr	x0, [sp, #104]
  406dc4:	ldrb	w0, [x0]
  406dc8:	cmp	w0, #0x0
  406dcc:	b.eq	406e34 <argp_usage@@Base+0x3964>  // b.none
  406dd0:	mov	w0, #0x1                   	// #1
  406dd4:	str	w0, [sp, #124]
  406dd8:	str	wzr, [sp, #92]
  406ddc:	b	406e08 <argp_usage@@Base+0x3938>
  406de0:	ldr	x0, [sp, #104]
  406de4:	add	x0, x0, #0x1
  406de8:	str	x0, [sp, #96]
  406dec:	mov	w1, #0xa                   	// #10
  406df0:	ldr	x0, [sp, #96]
  406df4:	bl	4016d0 <strchrnul@plt>
  406df8:	str	x0, [sp, #104]
  406dfc:	ldr	w0, [sp, #92]
  406e00:	add	w0, w0, #0x1
  406e04:	str	w0, [sp, #92]
  406e08:	ldr	x0, [sp, #80]
  406e0c:	ldrb	w0, [x0]
  406e10:	mov	w1, w0
  406e14:	ldr	w0, [sp, #92]
  406e18:	cmp	w0, w1
  406e1c:	b.lt	406de0 <argp_usage@@Base+0x3910>  // b.tstop
  406e20:	ldr	x0, [sp, #40]
  406e24:	ldr	x0, [x0]
  406e28:	add	x1, x0, #0x1
  406e2c:	ldr	x0, [sp, #40]
  406e30:	str	x1, [x0]
  406e34:	ldr	x0, [sp, #104]
  406e38:	add	x1, x0, #0x1
  406e3c:	ldr	x0, [sp, #96]
  406e40:	sub	x0, x1, x0
  406e44:	mov	x1, x0
  406e48:	ldr	x0, [sp, #24]
  406e4c:	bl	405b14 <argp_usage@@Base+0x2644>
  406e50:	ldr	x1, [sp, #104]
  406e54:	ldr	x0, [sp, #96]
  406e58:	sub	x0, x1, x0
  406e5c:	mov	x2, x0
  406e60:	ldr	x1, [sp, #96]
  406e64:	ldr	x0, [sp, #24]
  406e68:	bl	40a588 <argp_failure@@Base+0x2bbc>
  406e6c:	ldr	x0, [sp, #64]
  406e70:	cmp	x0, #0x0
  406e74:	b.eq	406e90 <argp_usage@@Base+0x39c0>  // b.none
  406e78:	ldr	x1, [sp, #64]
  406e7c:	ldr	x0, [sp, #72]
  406e80:	cmp	x1, x0
  406e84:	b.eq	406e90 <argp_usage@@Base+0x39c0>  // b.none
  406e88:	ldr	x0, [sp, #64]
  406e8c:	bl	401650 <free@plt>
  406e90:	ldr	x0, [sp, #112]
  406e94:	cmp	x0, #0x0
  406e98:	b.eq	406ee4 <argp_usage@@Base+0x3a14>  // b.none
  406e9c:	b	406ed4 <argp_usage@@Base+0x3a04>
  406ea0:	ldr	x0, [sp, #112]
  406ea4:	add	x1, x0, #0x20
  406ea8:	str	x1, [sp, #112]
  406eac:	ldr	x0, [x0]
  406eb0:	ldr	x4, [sp, #24]
  406eb4:	ldr	w3, [sp, #36]
  406eb8:	ldr	x2, [sp, #40]
  406ebc:	ldr	x1, [sp, #48]
  406ec0:	bl	406d38 <argp_usage@@Base+0x3868>
  406ec4:	cmp	w0, #0x0
  406ec8:	cset	w0, eq  // eq = none
  406ecc:	and	w0, w0, #0xff
  406ed0:	str	w0, [sp, #36]
  406ed4:	ldr	x0, [sp, #112]
  406ed8:	ldr	x0, [x0]
  406edc:	cmp	x0, #0x0
  406ee0:	b.ne	406ea0 <argp_usage@@Base+0x39d0>  // b.any
  406ee4:	ldr	w0, [sp, #36]
  406ee8:	cmp	w0, #0x0
  406eec:	b.eq	406f44 <argp_usage@@Base+0x3a74>  // b.none
  406ef0:	ldr	w0, [sp, #124]
  406ef4:	cmp	w0, #0x0
  406ef8:	b.eq	406f44 <argp_usage@@Base+0x3a74>  // b.none
  406efc:	ldr	x0, [sp, #104]
  406f00:	ldrb	w0, [x0]
  406f04:	cmp	w0, #0x0
  406f08:	b.eq	406f2c <argp_usage@@Base+0x3a5c>  // b.none
  406f0c:	ldr	x0, [sp, #80]
  406f10:	ldrb	w0, [x0]
  406f14:	add	w0, w0, #0x1
  406f18:	and	w1, w0, #0xff
  406f1c:	ldr	x0, [sp, #80]
  406f20:	strb	w1, [x0]
  406f24:	str	wzr, [sp, #36]
  406f28:	b	406f44 <argp_usage@@Base+0x3a74>
  406f2c:	ldr	x0, [sp, #80]
  406f30:	ldrb	w0, [x0]
  406f34:	cmp	w0, #0x0
  406f38:	b.eq	406f44 <argp_usage@@Base+0x3a74>  // b.none
  406f3c:	ldr	x0, [sp, #80]
  406f40:	strb	wzr, [x0]
  406f44:	ldr	w0, [sp, #36]
  406f48:	cmp	w0, #0x0
  406f4c:	cset	w0, eq  // eq = none
  406f50:	and	w0, w0, #0xff
  406f54:	ldp	x29, x30, [sp], #128
  406f58:	ret
  406f5c:	stp	x29, x30, [sp, #-128]!
  406f60:	mov	x29, sp
  406f64:	str	x0, [sp, #56]
  406f68:	str	x1, [sp, #48]
  406f6c:	str	w2, [sp, #44]
  406f70:	str	w3, [sp, #40]
  406f74:	str	w4, [sp, #36]
  406f78:	str	x5, [sp, #24]
  406f7c:	str	xzr, [sp, #104]
  406f80:	str	xzr, [sp, #88]
  406f84:	str	wzr, [sp, #84]
  406f88:	ldr	x0, [sp, #56]
  406f8c:	ldr	x0, [x0, #32]
  406f90:	str	x0, [sp, #72]
  406f94:	ldr	x0, [sp, #56]
  406f98:	ldr	x0, [x0, #24]
  406f9c:	cmp	x0, #0x0
  406fa0:	b.eq	407060 <argp_usage@@Base+0x3b90>  // b.none
  406fa4:	ldr	x0, [sp, #56]
  406fa8:	ldr	x0, [x0, #24]
  406fac:	mov	w1, #0xb                   	// #11
  406fb0:	bl	401680 <strchr@plt>
  406fb4:	str	x0, [sp, #64]
  406fb8:	ldr	x0, [sp, #64]
  406fbc:	cmp	x0, #0x0
  406fc0:	b.eq	407034 <argp_usage@@Base+0x3b64>  // b.none
  406fc4:	ldr	w0, [sp, #44]
  406fc8:	cmp	w0, #0x0
  406fcc:	b.eq	406ff4 <argp_usage@@Base+0x3b24>  // b.none
  406fd0:	ldr	x0, [sp, #64]
  406fd4:	add	x0, x0, #0x1
  406fd8:	str	x0, [sp, #112]
  406fdc:	ldr	x0, [sp, #112]
  406fe0:	ldrb	w0, [x0]
  406fe4:	cmp	w0, #0x0
  406fe8:	b.ne	407054 <argp_usage@@Base+0x3b84>  // b.any
  406fec:	str	xzr, [sp, #112]
  406ff0:	b	407054 <argp_usage@@Base+0x3b84>
  406ff4:	ldr	x0, [sp, #56]
  406ff8:	ldr	x0, [x0, #24]
  406ffc:	ldr	x1, [sp, #64]
  407000:	sub	x0, x1, x0
  407004:	str	x0, [sp, #104]
  407008:	ldr	x0, [sp, #104]
  40700c:	cmp	x0, #0x0
  407010:	b.eq	407028 <argp_usage@@Base+0x3b58>  // b.none
  407014:	ldr	x0, [sp, #56]
  407018:	ldr	x0, [x0, #24]
  40701c:	ldr	x1, [sp, #104]
  407020:	bl	401670 <strndup@plt>
  407024:	b	40702c <argp_usage@@Base+0x3b5c>
  407028:	mov	x0, #0x0                   	// #0
  40702c:	str	x0, [sp, #112]
  407030:	b	407054 <argp_usage@@Base+0x3b84>
  407034:	ldr	w0, [sp, #44]
  407038:	cmp	w0, #0x0
  40703c:	b.ne	40704c <argp_usage@@Base+0x3b7c>  // b.any
  407040:	ldr	x0, [sp, #56]
  407044:	ldr	x0, [x0, #24]
  407048:	b	407050 <argp_usage@@Base+0x3b80>
  40704c:	mov	x0, #0x0                   	// #0
  407050:	str	x0, [sp, #112]
  407054:	ldr	x0, [sp, #112]
  407058:	str	x0, [sp, #96]
  40705c:	b	40706c <argp_usage@@Base+0x3b9c>
  407060:	str	xzr, [sp, #112]
  407064:	ldr	x0, [sp, #112]
  407068:	str	x0, [sp, #96]
  40706c:	ldr	x0, [sp, #56]
  407070:	ldr	x0, [x0, #40]
  407074:	cmp	x0, #0x0
  407078:	b.eq	4070c8 <argp_usage@@Base+0x3bf8>  // b.none
  40707c:	ldr	x1, [sp, #48]
  407080:	ldr	x0, [sp, #56]
  407084:	bl	403450 <argp_parse@@Base+0x1fc>
  407088:	str	x0, [sp, #88]
  40708c:	ldr	x0, [sp, #56]
  407090:	ldr	x3, [x0, #40]
  407094:	ldr	w0, [sp, #44]
  407098:	cmp	w0, #0x0
  40709c:	b.eq	4070ac <argp_usage@@Base+0x3bdc>  // b.none
  4070a0:	mov	w0, #0x2                   	// #2
  4070a4:	movk	w0, #0x200, lsl #16
  4070a8:	b	4070b4 <argp_usage@@Base+0x3be4>
  4070ac:	mov	w0, #0x1                   	// #1
  4070b0:	movk	w0, #0x200, lsl #16
  4070b4:	ldr	x2, [sp, #88]
  4070b8:	ldr	x1, [sp, #96]
  4070bc:	blr	x3
  4070c0:	str	x0, [sp, #120]
  4070c4:	b	4070d0 <argp_usage@@Base+0x3c00>
  4070c8:	ldr	x0, [sp, #96]
  4070cc:	str	x0, [sp, #120]
  4070d0:	ldr	x0, [sp, #120]
  4070d4:	cmp	x0, #0x0
  4070d8:	b.eq	407130 <argp_usage@@Base+0x3c60>  // b.none
  4070dc:	ldr	w0, [sp, #40]
  4070e0:	cmp	w0, #0x0
  4070e4:	b.eq	4070f4 <argp_usage@@Base+0x3c24>  // b.none
  4070e8:	mov	w1, #0xa                   	// #10
  4070ec:	ldr	x0, [sp, #24]
  4070f0:	bl	40a678 <argp_failure@@Base+0x2cac>
  4070f4:	ldr	x1, [sp, #120]
  4070f8:	ldr	x0, [sp, #24]
  4070fc:	bl	40a610 <argp_failure@@Base+0x2c44>
  407100:	ldr	x0, [sp, #24]
  407104:	bl	40a814 <argp_failure@@Base+0x2e48>
  407108:	mov	x1, x0
  40710c:	ldr	x0, [sp, #24]
  407110:	ldr	x0, [x0, #8]
  407114:	cmp	x1, x0
  407118:	b.ls	407128 <argp_usage@@Base+0x3c58>  // b.plast
  40711c:	mov	w1, #0xa                   	// #10
  407120:	ldr	x0, [sp, #24]
  407124:	bl	40a678 <argp_failure@@Base+0x2cac>
  407128:	mov	w0, #0x1                   	// #1
  40712c:	str	w0, [sp, #84]
  407130:	ldr	x0, [sp, #120]
  407134:	cmp	x0, #0x0
  407138:	b.eq	407154 <argp_usage@@Base+0x3c84>  // b.none
  40713c:	ldr	x1, [sp, #120]
  407140:	ldr	x0, [sp, #96]
  407144:	cmp	x1, x0
  407148:	b.eq	407154 <argp_usage@@Base+0x3c84>  // b.none
  40714c:	ldr	x0, [sp, #120]
  407150:	bl	401650 <free@plt>
  407154:	ldr	x0, [sp, #112]
  407158:	cmp	x0, #0x0
  40715c:	b.eq	407174 <argp_usage@@Base+0x3ca4>  // b.none
  407160:	ldr	x0, [sp, #104]
  407164:	cmp	x0, #0x0
  407168:	b.eq	407174 <argp_usage@@Base+0x3ca4>  // b.none
  40716c:	ldr	x0, [sp, #112]
  407170:	bl	401650 <free@plt>
  407174:	ldr	w0, [sp, #44]
  407178:	cmp	w0, #0x0
  40717c:	b.eq	407224 <argp_usage@@Base+0x3d54>  // b.none
  407180:	ldr	x0, [sp, #56]
  407184:	ldr	x0, [x0, #40]
  407188:	cmp	x0, #0x0
  40718c:	b.eq	407224 <argp_usage@@Base+0x3d54>  // b.none
  407190:	ldr	x0, [sp, #56]
  407194:	ldr	x3, [x0, #40]
  407198:	ldr	x2, [sp, #88]
  40719c:	mov	x1, #0x0                   	// #0
  4071a0:	mov	w0, #0x4                   	// #4
  4071a4:	movk	w0, #0x200, lsl #16
  4071a8:	blr	x3
  4071ac:	str	x0, [sp, #120]
  4071b0:	ldr	x0, [sp, #120]
  4071b4:	cmp	x0, #0x0
  4071b8:	b.eq	407224 <argp_usage@@Base+0x3d54>  // b.none
  4071bc:	ldr	w0, [sp, #84]
  4071c0:	cmp	w0, #0x0
  4071c4:	b.ne	4071d4 <argp_usage@@Base+0x3d04>  // b.any
  4071c8:	ldr	w0, [sp, #40]
  4071cc:	cmp	w0, #0x0
  4071d0:	b.eq	4071e0 <argp_usage@@Base+0x3d10>  // b.none
  4071d4:	mov	w1, #0xa                   	// #10
  4071d8:	ldr	x0, [sp, #24]
  4071dc:	bl	40a678 <argp_failure@@Base+0x2cac>
  4071e0:	ldr	x1, [sp, #120]
  4071e4:	ldr	x0, [sp, #24]
  4071e8:	bl	40a610 <argp_failure@@Base+0x2c44>
  4071ec:	ldr	x0, [sp, #120]
  4071f0:	bl	401650 <free@plt>
  4071f4:	ldr	x0, [sp, #24]
  4071f8:	bl	40a814 <argp_failure@@Base+0x2e48>
  4071fc:	mov	x1, x0
  407200:	ldr	x0, [sp, #24]
  407204:	ldr	x0, [x0, #8]
  407208:	cmp	x1, x0
  40720c:	b.ls	40721c <argp_usage@@Base+0x3d4c>  // b.plast
  407210:	mov	w1, #0xa                   	// #10
  407214:	ldr	x0, [sp, #24]
  407218:	bl	40a678 <argp_failure@@Base+0x2cac>
  40721c:	mov	w0, #0x1                   	// #1
  407220:	str	w0, [sp, #84]
  407224:	ldr	x0, [sp, #72]
  407228:	cmp	x0, #0x0
  40722c:	b.eq	4072bc <argp_usage@@Base+0x3dec>  // b.none
  407230:	b	407294 <argp_usage@@Base+0x3dc4>
  407234:	ldr	x0, [sp, #72]
  407238:	add	x1, x0, #0x20
  40723c:	str	x1, [sp, #72]
  407240:	ldr	x6, [x0]
  407244:	ldr	w0, [sp, #84]
  407248:	cmp	w0, #0x0
  40724c:	b.ne	40725c <argp_usage@@Base+0x3d8c>  // b.any
  407250:	ldr	w0, [sp, #40]
  407254:	cmp	w0, #0x0
  407258:	b.eq	407264 <argp_usage@@Base+0x3d94>  // b.none
  40725c:	mov	w0, #0x1                   	// #1
  407260:	b	407268 <argp_usage@@Base+0x3d98>
  407264:	mov	w0, #0x0                   	// #0
  407268:	ldr	x5, [sp, #24]
  40726c:	ldr	w4, [sp, #36]
  407270:	mov	w3, w0
  407274:	ldr	w2, [sp, #44]
  407278:	ldr	x1, [sp, #48]
  40727c:	mov	x0, x6
  407280:	bl	406f5c <argp_usage@@Base+0x3a8c>
  407284:	mov	w1, w0
  407288:	ldr	w0, [sp, #84]
  40728c:	orr	w0, w0, w1
  407290:	str	w0, [sp, #84]
  407294:	ldr	x0, [sp, #72]
  407298:	ldr	x0, [x0]
  40729c:	cmp	x0, #0x0
  4072a0:	b.eq	4072bc <argp_usage@@Base+0x3dec>  // b.none
  4072a4:	ldr	w0, [sp, #36]
  4072a8:	cmp	w0, #0x0
  4072ac:	b.eq	407234 <argp_usage@@Base+0x3d64>  // b.none
  4072b0:	ldr	w0, [sp, #84]
  4072b4:	cmp	w0, #0x0
  4072b8:	b.eq	407234 <argp_usage@@Base+0x3d64>  // b.none
  4072bc:	ldr	w0, [sp, #84]
  4072c0:	ldp	x29, x30, [sp], #128
  4072c4:	ret
  4072c8:	stp	x29, x30, [sp, #-144]!
  4072cc:	mov	x29, sp
  4072d0:	str	x0, [x29, #56]
  4072d4:	str	x1, [x29, #48]
  4072d8:	str	x2, [x29, #40]
  4072dc:	str	w3, [x29, #36]
  4072e0:	str	x4, [x29, #24]
  4072e4:	str	wzr, [x29, #140]
  4072e8:	str	xzr, [x29, #128]
  4072ec:	ldr	x0, [x29, #40]
  4072f0:	cmp	x0, #0x0
  4072f4:	b.eq	4076d0 <argp_usage@@Base+0x4200>  // b.none
  4072f8:	ldr	x0, [x29, #40]
  4072fc:	bl	4014f0 <flockfile@plt>
  407300:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  407304:	add	x0, x0, #0x1e0
  407308:	ldr	w0, [x0, #36]
  40730c:	cmp	w0, #0x0
  407310:	b.ne	40731c <argp_usage@@Base+0x3e4c>  // b.any
  407314:	ldr	x0, [x29, #48]
  407318:	bl	404360 <argp_usage@@Base+0xe90>
  40731c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  407320:	add	x0, x0, #0x1e0
  407324:	ldr	w0, [x0, #32]
  407328:	sxtw	x0, w0
  40732c:	mov	x3, #0x0                   	// #0
  407330:	mov	x2, x0
  407334:	mov	x1, #0x0                   	// #0
  407338:	ldr	x0, [x29, #40]
  40733c:	bl	409888 <argp_failure@@Base+0x1ebc>
  407340:	str	x0, [x29, #112]
  407344:	ldr	x0, [x29, #112]
  407348:	cmp	x0, #0x0
  40734c:	b.ne	40735c <argp_usage@@Base+0x3e8c>  // b.any
  407350:	ldr	x0, [x29, #40]
  407354:	bl	401550 <funlockfile@plt>
  407358:	b	4076d4 <argp_usage@@Base+0x4204>
  40735c:	ldr	w1, [x29, #36]
  407360:	mov	w0, #0xb                   	// #11
  407364:	and	w0, w1, w0
  407368:	cmp	w0, #0x0
  40736c:	b.eq	4073b0 <argp_usage@@Base+0x3ee0>  // b.none
  407370:	mov	x1, #0x0                   	// #0
  407374:	ldr	x0, [x29, #56]
  407378:	bl	406bb0 <argp_usage@@Base+0x36e0>
  40737c:	str	x0, [x29, #128]
  407380:	mov	w2, #0xffffffff            	// #-1
  407384:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  407388:	add	x1, x0, #0x570
  40738c:	ldr	x0, [x29, #128]
  407390:	bl	404fc8 <argp_usage@@Base+0x1af8>
  407394:	mov	w2, #0xffffffff            	// #-1
  407398:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  40739c:	add	x1, x0, #0x578
  4073a0:	ldr	x0, [x29, #128]
  4073a4:	bl	404fc8 <argp_usage@@Base+0x1af8>
  4073a8:	ldr	x0, [x29, #128]
  4073ac:	bl	405664 <argp_usage@@Base+0x2194>
  4073b0:	ldr	w0, [x29, #36]
  4073b4:	and	w0, w0, #0x3
  4073b8:	cmp	w0, #0x0
  4073bc:	b.eq	40754c <argp_usage@@Base+0x407c>  // b.none
  4073c0:	mov	w0, #0x1                   	// #1
  4073c4:	str	w0, [x29, #124]
  4073c8:	ldr	x0, [x29, #56]
  4073cc:	bl	406c98 <argp_usage@@Base+0x37c8>
  4073d0:	str	x0, [x29, #104]
  4073d4:	ldr	x0, [x29, #104]
  4073d8:	add	x0, x0, #0xf
  4073dc:	lsr	x0, x0, #4
  4073e0:	lsl	x0, x0, #4
  4073e4:	sub	sp, sp, x0
  4073e8:	mov	x0, sp
  4073ec:	add	x0, x0, #0xf
  4073f0:	lsr	x0, x0, #4
  4073f4:	lsl	x0, x0, #4
  4073f8:	str	x0, [x29, #96]
  4073fc:	ldr	x2, [x29, #104]
  407400:	mov	w1, #0x0                   	// #0
  407404:	ldr	x0, [x29, #96]
  407408:	bl	401580 <memset@plt>
  40740c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  407410:	add	x0, x0, #0x1e0
  407414:	ldr	w0, [x0, #28]
  407418:	sxtw	x0, w0
  40741c:	mov	x1, x0
  407420:	ldr	x0, [x29, #112]
  407424:	bl	40a7b0 <argp_failure@@Base+0x2de4>
  407428:	str	w0, [x29, #92]
  40742c:	ldr	x0, [x29, #96]
  407430:	str	x0, [x29, #72]
  407434:	ldr	w0, [x29, #124]
  407438:	cmp	w0, #0x0
  40743c:	b.eq	407460 <argp_usage@@Base+0x3f90>  // b.none
  407440:	ldr	x3, [x29, #24]
  407444:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  407448:	add	x2, x0, #0x580
  40744c:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  407450:	add	x1, x0, #0x588
  407454:	ldr	x0, [x29, #112]
  407458:	bl	40a44c <argp_failure@@Base+0x2a80>
  40745c:	b	40747c <argp_usage@@Base+0x3fac>
  407460:	ldr	x3, [x29, #24]
  407464:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  407468:	add	x2, x0, #0x590
  40746c:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  407470:	add	x1, x0, #0x588
  407474:	ldr	x0, [x29, #112]
  407478:	bl	40a44c <argp_failure@@Base+0x2a80>
  40747c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  407480:	add	x0, x0, #0x1e0
  407484:	ldr	w0, [x0, #28]
  407488:	sxtw	x0, w0
  40748c:	mov	x1, x0
  407490:	ldr	x0, [x29, #112]
  407494:	bl	40a6e8 <argp_failure@@Base+0x2d1c>
  407498:	str	w0, [x29, #88]
  40749c:	ldr	w0, [x29, #36]
  4074a0:	and	w0, w0, #0x2
  4074a4:	cmp	w0, #0x0
  4074a8:	b.eq	4074d0 <argp_usage@@Base+0x4000>  // b.none
  4074ac:	ldr	x0, [x29, #128]
  4074b0:	ldr	w0, [x0, #8]
  4074b4:	cmp	w0, #0x0
  4074b8:	b.eq	4074e8 <argp_usage@@Base+0x4018>  // b.none
  4074bc:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4074c0:	add	x1, x0, #0x598
  4074c4:	ldr	x0, [x29, #112]
  4074c8:	bl	40a610 <argp_failure@@Base+0x2c44>
  4074cc:	b	4074e8 <argp_usage@@Base+0x4018>
  4074d0:	ldr	x1, [x29, #112]
  4074d4:	ldr	x0, [x29, #128]
  4074d8:	bl	406920 <argp_usage@@Base+0x3450>
  4074dc:	ldr	w0, [x29, #36]
  4074e0:	orr	w0, w0, #0x2
  4074e4:	str	w0, [x29, #36]
  4074e8:	add	x0, x29, #0x48
  4074ec:	ldr	x4, [x29, #112]
  4074f0:	mov	w3, #0x1                   	// #1
  4074f4:	mov	x2, x0
  4074f8:	ldr	x1, [x29, #48]
  4074fc:	ldr	x0, [x29, #56]
  407500:	bl	406d38 <argp_usage@@Base+0x3868>
  407504:	str	w0, [x29, #84]
  407508:	ldrsw	x0, [x29, #92]
  40750c:	mov	x1, x0
  407510:	ldr	x0, [x29, #112]
  407514:	bl	40a7b0 <argp_failure@@Base+0x2de4>
  407518:	ldrsw	x0, [x29, #88]
  40751c:	mov	x1, x0
  407520:	ldr	x0, [x29, #112]
  407524:	bl	40a6e8 <argp_failure@@Base+0x2d1c>
  407528:	mov	w1, #0xa                   	// #10
  40752c:	ldr	x0, [x29, #112]
  407530:	bl	40a678 <argp_failure@@Base+0x2cac>
  407534:	mov	w0, #0x1                   	// #1
  407538:	str	w0, [x29, #140]
  40753c:	str	wzr, [x29, #124]
  407540:	ldr	w0, [x29, #84]
  407544:	cmp	w0, #0x0
  407548:	b.ne	40740c <argp_usage@@Base+0x3f3c>  // b.any
  40754c:	ldr	w0, [x29, #36]
  407550:	and	w0, w0, #0x10
  407554:	cmp	w0, #0x0
  407558:	b.eq	407588 <argp_usage@@Base+0x40b8>  // b.none
  40755c:	ldr	x5, [x29, #112]
  407560:	mov	w4, #0x1                   	// #1
  407564:	mov	w3, #0x0                   	// #0
  407568:	mov	w2, #0x0                   	// #0
  40756c:	ldr	x1, [x29, #48]
  407570:	ldr	x0, [x29, #56]
  407574:	bl	406f5c <argp_usage@@Base+0x3a8c>
  407578:	mov	w1, w0
  40757c:	ldr	w0, [x29, #140]
  407580:	orr	w0, w0, w1
  407584:	str	w0, [x29, #140]
  407588:	ldr	w0, [x29, #36]
  40758c:	and	w0, w0, #0x4
  407590:	cmp	w0, #0x0
  407594:	b.eq	4075b8 <argp_usage@@Base+0x40e8>  // b.none
  407598:	ldr	x3, [x29, #24]
  40759c:	ldr	x2, [x29, #24]
  4075a0:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4075a4:	add	x1, x0, #0x5a8
  4075a8:	ldr	x0, [x29, #112]
  4075ac:	bl	40a44c <argp_failure@@Base+0x2a80>
  4075b0:	mov	w0, #0x1                   	// #1
  4075b4:	str	w0, [x29, #140]
  4075b8:	ldr	w0, [x29, #36]
  4075bc:	and	w0, w0, #0x8
  4075c0:	cmp	w0, #0x0
  4075c4:	b.eq	407608 <argp_usage@@Base+0x4138>  // b.none
  4075c8:	ldr	x0, [x29, #128]
  4075cc:	ldr	w0, [x0, #8]
  4075d0:	cmp	w0, #0x0
  4075d4:	b.eq	407608 <argp_usage@@Base+0x4138>  // b.none
  4075d8:	ldr	w0, [x29, #140]
  4075dc:	cmp	w0, #0x0
  4075e0:	b.eq	4075f0 <argp_usage@@Base+0x4120>  // b.none
  4075e4:	mov	w1, #0xa                   	// #10
  4075e8:	ldr	x0, [x29, #112]
  4075ec:	bl	40a678 <argp_failure@@Base+0x2cac>
  4075f0:	ldr	x2, [x29, #112]
  4075f4:	ldr	x1, [x29, #48]
  4075f8:	ldr	x0, [x29, #128]
  4075fc:	bl	40654c <argp_usage@@Base+0x307c>
  407600:	mov	w0, #0x1                   	// #1
  407604:	str	w0, [x29, #140]
  407608:	ldr	w0, [x29, #36]
  40760c:	and	w0, w0, #0x20
  407610:	cmp	w0, #0x0
  407614:	b.eq	407644 <argp_usage@@Base+0x4174>  // b.none
  407618:	ldr	x5, [x29, #112]
  40761c:	mov	w4, #0x0                   	// #0
  407620:	ldr	w3, [x29, #140]
  407624:	mov	w2, #0x1                   	// #1
  407628:	ldr	x1, [x29, #48]
  40762c:	ldr	x0, [x29, #56]
  407630:	bl	406f5c <argp_usage@@Base+0x3a8c>
  407634:	mov	w1, w0
  407638:	ldr	w0, [x29, #140]
  40763c:	orr	w0, w0, w1
  407640:	str	w0, [x29, #140]
  407644:	ldr	w0, [x29, #36]
  407648:	and	w0, w0, #0x40
  40764c:	cmp	w0, #0x0
  407650:	b.eq	4076a8 <argp_usage@@Base+0x41d8>  // b.none
  407654:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  407658:	add	x0, x0, #0x2a0
  40765c:	ldr	x0, [x0]
  407660:	cmp	x0, #0x0
  407664:	b.eq	4076a8 <argp_usage@@Base+0x41d8>  // b.none
  407668:	ldr	w0, [x29, #140]
  40766c:	cmp	w0, #0x0
  407670:	b.eq	407680 <argp_usage@@Base+0x41b0>  // b.none
  407674:	mov	w1, #0xa                   	// #10
  407678:	ldr	x0, [x29, #112]
  40767c:	bl	40a678 <argp_failure@@Base+0x2cac>
  407680:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  407684:	add	x0, x0, #0x2a0
  407688:	ldr	x0, [x0]
  40768c:	mov	x2, x0
  407690:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  407694:	add	x1, x0, #0x5e0
  407698:	ldr	x0, [x29, #112]
  40769c:	bl	40a44c <argp_failure@@Base+0x2a80>
  4076a0:	mov	w0, #0x1                   	// #1
  4076a4:	str	w0, [x29, #140]
  4076a8:	ldr	x0, [x29, #40]
  4076ac:	bl	401550 <funlockfile@plt>
  4076b0:	ldr	x0, [x29, #128]
  4076b4:	cmp	x0, #0x0
  4076b8:	b.eq	4076c4 <argp_usage@@Base+0x41f4>  // b.none
  4076bc:	ldr	x0, [x29, #128]
  4076c0:	bl	404c64 <argp_usage@@Base+0x1794>
  4076c4:	ldr	x0, [x29, #112]
  4076c8:	bl	40995c <argp_failure@@Base+0x1f90>
  4076cc:	b	4076d4 <argp_usage@@Base+0x4204>
  4076d0:	nop
  4076d4:	mov	sp, x29
  4076d8:	ldp	x29, x30, [sp], #144
  4076dc:	ret

00000000004076e0 <argp_help@@Base>:
  4076e0:	stp	x29, x30, [sp, #-144]!
  4076e4:	mov	x29, sp
  4076e8:	str	x0, [sp, #40]
  4076ec:	str	x1, [sp, #32]
  4076f0:	str	w2, [sp, #28]
  4076f4:	str	x3, [sp, #16]
  4076f8:	add	x0, sp, #0x30
  4076fc:	mov	x2, #0x60                  	// #96
  407700:	mov	w1, #0x0                   	// #0
  407704:	bl	401580 <memset@plt>
  407708:	ldr	x0, [sp, #40]
  40770c:	str	x0, [sp, #48]
  407710:	add	x0, sp, #0x30
  407714:	ldr	x4, [sp, #16]
  407718:	ldr	w3, [sp, #28]
  40771c:	ldr	x2, [sp, #32]
  407720:	mov	x1, x0
  407724:	ldr	x0, [sp, #40]
  407728:	bl	4072c8 <argp_usage@@Base+0x3df8>
  40772c:	nop
  407730:	ldp	x29, x30, [sp], #144
  407734:	ret

0000000000407738 <argp_state_help@@Base>:
  407738:	stp	x29, x30, [sp, #-48]!
  40773c:	mov	x29, sp
  407740:	str	x0, [sp, #40]
  407744:	str	x1, [sp, #32]
  407748:	str	w2, [sp, #28]
  40774c:	ldr	x0, [sp, #40]
  407750:	cmp	x0, #0x0
  407754:	b.eq	40776c <argp_state_help@@Base+0x34>  // b.none
  407758:	ldr	x0, [sp, #40]
  40775c:	ldr	w0, [x0, #28]
  407760:	and	w0, w0, #0x2
  407764:	cmp	w0, #0x0
  407768:	b.ne	407854 <argp_state_help@@Base+0x11c>  // b.any
  40776c:	ldr	x0, [sp, #32]
  407770:	cmp	x0, #0x0
  407774:	b.eq	407854 <argp_state_help@@Base+0x11c>  // b.none
  407778:	ldr	x0, [sp, #40]
  40777c:	cmp	x0, #0x0
  407780:	b.eq	4077a4 <argp_state_help@@Base+0x6c>  // b.none
  407784:	ldr	x0, [sp, #40]
  407788:	ldr	w0, [x0, #28]
  40778c:	and	w0, w0, #0x40
  407790:	cmp	w0, #0x0
  407794:	b.eq	4077a4 <argp_state_help@@Base+0x6c>  // b.none
  407798:	ldr	w0, [sp, #28]
  40779c:	orr	w0, w0, #0x80
  4077a0:	str	w0, [sp, #28]
  4077a4:	ldr	x0, [sp, #40]
  4077a8:	cmp	x0, #0x0
  4077ac:	b.eq	4077bc <argp_state_help@@Base+0x84>  // b.none
  4077b0:	ldr	x0, [sp, #40]
  4077b4:	ldr	x5, [x0]
  4077b8:	b	4077c0 <argp_state_help@@Base+0x88>
  4077bc:	mov	x5, #0x0                   	// #0
  4077c0:	ldr	x0, [sp, #40]
  4077c4:	cmp	x0, #0x0
  4077c8:	b.eq	4077d8 <argp_state_help@@Base+0xa0>  // b.none
  4077cc:	ldr	x0, [sp, #40]
  4077d0:	ldr	x0, [x0, #64]
  4077d4:	b	4077e4 <argp_state_help@@Base+0xac>
  4077d8:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4077dc:	add	x0, x0, #0x238
  4077e0:	ldr	x0, [x0]
  4077e4:	mov	x4, x0
  4077e8:	ldr	w3, [sp, #28]
  4077ec:	ldr	x2, [sp, #32]
  4077f0:	ldr	x1, [sp, #40]
  4077f4:	mov	x0, x5
  4077f8:	bl	4072c8 <argp_usage@@Base+0x3df8>
  4077fc:	ldr	x0, [sp, #40]
  407800:	cmp	x0, #0x0
  407804:	b.eq	40781c <argp_state_help@@Base+0xe4>  // b.none
  407808:	ldr	x0, [sp, #40]
  40780c:	ldr	w0, [x0, #28]
  407810:	and	w0, w0, #0x20
  407814:	cmp	w0, #0x0
  407818:	b.ne	407854 <argp_state_help@@Base+0x11c>  // b.any
  40781c:	ldr	w0, [sp, #28]
  407820:	and	w0, w0, #0x100
  407824:	cmp	w0, #0x0
  407828:	b.eq	40783c <argp_state_help@@Base+0x104>  // b.none
  40782c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  407830:	add	x0, x0, #0x214
  407834:	ldr	w0, [x0]
  407838:	bl	4014d0 <exit@plt>
  40783c:	ldr	w0, [sp, #28]
  407840:	and	w0, w0, #0x200
  407844:	cmp	w0, #0x0
  407848:	b.eq	407854 <argp_state_help@@Base+0x11c>  // b.none
  40784c:	mov	w0, #0x0                   	// #0
  407850:	bl	4014d0 <exit@plt>
  407854:	nop
  407858:	ldp	x29, x30, [sp], #48
  40785c:	ret

0000000000407860 <argp_error@@Base>:
  407860:	stp	x29, x30, [sp, #-288]!
  407864:	mov	x29, sp
  407868:	str	x0, [sp, #56]
  40786c:	str	x1, [sp, #48]
  407870:	str	x2, [sp, #240]
  407874:	str	x3, [sp, #248]
  407878:	str	x4, [sp, #256]
  40787c:	str	x5, [sp, #264]
  407880:	str	x6, [sp, #272]
  407884:	str	x7, [sp, #280]
  407888:	str	q0, [sp, #112]
  40788c:	str	q1, [sp, #128]
  407890:	str	q2, [sp, #144]
  407894:	str	q3, [sp, #160]
  407898:	str	q4, [sp, #176]
  40789c:	str	q5, [sp, #192]
  4078a0:	str	q6, [sp, #208]
  4078a4:	str	q7, [sp, #224]
  4078a8:	ldr	x0, [sp, #56]
  4078ac:	cmp	x0, #0x0
  4078b0:	b.eq	4078c8 <argp_error@@Base+0x68>  // b.none
  4078b4:	ldr	x0, [sp, #56]
  4078b8:	ldr	w0, [x0, #28]
  4078bc:	and	w0, w0, #0x2
  4078c0:	cmp	w0, #0x0
  4078c4:	b.ne	4079c0 <argp_error@@Base+0x160>  // b.any
  4078c8:	ldr	x0, [sp, #56]
  4078cc:	cmp	x0, #0x0
  4078d0:	b.eq	4078e0 <argp_error@@Base+0x80>  // b.none
  4078d4:	ldr	x0, [sp, #56]
  4078d8:	ldr	x0, [x0, #72]
  4078dc:	b	4078ec <argp_error@@Base+0x8c>
  4078e0:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4078e4:	add	x0, x0, #0x228
  4078e8:	ldr	x0, [x0]
  4078ec:	str	x0, [sp, #104]
  4078f0:	ldr	x0, [sp, #104]
  4078f4:	cmp	x0, #0x0
  4078f8:	b.eq	4079c0 <argp_error@@Base+0x160>  // b.none
  4078fc:	ldr	x0, [sp, #104]
  407900:	bl	4014f0 <flockfile@plt>
  407904:	add	x0, sp, #0x120
  407908:	str	x0, [sp, #72]
  40790c:	add	x0, sp, #0x120
  407910:	str	x0, [sp, #80]
  407914:	add	x0, sp, #0xf0
  407918:	str	x0, [sp, #88]
  40791c:	mov	w0, #0xffffffd0            	// #-48
  407920:	str	w0, [sp, #96]
  407924:	mov	w0, #0xffffff80            	// #-128
  407928:	str	w0, [sp, #100]
  40792c:	ldr	x0, [sp, #56]
  407930:	cmp	x0, #0x0
  407934:	b.eq	407944 <argp_error@@Base+0xe4>  // b.none
  407938:	ldr	x0, [sp, #56]
  40793c:	ldr	x0, [x0, #64]
  407940:	b	407950 <argp_error@@Base+0xf0>
  407944:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  407948:	add	x0, x0, #0x238
  40794c:	ldr	x0, [x0]
  407950:	ldr	x1, [sp, #104]
  407954:	bl	4016f0 <fputs_unlocked@plt>
  407958:	ldr	x1, [sp, #104]
  40795c:	mov	w0, #0x3a                  	// #58
  407960:	bl	401520 <putc_unlocked@plt>
  407964:	ldr	x1, [sp, #104]
  407968:	mov	w0, #0x20                  	// #32
  40796c:	bl	401520 <putc_unlocked@plt>
  407970:	add	x2, sp, #0x10
  407974:	add	x3, sp, #0x48
  407978:	ldp	x0, x1, [x3]
  40797c:	stp	x0, x1, [x2]
  407980:	ldp	x0, x1, [x3, #16]
  407984:	stp	x0, x1, [x2, #16]
  407988:	add	x0, sp, #0x10
  40798c:	mov	x2, x0
  407990:	ldr	x1, [sp, #48]
  407994:	ldr	x0, [sp, #104]
  407998:	bl	401700 <vfprintf@plt>
  40799c:	ldr	x1, [sp, #104]
  4079a0:	mov	w0, #0xa                   	// #10
  4079a4:	bl	401520 <putc_unlocked@plt>
  4079a8:	mov	w2, #0x104                 	// #260
  4079ac:	ldr	x1, [sp, #104]
  4079b0:	ldr	x0, [sp, #56]
  4079b4:	bl	407738 <argp_state_help@@Base>
  4079b8:	ldr	x0, [sp, #104]
  4079bc:	bl	401550 <funlockfile@plt>
  4079c0:	nop
  4079c4:	ldp	x29, x30, [sp], #288
  4079c8:	ret

00000000004079cc <argp_failure@@Base>:
  4079cc:	stp	x29, x30, [sp, #-464]!
  4079d0:	mov	x29, sp
  4079d4:	str	x0, [sp, #72]
  4079d8:	str	w1, [sp, #68]
  4079dc:	str	w2, [sp, #64]
  4079e0:	str	x3, [sp, #56]
  4079e4:	str	x4, [sp, #432]
  4079e8:	str	x5, [sp, #440]
  4079ec:	str	x6, [sp, #448]
  4079f0:	str	x7, [sp, #456]
  4079f4:	str	q0, [sp, #304]
  4079f8:	str	q1, [sp, #320]
  4079fc:	str	q2, [sp, #336]
  407a00:	str	q3, [sp, #352]
  407a04:	str	q4, [sp, #368]
  407a08:	str	q5, [sp, #384]
  407a0c:	str	q6, [sp, #400]
  407a10:	str	q7, [sp, #416]
  407a14:	ldr	x0, [sp, #72]
  407a18:	cmp	x0, #0x0
  407a1c:	b.eq	407a34 <argp_failure@@Base+0x68>  // b.none
  407a20:	ldr	x0, [sp, #72]
  407a24:	ldr	w0, [x0, #28]
  407a28:	and	w0, w0, #0x2
  407a2c:	cmp	w0, #0x0
  407a30:	b.ne	407bd8 <argp_failure@@Base+0x20c>  // b.any
  407a34:	ldr	x0, [sp, #72]
  407a38:	cmp	x0, #0x0
  407a3c:	b.eq	407a4c <argp_failure@@Base+0x80>  // b.none
  407a40:	ldr	x0, [sp, #72]
  407a44:	ldr	x0, [x0, #72]
  407a48:	b	407a58 <argp_failure@@Base+0x8c>
  407a4c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  407a50:	add	x0, x0, #0x228
  407a54:	ldr	x0, [x0]
  407a58:	str	x0, [sp, #288]
  407a5c:	ldr	x0, [sp, #288]
  407a60:	cmp	x0, #0x0
  407a64:	b.eq	407bd8 <argp_failure@@Base+0x20c>  // b.none
  407a68:	ldr	x0, [sp, #288]
  407a6c:	bl	4014f0 <flockfile@plt>
  407a70:	ldr	x0, [sp, #72]
  407a74:	cmp	x0, #0x0
  407a78:	b.eq	407a88 <argp_failure@@Base+0xbc>  // b.none
  407a7c:	ldr	x0, [sp, #72]
  407a80:	ldr	x0, [x0, #64]
  407a84:	b	407a94 <argp_failure@@Base+0xc8>
  407a88:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  407a8c:	add	x0, x0, #0x238
  407a90:	ldr	x0, [x0]
  407a94:	ldr	x1, [sp, #288]
  407a98:	bl	4016f0 <fputs_unlocked@plt>
  407a9c:	ldr	x0, [sp, #56]
  407aa0:	cmp	x0, #0x0
  407aa4:	b.eq	407b14 <argp_failure@@Base+0x148>  // b.none
  407aa8:	add	x0, sp, #0x1d0
  407aac:	str	x0, [sp, #88]
  407ab0:	add	x0, sp, #0x1d0
  407ab4:	str	x0, [sp, #96]
  407ab8:	add	x0, sp, #0x1b0
  407abc:	str	x0, [sp, #104]
  407ac0:	mov	w0, #0xffffffe0            	// #-32
  407ac4:	str	w0, [sp, #112]
  407ac8:	mov	w0, #0xffffff80            	// #-128
  407acc:	str	w0, [sp, #116]
  407ad0:	ldr	x1, [sp, #288]
  407ad4:	mov	w0, #0x3a                  	// #58
  407ad8:	bl	401520 <putc_unlocked@plt>
  407adc:	ldr	x1, [sp, #288]
  407ae0:	mov	w0, #0x20                  	// #32
  407ae4:	bl	401520 <putc_unlocked@plt>
  407ae8:	add	x2, sp, #0x10
  407aec:	add	x3, sp, #0x58
  407af0:	ldp	x0, x1, [x3]
  407af4:	stp	x0, x1, [x2]
  407af8:	ldp	x0, x1, [x3, #16]
  407afc:	stp	x0, x1, [x2, #16]
  407b00:	add	x0, sp, #0x10
  407b04:	mov	x2, x0
  407b08:	ldr	x1, [sp, #56]
  407b0c:	ldr	x0, [sp, #288]
  407b10:	bl	401700 <vfprintf@plt>
  407b14:	ldr	w0, [sp, #64]
  407b18:	cmp	w0, #0x0
  407b1c:	b.eq	407b90 <argp_failure@@Base+0x1c4>  // b.none
  407b20:	str	xzr, [sp, #296]
  407b24:	ldr	x1, [sp, #288]
  407b28:	mov	w0, #0x3a                  	// #58
  407b2c:	bl	401520 <putc_unlocked@plt>
  407b30:	ldr	x1, [sp, #288]
  407b34:	mov	w0, #0x20                  	// #32
  407b38:	bl	401520 <putc_unlocked@plt>
  407b3c:	add	x0, sp, #0x58
  407b40:	mov	x2, #0xc8                  	// #200
  407b44:	mov	x1, x0
  407b48:	ldr	w0, [sp, #64]
  407b4c:	bl	4015a0 <strerror_r@plt>
  407b50:	str	x0, [sp, #296]
  407b54:	ldr	x0, [sp, #296]
  407b58:	cmp	x0, #0x0
  407b5c:	b.ne	407b84 <argp_failure@@Base+0x1b8>  // b.any
  407b60:	ldr	w0, [sp, #64]
  407b64:	bl	4015e0 <strerror@plt>
  407b68:	str	x0, [sp, #296]
  407b6c:	ldr	x0, [sp, #296]
  407b70:	cmp	x0, #0x0
  407b74:	b.ne	407b84 <argp_failure@@Base+0x1b8>  // b.any
  407b78:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  407b7c:	add	x0, x0, #0x5f8
  407b80:	str	x0, [sp, #296]
  407b84:	ldr	x1, [sp, #288]
  407b88:	ldr	x0, [sp, #296]
  407b8c:	bl	4014c0 <fputs@plt>
  407b90:	ldr	x1, [sp, #288]
  407b94:	mov	w0, #0xa                   	// #10
  407b98:	bl	401520 <putc_unlocked@plt>
  407b9c:	ldr	x0, [sp, #288]
  407ba0:	bl	401550 <funlockfile@plt>
  407ba4:	ldr	w0, [sp, #68]
  407ba8:	cmp	w0, #0x0
  407bac:	b.eq	407bd8 <argp_failure@@Base+0x20c>  // b.none
  407bb0:	ldr	x0, [sp, #72]
  407bb4:	cmp	x0, #0x0
  407bb8:	b.eq	407bd0 <argp_failure@@Base+0x204>  // b.none
  407bbc:	ldr	x0, [sp, #72]
  407bc0:	ldr	w0, [x0, #28]
  407bc4:	and	w0, w0, #0x20
  407bc8:	cmp	w0, #0x0
  407bcc:	b.ne	407bd8 <argp_failure@@Base+0x20c>  // b.any
  407bd0:	ldr	w0, [sp, #68]
  407bd4:	bl	4014d0 <exit@plt>
  407bd8:	nop
  407bdc:	ldp	x29, x30, [sp], #464
  407be0:	ret
  407be4:	stp	x29, x30, [sp, #-32]!
  407be8:	mov	x29, sp
  407bec:	str	x0, [sp, #24]
  407bf0:	str	x1, [sp, #16]
  407bf4:	mov	x2, #0x0                   	// #0
  407bf8:	ldr	x1, [sp, #24]
  407bfc:	ldr	x0, [sp, #16]
  407c00:	umulh	x0, x1, x0
  407c04:	cmp	x0, #0x0
  407c08:	b.eq	407c10 <argp_failure@@Base+0x244>  // b.none
  407c0c:	mov	x2, #0x1                   	// #1
  407c10:	mov	x0, x2
  407c14:	cmp	x0, #0x0
  407c18:	b.eq	407c20 <argp_failure@@Base+0x254>  // b.none
  407c1c:	bl	407f14 <argp_failure@@Base+0x548>
  407c20:	ldr	x1, [sp, #24]
  407c24:	ldr	x0, [sp, #16]
  407c28:	mul	x0, x1, x0
  407c2c:	bl	407d80 <argp_failure@@Base+0x3b4>
  407c30:	ldp	x29, x30, [sp], #32
  407c34:	ret
  407c38:	stp	x29, x30, [sp, #-48]!
  407c3c:	mov	x29, sp
  407c40:	str	x0, [sp, #40]
  407c44:	str	x1, [sp, #32]
  407c48:	str	x2, [sp, #24]
  407c4c:	mov	x2, #0x0                   	// #0
  407c50:	ldr	x1, [sp, #32]
  407c54:	ldr	x0, [sp, #24]
  407c58:	umulh	x0, x1, x0
  407c5c:	cmp	x0, #0x0
  407c60:	b.eq	407c68 <argp_failure@@Base+0x29c>  // b.none
  407c64:	mov	x2, #0x1                   	// #1
  407c68:	mov	x0, x2
  407c6c:	cmp	x0, #0x0
  407c70:	b.eq	407c78 <argp_failure@@Base+0x2ac>  // b.none
  407c74:	bl	407f14 <argp_failure@@Base+0x548>
  407c78:	ldr	x1, [sp, #32]
  407c7c:	ldr	x0, [sp, #24]
  407c80:	mul	x0, x1, x0
  407c84:	mov	x1, x0
  407c88:	ldr	x0, [sp, #40]
  407c8c:	bl	407dc0 <argp_failure@@Base+0x3f4>
  407c90:	ldp	x29, x30, [sp], #48
  407c94:	ret
  407c98:	stp	x29, x30, [sp, #-64]!
  407c9c:	mov	x29, sp
  407ca0:	str	x0, [sp, #40]
  407ca4:	str	x1, [sp, #32]
  407ca8:	str	x2, [sp, #24]
  407cac:	ldr	x0, [sp, #32]
  407cb0:	ldr	x0, [x0]
  407cb4:	str	x0, [sp, #56]
  407cb8:	ldr	x0, [sp, #40]
  407cbc:	cmp	x0, #0x0
  407cc0:	b.ne	407d04 <argp_failure@@Base+0x338>  // b.any
  407cc4:	ldr	x0, [sp, #56]
  407cc8:	cmp	x0, #0x0
  407ccc:	b.ne	407d38 <argp_failure@@Base+0x36c>  // b.any
  407cd0:	mov	x1, #0x80                  	// #128
  407cd4:	ldr	x0, [sp, #24]
  407cd8:	udiv	x0, x1, x0
  407cdc:	str	x0, [sp, #56]
  407ce0:	ldr	x0, [sp, #56]
  407ce4:	cmp	x0, #0x0
  407ce8:	cset	w0, eq  // eq = none
  407cec:	and	w0, w0, #0xff
  407cf0:	and	x0, x0, #0xff
  407cf4:	ldr	x1, [sp, #56]
  407cf8:	add	x0, x1, x0
  407cfc:	str	x0, [sp, #56]
  407d00:	b	407d38 <argp_failure@@Base+0x36c>
  407d04:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  407d08:	ldr	x0, [sp, #24]
  407d0c:	udiv	x0, x1, x0
  407d10:	ldr	x1, [sp, #56]
  407d14:	cmp	x1, x0
  407d18:	b.cc	407d20 <argp_failure@@Base+0x354>  // b.lo, b.ul, b.last
  407d1c:	bl	407f14 <argp_failure@@Base+0x548>
  407d20:	ldr	x0, [sp, #56]
  407d24:	lsr	x1, x0, #1
  407d28:	ldr	x0, [sp, #56]
  407d2c:	add	x0, x1, x0
  407d30:	add	x0, x0, #0x1
  407d34:	str	x0, [sp, #56]
  407d38:	ldr	x0, [sp, #32]
  407d3c:	ldr	x1, [sp, #56]
  407d40:	str	x1, [x0]
  407d44:	ldr	x1, [sp, #56]
  407d48:	ldr	x0, [sp, #24]
  407d4c:	mul	x0, x1, x0
  407d50:	mov	x1, x0
  407d54:	ldr	x0, [sp, #40]
  407d58:	bl	407dc0 <argp_failure@@Base+0x3f4>
  407d5c:	ldp	x29, x30, [sp], #64
  407d60:	ret
  407d64:	stp	x29, x30, [sp, #-32]!
  407d68:	mov	x29, sp
  407d6c:	str	x0, [sp, #24]
  407d70:	ldr	x0, [sp, #24]
  407d74:	bl	407d80 <argp_failure@@Base+0x3b4>
  407d78:	ldp	x29, x30, [sp], #32
  407d7c:	ret
  407d80:	stp	x29, x30, [sp, #-48]!
  407d84:	mov	x29, sp
  407d88:	str	x0, [sp, #24]
  407d8c:	ldr	x0, [sp, #24]
  407d90:	bl	401540 <malloc@plt>
  407d94:	str	x0, [sp, #40]
  407d98:	ldr	x0, [sp, #40]
  407d9c:	cmp	x0, #0x0
  407da0:	b.ne	407db4 <argp_failure@@Base+0x3e8>  // b.any
  407da4:	ldr	x0, [sp, #24]
  407da8:	cmp	x0, #0x0
  407dac:	b.eq	407db4 <argp_failure@@Base+0x3e8>  // b.none
  407db0:	bl	407f14 <argp_failure@@Base+0x548>
  407db4:	ldr	x0, [sp, #40]
  407db8:	ldp	x29, x30, [sp], #48
  407dbc:	ret
  407dc0:	stp	x29, x30, [sp, #-32]!
  407dc4:	mov	x29, sp
  407dc8:	str	x0, [sp, #24]
  407dcc:	str	x1, [sp, #16]
  407dd0:	ldr	x0, [sp, #16]
  407dd4:	cmp	x0, #0x0
  407dd8:	b.ne	407df8 <argp_failure@@Base+0x42c>  // b.any
  407ddc:	ldr	x0, [sp, #24]
  407de0:	cmp	x0, #0x0
  407de4:	b.eq	407df8 <argp_failure@@Base+0x42c>  // b.none
  407de8:	ldr	x0, [sp, #24]
  407dec:	bl	401650 <free@plt>
  407df0:	mov	x0, #0x0                   	// #0
  407df4:	b	407e28 <argp_failure@@Base+0x45c>
  407df8:	ldr	x1, [sp, #16]
  407dfc:	ldr	x0, [sp, #24]
  407e00:	bl	4015d0 <realloc@plt>
  407e04:	str	x0, [sp, #24]
  407e08:	ldr	x0, [sp, #24]
  407e0c:	cmp	x0, #0x0
  407e10:	b.ne	407e24 <argp_failure@@Base+0x458>  // b.any
  407e14:	ldr	x0, [sp, #16]
  407e18:	cmp	x0, #0x0
  407e1c:	b.eq	407e24 <argp_failure@@Base+0x458>  // b.none
  407e20:	bl	407f14 <argp_failure@@Base+0x548>
  407e24:	ldr	x0, [sp, #24]
  407e28:	ldp	x29, x30, [sp], #32
  407e2c:	ret
  407e30:	stp	x29, x30, [sp, #-32]!
  407e34:	mov	x29, sp
  407e38:	str	x0, [sp, #24]
  407e3c:	str	x1, [sp, #16]
  407e40:	mov	x2, #0x1                   	// #1
  407e44:	ldr	x1, [sp, #16]
  407e48:	ldr	x0, [sp, #24]
  407e4c:	bl	407c98 <argp_failure@@Base+0x2cc>
  407e50:	ldp	x29, x30, [sp], #32
  407e54:	ret
  407e58:	stp	x29, x30, [sp, #-32]!
  407e5c:	mov	x29, sp
  407e60:	str	x0, [sp, #24]
  407e64:	ldr	x0, [sp, #24]
  407e68:	bl	407d80 <argp_failure@@Base+0x3b4>
  407e6c:	ldr	x2, [sp, #24]
  407e70:	mov	w1, #0x0                   	// #0
  407e74:	bl	401580 <memset@plt>
  407e78:	ldp	x29, x30, [sp], #32
  407e7c:	ret
  407e80:	stp	x29, x30, [sp, #-48]!
  407e84:	mov	x29, sp
  407e88:	str	x0, [sp, #24]
  407e8c:	str	x1, [sp, #16]
  407e90:	ldr	x1, [sp, #16]
  407e94:	ldr	x0, [sp, #24]
  407e98:	bl	4015b0 <calloc@plt>
  407e9c:	str	x0, [sp, #40]
  407ea0:	ldr	x0, [sp, #40]
  407ea4:	cmp	x0, #0x0
  407ea8:	b.ne	407eb0 <argp_failure@@Base+0x4e4>  // b.any
  407eac:	bl	407f14 <argp_failure@@Base+0x548>
  407eb0:	ldr	x0, [sp, #40]
  407eb4:	ldp	x29, x30, [sp], #48
  407eb8:	ret
  407ebc:	stp	x29, x30, [sp, #-32]!
  407ec0:	mov	x29, sp
  407ec4:	str	x0, [sp, #24]
  407ec8:	str	x1, [sp, #16]
  407ecc:	ldr	x0, [sp, #16]
  407ed0:	bl	407d80 <argp_failure@@Base+0x3b4>
  407ed4:	ldr	x2, [sp, #16]
  407ed8:	ldr	x1, [sp, #24]
  407edc:	bl	401460 <memcpy@plt>
  407ee0:	ldp	x29, x30, [sp], #32
  407ee4:	ret
  407ee8:	stp	x29, x30, [sp, #-32]!
  407eec:	mov	x29, sp
  407ef0:	str	x0, [sp, #24]
  407ef4:	ldr	x0, [sp, #24]
  407ef8:	bl	4014b0 <strlen@plt>
  407efc:	add	x0, x0, #0x1
  407f00:	mov	x1, x0
  407f04:	ldr	x0, [sp, #24]
  407f08:	bl	407ebc <argp_failure@@Base+0x4f0>
  407f0c:	ldp	x29, x30, [sp], #32
  407f10:	ret
  407f14:	stp	x29, x30, [sp, #-16]!
  407f18:	mov	x29, sp
  407f1c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  407f20:	add	x0, x0, #0x218
  407f24:	ldr	w4, [x0]
  407f28:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  407f2c:	add	x3, x0, #0x630
  407f30:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  407f34:	add	x2, x0, #0x648
  407f38:	mov	w1, #0x0                   	// #0
  407f3c:	mov	w0, w4
  407f40:	bl	4014e0 <error@plt>
  407f44:	bl	401610 <abort@plt>
  407f48:	str	x19, [sp, #-64]!
  407f4c:	str	x0, [sp, #24]
  407f50:	str	x1, [sp, #16]
  407f54:	ldr	x0, [sp, #16]
  407f58:	ldr	w0, [x0, #48]
  407f5c:	str	w0, [sp, #60]
  407f60:	ldr	x0, [sp, #16]
  407f64:	ldr	w0, [x0, #52]
  407f68:	str	w0, [sp, #52]
  407f6c:	ldr	x0, [sp, #16]
  407f70:	ldr	w0, [x0]
  407f74:	str	w0, [sp, #56]
  407f78:	b	408120 <argp_failure@@Base+0x754>
  407f7c:	ldr	w1, [sp, #56]
  407f80:	ldr	w0, [sp, #52]
  407f84:	sub	w1, w1, w0
  407f88:	ldr	w2, [sp, #52]
  407f8c:	ldr	w0, [sp, #60]
  407f90:	sub	w0, w2, w0
  407f94:	cmp	w1, w0
  407f98:	b.le	408070 <argp_failure@@Base+0x6a4>
  407f9c:	ldr	w1, [sp, #52]
  407fa0:	ldr	w0, [sp, #60]
  407fa4:	sub	w0, w1, w0
  407fa8:	str	w0, [sp, #36]
  407fac:	mov	w19, #0x0                   	// #0
  407fb0:	b	408050 <argp_failure@@Base+0x684>
  407fb4:	ldr	w0, [sp, #60]
  407fb8:	add	w0, w19, w0
  407fbc:	sxtw	x0, w0
  407fc0:	lsl	x0, x0, #3
  407fc4:	ldr	x1, [sp, #24]
  407fc8:	add	x0, x1, x0
  407fcc:	ldr	x0, [x0]
  407fd0:	str	x0, [sp, #40]
  407fd4:	ldr	w1, [sp, #52]
  407fd8:	ldr	w0, [sp, #60]
  407fdc:	sub	w0, w1, w0
  407fe0:	ldr	w1, [sp, #56]
  407fe4:	sub	w0, w1, w0
  407fe8:	add	w0, w19, w0
  407fec:	sxtw	x0, w0
  407ff0:	lsl	x0, x0, #3
  407ff4:	ldr	x1, [sp, #24]
  407ff8:	add	x1, x1, x0
  407ffc:	ldr	w0, [sp, #60]
  408000:	add	w0, w19, w0
  408004:	sxtw	x0, w0
  408008:	lsl	x0, x0, #3
  40800c:	ldr	x2, [sp, #24]
  408010:	add	x0, x2, x0
  408014:	ldr	x1, [x1]
  408018:	str	x1, [x0]
  40801c:	ldr	w1, [sp, #52]
  408020:	ldr	w0, [sp, #60]
  408024:	sub	w0, w1, w0
  408028:	ldr	w1, [sp, #56]
  40802c:	sub	w0, w1, w0
  408030:	add	w0, w19, w0
  408034:	sxtw	x0, w0
  408038:	lsl	x0, x0, #3
  40803c:	ldr	x1, [sp, #24]
  408040:	add	x0, x1, x0
  408044:	ldr	x1, [sp, #40]
  408048:	str	x1, [x0]
  40804c:	add	w19, w19, #0x1
  408050:	ldr	w0, [sp, #36]
  408054:	cmp	w19, w0
  408058:	b.lt	407fb4 <argp_failure@@Base+0x5e8>  // b.tstop
  40805c:	ldr	w1, [sp, #56]
  408060:	ldr	w0, [sp, #36]
  408064:	sub	w0, w1, w0
  408068:	str	w0, [sp, #56]
  40806c:	b	408120 <argp_failure@@Base+0x754>
  408070:	ldr	w1, [sp, #56]
  408074:	ldr	w0, [sp, #52]
  408078:	sub	w0, w1, w0
  40807c:	str	w0, [sp, #48]
  408080:	mov	w19, #0x0                   	// #0
  408084:	b	408104 <argp_failure@@Base+0x738>
  408088:	ldr	w0, [sp, #60]
  40808c:	add	w0, w19, w0
  408090:	sxtw	x0, w0
  408094:	lsl	x0, x0, #3
  408098:	ldr	x1, [sp, #24]
  40809c:	add	x0, x1, x0
  4080a0:	ldr	x0, [x0]
  4080a4:	str	x0, [sp, #40]
  4080a8:	ldr	w0, [sp, #52]
  4080ac:	add	w0, w19, w0
  4080b0:	sxtw	x0, w0
  4080b4:	lsl	x0, x0, #3
  4080b8:	ldr	x1, [sp, #24]
  4080bc:	add	x1, x1, x0
  4080c0:	ldr	w0, [sp, #60]
  4080c4:	add	w0, w19, w0
  4080c8:	sxtw	x0, w0
  4080cc:	lsl	x0, x0, #3
  4080d0:	ldr	x2, [sp, #24]
  4080d4:	add	x0, x2, x0
  4080d8:	ldr	x1, [x1]
  4080dc:	str	x1, [x0]
  4080e0:	ldr	w0, [sp, #52]
  4080e4:	add	w0, w19, w0
  4080e8:	sxtw	x0, w0
  4080ec:	lsl	x0, x0, #3
  4080f0:	ldr	x1, [sp, #24]
  4080f4:	add	x0, x1, x0
  4080f8:	ldr	x1, [sp, #40]
  4080fc:	str	x1, [x0]
  408100:	add	w19, w19, #0x1
  408104:	ldr	w0, [sp, #48]
  408108:	cmp	w19, w0
  40810c:	b.lt	408088 <argp_failure@@Base+0x6bc>  // b.tstop
  408110:	ldr	w1, [sp, #60]
  408114:	ldr	w0, [sp, #48]
  408118:	add	w0, w1, w0
  40811c:	str	w0, [sp, #60]
  408120:	ldr	w1, [sp, #56]
  408124:	ldr	w0, [sp, #52]
  408128:	cmp	w1, w0
  40812c:	b.le	408140 <argp_failure@@Base+0x774>
  408130:	ldr	w1, [sp, #52]
  408134:	ldr	w0, [sp, #60]
  408138:	cmp	w1, w0
  40813c:	b.gt	407f7c <argp_failure@@Base+0x5b0>
  408140:	ldr	x0, [sp, #16]
  408144:	ldr	w1, [x0, #48]
  408148:	ldr	x0, [sp, #16]
  40814c:	ldr	w2, [x0]
  408150:	ldr	x0, [sp, #16]
  408154:	ldr	w0, [x0, #52]
  408158:	sub	w0, w2, w0
  40815c:	add	w1, w1, w0
  408160:	ldr	x0, [sp, #16]
  408164:	str	w1, [x0, #48]
  408168:	ldr	x0, [sp, #16]
  40816c:	ldr	w1, [x0]
  408170:	ldr	x0, [sp, #16]
  408174:	str	w1, [x0, #52]
  408178:	nop
  40817c:	ldr	x19, [sp], #64
  408180:	ret
  408184:	stp	x29, x30, [sp, #-48]!
  408188:	mov	x29, sp
  40818c:	str	w0, [sp, #44]
  408190:	str	x1, [sp, #32]
  408194:	str	x2, [sp, #24]
  408198:	str	x3, [sp, #16]
  40819c:	str	w4, [sp, #40]
  4081a0:	ldr	x0, [sp, #16]
  4081a4:	ldr	w1, [x0]
  4081a8:	ldr	x0, [sp, #16]
  4081ac:	str	w1, [x0, #52]
  4081b0:	ldr	x0, [sp, #16]
  4081b4:	ldr	w1, [x0, #52]
  4081b8:	ldr	x0, [sp, #16]
  4081bc:	str	w1, [x0, #48]
  4081c0:	ldr	x0, [sp, #16]
  4081c4:	str	xzr, [x0, #32]
  4081c8:	ldr	w0, [sp, #40]
  4081cc:	cmp	w0, #0x0
  4081d0:	b.ne	4081e8 <argp_failure@@Base+0x81c>  // b.any
  4081d4:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4081d8:	add	x0, x0, #0x650
  4081dc:	bl	401750 <getenv@plt>
  4081e0:	cmp	x0, #0x0
  4081e4:	b.eq	4081f0 <argp_failure@@Base+0x824>  // b.none
  4081e8:	mov	w0, #0x1                   	// #1
  4081ec:	b	4081f4 <argp_failure@@Base+0x828>
  4081f0:	mov	w0, #0x0                   	// #0
  4081f4:	ldr	x1, [sp, #16]
  4081f8:	str	w0, [x1, #44]
  4081fc:	ldr	x0, [sp, #24]
  408200:	ldrb	w0, [x0]
  408204:	cmp	w0, #0x2d
  408208:	b.ne	408228 <argp_failure@@Base+0x85c>  // b.any
  40820c:	ldr	x0, [sp, #16]
  408210:	mov	w1, #0x2                   	// #2
  408214:	str	w1, [x0, #40]
  408218:	ldr	x0, [sp, #24]
  40821c:	add	x0, x0, #0x1
  408220:	str	x0, [sp, #24]
  408224:	b	408278 <argp_failure@@Base+0x8ac>
  408228:	ldr	x0, [sp, #24]
  40822c:	ldrb	w0, [x0]
  408230:	cmp	w0, #0x2b
  408234:	b.ne	408250 <argp_failure@@Base+0x884>  // b.any
  408238:	ldr	x0, [sp, #16]
  40823c:	str	wzr, [x0, #40]
  408240:	ldr	x0, [sp, #24]
  408244:	add	x0, x0, #0x1
  408248:	str	x0, [sp, #24]
  40824c:	b	408278 <argp_failure@@Base+0x8ac>
  408250:	ldr	x0, [sp, #16]
  408254:	ldr	w0, [x0, #44]
  408258:	cmp	w0, #0x0
  40825c:	b.eq	40826c <argp_failure@@Base+0x8a0>  // b.none
  408260:	ldr	x0, [sp, #16]
  408264:	str	wzr, [x0, #40]
  408268:	b	408278 <argp_failure@@Base+0x8ac>
  40826c:	ldr	x0, [sp, #16]
  408270:	mov	w1, #0x1                   	// #1
  408274:	str	w1, [x0, #40]
  408278:	ldr	x0, [sp, #24]
  40827c:	ldp	x29, x30, [sp], #48
  408280:	ret
  408284:	stp	x29, x30, [sp, #-272]!
  408288:	mov	x29, sp
  40828c:	str	x19, [sp, #16]
  408290:	str	w0, [sp, #92]
  408294:	str	x1, [sp, #80]
  408298:	str	x2, [sp, #72]
  40829c:	str	x3, [sp, #64]
  4082a0:	str	x4, [sp, #56]
  4082a4:	str	w5, [sp, #88]
  4082a8:	str	x6, [sp, #48]
  4082ac:	str	w7, [sp, #44]
  4082b0:	ldr	x0, [sp, #48]
  4082b4:	ldr	w0, [x0, #4]
  4082b8:	str	w0, [sp, #268]
  4082bc:	ldr	w0, [sp, #92]
  4082c0:	cmp	w0, #0x0
  4082c4:	b.gt	4082d0 <argp_failure@@Base+0x904>
  4082c8:	mov	w0, #0xffffffff            	// #-1
  4082cc:	b	40976c <argp_failure@@Base+0x1da0>
  4082d0:	ldr	x0, [sp, #48]
  4082d4:	str	xzr, [x0, #16]
  4082d8:	ldr	x0, [sp, #48]
  4082dc:	ldr	w0, [x0]
  4082e0:	cmp	w0, #0x0
  4082e4:	b.eq	4082f8 <argp_failure@@Base+0x92c>  // b.none
  4082e8:	ldr	x0, [sp, #48]
  4082ec:	ldr	w0, [x0, #24]
  4082f0:	cmp	w0, #0x0
  4082f4:	b.ne	408340 <argp_failure@@Base+0x974>  // b.any
  4082f8:	ldr	x0, [sp, #48]
  4082fc:	ldr	w0, [x0]
  408300:	cmp	w0, #0x0
  408304:	b.ne	408314 <argp_failure@@Base+0x948>  // b.any
  408308:	ldr	x0, [sp, #48]
  40830c:	mov	w1, #0x1                   	// #1
  408310:	str	w1, [x0]
  408314:	ldr	w4, [sp, #44]
  408318:	ldr	x3, [sp, #48]
  40831c:	ldr	x2, [sp, #72]
  408320:	ldr	x1, [sp, #80]
  408324:	ldr	w0, [sp, #92]
  408328:	bl	408184 <argp_failure@@Base+0x7b8>
  40832c:	str	x0, [sp, #72]
  408330:	ldr	x0, [sp, #48]
  408334:	mov	w1, #0x1                   	// #1
  408338:	str	w1, [x0, #24]
  40833c:	b	40836c <argp_failure@@Base+0x9a0>
  408340:	ldr	x0, [sp, #72]
  408344:	ldrb	w0, [x0]
  408348:	cmp	w0, #0x2d
  40834c:	b.eq	408360 <argp_failure@@Base+0x994>  // b.none
  408350:	ldr	x0, [sp, #72]
  408354:	ldrb	w0, [x0]
  408358:	cmp	w0, #0x2b
  40835c:	b.ne	40836c <argp_failure@@Base+0x9a0>  // b.any
  408360:	ldr	x0, [sp, #72]
  408364:	add	x0, x0, #0x1
  408368:	str	x0, [sp, #72]
  40836c:	ldr	x0, [sp, #72]
  408370:	ldrb	w0, [x0]
  408374:	cmp	w0, #0x3a
  408378:	b.ne	408380 <argp_failure@@Base+0x9b4>  // b.any
  40837c:	str	wzr, [sp, #268]
  408380:	ldr	x0, [sp, #48]
  408384:	ldr	x0, [x0, #32]
  408388:	cmp	x0, #0x0
  40838c:	b.eq	4083a4 <argp_failure@@Base+0x9d8>  // b.none
  408390:	ldr	x0, [sp, #48]
  408394:	ldr	x0, [x0, #32]
  408398:	ldrb	w0, [x0]
  40839c:	cmp	w0, #0x0
  4083a0:	b.ne	408734 <argp_failure@@Base+0xd68>  // b.any
  4083a4:	ldr	x0, [sp, #48]
  4083a8:	ldr	w1, [x0, #52]
  4083ac:	ldr	x0, [sp, #48]
  4083b0:	ldr	w0, [x0]
  4083b4:	cmp	w1, w0
  4083b8:	b.le	4083cc <argp_failure@@Base+0xa00>
  4083bc:	ldr	x0, [sp, #48]
  4083c0:	ldr	w1, [x0]
  4083c4:	ldr	x0, [sp, #48]
  4083c8:	str	w1, [x0, #52]
  4083cc:	ldr	x0, [sp, #48]
  4083d0:	ldr	w1, [x0, #48]
  4083d4:	ldr	x0, [sp, #48]
  4083d8:	ldr	w0, [x0]
  4083dc:	cmp	w1, w0
  4083e0:	b.le	4083f4 <argp_failure@@Base+0xa28>
  4083e4:	ldr	x0, [sp, #48]
  4083e8:	ldr	w1, [x0]
  4083ec:	ldr	x0, [sp, #48]
  4083f0:	str	w1, [x0, #48]
  4083f4:	ldr	x0, [sp, #48]
  4083f8:	ldr	w0, [x0, #40]
  4083fc:	cmp	w0, #0x1
  408400:	b.ne	4084fc <argp_failure@@Base+0xb30>  // b.any
  408404:	ldr	x0, [sp, #48]
  408408:	ldr	w1, [x0, #48]
  40840c:	ldr	x0, [sp, #48]
  408410:	ldr	w0, [x0, #52]
  408414:	cmp	w1, w0
  408418:	b.eq	408444 <argp_failure@@Base+0xa78>  // b.none
  40841c:	ldr	x0, [sp, #48]
  408420:	ldr	w1, [x0, #52]
  408424:	ldr	x0, [sp, #48]
  408428:	ldr	w0, [x0]
  40842c:	cmp	w1, w0
  408430:	b.eq	408444 <argp_failure@@Base+0xa78>  // b.none
  408434:	ldr	x1, [sp, #48]
  408438:	ldr	x0, [sp, #80]
  40843c:	bl	407f48 <argp_failure@@Base+0x57c>
  408440:	b	40846c <argp_failure@@Base+0xaa0>
  408444:	ldr	x0, [sp, #48]
  408448:	ldr	w1, [x0, #52]
  40844c:	ldr	x0, [sp, #48]
  408450:	ldr	w0, [x0]
  408454:	cmp	w1, w0
  408458:	b.eq	408484 <argp_failure@@Base+0xab8>  // b.none
  40845c:	ldr	x0, [sp, #48]
  408460:	ldr	w1, [x0]
  408464:	ldr	x0, [sp, #48]
  408468:	str	w1, [x0, #48]
  40846c:	b	408484 <argp_failure@@Base+0xab8>
  408470:	ldr	x0, [sp, #48]
  408474:	ldr	w0, [x0]
  408478:	add	w1, w0, #0x1
  40847c:	ldr	x0, [sp, #48]
  408480:	str	w1, [x0]
  408484:	ldr	x0, [sp, #48]
  408488:	ldr	w0, [x0]
  40848c:	ldr	w1, [sp, #92]
  408490:	cmp	w1, w0
  408494:	b.le	4084ec <argp_failure@@Base+0xb20>
  408498:	ldr	x0, [sp, #48]
  40849c:	ldr	w0, [x0]
  4084a0:	sxtw	x0, w0
  4084a4:	lsl	x0, x0, #3
  4084a8:	ldr	x1, [sp, #80]
  4084ac:	add	x0, x1, x0
  4084b0:	ldr	x0, [x0]
  4084b4:	ldrb	w0, [x0]
  4084b8:	cmp	w0, #0x2d
  4084bc:	b.ne	408470 <argp_failure@@Base+0xaa4>  // b.any
  4084c0:	ldr	x0, [sp, #48]
  4084c4:	ldr	w0, [x0]
  4084c8:	sxtw	x0, w0
  4084cc:	lsl	x0, x0, #3
  4084d0:	ldr	x1, [sp, #80]
  4084d4:	add	x0, x1, x0
  4084d8:	ldr	x0, [x0]
  4084dc:	add	x0, x0, #0x1
  4084e0:	ldrb	w0, [x0]
  4084e4:	cmp	w0, #0x0
  4084e8:	b.eq	408470 <argp_failure@@Base+0xaa4>  // b.none
  4084ec:	ldr	x0, [sp, #48]
  4084f0:	ldr	w1, [x0]
  4084f4:	ldr	x0, [sp, #48]
  4084f8:	str	w1, [x0, #52]
  4084fc:	ldr	x0, [sp, #48]
  408500:	ldr	w0, [x0]
  408504:	ldr	w1, [sp, #92]
  408508:	cmp	w1, w0
  40850c:	b.eq	4085d8 <argp_failure@@Base+0xc0c>  // b.none
  408510:	ldr	x0, [sp, #48]
  408514:	ldr	w0, [x0]
  408518:	sxtw	x0, w0
  40851c:	lsl	x0, x0, #3
  408520:	ldr	x1, [sp, #80]
  408524:	add	x0, x1, x0
  408528:	ldr	x2, [x0]
  40852c:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  408530:	add	x1, x0, #0x660
  408534:	mov	x0, x2
  408538:	bl	401630 <strcmp@plt>
  40853c:	cmp	w0, #0x0
  408540:	b.ne	4085d8 <argp_failure@@Base+0xc0c>  // b.any
  408544:	ldr	x0, [sp, #48]
  408548:	ldr	w0, [x0]
  40854c:	add	w1, w0, #0x1
  408550:	ldr	x0, [sp, #48]
  408554:	str	w1, [x0]
  408558:	ldr	x0, [sp, #48]
  40855c:	ldr	w1, [x0, #48]
  408560:	ldr	x0, [sp, #48]
  408564:	ldr	w0, [x0, #52]
  408568:	cmp	w1, w0
  40856c:	b.eq	408598 <argp_failure@@Base+0xbcc>  // b.none
  408570:	ldr	x0, [sp, #48]
  408574:	ldr	w1, [x0, #52]
  408578:	ldr	x0, [sp, #48]
  40857c:	ldr	w0, [x0]
  408580:	cmp	w1, w0
  408584:	b.eq	408598 <argp_failure@@Base+0xbcc>  // b.none
  408588:	ldr	x1, [sp, #48]
  40858c:	ldr	x0, [sp, #80]
  408590:	bl	407f48 <argp_failure@@Base+0x57c>
  408594:	b	4085c0 <argp_failure@@Base+0xbf4>
  408598:	ldr	x0, [sp, #48]
  40859c:	ldr	w1, [x0, #48]
  4085a0:	ldr	x0, [sp, #48]
  4085a4:	ldr	w0, [x0, #52]
  4085a8:	cmp	w1, w0
  4085ac:	b.ne	4085c0 <argp_failure@@Base+0xbf4>  // b.any
  4085b0:	ldr	x0, [sp, #48]
  4085b4:	ldr	w1, [x0]
  4085b8:	ldr	x0, [sp, #48]
  4085bc:	str	w1, [x0, #48]
  4085c0:	ldr	x0, [sp, #48]
  4085c4:	ldr	w1, [sp, #92]
  4085c8:	str	w1, [x0, #52]
  4085cc:	ldr	x0, [sp, #48]
  4085d0:	ldr	w1, [sp, #92]
  4085d4:	str	w1, [x0]
  4085d8:	ldr	x0, [sp, #48]
  4085dc:	ldr	w0, [x0]
  4085e0:	ldr	w1, [sp, #92]
  4085e4:	cmp	w1, w0
  4085e8:	b.ne	40861c <argp_failure@@Base+0xc50>  // b.any
  4085ec:	ldr	x0, [sp, #48]
  4085f0:	ldr	w1, [x0, #48]
  4085f4:	ldr	x0, [sp, #48]
  4085f8:	ldr	w0, [x0, #52]
  4085fc:	cmp	w1, w0
  408600:	b.eq	408614 <argp_failure@@Base+0xc48>  // b.none
  408604:	ldr	x0, [sp, #48]
  408608:	ldr	w1, [x0, #48]
  40860c:	ldr	x0, [sp, #48]
  408610:	str	w1, [x0]
  408614:	mov	w0, #0xffffffff            	// #-1
  408618:	b	40976c <argp_failure@@Base+0x1da0>
  40861c:	ldr	x0, [sp, #48]
  408620:	ldr	w0, [x0]
  408624:	sxtw	x0, w0
  408628:	lsl	x0, x0, #3
  40862c:	ldr	x1, [sp, #80]
  408630:	add	x0, x1, x0
  408634:	ldr	x0, [x0]
  408638:	ldrb	w0, [x0]
  40863c:	cmp	w0, #0x2d
  408640:	b.ne	408670 <argp_failure@@Base+0xca4>  // b.any
  408644:	ldr	x0, [sp, #48]
  408648:	ldr	w0, [x0]
  40864c:	sxtw	x0, w0
  408650:	lsl	x0, x0, #3
  408654:	ldr	x1, [sp, #80]
  408658:	add	x0, x1, x0
  40865c:	ldr	x0, [x0]
  408660:	add	x0, x0, #0x1
  408664:	ldrb	w0, [x0]
  408668:	cmp	w0, #0x0
  40866c:	b.ne	4086c0 <argp_failure@@Base+0xcf4>  // b.any
  408670:	ldr	x0, [sp, #48]
  408674:	ldr	w0, [x0, #40]
  408678:	cmp	w0, #0x0
  40867c:	b.ne	408688 <argp_failure@@Base+0xcbc>  // b.any
  408680:	mov	w0, #0xffffffff            	// #-1
  408684:	b	40976c <argp_failure@@Base+0x1da0>
  408688:	ldr	x0, [sp, #48]
  40868c:	ldr	w0, [x0]
  408690:	add	w2, w0, #0x1
  408694:	ldr	x1, [sp, #48]
  408698:	str	w2, [x1]
  40869c:	sxtw	x0, w0
  4086a0:	lsl	x0, x0, #3
  4086a4:	ldr	x1, [sp, #80]
  4086a8:	add	x0, x1, x0
  4086ac:	ldr	x1, [x0]
  4086b0:	ldr	x0, [sp, #48]
  4086b4:	str	x1, [x0, #16]
  4086b8:	mov	w0, #0x1                   	// #1
  4086bc:	b	40976c <argp_failure@@Base+0x1da0>
  4086c0:	ldr	x0, [sp, #48]
  4086c4:	ldr	w0, [x0]
  4086c8:	sxtw	x0, w0
  4086cc:	lsl	x0, x0, #3
  4086d0:	ldr	x1, [sp, #80]
  4086d4:	add	x0, x1, x0
  4086d8:	ldr	x1, [x0]
  4086dc:	ldr	x0, [sp, #64]
  4086e0:	cmp	x0, #0x0
  4086e4:	b.eq	40871c <argp_failure@@Base+0xd50>  // b.none
  4086e8:	ldr	x0, [sp, #48]
  4086ec:	ldr	w0, [x0]
  4086f0:	sxtw	x0, w0
  4086f4:	lsl	x0, x0, #3
  4086f8:	ldr	x2, [sp, #80]
  4086fc:	add	x0, x2, x0
  408700:	ldr	x0, [x0]
  408704:	add	x0, x0, #0x1
  408708:	ldrb	w0, [x0]
  40870c:	cmp	w0, #0x2d
  408710:	b.ne	40871c <argp_failure@@Base+0xd50>  // b.any
  408714:	mov	w0, #0x1                   	// #1
  408718:	b	408720 <argp_failure@@Base+0xd54>
  40871c:	mov	w0, #0x0                   	// #0
  408720:	sxtw	x0, w0
  408724:	add	x0, x0, #0x1
  408728:	add	x1, x1, x0
  40872c:	ldr	x0, [sp, #48]
  408730:	str	x1, [x0, #32]
  408734:	ldr	x0, [sp, #64]
  408738:	cmp	x0, #0x0
  40873c:	b.eq	408fd0 <argp_failure@@Base+0x1604>  // b.none
  408740:	ldr	x0, [sp, #48]
  408744:	ldr	w0, [x0]
  408748:	sxtw	x0, w0
  40874c:	lsl	x0, x0, #3
  408750:	ldr	x1, [sp, #80]
  408754:	add	x0, x1, x0
  408758:	ldr	x0, [x0]
  40875c:	add	x0, x0, #0x1
  408760:	ldrb	w0, [x0]
  408764:	cmp	w0, #0x2d
  408768:	b.eq	4087dc <argp_failure@@Base+0xe10>  // b.none
  40876c:	ldr	w0, [sp, #88]
  408770:	cmp	w0, #0x0
  408774:	b.eq	408fd0 <argp_failure@@Base+0x1604>  // b.none
  408778:	ldr	x0, [sp, #48]
  40877c:	ldr	w0, [x0]
  408780:	sxtw	x0, w0
  408784:	lsl	x0, x0, #3
  408788:	ldr	x1, [sp, #80]
  40878c:	add	x0, x1, x0
  408790:	ldr	x0, [x0]
  408794:	add	x0, x0, #0x2
  408798:	ldrb	w0, [x0]
  40879c:	cmp	w0, #0x0
  4087a0:	b.ne	4087dc <argp_failure@@Base+0xe10>  // b.any
  4087a4:	ldr	x0, [sp, #48]
  4087a8:	ldr	w0, [x0]
  4087ac:	sxtw	x0, w0
  4087b0:	lsl	x0, x0, #3
  4087b4:	ldr	x1, [sp, #80]
  4087b8:	add	x0, x1, x0
  4087bc:	ldr	x0, [x0]
  4087c0:	add	x0, x0, #0x1
  4087c4:	ldrb	w0, [x0]
  4087c8:	mov	w1, w0
  4087cc:	ldr	x0, [sp, #72]
  4087d0:	bl	401680 <strchr@plt>
  4087d4:	cmp	x0, #0x0
  4087d8:	b.ne	408fd0 <argp_failure@@Base+0x1604>  // b.any
  4087dc:	str	xzr, [sp, #240]
  4087e0:	str	xzr, [sp, #232]
  4087e4:	str	wzr, [sp, #228]
  4087e8:	str	wzr, [sp, #224]
  4087ec:	mov	w0, #0xffffffff            	// #-1
  4087f0:	str	w0, [sp, #220]
  4087f4:	ldr	x0, [sp, #48]
  4087f8:	ldr	x0, [x0, #32]
  4087fc:	str	x0, [sp, #256]
  408800:	b	408810 <argp_failure@@Base+0xe44>
  408804:	ldr	x0, [sp, #256]
  408808:	add	x0, x0, #0x1
  40880c:	str	x0, [sp, #256]
  408810:	ldr	x0, [sp, #256]
  408814:	ldrb	w0, [x0]
  408818:	cmp	w0, #0x0
  40881c:	b.eq	408830 <argp_failure@@Base+0xe64>  // b.none
  408820:	ldr	x0, [sp, #256]
  408824:	ldrb	w0, [x0]
  408828:	cmp	w0, #0x3d
  40882c:	b.ne	408804 <argp_failure@@Base+0xe38>  // b.any
  408830:	ldr	x0, [sp, #48]
  408834:	ldr	x0, [x0, #32]
  408838:	ldr	x1, [sp, #256]
  40883c:	sub	x0, x1, x0
  408840:	str	w0, [sp, #164]
  408844:	ldr	x0, [sp, #64]
  408848:	str	x0, [sp, #248]
  40884c:	str	wzr, [sp, #216]
  408850:	b	4089c4 <argp_failure@@Base+0xff8>
  408854:	ldr	x0, [sp, #248]
  408858:	ldr	x3, [x0]
  40885c:	ldr	x0, [sp, #48]
  408860:	ldr	x0, [x0, #32]
  408864:	ldr	w1, [sp, #164]
  408868:	mov	x2, x1
  40886c:	mov	x1, x0
  408870:	mov	x0, x3
  408874:	bl	401560 <strncmp@plt>
  408878:	cmp	w0, #0x0
  40887c:	b.ne	4089ac <argp_failure@@Base+0xfe0>  // b.any
  408880:	ldr	x0, [sp, #248]
  408884:	ldr	x0, [x0]
  408888:	bl	4014b0 <strlen@plt>
  40888c:	mov	w1, w0
  408890:	ldr	w0, [sp, #164]
  408894:	cmp	w0, w1
  408898:	b.ne	4088b8 <argp_failure@@Base+0xeec>  // b.any
  40889c:	ldr	x0, [sp, #248]
  4088a0:	str	x0, [sp, #240]
  4088a4:	ldr	w0, [sp, #216]
  4088a8:	str	w0, [sp, #220]
  4088ac:	mov	w0, #0x1                   	// #1
  4088b0:	str	w0, [sp, #228]
  4088b4:	b	4089d4 <argp_failure@@Base+0x1008>
  4088b8:	ldr	x0, [sp, #240]
  4088bc:	cmp	x0, #0x0
  4088c0:	b.ne	4088d8 <argp_failure@@Base+0xf0c>  // b.any
  4088c4:	ldr	x0, [sp, #248]
  4088c8:	str	x0, [sp, #240]
  4088cc:	ldr	w0, [sp, #216]
  4088d0:	str	w0, [sp, #220]
  4088d4:	b	4089ac <argp_failure@@Base+0xfe0>
  4088d8:	ldr	w0, [sp, #224]
  4088dc:	cmp	w0, #0x0
  4088e0:	b.ne	4089ac <argp_failure@@Base+0xfe0>  // b.any
  4088e4:	ldr	w0, [sp, #88]
  4088e8:	cmp	w0, #0x0
  4088ec:	b.ne	408938 <argp_failure@@Base+0xf6c>  // b.any
  4088f0:	ldr	x0, [sp, #240]
  4088f4:	ldr	w1, [x0, #8]
  4088f8:	ldr	x0, [sp, #248]
  4088fc:	ldr	w0, [x0, #8]
  408900:	cmp	w1, w0
  408904:	b.ne	408938 <argp_failure@@Base+0xf6c>  // b.any
  408908:	ldr	x0, [sp, #240]
  40890c:	ldr	x1, [x0, #16]
  408910:	ldr	x0, [sp, #248]
  408914:	ldr	x0, [x0, #16]
  408918:	cmp	x1, x0
  40891c:	b.ne	408938 <argp_failure@@Base+0xf6c>  // b.any
  408920:	ldr	x0, [sp, #240]
  408924:	ldr	w1, [x0, #24]
  408928:	ldr	x0, [sp, #248]
  40892c:	ldr	w0, [x0, #24]
  408930:	cmp	w1, w0
  408934:	b.eq	4089ac <argp_failure@@Base+0xfe0>  // b.none
  408938:	mov	x0, #0x10                  	// #16
  40893c:	bl	401540 <malloc@plt>
  408940:	str	x0, [sp, #152]
  408944:	ldr	x0, [sp, #152]
  408948:	cmp	x0, #0x0
  40894c:	b.ne	40898c <argp_failure@@Base+0xfc0>  // b.any
  408950:	b	408970 <argp_failure@@Base+0xfa4>
  408954:	ldr	x0, [sp, #232]
  408958:	ldr	x0, [x0, #8]
  40895c:	str	x0, [sp, #144]
  408960:	ldr	x0, [sp, #232]
  408964:	bl	401650 <free@plt>
  408968:	ldr	x0, [sp, #144]
  40896c:	str	x0, [sp, #232]
  408970:	ldr	x0, [sp, #232]
  408974:	cmp	x0, #0x0
  408978:	b.ne	408954 <argp_failure@@Base+0xf88>  // b.any
  40897c:	str	xzr, [sp, #232]
  408980:	mov	w0, #0x1                   	// #1
  408984:	str	w0, [sp, #224]
  408988:	b	4089ac <argp_failure@@Base+0xfe0>
  40898c:	ldr	x0, [sp, #152]
  408990:	ldr	x1, [sp, #248]
  408994:	str	x1, [x0]
  408998:	ldr	x0, [sp, #152]
  40899c:	ldr	x1, [sp, #232]
  4089a0:	str	x1, [x0, #8]
  4089a4:	ldr	x0, [sp, #152]
  4089a8:	str	x0, [sp, #232]
  4089ac:	ldr	x0, [sp, #248]
  4089b0:	add	x0, x0, #0x20
  4089b4:	str	x0, [sp, #248]
  4089b8:	ldr	w0, [sp, #216]
  4089bc:	add	w0, w0, #0x1
  4089c0:	str	w0, [sp, #216]
  4089c4:	ldr	x0, [sp, #248]
  4089c8:	ldr	x0, [x0]
  4089cc:	cmp	x0, #0x0
  4089d0:	b.ne	408854 <argp_failure@@Base+0xe88>  // b.any
  4089d4:	ldr	w0, [sp, #224]
  4089d8:	cmp	w0, #0x0
  4089dc:	b.ne	4089ec <argp_failure@@Base+0x1020>  // b.any
  4089e0:	ldr	x0, [sp, #232]
  4089e4:	cmp	x0, #0x0
  4089e8:	b.eq	408bb4 <argp_failure@@Base+0x11e8>  // b.none
  4089ec:	ldr	w0, [sp, #228]
  4089f0:	cmp	w0, #0x0
  4089f4:	b.ne	408bb4 <argp_failure@@Base+0x11e8>  // b.any
  4089f8:	ldr	w0, [sp, #268]
  4089fc:	cmp	w0, #0x0
  408a00:	b.eq	408acc <argp_failure@@Base+0x1100>  // b.none
  408a04:	ldr	x0, [sp, #232]
  408a08:	cmp	x0, #0x0
  408a0c:	b.eq	408acc <argp_failure@@Base+0x1100>  // b.none
  408a10:	ldr	x0, [sp, #240]
  408a14:	str	x0, [sp, #104]
  408a18:	ldr	x0, [sp, #232]
  408a1c:	str	x0, [sp, #112]
  408a20:	add	x0, sp, #0x68
  408a24:	str	x0, [sp, #232]
  408a28:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  408a2c:	add	x0, x0, #0x228
  408a30:	ldr	x4, [x0]
  408a34:	ldr	x0, [sp, #80]
  408a38:	ldr	x2, [x0]
  408a3c:	ldr	x0, [sp, #48]
  408a40:	ldr	w0, [x0]
  408a44:	sxtw	x0, w0
  408a48:	lsl	x0, x0, #3
  408a4c:	ldr	x1, [sp, #80]
  408a50:	add	x0, x1, x0
  408a54:	ldr	x0, [x0]
  408a58:	mov	x3, x0
  408a5c:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  408a60:	add	x1, x0, #0x668
  408a64:	mov	x0, x4
  408a68:	bl	401760 <fprintf@plt>
  408a6c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  408a70:	add	x0, x0, #0x228
  408a74:	ldr	x3, [x0]
  408a78:	ldr	x0, [sp, #232]
  408a7c:	ldr	x0, [x0]
  408a80:	ldr	x0, [x0]
  408a84:	mov	x2, x0
  408a88:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  408a8c:	add	x1, x0, #0x698
  408a90:	mov	x0, x3
  408a94:	bl	401760 <fprintf@plt>
  408a98:	ldr	x0, [sp, #232]
  408a9c:	ldr	x0, [x0, #8]
  408aa0:	str	x0, [sp, #232]
  408aa4:	ldr	x0, [sp, #232]
  408aa8:	cmp	x0, #0x0
  408aac:	b.ne	408a6c <argp_failure@@Base+0x10a0>  // b.any
  408ab0:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  408ab4:	add	x0, x0, #0x228
  408ab8:	ldr	x0, [x0]
  408abc:	mov	x1, x0
  408ac0:	mov	w0, #0xa                   	// #10
  408ac4:	bl	401500 <fputc@plt>
  408ac8:	b	408b28 <argp_failure@@Base+0x115c>
  408acc:	ldr	w0, [sp, #268]
  408ad0:	cmp	w0, #0x0
  408ad4:	b.eq	408b28 <argp_failure@@Base+0x115c>  // b.none
  408ad8:	ldr	w0, [sp, #224]
  408adc:	cmp	w0, #0x0
  408ae0:	b.eq	408b28 <argp_failure@@Base+0x115c>  // b.none
  408ae4:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  408ae8:	add	x0, x0, #0x228
  408aec:	ldr	x4, [x0]
  408af0:	ldr	x0, [sp, #80]
  408af4:	ldr	x2, [x0]
  408af8:	ldr	x0, [sp, #48]
  408afc:	ldr	w0, [x0]
  408b00:	sxtw	x0, w0
  408b04:	lsl	x0, x0, #3
  408b08:	ldr	x1, [sp, #80]
  408b0c:	add	x0, x1, x0
  408b10:	ldr	x0, [x0]
  408b14:	mov	x3, x0
  408b18:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  408b1c:	add	x1, x0, #0x6a0
  408b20:	mov	x0, x4
  408b24:	bl	401760 <fprintf@plt>
  408b28:	ldr	x0, [sp, #48]
  408b2c:	ldr	x19, [x0, #32]
  408b30:	ldr	x0, [sp, #48]
  408b34:	ldr	x0, [x0, #32]
  408b38:	bl	4014b0 <strlen@plt>
  408b3c:	add	x1, x19, x0
  408b40:	ldr	x0, [sp, #48]
  408b44:	str	x1, [x0, #32]
  408b48:	ldr	x0, [sp, #48]
  408b4c:	ldr	w0, [x0]
  408b50:	add	w1, w0, #0x1
  408b54:	ldr	x0, [sp, #48]
  408b58:	str	w1, [x0]
  408b5c:	ldr	x0, [sp, #48]
  408b60:	str	wzr, [x0, #8]
  408b64:	b	408b84 <argp_failure@@Base+0x11b8>
  408b68:	ldr	x0, [sp, #232]
  408b6c:	ldr	x0, [x0, #8]
  408b70:	str	x0, [sp, #136]
  408b74:	ldr	x0, [sp, #232]
  408b78:	bl	401650 <free@plt>
  408b7c:	ldr	x0, [sp, #136]
  408b80:	str	x0, [sp, #232]
  408b84:	ldr	x0, [sp, #232]
  408b88:	cmp	x0, #0x0
  408b8c:	b.ne	408b68 <argp_failure@@Base+0x119c>  // b.any
  408b90:	mov	w0, #0x3f                  	// #63
  408b94:	b	40976c <argp_failure@@Base+0x1da0>
  408b98:	ldr	x0, [sp, #232]
  408b9c:	ldr	x0, [x0, #8]
  408ba0:	str	x0, [sp, #128]
  408ba4:	ldr	x0, [sp, #232]
  408ba8:	bl	401650 <free@plt>
  408bac:	ldr	x0, [sp, #128]
  408bb0:	str	x0, [sp, #232]
  408bb4:	ldr	x0, [sp, #232]
  408bb8:	cmp	x0, #0x0
  408bbc:	b.ne	408b98 <argp_failure@@Base+0x11cc>  // b.any
  408bc0:	ldr	x0, [sp, #240]
  408bc4:	cmp	x0, #0x0
  408bc8:	b.eq	408e7c <argp_failure@@Base+0x14b0>  // b.none
  408bcc:	ldr	w0, [sp, #220]
  408bd0:	str	w0, [sp, #216]
  408bd4:	ldr	x0, [sp, #48]
  408bd8:	ldr	w0, [x0]
  408bdc:	add	w1, w0, #0x1
  408be0:	ldr	x0, [sp, #48]
  408be4:	str	w1, [x0]
  408be8:	ldr	x0, [sp, #256]
  408bec:	ldrb	w0, [x0]
  408bf0:	cmp	w0, #0x0
  408bf4:	b.eq	408d24 <argp_failure@@Base+0x1358>  // b.none
  408bf8:	ldr	x0, [sp, #240]
  408bfc:	ldr	w0, [x0, #8]
  408c00:	cmp	w0, #0x0
  408c04:	b.eq	408c1c <argp_failure@@Base+0x1250>  // b.none
  408c08:	ldr	x0, [sp, #256]
  408c0c:	add	x1, x0, #0x1
  408c10:	ldr	x0, [sp, #48]
  408c14:	str	x1, [x0, #16]
  408c18:	b	408e0c <argp_failure@@Base+0x1440>
  408c1c:	ldr	w0, [sp, #268]
  408c20:	cmp	w0, #0x0
  408c24:	b.eq	408cec <argp_failure@@Base+0x1320>  // b.none
  408c28:	ldr	x0, [sp, #48]
  408c2c:	ldr	w0, [x0]
  408c30:	sxtw	x0, w0
  408c34:	lsl	x0, x0, #3
  408c38:	sub	x0, x0, #0x8
  408c3c:	ldr	x1, [sp, #80]
  408c40:	add	x0, x1, x0
  408c44:	ldr	x0, [x0]
  408c48:	add	x0, x0, #0x1
  408c4c:	ldrb	w0, [x0]
  408c50:	cmp	w0, #0x2d
  408c54:	b.ne	408c90 <argp_failure@@Base+0x12c4>  // b.any
  408c58:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  408c5c:	add	x0, x0, #0x228
  408c60:	ldr	x4, [x0]
  408c64:	ldr	x0, [sp, #80]
  408c68:	ldr	x1, [x0]
  408c6c:	ldr	x0, [sp, #240]
  408c70:	ldr	x0, [x0]
  408c74:	mov	x3, x0
  408c78:	mov	x2, x1
  408c7c:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  408c80:	add	x1, x0, #0x6c0
  408c84:	mov	x0, x4
  408c88:	bl	401760 <fprintf@plt>
  408c8c:	b	408cec <argp_failure@@Base+0x1320>
  408c90:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  408c94:	add	x0, x0, #0x228
  408c98:	ldr	x5, [x0]
  408c9c:	ldr	x0, [sp, #80]
  408ca0:	ldr	x2, [x0]
  408ca4:	ldr	x0, [sp, #48]
  408ca8:	ldr	w0, [x0]
  408cac:	sxtw	x0, w0
  408cb0:	lsl	x0, x0, #3
  408cb4:	sub	x0, x0, #0x8
  408cb8:	ldr	x1, [sp, #80]
  408cbc:	add	x0, x1, x0
  408cc0:	ldr	x0, [x0]
  408cc4:	ldrb	w0, [x0]
  408cc8:	mov	w1, w0
  408ccc:	ldr	x0, [sp, #240]
  408cd0:	ldr	x0, [x0]
  408cd4:	mov	x4, x0
  408cd8:	mov	w3, w1
  408cdc:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  408ce0:	add	x1, x0, #0x6f0
  408ce4:	mov	x0, x5
  408ce8:	bl	401760 <fprintf@plt>
  408cec:	ldr	x0, [sp, #48]
  408cf0:	ldr	x19, [x0, #32]
  408cf4:	ldr	x0, [sp, #48]
  408cf8:	ldr	x0, [x0, #32]
  408cfc:	bl	4014b0 <strlen@plt>
  408d00:	add	x1, x19, x0
  408d04:	ldr	x0, [sp, #48]
  408d08:	str	x1, [x0, #32]
  408d0c:	ldr	x0, [sp, #240]
  408d10:	ldr	w1, [x0, #24]
  408d14:	ldr	x0, [sp, #48]
  408d18:	str	w1, [x0, #8]
  408d1c:	mov	w0, #0x3f                  	// #63
  408d20:	b	40976c <argp_failure@@Base+0x1da0>
  408d24:	ldr	x0, [sp, #240]
  408d28:	ldr	w0, [x0, #8]
  408d2c:	cmp	w0, #0x1
  408d30:	b.ne	408e0c <argp_failure@@Base+0x1440>  // b.any
  408d34:	ldr	x0, [sp, #48]
  408d38:	ldr	w0, [x0]
  408d3c:	ldr	w1, [sp, #92]
  408d40:	cmp	w1, w0
  408d44:	b.le	408d7c <argp_failure@@Base+0x13b0>
  408d48:	ldr	x0, [sp, #48]
  408d4c:	ldr	w0, [x0]
  408d50:	add	w2, w0, #0x1
  408d54:	ldr	x1, [sp, #48]
  408d58:	str	w2, [x1]
  408d5c:	sxtw	x0, w0
  408d60:	lsl	x0, x0, #3
  408d64:	ldr	x1, [sp, #80]
  408d68:	add	x0, x1, x0
  408d6c:	ldr	x1, [x0]
  408d70:	ldr	x0, [sp, #48]
  408d74:	str	x1, [x0, #16]
  408d78:	b	408e0c <argp_failure@@Base+0x1440>
  408d7c:	ldr	w0, [sp, #268]
  408d80:	cmp	w0, #0x0
  408d84:	b.eq	408dbc <argp_failure@@Base+0x13f0>  // b.none
  408d88:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  408d8c:	add	x0, x0, #0x228
  408d90:	ldr	x4, [x0]
  408d94:	ldr	x0, [sp, #80]
  408d98:	ldr	x1, [x0]
  408d9c:	ldr	x0, [sp, #240]
  408da0:	ldr	x0, [x0]
  408da4:	mov	x3, x0
  408da8:	mov	x2, x1
  408dac:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  408db0:	add	x1, x0, #0x720
  408db4:	mov	x0, x4
  408db8:	bl	401760 <fprintf@plt>
  408dbc:	ldr	x0, [sp, #48]
  408dc0:	ldr	x19, [x0, #32]
  408dc4:	ldr	x0, [sp, #48]
  408dc8:	ldr	x0, [x0, #32]
  408dcc:	bl	4014b0 <strlen@plt>
  408dd0:	add	x1, x19, x0
  408dd4:	ldr	x0, [sp, #48]
  408dd8:	str	x1, [x0, #32]
  408ddc:	ldr	x0, [sp, #240]
  408de0:	ldr	w1, [x0, #24]
  408de4:	ldr	x0, [sp, #48]
  408de8:	str	w1, [x0, #8]
  408dec:	ldr	x0, [sp, #72]
  408df0:	ldrb	w0, [x0]
  408df4:	cmp	w0, #0x3a
  408df8:	b.ne	408e04 <argp_failure@@Base+0x1438>  // b.any
  408dfc:	mov	w0, #0x3a                  	// #58
  408e00:	b	40976c <argp_failure@@Base+0x1da0>
  408e04:	mov	w0, #0x3f                  	// #63
  408e08:	b	40976c <argp_failure@@Base+0x1da0>
  408e0c:	ldr	x0, [sp, #48]
  408e10:	ldr	x19, [x0, #32]
  408e14:	ldr	x0, [sp, #48]
  408e18:	ldr	x0, [x0, #32]
  408e1c:	bl	4014b0 <strlen@plt>
  408e20:	add	x1, x19, x0
  408e24:	ldr	x0, [sp, #48]
  408e28:	str	x1, [x0, #32]
  408e2c:	ldr	x0, [sp, #56]
  408e30:	cmp	x0, #0x0
  408e34:	b.eq	408e44 <argp_failure@@Base+0x1478>  // b.none
  408e38:	ldr	x0, [sp, #56]
  408e3c:	ldr	w1, [sp, #216]
  408e40:	str	w1, [x0]
  408e44:	ldr	x0, [sp, #240]
  408e48:	ldr	x0, [x0, #16]
  408e4c:	cmp	x0, #0x0
  408e50:	b.eq	408e70 <argp_failure@@Base+0x14a4>  // b.none
  408e54:	ldr	x0, [sp, #240]
  408e58:	ldr	x0, [x0, #16]
  408e5c:	ldr	x1, [sp, #240]
  408e60:	ldr	w1, [x1, #24]
  408e64:	str	w1, [x0]
  408e68:	mov	w0, #0x0                   	// #0
  408e6c:	b	40976c <argp_failure@@Base+0x1da0>
  408e70:	ldr	x0, [sp, #240]
  408e74:	ldr	w0, [x0, #24]
  408e78:	b	40976c <argp_failure@@Base+0x1da0>
  408e7c:	ldr	w0, [sp, #88]
  408e80:	cmp	w0, #0x0
  408e84:	b.eq	408ed4 <argp_failure@@Base+0x1508>  // b.none
  408e88:	ldr	x0, [sp, #48]
  408e8c:	ldr	w0, [x0]
  408e90:	sxtw	x0, w0
  408e94:	lsl	x0, x0, #3
  408e98:	ldr	x1, [sp, #80]
  408e9c:	add	x0, x1, x0
  408ea0:	ldr	x0, [x0]
  408ea4:	add	x0, x0, #0x1
  408ea8:	ldrb	w0, [x0]
  408eac:	cmp	w0, #0x2d
  408eb0:	b.eq	408ed4 <argp_failure@@Base+0x1508>  // b.none
  408eb4:	ldr	x0, [sp, #48]
  408eb8:	ldr	x0, [x0, #32]
  408ebc:	ldrb	w0, [x0]
  408ec0:	mov	w1, w0
  408ec4:	ldr	x0, [sp, #72]
  408ec8:	bl	401680 <strchr@plt>
  408ecc:	cmp	x0, #0x0
  408ed0:	b.ne	408fd0 <argp_failure@@Base+0x1604>  // b.any
  408ed4:	ldr	w0, [sp, #268]
  408ed8:	cmp	w0, #0x0
  408edc:	b.eq	408f9c <argp_failure@@Base+0x15d0>  // b.none
  408ee0:	ldr	x0, [sp, #48]
  408ee4:	ldr	w0, [x0]
  408ee8:	sxtw	x0, w0
  408eec:	lsl	x0, x0, #3
  408ef0:	ldr	x1, [sp, #80]
  408ef4:	add	x0, x1, x0
  408ef8:	ldr	x0, [x0]
  408efc:	add	x0, x0, #0x1
  408f00:	ldrb	w0, [x0]
  408f04:	cmp	w0, #0x2d
  408f08:	b.ne	408f44 <argp_failure@@Base+0x1578>  // b.any
  408f0c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  408f10:	add	x0, x0, #0x228
  408f14:	ldr	x4, [x0]
  408f18:	ldr	x0, [sp, #80]
  408f1c:	ldr	x1, [x0]
  408f20:	ldr	x0, [sp, #48]
  408f24:	ldr	x0, [x0, #32]
  408f28:	mov	x3, x0
  408f2c:	mov	x2, x1
  408f30:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  408f34:	add	x1, x0, #0x748
  408f38:	mov	x0, x4
  408f3c:	bl	401760 <fprintf@plt>
  408f40:	b	408f9c <argp_failure@@Base+0x15d0>
  408f44:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  408f48:	add	x0, x0, #0x228
  408f4c:	ldr	x5, [x0]
  408f50:	ldr	x0, [sp, #80]
  408f54:	ldr	x2, [x0]
  408f58:	ldr	x0, [sp, #48]
  408f5c:	ldr	w0, [x0]
  408f60:	sxtw	x0, w0
  408f64:	lsl	x0, x0, #3
  408f68:	ldr	x1, [sp, #80]
  408f6c:	add	x0, x1, x0
  408f70:	ldr	x0, [x0]
  408f74:	ldrb	w0, [x0]
  408f78:	mov	w1, w0
  408f7c:	ldr	x0, [sp, #48]
  408f80:	ldr	x0, [x0, #32]
  408f84:	mov	x4, x0
  408f88:	mov	w3, w1
  408f8c:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  408f90:	add	x1, x0, #0x768
  408f94:	mov	x0, x5
  408f98:	bl	401760 <fprintf@plt>
  408f9c:	ldr	x0, [sp, #48]
  408fa0:	adrp	x1, 40b000 <argp_failure@@Base+0x3634>
  408fa4:	add	x1, x1, #0x788
  408fa8:	str	x1, [x0, #32]
  408fac:	ldr	x0, [sp, #48]
  408fb0:	ldr	w0, [x0]
  408fb4:	add	w1, w0, #0x1
  408fb8:	ldr	x0, [sp, #48]
  408fbc:	str	w1, [x0]
  408fc0:	ldr	x0, [sp, #48]
  408fc4:	str	wzr, [x0, #8]
  408fc8:	mov	w0, #0x3f                  	// #63
  408fcc:	b	40976c <argp_failure@@Base+0x1da0>
  408fd0:	ldr	x0, [sp, #48]
  408fd4:	ldr	x0, [x0, #32]
  408fd8:	add	x2, x0, #0x1
  408fdc:	ldr	x1, [sp, #48]
  408fe0:	str	x2, [x1, #32]
  408fe4:	ldrb	w0, [x0]
  408fe8:	strb	w0, [sp, #215]
  408fec:	ldrb	w0, [sp, #215]
  408ff0:	mov	w1, w0
  408ff4:	ldr	x0, [sp, #72]
  408ff8:	bl	401680 <strchr@plt>
  408ffc:	str	x0, [sp, #120]
  409000:	ldr	x0, [sp, #48]
  409004:	ldr	x0, [x0, #32]
  409008:	ldrb	w0, [x0]
  40900c:	cmp	w0, #0x0
  409010:	b.ne	409028 <argp_failure@@Base+0x165c>  // b.any
  409014:	ldr	x0, [sp, #48]
  409018:	ldr	w0, [x0]
  40901c:	add	w1, w0, #0x1
  409020:	ldr	x0, [sp, #48]
  409024:	str	w1, [x0]
  409028:	ldr	x0, [sp, #120]
  40902c:	cmp	x0, #0x0
  409030:	b.eq	40904c <argp_failure@@Base+0x1680>  // b.none
  409034:	ldrb	w0, [sp, #215]
  409038:	cmp	w0, #0x3a
  40903c:	b.eq	40904c <argp_failure@@Base+0x1680>  // b.none
  409040:	ldrb	w0, [sp, #215]
  409044:	cmp	w0, #0x3b
  409048:	b.ne	40909c <argp_failure@@Base+0x16d0>  // b.any
  40904c:	ldr	w0, [sp, #268]
  409050:	cmp	w0, #0x0
  409054:	b.eq	409088 <argp_failure@@Base+0x16bc>  // b.none
  409058:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  40905c:	add	x0, x0, #0x228
  409060:	ldr	x4, [x0]
  409064:	ldr	x0, [sp, #80]
  409068:	ldr	x0, [x0]
  40906c:	ldrb	w1, [sp, #215]
  409070:	mov	w3, w1
  409074:	mov	x2, x0
  409078:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  40907c:	add	x1, x0, #0x790
  409080:	mov	x0, x4
  409084:	bl	401760 <fprintf@plt>
  409088:	ldrb	w1, [sp, #215]
  40908c:	ldr	x0, [sp, #48]
  409090:	str	w1, [x0, #8]
  409094:	mov	w0, #0x3f                  	// #63
  409098:	b	40976c <argp_failure@@Base+0x1da0>
  40909c:	ldr	x0, [sp, #120]
  4090a0:	ldrb	w0, [x0]
  4090a4:	cmp	w0, #0x57
  4090a8:	b.ne	4095f8 <argp_failure@@Base+0x1c2c>  // b.any
  4090ac:	ldr	x0, [sp, #120]
  4090b0:	add	x0, x0, #0x1
  4090b4:	ldrb	w0, [x0]
  4090b8:	cmp	w0, #0x3b
  4090bc:	b.ne	4095f8 <argp_failure@@Base+0x1c2c>  // b.any
  4090c0:	str	xzr, [sp, #184]
  4090c4:	str	wzr, [sp, #180]
  4090c8:	str	wzr, [sp, #176]
  4090cc:	str	wzr, [sp, #172]
  4090d0:	ldr	x0, [sp, #64]
  4090d4:	cmp	x0, #0x0
  4090d8:	b.eq	4095dc <argp_failure@@Base+0x1c10>  // b.none
  4090dc:	ldr	x0, [sp, #48]
  4090e0:	ldr	x0, [x0, #32]
  4090e4:	ldrb	w0, [x0]
  4090e8:	cmp	w0, #0x0
  4090ec:	b.eq	409118 <argp_failure@@Base+0x174c>  // b.none
  4090f0:	ldr	x0, [sp, #48]
  4090f4:	ldr	x1, [x0, #32]
  4090f8:	ldr	x0, [sp, #48]
  4090fc:	str	x1, [x0, #16]
  409100:	ldr	x0, [sp, #48]
  409104:	ldr	w0, [x0]
  409108:	add	w1, w0, #0x1
  40910c:	ldr	x0, [sp, #48]
  409110:	str	w1, [x0]
  409114:	b	4091d0 <argp_failure@@Base+0x1804>
  409118:	ldr	x0, [sp, #48]
  40911c:	ldr	w0, [x0]
  409120:	ldr	w1, [sp, #92]
  409124:	cmp	w1, w0
  409128:	b.ne	4091a0 <argp_failure@@Base+0x17d4>  // b.any
  40912c:	ldr	w0, [sp, #268]
  409130:	cmp	w0, #0x0
  409134:	b.eq	409168 <argp_failure@@Base+0x179c>  // b.none
  409138:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  40913c:	add	x0, x0, #0x228
  409140:	ldr	x4, [x0]
  409144:	ldr	x0, [sp, #80]
  409148:	ldr	x0, [x0]
  40914c:	ldrb	w1, [sp, #215]
  409150:	mov	w3, w1
  409154:	mov	x2, x0
  409158:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  40915c:	add	x1, x0, #0x7b0
  409160:	mov	x0, x4
  409164:	bl	401760 <fprintf@plt>
  409168:	ldrb	w1, [sp, #215]
  40916c:	ldr	x0, [sp, #48]
  409170:	str	w1, [x0, #8]
  409174:	ldr	x0, [sp, #72]
  409178:	ldrb	w0, [x0]
  40917c:	cmp	w0, #0x3a
  409180:	b.ne	409190 <argp_failure@@Base+0x17c4>  // b.any
  409184:	mov	w0, #0x3a                  	// #58
  409188:	strb	w0, [sp, #215]
  40918c:	b	409198 <argp_failure@@Base+0x17cc>
  409190:	mov	w0, #0x3f                  	// #63
  409194:	strb	w0, [sp, #215]
  409198:	ldrb	w0, [sp, #215]
  40919c:	b	40976c <argp_failure@@Base+0x1da0>
  4091a0:	ldr	x0, [sp, #48]
  4091a4:	ldr	w0, [x0]
  4091a8:	add	w2, w0, #0x1
  4091ac:	ldr	x1, [sp, #48]
  4091b0:	str	w2, [x1]
  4091b4:	sxtw	x0, w0
  4091b8:	lsl	x0, x0, #3
  4091bc:	ldr	x1, [sp, #80]
  4091c0:	add	x0, x1, x0
  4091c4:	ldr	x1, [x0]
  4091c8:	ldr	x0, [sp, #48]
  4091cc:	str	x1, [x0, #16]
  4091d0:	ldr	x0, [sp, #48]
  4091d4:	ldr	x0, [x0, #16]
  4091d8:	str	x0, [sp, #200]
  4091dc:	ldr	x0, [sp, #48]
  4091e0:	ldr	x1, [sp, #200]
  4091e4:	str	x1, [x0, #32]
  4091e8:	b	4091f8 <argp_failure@@Base+0x182c>
  4091ec:	ldr	x0, [sp, #200]
  4091f0:	add	x0, x0, #0x1
  4091f4:	str	x0, [sp, #200]
  4091f8:	ldr	x0, [sp, #200]
  4091fc:	ldrb	w0, [x0]
  409200:	cmp	w0, #0x0
  409204:	b.eq	409218 <argp_failure@@Base+0x184c>  // b.none
  409208:	ldr	x0, [sp, #200]
  40920c:	ldrb	w0, [x0]
  409210:	cmp	w0, #0x3d
  409214:	b.ne	4091ec <argp_failure@@Base+0x1820>  // b.any
  409218:	ldr	x0, [sp, #64]
  40921c:	str	x0, [sp, #192]
  409220:	str	wzr, [sp, #168]
  409224:	b	409338 <argp_failure@@Base+0x196c>
  409228:	ldr	x0, [sp, #192]
  40922c:	ldr	x3, [x0]
  409230:	ldr	x0, [sp, #48]
  409234:	ldr	x4, [x0, #32]
  409238:	ldr	x0, [sp, #48]
  40923c:	ldr	x0, [x0, #32]
  409240:	ldr	x1, [sp, #200]
  409244:	sub	x0, x1, x0
  409248:	mov	x2, x0
  40924c:	mov	x1, x4
  409250:	mov	x0, x3
  409254:	bl	401560 <strncmp@plt>
  409258:	cmp	w0, #0x0
  40925c:	b.ne	409320 <argp_failure@@Base+0x1954>  // b.any
  409260:	ldr	x0, [sp, #48]
  409264:	ldr	x0, [x0, #32]
  409268:	ldr	x1, [sp, #200]
  40926c:	sub	x0, x1, x0
  409270:	mov	w19, w0
  409274:	ldr	x0, [sp, #192]
  409278:	ldr	x0, [x0]
  40927c:	bl	4014b0 <strlen@plt>
  409280:	cmp	x19, x0
  409284:	b.ne	4092a4 <argp_failure@@Base+0x18d8>  // b.any
  409288:	ldr	x0, [sp, #192]
  40928c:	str	x0, [sp, #184]
  409290:	ldr	w0, [sp, #168]
  409294:	str	w0, [sp, #172]
  409298:	mov	w0, #0x1                   	// #1
  40929c:	str	w0, [sp, #180]
  4092a0:	b	409348 <argp_failure@@Base+0x197c>
  4092a4:	ldr	x0, [sp, #184]
  4092a8:	cmp	x0, #0x0
  4092ac:	b.ne	4092c4 <argp_failure@@Base+0x18f8>  // b.any
  4092b0:	ldr	x0, [sp, #192]
  4092b4:	str	x0, [sp, #184]
  4092b8:	ldr	w0, [sp, #168]
  4092bc:	str	w0, [sp, #172]
  4092c0:	b	409320 <argp_failure@@Base+0x1954>
  4092c4:	ldr	w0, [sp, #88]
  4092c8:	cmp	w0, #0x0
  4092cc:	b.ne	409318 <argp_failure@@Base+0x194c>  // b.any
  4092d0:	ldr	x0, [sp, #184]
  4092d4:	ldr	w1, [x0, #8]
  4092d8:	ldr	x0, [sp, #192]
  4092dc:	ldr	w0, [x0, #8]
  4092e0:	cmp	w1, w0
  4092e4:	b.ne	409318 <argp_failure@@Base+0x194c>  // b.any
  4092e8:	ldr	x0, [sp, #184]
  4092ec:	ldr	x1, [x0, #16]
  4092f0:	ldr	x0, [sp, #192]
  4092f4:	ldr	x0, [x0, #16]
  4092f8:	cmp	x1, x0
  4092fc:	b.ne	409318 <argp_failure@@Base+0x194c>  // b.any
  409300:	ldr	x0, [sp, #184]
  409304:	ldr	w1, [x0, #24]
  409308:	ldr	x0, [sp, #192]
  40930c:	ldr	w0, [x0, #24]
  409310:	cmp	w1, w0
  409314:	b.eq	409320 <argp_failure@@Base+0x1954>  // b.none
  409318:	mov	w0, #0x1                   	// #1
  40931c:	str	w0, [sp, #176]
  409320:	ldr	x0, [sp, #192]
  409324:	add	x0, x0, #0x20
  409328:	str	x0, [sp, #192]
  40932c:	ldr	w0, [sp, #168]
  409330:	add	w0, w0, #0x1
  409334:	str	w0, [sp, #168]
  409338:	ldr	x0, [sp, #192]
  40933c:	ldr	x0, [x0]
  409340:	cmp	x0, #0x0
  409344:	b.ne	409228 <argp_failure@@Base+0x185c>  // b.any
  409348:	ldr	w0, [sp, #176]
  40934c:	cmp	w0, #0x0
  409350:	b.eq	4093dc <argp_failure@@Base+0x1a10>  // b.none
  409354:	ldr	w0, [sp, #180]
  409358:	cmp	w0, #0x0
  40935c:	b.ne	4093dc <argp_failure@@Base+0x1a10>  // b.any
  409360:	ldr	w0, [sp, #268]
  409364:	cmp	w0, #0x0
  409368:	b.eq	4093a0 <argp_failure@@Base+0x19d4>  // b.none
  40936c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  409370:	add	x0, x0, #0x228
  409374:	ldr	x4, [x0]
  409378:	ldr	x0, [sp, #80]
  40937c:	ldr	x1, [x0]
  409380:	ldr	x0, [sp, #48]
  409384:	ldr	x0, [x0, #16]
  409388:	mov	x3, x0
  40938c:	mov	x2, x1
  409390:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  409394:	add	x1, x0, #0x7e0
  409398:	mov	x0, x4
  40939c:	bl	401760 <fprintf@plt>
  4093a0:	ldr	x0, [sp, #48]
  4093a4:	ldr	x19, [x0, #32]
  4093a8:	ldr	x0, [sp, #48]
  4093ac:	ldr	x0, [x0, #32]
  4093b0:	bl	4014b0 <strlen@plt>
  4093b4:	add	x1, x19, x0
  4093b8:	ldr	x0, [sp, #48]
  4093bc:	str	x1, [x0, #32]
  4093c0:	ldr	x0, [sp, #48]
  4093c4:	ldr	w0, [x0]
  4093c8:	add	w1, w0, #0x1
  4093cc:	ldr	x0, [sp, #48]
  4093d0:	str	w1, [x0]
  4093d4:	mov	w0, #0x3f                  	// #63
  4093d8:	b	40976c <argp_failure@@Base+0x1da0>
  4093dc:	ldr	x0, [sp, #184]
  4093e0:	cmp	x0, #0x0
  4093e4:	b.eq	4095e4 <argp_failure@@Base+0x1c18>  // b.none
  4093e8:	ldr	w0, [sp, #172]
  4093ec:	str	w0, [sp, #168]
  4093f0:	ldr	x0, [sp, #200]
  4093f4:	ldrb	w0, [x0]
  4093f8:	cmp	w0, #0x0
  4093fc:	b.eq	40948c <argp_failure@@Base+0x1ac0>  // b.none
  409400:	ldr	x0, [sp, #184]
  409404:	ldr	w0, [x0, #8]
  409408:	cmp	w0, #0x0
  40940c:	b.eq	409424 <argp_failure@@Base+0x1a58>  // b.none
  409410:	ldr	x0, [sp, #200]
  409414:	add	x1, x0, #0x1
  409418:	ldr	x0, [sp, #48]
  40941c:	str	x1, [x0, #16]
  409420:	b	40956c <argp_failure@@Base+0x1ba0>
  409424:	ldr	w0, [sp, #268]
  409428:	cmp	w0, #0x0
  40942c:	b.eq	409464 <argp_failure@@Base+0x1a98>  // b.none
  409430:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  409434:	add	x0, x0, #0x228
  409438:	ldr	x4, [x0]
  40943c:	ldr	x0, [sp, #80]
  409440:	ldr	x1, [x0]
  409444:	ldr	x0, [sp, #184]
  409448:	ldr	x0, [x0]
  40944c:	mov	x3, x0
  409450:	mov	x2, x1
  409454:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  409458:	add	x1, x0, #0x808
  40945c:	mov	x0, x4
  409460:	bl	401760 <fprintf@plt>
  409464:	ldr	x0, [sp, #48]
  409468:	ldr	x19, [x0, #32]
  40946c:	ldr	x0, [sp, #48]
  409470:	ldr	x0, [x0, #32]
  409474:	bl	4014b0 <strlen@plt>
  409478:	add	x1, x19, x0
  40947c:	ldr	x0, [sp, #48]
  409480:	str	x1, [x0, #32]
  409484:	mov	w0, #0x3f                  	// #63
  409488:	b	40976c <argp_failure@@Base+0x1da0>
  40948c:	ldr	x0, [sp, #184]
  409490:	ldr	w0, [x0, #8]
  409494:	cmp	w0, #0x1
  409498:	b.ne	409564 <argp_failure@@Base+0x1b98>  // b.any
  40949c:	ldr	x0, [sp, #48]
  4094a0:	ldr	w0, [x0]
  4094a4:	ldr	w1, [sp, #92]
  4094a8:	cmp	w1, w0
  4094ac:	b.le	4094e4 <argp_failure@@Base+0x1b18>
  4094b0:	ldr	x0, [sp, #48]
  4094b4:	ldr	w0, [x0]
  4094b8:	add	w2, w0, #0x1
  4094bc:	ldr	x1, [sp, #48]
  4094c0:	str	w2, [x1]
  4094c4:	sxtw	x0, w0
  4094c8:	lsl	x0, x0, #3
  4094cc:	ldr	x1, [sp, #80]
  4094d0:	add	x0, x1, x0
  4094d4:	ldr	x1, [x0]
  4094d8:	ldr	x0, [sp, #48]
  4094dc:	str	x1, [x0, #16]
  4094e0:	b	40956c <argp_failure@@Base+0x1ba0>
  4094e4:	ldr	w0, [sp, #268]
  4094e8:	cmp	w0, #0x0
  4094ec:	b.eq	409524 <argp_failure@@Base+0x1b58>  // b.none
  4094f0:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4094f4:	add	x0, x0, #0x228
  4094f8:	ldr	x4, [x0]
  4094fc:	ldr	x0, [sp, #80]
  409500:	ldr	x1, [x0]
  409504:	ldr	x0, [sp, #184]
  409508:	ldr	x0, [x0]
  40950c:	mov	x3, x0
  409510:	mov	x2, x1
  409514:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  409518:	add	x1, x0, #0x838
  40951c:	mov	x0, x4
  409520:	bl	401760 <fprintf@plt>
  409524:	ldr	x0, [sp, #48]
  409528:	ldr	x19, [x0, #32]
  40952c:	ldr	x0, [sp, #48]
  409530:	ldr	x0, [x0, #32]
  409534:	bl	4014b0 <strlen@plt>
  409538:	add	x1, x19, x0
  40953c:	ldr	x0, [sp, #48]
  409540:	str	x1, [x0, #32]
  409544:	ldr	x0, [sp, #72]
  409548:	ldrb	w0, [x0]
  40954c:	cmp	w0, #0x3a
  409550:	b.ne	40955c <argp_failure@@Base+0x1b90>  // b.any
  409554:	mov	w0, #0x3a                  	// #58
  409558:	b	40976c <argp_failure@@Base+0x1da0>
  40955c:	mov	w0, #0x3f                  	// #63
  409560:	b	40976c <argp_failure@@Base+0x1da0>
  409564:	ldr	x0, [sp, #48]
  409568:	str	xzr, [x0, #16]
  40956c:	ldr	x0, [sp, #48]
  409570:	ldr	x19, [x0, #32]
  409574:	ldr	x0, [sp, #48]
  409578:	ldr	x0, [x0, #32]
  40957c:	bl	4014b0 <strlen@plt>
  409580:	add	x1, x19, x0
  409584:	ldr	x0, [sp, #48]
  409588:	str	x1, [x0, #32]
  40958c:	ldr	x0, [sp, #56]
  409590:	cmp	x0, #0x0
  409594:	b.eq	4095a4 <argp_failure@@Base+0x1bd8>  // b.none
  409598:	ldr	x0, [sp, #56]
  40959c:	ldr	w1, [sp, #168]
  4095a0:	str	w1, [x0]
  4095a4:	ldr	x0, [sp, #184]
  4095a8:	ldr	x0, [x0, #16]
  4095ac:	cmp	x0, #0x0
  4095b0:	b.eq	4095d0 <argp_failure@@Base+0x1c04>  // b.none
  4095b4:	ldr	x0, [sp, #184]
  4095b8:	ldr	x0, [x0, #16]
  4095bc:	ldr	x1, [sp, #184]
  4095c0:	ldr	w1, [x1, #24]
  4095c4:	str	w1, [x0]
  4095c8:	mov	w0, #0x0                   	// #0
  4095cc:	b	40976c <argp_failure@@Base+0x1da0>
  4095d0:	ldr	x0, [sp, #184]
  4095d4:	ldr	w0, [x0, #24]
  4095d8:	b	40976c <argp_failure@@Base+0x1da0>
  4095dc:	nop
  4095e0:	b	4095e8 <argp_failure@@Base+0x1c1c>
  4095e4:	nop
  4095e8:	ldr	x0, [sp, #48]
  4095ec:	str	xzr, [x0, #32]
  4095f0:	mov	w0, #0x57                  	// #87
  4095f4:	b	40976c <argp_failure@@Base+0x1da0>
  4095f8:	ldr	x0, [sp, #120]
  4095fc:	add	x0, x0, #0x1
  409600:	ldrb	w0, [x0]
  409604:	cmp	w0, #0x3a
  409608:	b.ne	409768 <argp_failure@@Base+0x1d9c>  // b.any
  40960c:	ldr	x0, [sp, #120]
  409610:	add	x0, x0, #0x2
  409614:	ldrb	w0, [x0]
  409618:	cmp	w0, #0x3a
  40961c:	b.ne	409670 <argp_failure@@Base+0x1ca4>  // b.any
  409620:	ldr	x0, [sp, #48]
  409624:	ldr	x0, [x0, #32]
  409628:	ldrb	w0, [x0]
  40962c:	cmp	w0, #0x0
  409630:	b.eq	40965c <argp_failure@@Base+0x1c90>  // b.none
  409634:	ldr	x0, [sp, #48]
  409638:	ldr	x1, [x0, #32]
  40963c:	ldr	x0, [sp, #48]
  409640:	str	x1, [x0, #16]
  409644:	ldr	x0, [sp, #48]
  409648:	ldr	w0, [x0]
  40964c:	add	w1, w0, #0x1
  409650:	ldr	x0, [sp, #48]
  409654:	str	w1, [x0]
  409658:	b	409664 <argp_failure@@Base+0x1c98>
  40965c:	ldr	x0, [sp, #48]
  409660:	str	xzr, [x0, #16]
  409664:	ldr	x0, [sp, #48]
  409668:	str	xzr, [x0, #32]
  40966c:	b	409768 <argp_failure@@Base+0x1d9c>
  409670:	ldr	x0, [sp, #48]
  409674:	ldr	x0, [x0, #32]
  409678:	ldrb	w0, [x0]
  40967c:	cmp	w0, #0x0
  409680:	b.eq	4096ac <argp_failure@@Base+0x1ce0>  // b.none
  409684:	ldr	x0, [sp, #48]
  409688:	ldr	x1, [x0, #32]
  40968c:	ldr	x0, [sp, #48]
  409690:	str	x1, [x0, #16]
  409694:	ldr	x0, [sp, #48]
  409698:	ldr	w0, [x0]
  40969c:	add	w1, w0, #0x1
  4096a0:	ldr	x0, [sp, #48]
  4096a4:	str	w1, [x0]
  4096a8:	b	409760 <argp_failure@@Base+0x1d94>
  4096ac:	ldr	x0, [sp, #48]
  4096b0:	ldr	w0, [x0]
  4096b4:	ldr	w1, [sp, #92]
  4096b8:	cmp	w1, w0
  4096bc:	b.ne	409730 <argp_failure@@Base+0x1d64>  // b.any
  4096c0:	ldr	w0, [sp, #268]
  4096c4:	cmp	w0, #0x0
  4096c8:	b.eq	4096fc <argp_failure@@Base+0x1d30>  // b.none
  4096cc:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4096d0:	add	x0, x0, #0x228
  4096d4:	ldr	x4, [x0]
  4096d8:	ldr	x0, [sp, #80]
  4096dc:	ldr	x0, [x0]
  4096e0:	ldrb	w1, [sp, #215]
  4096e4:	mov	w3, w1
  4096e8:	mov	x2, x0
  4096ec:	adrp	x0, 40b000 <argp_failure@@Base+0x3634>
  4096f0:	add	x1, x0, #0x7b0
  4096f4:	mov	x0, x4
  4096f8:	bl	401760 <fprintf@plt>
  4096fc:	ldrb	w1, [sp, #215]
  409700:	ldr	x0, [sp, #48]
  409704:	str	w1, [x0, #8]
  409708:	ldr	x0, [sp, #72]
  40970c:	ldrb	w0, [x0]
  409710:	cmp	w0, #0x3a
  409714:	b.ne	409724 <argp_failure@@Base+0x1d58>  // b.any
  409718:	mov	w0, #0x3a                  	// #58
  40971c:	strb	w0, [sp, #215]
  409720:	b	409760 <argp_failure@@Base+0x1d94>
  409724:	mov	w0, #0x3f                  	// #63
  409728:	strb	w0, [sp, #215]
  40972c:	b	409760 <argp_failure@@Base+0x1d94>
  409730:	ldr	x0, [sp, #48]
  409734:	ldr	w0, [x0]
  409738:	add	w2, w0, #0x1
  40973c:	ldr	x1, [sp, #48]
  409740:	str	w2, [x1]
  409744:	sxtw	x0, w0
  409748:	lsl	x0, x0, #3
  40974c:	ldr	x1, [sp, #80]
  409750:	add	x0, x1, x0
  409754:	ldr	x1, [x0]
  409758:	ldr	x0, [sp, #48]
  40975c:	str	x1, [x0, #16]
  409760:	ldr	x0, [sp, #48]
  409764:	str	xzr, [x0, #32]
  409768:	ldrb	w0, [sp, #215]
  40976c:	ldr	x19, [sp, #16]
  409770:	ldp	x29, x30, [sp], #272
  409774:	ret
  409778:	stp	x29, x30, [sp, #-80]!
  40977c:	mov	x29, sp
  409780:	str	w0, [sp, #60]
  409784:	str	x1, [sp, #48]
  409788:	str	x2, [sp, #40]
  40978c:	str	x3, [sp, #32]
  409790:	str	x4, [sp, #24]
  409794:	str	w5, [sp, #56]
  409798:	str	w6, [sp, #20]
  40979c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4097a0:	add	x0, x0, #0x208
  4097a4:	ldr	w1, [x0]
  4097a8:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4097ac:	add	x0, x0, #0x268
  4097b0:	str	w1, [x0]
  4097b4:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4097b8:	add	x0, x0, #0x20c
  4097bc:	ldr	w1, [x0]
  4097c0:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4097c4:	add	x0, x0, #0x268
  4097c8:	str	w1, [x0, #4]
  4097cc:	ldr	w7, [sp, #20]
  4097d0:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4097d4:	add	x6, x0, #0x268
  4097d8:	ldr	w5, [sp, #56]
  4097dc:	ldr	x4, [sp, #24]
  4097e0:	ldr	x3, [sp, #32]
  4097e4:	ldr	x2, [sp, #40]
  4097e8:	ldr	x1, [sp, #48]
  4097ec:	ldr	w0, [sp, #60]
  4097f0:	bl	408284 <argp_failure@@Base+0x8b8>
  4097f4:	str	w0, [sp, #76]
  4097f8:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  4097fc:	add	x0, x0, #0x268
  409800:	ldr	w1, [x0]
  409804:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  409808:	add	x0, x0, #0x208
  40980c:	str	w1, [x0]
  409810:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  409814:	add	x0, x0, #0x268
  409818:	ldr	x1, [x0, #16]
  40981c:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  409820:	add	x0, x0, #0x2b0
  409824:	str	x1, [x0]
  409828:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  40982c:	add	x0, x0, #0x268
  409830:	ldr	w1, [x0, #8]
  409834:	adrp	x0, 41d000 <argp_failure@@Base+0x15634>
  409838:	add	x0, x0, #0x210
  40983c:	str	w1, [x0]
  409840:	ldr	w0, [sp, #76]
  409844:	ldp	x29, x30, [sp], #80
  409848:	ret
  40984c:	stp	x29, x30, [sp, #-48]!
  409850:	mov	x29, sp
  409854:	str	w0, [sp, #44]
  409858:	str	x1, [sp, #32]
  40985c:	str	x2, [sp, #24]
  409860:	mov	w6, #0x1                   	// #1
  409864:	mov	w5, #0x0                   	// #0
  409868:	mov	x4, #0x0                   	// #0
  40986c:	mov	x3, #0x0                   	// #0
  409870:	ldr	x2, [sp, #24]
  409874:	ldr	x1, [sp, #32]
  409878:	ldr	w0, [sp, #44]
  40987c:	bl	409778 <argp_failure@@Base+0x1dac>
  409880:	ldp	x29, x30, [sp], #48
  409884:	ret
  409888:	stp	x29, x30, [sp, #-64]!
  40988c:	mov	x29, sp
  409890:	str	x0, [sp, #40]
  409894:	str	x1, [sp, #32]
  409898:	str	x2, [sp, #24]
  40989c:	str	x3, [sp, #16]
  4098a0:	mov	x0, #0x48                  	// #72
  4098a4:	bl	401540 <malloc@plt>
  4098a8:	str	x0, [sp, #56]
  4098ac:	ldr	x0, [sp, #56]
  4098b0:	cmp	x0, #0x0
  4098b4:	b.eq	409950 <argp_failure@@Base+0x1f84>  // b.none
  4098b8:	ldr	x0, [sp, #56]
  4098bc:	ldr	x1, [sp, #40]
  4098c0:	str	x1, [x0]
  4098c4:	ldr	x0, [sp, #56]
  4098c8:	ldr	x1, [sp, #32]
  4098cc:	str	x1, [x0, #8]
  4098d0:	ldr	x0, [sp, #56]
  4098d4:	ldr	x1, [sp, #24]
  4098d8:	str	x1, [x0, #16]
  4098dc:	ldr	x0, [sp, #56]
  4098e0:	ldr	x1, [sp, #16]
  4098e4:	str	x1, [x0, #24]
  4098e8:	ldr	x0, [sp, #56]
  4098ec:	str	xzr, [x0, #40]
  4098f0:	ldr	x0, [sp, #56]
  4098f4:	str	xzr, [x0, #32]
  4098f8:	mov	x0, #0xc8                  	// #200
  4098fc:	bl	401540 <malloc@plt>
  409900:	mov	x1, x0
  409904:	ldr	x0, [sp, #56]
  409908:	str	x1, [x0, #48]
  40990c:	ldr	x0, [sp, #56]
  409910:	ldr	x0, [x0, #48]
  409914:	cmp	x0, #0x0
  409918:	b.ne	40992c <argp_failure@@Base+0x1f60>  // b.any
  40991c:	ldr	x0, [sp, #56]
  409920:	bl	401650 <free@plt>
  409924:	str	xzr, [sp, #56]
  409928:	b	409950 <argp_failure@@Base+0x1f84>
  40992c:	ldr	x0, [sp, #56]
  409930:	ldr	x1, [x0, #48]
  409934:	ldr	x0, [sp, #56]
  409938:	str	x1, [x0, #56]
  40993c:	ldr	x0, [sp, #56]
  409940:	ldr	x0, [x0, #48]
  409944:	add	x1, x0, #0xc8
  409948:	ldr	x0, [sp, #56]
  40994c:	str	x1, [x0, #64]
  409950:	ldr	x0, [sp, #56]
  409954:	ldp	x29, x30, [sp], #64
  409958:	ret
  40995c:	stp	x29, x30, [sp, #-32]!
  409960:	mov	x29, sp
  409964:	str	x0, [sp, #24]
  409968:	ldr	x0, [sp, #24]
  40996c:	bl	4099e4 <argp_failure@@Base+0x2018>
  409970:	ldr	x0, [sp, #24]
  409974:	ldr	x1, [x0, #56]
  409978:	ldr	x0, [sp, #24]
  40997c:	ldr	x0, [x0, #48]
  409980:	cmp	x1, x0
  409984:	b.ls	4099c4 <argp_failure@@Base+0x1ff8>  // b.plast
  409988:	ldr	x0, [sp, #24]
  40998c:	ldr	x4, [x0, #48]
  409990:	ldr	x0, [sp, #24]
  409994:	ldr	x1, [x0, #56]
  409998:	ldr	x0, [sp, #24]
  40999c:	ldr	x0, [x0, #48]
  4099a0:	sub	x0, x1, x0
  4099a4:	mov	x1, x0
  4099a8:	ldr	x0, [sp, #24]
  4099ac:	ldr	x0, [x0]
  4099b0:	mov	x3, x0
  4099b4:	mov	x2, x1
  4099b8:	mov	x1, #0x1                   	// #1
  4099bc:	mov	x0, x4
  4099c0:	bl	4014a0 <fwrite_unlocked@plt>
  4099c4:	ldr	x0, [sp, #24]
  4099c8:	ldr	x0, [x0, #48]
  4099cc:	bl	401650 <free@plt>
  4099d0:	ldr	x0, [sp, #24]
  4099d4:	bl	401650 <free@plt>
  4099d8:	nop
  4099dc:	ldp	x29, x30, [sp], #32
  4099e0:	ret
  4099e4:	stp	x29, x30, [sp, #-112]!
  4099e8:	mov	x29, sp
  4099ec:	str	x0, [sp, #24]
  4099f0:	ldr	x0, [sp, #24]
  4099f4:	ldr	x1, [x0, #48]
  4099f8:	ldr	x0, [sp, #24]
  4099fc:	ldr	x0, [x0, #32]
  409a00:	add	x0, x1, x0
  409a04:	str	x0, [sp, #104]
  409a08:	b	40a20c <argp_failure@@Base+0x2840>
  409a0c:	ldr	x0, [sp, #24]
  409a10:	ldr	x0, [x0, #40]
  409a14:	cmp	x0, #0x0
  409a18:	b.ne	409b04 <argp_failure@@Base+0x2138>  // b.any
  409a1c:	ldr	x0, [sp, #24]
  409a20:	ldr	x0, [x0, #8]
  409a24:	cmp	x0, #0x0
  409a28:	b.eq	409b04 <argp_failure@@Base+0x2138>  // b.none
  409a2c:	ldr	x0, [sp, #24]
  409a30:	ldr	x0, [x0, #8]
  409a34:	str	x0, [sp, #48]
  409a38:	ldr	x0, [sp, #24]
  409a3c:	ldr	x1, [x0, #56]
  409a40:	ldr	x0, [sp, #48]
  409a44:	add	x1, x1, x0
  409a48:	ldr	x0, [sp, #24]
  409a4c:	ldr	x0, [x0, #64]
  409a50:	cmp	x1, x0
  409a54:	b.cs	409ac0 <argp_failure@@Base+0x20f4>  // b.hs, b.nlast
  409a58:	ldr	x1, [sp, #104]
  409a5c:	ldr	x0, [sp, #48]
  409a60:	add	x3, x1, x0
  409a64:	ldr	x0, [sp, #24]
  409a68:	ldr	x1, [x0, #56]
  409a6c:	ldr	x0, [sp, #104]
  409a70:	sub	x0, x1, x0
  409a74:	mov	x2, x0
  409a78:	ldr	x1, [sp, #104]
  409a7c:	mov	x0, x3
  409a80:	bl	401470 <memmove@plt>
  409a84:	ldr	x0, [sp, #24]
  409a88:	ldr	x1, [x0, #56]
  409a8c:	ldr	x0, [sp, #48]
  409a90:	add	x1, x1, x0
  409a94:	ldr	x0, [sp, #24]
  409a98:	str	x1, [x0, #56]
  409a9c:	ldr	x2, [sp, #48]
  409aa0:	mov	w1, #0x20                  	// #32
  409aa4:	ldr	x0, [sp, #104]
  409aa8:	bl	401580 <memset@plt>
  409aac:	ldr	x1, [sp, #104]
  409ab0:	ldr	x0, [sp, #48]
  409ab4:	add	x0, x1, x0
  409ab8:	str	x0, [sp, #104]
  409abc:	b	409af8 <argp_failure@@Base+0x212c>
  409ac0:	str	xzr, [sp, #80]
  409ac4:	b	409ae8 <argp_failure@@Base+0x211c>
  409ac8:	ldr	x0, [sp, #24]
  409acc:	ldr	x0, [x0]
  409ad0:	mov	x1, x0
  409ad4:	mov	w0, #0x20                  	// #32
  409ad8:	bl	401520 <putc_unlocked@plt>
  409adc:	ldr	x0, [sp, #80]
  409ae0:	add	x0, x0, #0x1
  409ae4:	str	x0, [sp, #80]
  409ae8:	ldr	x1, [sp, #80]
  409aec:	ldr	x0, [sp, #48]
  409af0:	cmp	x1, x0
  409af4:	b.cc	409ac8 <argp_failure@@Base+0x20fc>  // b.lo, b.ul, b.last
  409af8:	ldr	x1, [sp, #48]
  409afc:	ldr	x0, [sp, #24]
  409b00:	str	x1, [x0, #40]
  409b04:	ldr	x0, [sp, #24]
  409b08:	ldr	x1, [x0, #56]
  409b0c:	ldr	x0, [sp, #104]
  409b10:	sub	x0, x1, x0
  409b14:	str	x0, [sp, #88]
  409b18:	ldr	x2, [sp, #88]
  409b1c:	mov	w1, #0xa                   	// #10
  409b20:	ldr	x0, [sp, #104]
  409b24:	bl	4016b0 <memchr@plt>
  409b28:	str	x0, [sp, #96]
  409b2c:	ldr	x0, [sp, #24]
  409b30:	ldr	x0, [x0, #40]
  409b34:	cmp	x0, #0x0
  409b38:	b.ge	409b44 <argp_failure@@Base+0x2178>  // b.tcont
  409b3c:	ldr	x0, [sp, #24]
  409b40:	str	xzr, [x0, #40]
  409b44:	ldr	x0, [sp, #96]
  409b48:	cmp	x0, #0x0
  409b4c:	b.ne	409ba8 <argp_failure@@Base+0x21dc>  // b.any
  409b50:	ldr	x0, [sp, #24]
  409b54:	ldr	x0, [x0, #40]
  409b58:	mov	x1, x0
  409b5c:	ldr	x0, [sp, #88]
  409b60:	add	x1, x1, x0
  409b64:	ldr	x0, [sp, #24]
  409b68:	ldr	x0, [x0, #16]
  409b6c:	cmp	x1, x0
  409b70:	b.cs	409b98 <argp_failure@@Base+0x21cc>  // b.hs, b.nlast
  409b74:	ldr	x0, [sp, #24]
  409b78:	ldr	x0, [x0, #40]
  409b7c:	mov	x1, x0
  409b80:	ldr	x0, [sp, #88]
  409b84:	add	x0, x1, x0
  409b88:	mov	x1, x0
  409b8c:	ldr	x0, [sp, #24]
  409b90:	str	x1, [x0, #40]
  409b94:	b	40a220 <argp_failure@@Base+0x2854>
  409b98:	ldr	x0, [sp, #24]
  409b9c:	ldr	x0, [x0, #56]
  409ba0:	str	x0, [sp, #96]
  409ba4:	b	409be8 <argp_failure@@Base+0x221c>
  409ba8:	ldr	x0, [sp, #24]
  409bac:	ldr	x1, [x0, #40]
  409bb0:	ldr	x2, [sp, #96]
  409bb4:	ldr	x0, [sp, #104]
  409bb8:	sub	x0, x2, x0
  409bbc:	add	x0, x1, x0
  409bc0:	ldr	x1, [sp, #24]
  409bc4:	ldr	x1, [x1, #16]
  409bc8:	cmp	x0, x1
  409bcc:	b.ge	409be8 <argp_failure@@Base+0x221c>  // b.tcont
  409bd0:	ldr	x0, [sp, #24]
  409bd4:	str	xzr, [x0, #40]
  409bd8:	ldr	x0, [sp, #96]
  409bdc:	add	x0, x0, #0x1
  409be0:	str	x0, [sp, #104]
  409be4:	b	40a20c <argp_failure@@Base+0x2840>
  409be8:	ldr	x0, [sp, #24]
  409bec:	ldr	x0, [x0, #16]
  409bf0:	sub	x0, x0, #0x1
  409bf4:	str	x0, [sp, #40]
  409bf8:	ldr	x0, [sp, #24]
  409bfc:	ldr	x0, [x0, #24]
  409c00:	cmp	x0, #0x0
  409c04:	b.ge	409d00 <argp_failure@@Base+0x2334>  // b.tcont
  409c08:	ldr	x0, [sp, #24]
  409c0c:	ldr	x0, [x0, #56]
  409c10:	ldr	x1, [sp, #96]
  409c14:	cmp	x1, x0
  409c18:	b.cs	409cb4 <argp_failure@@Base+0x22e8>  // b.hs, b.nlast
  409c1c:	ldr	x0, [sp, #24]
  409c20:	ldr	x0, [x0, #40]
  409c24:	mov	x1, x0
  409c28:	ldr	x0, [sp, #40]
  409c2c:	sub	x0, x0, x1
  409c30:	ldr	x1, [sp, #104]
  409c34:	add	x3, x1, x0
  409c38:	ldr	x0, [sp, #24]
  409c3c:	ldr	x1, [x0, #56]
  409c40:	ldr	x0, [sp, #96]
  409c44:	sub	x0, x1, x0
  409c48:	mov	x2, x0
  409c4c:	ldr	x1, [sp, #96]
  409c50:	mov	x0, x3
  409c54:	bl	401470 <memmove@plt>
  409c58:	ldr	x0, [sp, #24]
  409c5c:	ldr	x1, [x0, #56]
  409c60:	ldr	x0, [sp, #24]
  409c64:	ldr	x0, [x0, #40]
  409c68:	mov	x2, x0
  409c6c:	ldr	x0, [sp, #40]
  409c70:	sub	x0, x0, x2
  409c74:	ldr	x2, [sp, #104]
  409c78:	add	x2, x2, x0
  409c7c:	ldr	x0, [sp, #96]
  409c80:	sub	x0, x2, x0
  409c84:	neg	x0, x0
  409c88:	add	x1, x1, x0
  409c8c:	ldr	x0, [sp, #24]
  409c90:	str	x1, [x0, #56]
  409c94:	ldr	x0, [sp, #24]
  409c98:	str	xzr, [x0, #40]
  409c9c:	ldr	x0, [sp, #40]
  409ca0:	add	x0, x0, #0x1
  409ca4:	ldr	x1, [sp, #104]
  409ca8:	add	x0, x1, x0
  409cac:	str	x0, [sp, #104]
  409cb0:	b	40a20c <argp_failure@@Base+0x2840>
  409cb4:	ldr	x0, [sp, #24]
  409cb8:	ldr	x0, [x0, #40]
  409cbc:	mov	x1, x0
  409cc0:	ldr	x0, [sp, #88]
  409cc4:	add	x0, x1, x0
  409cc8:	mov	x1, x0
  409ccc:	ldr	x0, [sp, #24]
  409cd0:	str	x1, [x0, #40]
  409cd4:	ldr	x0, [sp, #24]
  409cd8:	ldr	x1, [x0, #56]
  409cdc:	ldr	x0, [sp, #24]
  409ce0:	ldr	x0, [x0, #40]
  409ce4:	mov	x2, x0
  409ce8:	ldr	x0, [sp, #40]
  409cec:	sub	x0, x0, x2
  409cf0:	add	x1, x1, x0
  409cf4:	ldr	x0, [sp, #24]
  409cf8:	str	x1, [x0, #56]
  409cfc:	b	40a220 <argp_failure@@Base+0x2854>
  409d00:	ldr	x0, [sp, #24]
  409d04:	ldr	x0, [x0, #40]
  409d08:	mov	x1, x0
  409d0c:	ldr	x0, [sp, #40]
  409d10:	sub	x0, x0, x1
  409d14:	add	x0, x0, #0x1
  409d18:	ldr	x1, [sp, #104]
  409d1c:	add	x0, x1, x0
  409d20:	str	x0, [sp, #72]
  409d24:	b	409d34 <argp_failure@@Base+0x2368>
  409d28:	ldr	x0, [sp, #72]
  409d2c:	sub	x0, x0, #0x1
  409d30:	str	x0, [sp, #72]
  409d34:	ldr	x1, [sp, #72]
  409d38:	ldr	x0, [sp, #104]
  409d3c:	cmp	x1, x0
  409d40:	b.cc	409d70 <argp_failure@@Base+0x23a4>  // b.lo, b.ul, b.last
  409d44:	bl	401640 <__ctype_b_loc@plt>
  409d48:	ldr	x1, [x0]
  409d4c:	ldr	x0, [sp, #72]
  409d50:	ldrb	w0, [x0]
  409d54:	and	x0, x0, #0xff
  409d58:	lsl	x0, x0, #1
  409d5c:	add	x0, x1, x0
  409d60:	ldrh	w0, [x0]
  409d64:	and	w0, w0, #0x1
  409d68:	cmp	w0, #0x0
  409d6c:	b.eq	409d28 <argp_failure@@Base+0x235c>  // b.none
  409d70:	ldr	x0, [sp, #72]
  409d74:	add	x0, x0, #0x1
  409d78:	str	x0, [sp, #64]
  409d7c:	ldr	x1, [sp, #64]
  409d80:	ldr	x0, [sp, #104]
  409d84:	cmp	x1, x0
  409d88:	b.ls	409df4 <argp_failure@@Base+0x2428>  // b.plast
  409d8c:	ldr	x1, [sp, #72]
  409d90:	ldr	x0, [sp, #104]
  409d94:	cmp	x1, x0
  409d98:	b.cc	409de4 <argp_failure@@Base+0x2418>  // b.lo, b.ul, b.last
  409d9c:	ldr	x0, [sp, #72]
  409da0:	sub	x0, x0, #0x1
  409da4:	str	x0, [sp, #72]
  409da8:	ldr	x1, [sp, #72]
  409dac:	ldr	x0, [sp, #104]
  409db0:	cmp	x1, x0
  409db4:	b.cc	409de4 <argp_failure@@Base+0x2418>  // b.lo, b.ul, b.last
  409db8:	bl	401640 <__ctype_b_loc@plt>
  409dbc:	ldr	x1, [x0]
  409dc0:	ldr	x0, [sp, #72]
  409dc4:	ldrb	w0, [x0]
  409dc8:	and	x0, x0, #0xff
  409dcc:	lsl	x0, x0, #1
  409dd0:	add	x0, x1, x0
  409dd4:	ldrh	w0, [x0]
  409dd8:	and	w0, w0, #0x1
  409ddc:	cmp	w0, #0x0
  409de0:	b.ne	409d9c <argp_failure@@Base+0x23d0>  // b.any
  409de4:	ldr	x0, [sp, #72]
  409de8:	add	x0, x0, #0x1
  409dec:	str	x0, [sp, #96]
  409df0:	b	409ee0 <argp_failure@@Base+0x2514>
  409df4:	ldr	x0, [sp, #24]
  409df8:	ldr	x0, [x0, #40]
  409dfc:	mov	x1, x0
  409e00:	ldr	x0, [sp, #40]
  409e04:	sub	x0, x0, x1
  409e08:	add	x0, x0, #0x1
  409e0c:	ldr	x1, [sp, #104]
  409e10:	add	x0, x1, x0
  409e14:	str	x0, [sp, #72]
  409e18:	ldr	x1, [sp, #72]
  409e1c:	ldr	x0, [sp, #96]
  409e20:	cmp	x1, x0
  409e24:	b.cs	409e70 <argp_failure@@Base+0x24a4>  // b.hs, b.nlast
  409e28:	ldr	x0, [sp, #72]
  409e2c:	add	x0, x0, #0x1
  409e30:	str	x0, [sp, #72]
  409e34:	ldr	x1, [sp, #72]
  409e38:	ldr	x0, [sp, #96]
  409e3c:	cmp	x1, x0
  409e40:	b.cs	409e70 <argp_failure@@Base+0x24a4>  // b.hs, b.nlast
  409e44:	bl	401640 <__ctype_b_loc@plt>
  409e48:	ldr	x1, [x0]
  409e4c:	ldr	x0, [sp, #72]
  409e50:	ldrb	w0, [x0]
  409e54:	and	x0, x0, #0xff
  409e58:	lsl	x0, x0, #1
  409e5c:	add	x0, x1, x0
  409e60:	ldrh	w0, [x0]
  409e64:	and	w0, w0, #0x1
  409e68:	cmp	w0, #0x0
  409e6c:	b.eq	409e28 <argp_failure@@Base+0x245c>  // b.none
  409e70:	ldr	x1, [sp, #72]
  409e74:	ldr	x0, [sp, #96]
  409e78:	cmp	x1, x0
  409e7c:	b.ne	409e98 <argp_failure@@Base+0x24cc>  // b.any
  409e80:	ldr	x0, [sp, #24]
  409e84:	str	xzr, [x0, #40]
  409e88:	ldr	x0, [sp, #96]
  409e8c:	add	x0, x0, #0x1
  409e90:	str	x0, [sp, #104]
  409e94:	b	40a20c <argp_failure@@Base+0x2840>
  409e98:	ldr	x0, [sp, #72]
  409e9c:	str	x0, [sp, #96]
  409ea0:	ldr	x0, [sp, #72]
  409ea4:	add	x0, x0, #0x1
  409ea8:	str	x0, [sp, #72]
  409eac:	bl	401640 <__ctype_b_loc@plt>
  409eb0:	ldr	x1, [x0]
  409eb4:	ldr	x0, [sp, #72]
  409eb8:	ldrb	w0, [x0]
  409ebc:	and	x0, x0, #0xff
  409ec0:	lsl	x0, x0, #1
  409ec4:	add	x0, x1, x0
  409ec8:	ldrh	w0, [x0]
  409ecc:	and	w0, w0, #0x1
  409ed0:	cmp	w0, #0x0
  409ed4:	b.ne	409ea0 <argp_failure@@Base+0x24d4>  // b.any
  409ed8:	ldr	x0, [sp, #72]
  409edc:	str	x0, [sp, #64]
  409ee0:	ldr	x0, [sp, #88]
  409ee4:	add	x0, x0, #0x1
  409ee8:	ldr	x1, [sp, #104]
  409eec:	add	x0, x1, x0
  409ef0:	ldr	x1, [sp, #64]
  409ef4:	cmp	x1, x0
  409ef8:	b.ne	409f20 <argp_failure@@Base+0x2554>  // b.any
  409efc:	ldr	x0, [sp, #24]
  409f00:	ldr	x1, [x0, #24]
  409f04:	ldr	x0, [sp, #24]
  409f08:	ldr	x2, [x0, #64]
  409f0c:	ldr	x0, [sp, #96]
  409f10:	sub	x0, x2, x0
  409f14:	cmp	x1, x0
  409f18:	b.ge	409f40 <argp_failure@@Base+0x2574>  // b.tcont
  409f1c:	b	40a090 <argp_failure@@Base+0x26c4>
  409f20:	ldr	x0, [sp, #96]
  409f24:	add	x0, x0, #0x1
  409f28:	ldr	x1, [sp, #64]
  409f2c:	sub	x1, x1, x0
  409f30:	ldr	x0, [sp, #24]
  409f34:	ldr	x0, [x0, #24]
  409f38:	cmp	x1, x0
  409f3c:	b.ge	40a090 <argp_failure@@Base+0x26c4>  // b.tcont
  409f40:	ldr	x0, [sp, #24]
  409f44:	ldr	x0, [x0, #56]
  409f48:	ldr	x1, [sp, #64]
  409f4c:	cmp	x1, x0
  409f50:	b.cs	40a090 <argp_failure@@Base+0x26c4>  // b.hs, b.nlast
  409f54:	ldr	x0, [sp, #24]
  409f58:	ldr	x1, [x0, #64]
  409f5c:	ldr	x0, [sp, #24]
  409f60:	ldr	x0, [x0, #56]
  409f64:	sub	x1, x1, x0
  409f68:	ldr	x0, [sp, #24]
  409f6c:	ldr	x0, [x0, #24]
  409f70:	add	x0, x0, #0x1
  409f74:	cmp	x1, x0
  409f78:	b.le	409ff8 <argp_failure@@Base+0x262c>
  409f7c:	ldr	x0, [sp, #24]
  409f80:	ldr	x1, [x0, #56]
  409f84:	ldr	x0, [sp, #64]
  409f88:	sub	x0, x1, x0
  409f8c:	str	x0, [sp, #32]
  409f90:	ldr	x0, [sp, #24]
  409f94:	ldr	x0, [x0, #24]
  409f98:	add	x0, x0, #0x1
  409f9c:	ldr	x1, [sp, #96]
  409fa0:	add	x0, x1, x0
  409fa4:	ldr	x2, [sp, #32]
  409fa8:	ldr	x1, [sp, #64]
  409fac:	bl	401470 <memmove@plt>
  409fb0:	ldr	x0, [sp, #24]
  409fb4:	ldr	x0, [x0, #24]
  409fb8:	add	x0, x0, #0x1
  409fbc:	ldr	x1, [sp, #96]
  409fc0:	add	x0, x1, x0
  409fc4:	str	x0, [sp, #64]
  409fc8:	ldr	x1, [sp, #64]
  409fcc:	ldr	x0, [sp, #32]
  409fd0:	add	x1, x1, x0
  409fd4:	ldr	x0, [sp, #104]
  409fd8:	sub	x0, x1, x0
  409fdc:	str	x0, [sp, #88]
  409fe0:	ldr	x0, [sp, #96]
  409fe4:	add	x1, x0, #0x1
  409fe8:	str	x1, [sp, #96]
  409fec:	mov	w1, #0xa                   	// #10
  409ff0:	strb	w1, [x0]
  409ff4:	b	40a0a4 <argp_failure@@Base+0x26d8>
  409ff8:	ldr	x0, [sp, #24]
  409ffc:	ldr	x0, [x0, #48]
  40a000:	ldr	x1, [sp, #96]
  40a004:	cmp	x1, x0
  40a008:	b.ls	40a044 <argp_failure@@Base+0x2678>  // b.plast
  40a00c:	ldr	x0, [sp, #24]
  40a010:	ldr	x4, [x0, #48]
  40a014:	ldr	x0, [sp, #24]
  40a018:	ldr	x0, [x0, #48]
  40a01c:	ldr	x1, [sp, #96]
  40a020:	sub	x0, x1, x0
  40a024:	mov	x1, x0
  40a028:	ldr	x0, [sp, #24]
  40a02c:	ldr	x0, [x0]
  40a030:	mov	x3, x0
  40a034:	mov	x2, x1
  40a038:	mov	x1, #0x1                   	// #1
  40a03c:	mov	x0, x4
  40a040:	bl	4014a0 <fwrite_unlocked@plt>
  40a044:	ldr	x0, [sp, #24]
  40a048:	ldr	x0, [x0]
  40a04c:	mov	x1, x0
  40a050:	mov	w0, #0xa                   	// #10
  40a054:	bl	401520 <putc_unlocked@plt>
  40a058:	ldr	x0, [sp, #24]
  40a05c:	ldr	x0, [x0, #48]
  40a060:	ldr	x1, [sp, #104]
  40a064:	sub	x0, x1, x0
  40a068:	mov	x1, x0
  40a06c:	ldr	x0, [sp, #88]
  40a070:	add	x0, x0, x1
  40a074:	str	x0, [sp, #88]
  40a078:	ldr	x0, [sp, #24]
  40a07c:	ldr	x0, [x0, #48]
  40a080:	str	x0, [sp, #104]
  40a084:	ldr	x0, [sp, #104]
  40a088:	str	x0, [sp, #96]
  40a08c:	b	40a0a4 <argp_failure@@Base+0x26d8>
  40a090:	ldr	x0, [sp, #96]
  40a094:	add	x1, x0, #0x1
  40a098:	str	x1, [sp, #96]
  40a09c:	mov	w1, #0xa                   	// #10
  40a0a0:	strb	w1, [x0]
  40a0a4:	ldr	x1, [sp, #64]
  40a0a8:	ldr	x0, [sp, #96]
  40a0ac:	sub	x1, x1, x0
  40a0b0:	ldr	x0, [sp, #24]
  40a0b4:	ldr	x0, [x0, #24]
  40a0b8:	cmp	x1, x0
  40a0bc:	b.ge	40a0fc <argp_failure@@Base+0x2730>  // b.tcont
  40a0c0:	ldr	x0, [sp, #88]
  40a0c4:	add	x0, x0, #0x1
  40a0c8:	ldr	x1, [sp, #104]
  40a0cc:	add	x0, x1, x0
  40a0d0:	ldr	x1, [sp, #64]
  40a0d4:	cmp	x1, x0
  40a0d8:	b.ne	40a13c <argp_failure@@Base+0x2770>  // b.any
  40a0dc:	ldr	x0, [sp, #24]
  40a0e0:	ldr	x1, [x0, #64]
  40a0e4:	ldr	x0, [sp, #64]
  40a0e8:	sub	x1, x1, x0
  40a0ec:	ldr	x0, [sp, #24]
  40a0f0:	ldr	x0, [x0, #24]
  40a0f4:	cmp	x1, x0
  40a0f8:	b.lt	40a13c <argp_failure@@Base+0x2770>  // b.tstop
  40a0fc:	str	wzr, [sp, #60]
  40a100:	b	40a124 <argp_failure@@Base+0x2758>
  40a104:	ldr	x0, [sp, #96]
  40a108:	add	x1, x0, #0x1
  40a10c:	str	x1, [sp, #96]
  40a110:	mov	w1, #0x20                  	// #32
  40a114:	strb	w1, [x0]
  40a118:	ldr	w0, [sp, #60]
  40a11c:	add	w0, w0, #0x1
  40a120:	str	w0, [sp, #60]
  40a124:	ldrsw	x1, [sp, #60]
  40a128:	ldr	x0, [sp, #24]
  40a12c:	ldr	x0, [x0, #24]
  40a130:	cmp	x1, x0
  40a134:	b.lt	40a104 <argp_failure@@Base+0x2738>  // b.tstop
  40a138:	b	40a178 <argp_failure@@Base+0x27ac>
  40a13c:	str	wzr, [sp, #60]
  40a140:	b	40a164 <argp_failure@@Base+0x2798>
  40a144:	ldr	x0, [sp, #24]
  40a148:	ldr	x0, [x0]
  40a14c:	mov	x1, x0
  40a150:	mov	w0, #0x20                  	// #32
  40a154:	bl	401520 <putc_unlocked@plt>
  40a158:	ldr	w0, [sp, #60]
  40a15c:	add	w0, w0, #0x1
  40a160:	str	w0, [sp, #60]
  40a164:	ldrsw	x1, [sp, #60]
  40a168:	ldr	x0, [sp, #24]
  40a16c:	ldr	x0, [x0, #24]
  40a170:	cmp	x1, x0
  40a174:	b.lt	40a144 <argp_failure@@Base+0x2778>  // b.tstop
  40a178:	ldr	x1, [sp, #96]
  40a17c:	ldr	x0, [sp, #64]
  40a180:	cmp	x1, x0
  40a184:	b.cs	40a1ac <argp_failure@@Base+0x27e0>  // b.hs, b.nlast
  40a188:	ldr	x1, [sp, #104]
  40a18c:	ldr	x0, [sp, #88]
  40a190:	add	x1, x1, x0
  40a194:	ldr	x0, [sp, #64]
  40a198:	sub	x0, x1, x0
  40a19c:	mov	x2, x0
  40a1a0:	ldr	x1, [sp, #64]
  40a1a4:	ldr	x0, [sp, #96]
  40a1a8:	bl	401470 <memmove@plt>
  40a1ac:	ldr	x1, [sp, #64]
  40a1b0:	ldr	x0, [sp, #104]
  40a1b4:	sub	x0, x1, x0
  40a1b8:	mov	x1, x0
  40a1bc:	ldr	x0, [sp, #88]
  40a1c0:	sub	x0, x0, x1
  40a1c4:	str	x0, [sp, #88]
  40a1c8:	ldr	x0, [sp, #96]
  40a1cc:	str	x0, [sp, #104]
  40a1d0:	ldr	x1, [sp, #96]
  40a1d4:	ldr	x0, [sp, #88]
  40a1d8:	add	x1, x1, x0
  40a1dc:	ldr	x0, [sp, #24]
  40a1e0:	str	x1, [x0, #56]
  40a1e4:	ldr	x0, [sp, #24]
  40a1e8:	ldr	x0, [x0, #24]
  40a1ec:	cmp	x0, #0x0
  40a1f0:	b.eq	40a200 <argp_failure@@Base+0x2834>  // b.none
  40a1f4:	ldr	x0, [sp, #24]
  40a1f8:	ldr	x0, [x0, #24]
  40a1fc:	b	40a204 <argp_failure@@Base+0x2838>
  40a200:	mov	x0, #0xffffffffffffffff    	// #-1
  40a204:	ldr	x1, [sp, #24]
  40a208:	str	x0, [x1, #40]
  40a20c:	ldr	x0, [sp, #24]
  40a210:	ldr	x0, [x0, #56]
  40a214:	ldr	x1, [sp, #104]
  40a218:	cmp	x1, x0
  40a21c:	b.cc	409a0c <argp_failure@@Base+0x2040>  // b.lo, b.ul, b.last
  40a220:	ldr	x0, [sp, #24]
  40a224:	ldr	x1, [x0, #56]
  40a228:	ldr	x0, [sp, #24]
  40a22c:	ldr	x0, [x0, #48]
  40a230:	sub	x0, x1, x0
  40a234:	mov	x1, x0
  40a238:	ldr	x0, [sp, #24]
  40a23c:	str	x1, [x0, #32]
  40a240:	nop
  40a244:	ldp	x29, x30, [sp], #112
  40a248:	ret
  40a24c:	stp	x29, x30, [sp, #-64]!
  40a250:	mov	x29, sp
  40a254:	str	x0, [sp, #24]
  40a258:	str	x1, [sp, #16]
  40a25c:	ldr	x0, [sp, #24]
  40a260:	ldr	x1, [x0, #64]
  40a264:	ldr	x0, [sp, #24]
  40a268:	ldr	x0, [x0, #56]
  40a26c:	sub	x0, x1, x0
  40a270:	mov	x1, x0
  40a274:	ldr	x0, [sp, #16]
  40a278:	cmp	x0, x1
  40a27c:	b.ls	40a440 <argp_failure@@Base+0x2a74>  // b.plast
  40a280:	ldr	x0, [sp, #24]
  40a284:	bl	4099e4 <argp_failure@@Base+0x2018>
  40a288:	ldr	x0, [sp, #24]
  40a28c:	ldr	x4, [x0, #48]
  40a290:	ldr	x0, [sp, #24]
  40a294:	ldr	x1, [x0, #56]
  40a298:	ldr	x0, [sp, #24]
  40a29c:	ldr	x0, [x0, #48]
  40a2a0:	sub	x0, x1, x0
  40a2a4:	mov	x1, x0
  40a2a8:	ldr	x0, [sp, #24]
  40a2ac:	ldr	x0, [x0]
  40a2b0:	mov	x3, x0
  40a2b4:	mov	x2, x1
  40a2b8:	mov	x1, #0x1                   	// #1
  40a2bc:	mov	x0, x4
  40a2c0:	bl	4014a0 <fwrite_unlocked@plt>
  40a2c4:	str	x0, [sp, #56]
  40a2c8:	ldr	x0, [sp, #24]
  40a2cc:	ldr	x1, [x0, #56]
  40a2d0:	ldr	x0, [sp, #24]
  40a2d4:	ldr	x0, [x0, #48]
  40a2d8:	sub	x0, x1, x0
  40a2dc:	ldr	x1, [sp, #56]
  40a2e0:	cmp	x1, x0
  40a2e4:	b.ne	40a328 <argp_failure@@Base+0x295c>  // b.any
  40a2e8:	ldr	x0, [sp, #24]
  40a2ec:	ldr	x1, [x0, #48]
  40a2f0:	ldr	x0, [sp, #24]
  40a2f4:	str	x1, [x0, #56]
  40a2f8:	ldr	x0, [sp, #24]
  40a2fc:	str	xzr, [x0, #32]
  40a300:	ldr	x0, [sp, #24]
  40a304:	ldr	x1, [x0, #64]
  40a308:	ldr	x0, [sp, #24]
  40a30c:	ldr	x0, [x0, #48]
  40a310:	sub	x0, x1, x0
  40a314:	mov	x1, x0
  40a318:	ldr	x0, [sp, #16]
  40a31c:	cmp	x0, x1
  40a320:	b.ls	40a440 <argp_failure@@Base+0x2a74>  // b.plast
  40a324:	b	40a3a0 <argp_failure@@Base+0x29d4>
  40a328:	ldr	x0, [sp, #24]
  40a32c:	ldr	x1, [x0, #56]
  40a330:	ldr	x0, [sp, #56]
  40a334:	neg	x0, x0
  40a338:	add	x1, x1, x0
  40a33c:	ldr	x0, [sp, #24]
  40a340:	str	x1, [x0, #56]
  40a344:	ldr	x0, [sp, #24]
  40a348:	ldr	x1, [x0, #32]
  40a34c:	ldr	x0, [sp, #56]
  40a350:	sub	x1, x1, x0
  40a354:	ldr	x0, [sp, #24]
  40a358:	str	x1, [x0, #32]
  40a35c:	ldr	x0, [sp, #24]
  40a360:	ldr	x3, [x0, #48]
  40a364:	ldr	x0, [sp, #24]
  40a368:	ldr	x1, [x0, #48]
  40a36c:	ldr	x0, [sp, #56]
  40a370:	add	x4, x1, x0
  40a374:	ldr	x0, [sp, #24]
  40a378:	ldr	x1, [x0, #56]
  40a37c:	ldr	x0, [sp, #24]
  40a380:	ldr	x0, [x0, #48]
  40a384:	sub	x0, x1, x0
  40a388:	mov	x2, x0
  40a38c:	mov	x1, x4
  40a390:	mov	x0, x3
  40a394:	bl	401470 <memmove@plt>
  40a398:	mov	w0, #0x0                   	// #0
  40a39c:	b	40a444 <argp_failure@@Base+0x2a78>
  40a3a0:	ldr	x0, [sp, #24]
  40a3a4:	ldr	x1, [x0, #64]
  40a3a8:	ldr	x0, [sp, #24]
  40a3ac:	ldr	x0, [x0, #48]
  40a3b0:	sub	x0, x1, x0
  40a3b4:	str	x0, [sp, #48]
  40a3b8:	ldr	x1, [sp, #48]
  40a3bc:	ldr	x0, [sp, #16]
  40a3c0:	add	x0, x1, x0
  40a3c4:	str	x0, [sp, #40]
  40a3c8:	ldr	x1, [sp, #40]
  40a3cc:	ldr	x0, [sp, #48]
  40a3d0:	cmp	x1, x0
  40a3d4:	b.cc	40a3f8 <argp_failure@@Base+0x2a2c>  // b.lo, b.ul, b.last
  40a3d8:	ldr	x0, [sp, #24]
  40a3dc:	ldr	x0, [x0, #48]
  40a3e0:	ldr	x1, [sp, #40]
  40a3e4:	bl	4015d0 <realloc@plt>
  40a3e8:	str	x0, [sp, #32]
  40a3ec:	ldr	x0, [sp, #32]
  40a3f0:	cmp	x0, #0x0
  40a3f4:	b.ne	40a410 <argp_failure@@Base+0x2a44>  // b.any
  40a3f8:	bl	401730 <__errno_location@plt>
  40a3fc:	mov	x1, x0
  40a400:	mov	w0, #0xc                   	// #12
  40a404:	str	w0, [x1]
  40a408:	mov	w0, #0x0                   	// #0
  40a40c:	b	40a444 <argp_failure@@Base+0x2a78>
  40a410:	ldr	x0, [sp, #24]
  40a414:	ldr	x1, [sp, #32]
  40a418:	str	x1, [x0, #48]
  40a41c:	ldr	x1, [sp, #32]
  40a420:	ldr	x0, [sp, #40]
  40a424:	add	x1, x1, x0
  40a428:	ldr	x0, [sp, #24]
  40a42c:	str	x1, [x0, #64]
  40a430:	ldr	x0, [sp, #24]
  40a434:	ldr	x1, [x0, #48]
  40a438:	ldr	x0, [sp, #24]
  40a43c:	str	x1, [x0, #56]
  40a440:	mov	w0, #0x1                   	// #1
  40a444:	ldp	x29, x30, [sp], #64
  40a448:	ret
  40a44c:	stp	x29, x30, [sp, #-304]!
  40a450:	mov	x29, sp
  40a454:	str	x0, [sp, #56]
  40a458:	str	x1, [sp, #48]
  40a45c:	str	x2, [sp, #256]
  40a460:	str	x3, [sp, #264]
  40a464:	str	x4, [sp, #272]
  40a468:	str	x5, [sp, #280]
  40a46c:	str	x6, [sp, #288]
  40a470:	str	x7, [sp, #296]
  40a474:	str	q0, [sp, #128]
  40a478:	str	q1, [sp, #144]
  40a47c:	str	q2, [sp, #160]
  40a480:	str	q3, [sp, #176]
  40a484:	str	q4, [sp, #192]
  40a488:	str	q5, [sp, #208]
  40a48c:	str	q6, [sp, #224]
  40a490:	str	q7, [sp, #240]
  40a494:	mov	x0, #0x96                  	// #150
  40a498:	str	x0, [sp, #120]
  40a49c:	ldr	x1, [sp, #120]
  40a4a0:	ldr	x0, [sp, #56]
  40a4a4:	bl	40a24c <argp_failure@@Base+0x2880>
  40a4a8:	cmp	w0, #0x0
  40a4ac:	b.ne	40a4b8 <argp_failure@@Base+0x2aec>  // b.any
  40a4b0:	mov	x0, #0xffffffffffffffff    	// #-1
  40a4b4:	b	40a580 <argp_failure@@Base+0x2bb4>
  40a4b8:	add	x0, sp, #0x130
  40a4bc:	str	x0, [sp, #72]
  40a4c0:	add	x0, sp, #0x130
  40a4c4:	str	x0, [sp, #80]
  40a4c8:	add	x0, sp, #0x100
  40a4cc:	str	x0, [sp, #88]
  40a4d0:	mov	w0, #0xffffffd0            	// #-48
  40a4d4:	str	w0, [sp, #96]
  40a4d8:	mov	w0, #0xffffff80            	// #-128
  40a4dc:	str	w0, [sp, #100]
  40a4e0:	ldr	x0, [sp, #56]
  40a4e4:	ldr	x1, [x0, #64]
  40a4e8:	ldr	x0, [sp, #56]
  40a4ec:	ldr	x0, [x0, #56]
  40a4f0:	sub	x0, x1, x0
  40a4f4:	str	x0, [sp, #112]
  40a4f8:	ldr	x0, [sp, #56]
  40a4fc:	ldr	x4, [x0, #56]
  40a500:	add	x2, sp, #0x10
  40a504:	add	x3, sp, #0x48
  40a508:	ldp	x0, x1, [x3]
  40a50c:	stp	x0, x1, [x2]
  40a510:	ldp	x0, x1, [x3, #16]
  40a514:	stp	x0, x1, [x2, #16]
  40a518:	add	x0, sp, #0x10
  40a51c:	mov	x3, x0
  40a520:	ldr	x2, [sp, #48]
  40a524:	ldr	x1, [sp, #112]
  40a528:	mov	x0, x4
  40a52c:	bl	4016e0 <vsnprintf@plt>
  40a530:	str	w0, [sp, #108]
  40a534:	ldrsw	x0, [sp, #108]
  40a538:	ldr	x1, [sp, #112]
  40a53c:	cmp	x1, x0
  40a540:	b.hi	40a554 <argp_failure@@Base+0x2b88>  // b.pmore
  40a544:	ldr	w0, [sp, #108]
  40a548:	add	w0, w0, #0x1
  40a54c:	sxtw	x0, w0
  40a550:	str	x0, [sp, #120]
  40a554:	ldrsw	x0, [sp, #108]
  40a558:	ldr	x1, [sp, #112]
  40a55c:	cmp	x1, x0
  40a560:	b.ls	40a49c <argp_failure@@Base+0x2ad0>  // b.plast
  40a564:	ldr	x0, [sp, #56]
  40a568:	ldr	x1, [x0, #56]
  40a56c:	ldrsw	x0, [sp, #108]
  40a570:	add	x1, x1, x0
  40a574:	ldr	x0, [sp, #56]
  40a578:	str	x1, [x0, #56]
  40a57c:	ldrsw	x0, [sp, #108]
  40a580:	ldp	x29, x30, [sp], #304
  40a584:	ret
  40a588:	stp	x29, x30, [sp, #-48]!
  40a58c:	mov	x29, sp
  40a590:	str	x0, [sp, #40]
  40a594:	str	x1, [sp, #32]
  40a598:	str	x2, [sp, #24]
  40a59c:	ldr	x0, [sp, #40]
  40a5a0:	ldr	x1, [x0, #56]
  40a5a4:	ldr	x0, [sp, #24]
  40a5a8:	add	x1, x1, x0
  40a5ac:	ldr	x0, [sp, #40]
  40a5b0:	ldr	x0, [x0, #64]
  40a5b4:	cmp	x1, x0
  40a5b8:	b.ls	40a5d0 <argp_failure@@Base+0x2c04>  // b.plast
  40a5bc:	ldr	x1, [sp, #24]
  40a5c0:	ldr	x0, [sp, #40]
  40a5c4:	bl	40a24c <argp_failure@@Base+0x2880>
  40a5c8:	cmp	w0, #0x0
  40a5cc:	b.eq	40a604 <argp_failure@@Base+0x2c38>  // b.none
  40a5d0:	ldr	x0, [sp, #40]
  40a5d4:	ldr	x0, [x0, #56]
  40a5d8:	ldr	x2, [sp, #24]
  40a5dc:	ldr	x1, [sp, #32]
  40a5e0:	bl	401460 <memcpy@plt>
  40a5e4:	ldr	x0, [sp, #40]
  40a5e8:	ldr	x1, [x0, #56]
  40a5ec:	ldr	x0, [sp, #24]
  40a5f0:	add	x1, x1, x0
  40a5f4:	ldr	x0, [sp, #40]
  40a5f8:	str	x1, [x0, #56]
  40a5fc:	ldr	x0, [sp, #24]
  40a600:	b	40a608 <argp_failure@@Base+0x2c3c>
  40a604:	mov	x0, #0x0                   	// #0
  40a608:	ldp	x29, x30, [sp], #48
  40a60c:	ret
  40a610:	stp	x29, x30, [sp, #-48]!
  40a614:	mov	x29, sp
  40a618:	str	x0, [sp, #24]
  40a61c:	str	x1, [sp, #16]
  40a620:	ldr	x0, [sp, #16]
  40a624:	bl	4014b0 <strlen@plt>
  40a628:	str	x0, [sp, #40]
  40a62c:	ldr	x0, [sp, #40]
  40a630:	cmp	x0, #0x0
  40a634:	b.eq	40a66c <argp_failure@@Base+0x2ca0>  // b.none
  40a638:	ldr	x2, [sp, #40]
  40a63c:	ldr	x1, [sp, #16]
  40a640:	ldr	x0, [sp, #24]
  40a644:	bl	40a588 <argp_failure@@Base+0x2bbc>
  40a648:	str	x0, [sp, #32]
  40a64c:	ldr	x1, [sp, #32]
  40a650:	ldr	x0, [sp, #40]
  40a654:	cmp	x1, x0
  40a658:	b.ne	40a664 <argp_failure@@Base+0x2c98>  // b.any
  40a65c:	mov	w0, #0x0                   	// #0
  40a660:	b	40a670 <argp_failure@@Base+0x2ca4>
  40a664:	mov	w0, #0xffffffff            	// #-1
  40a668:	b	40a670 <argp_failure@@Base+0x2ca4>
  40a66c:	mov	w0, #0x0                   	// #0
  40a670:	ldp	x29, x30, [sp], #48
  40a674:	ret
  40a678:	stp	x29, x30, [sp, #-32]!
  40a67c:	mov	x29, sp
  40a680:	str	x0, [sp, #24]
  40a684:	str	w1, [sp, #20]
  40a688:	ldr	x0, [sp, #24]
  40a68c:	ldr	x1, [x0, #56]
  40a690:	ldr	x0, [sp, #24]
  40a694:	ldr	x0, [x0, #64]
  40a698:	cmp	x1, x0
  40a69c:	b.cc	40a6b4 <argp_failure@@Base+0x2ce8>  // b.lo, b.ul, b.last
  40a6a0:	mov	x1, #0x1                   	// #1
  40a6a4:	ldr	x0, [sp, #24]
  40a6a8:	bl	40a24c <argp_failure@@Base+0x2880>
  40a6ac:	cmp	w0, #0x0
  40a6b0:	b.eq	40a6dc <argp_failure@@Base+0x2d10>  // b.none
  40a6b4:	ldr	x0, [sp, #24]
  40a6b8:	ldr	x0, [x0, #56]
  40a6bc:	add	x2, x0, #0x1
  40a6c0:	ldr	x1, [sp, #24]
  40a6c4:	str	x2, [x1, #56]
  40a6c8:	ldr	w1, [sp, #20]
  40a6cc:	and	w1, w1, #0xff
  40a6d0:	strb	w1, [x0]
  40a6d4:	ldrb	w0, [x0]
  40a6d8:	b	40a6e0 <argp_failure@@Base+0x2d14>
  40a6dc:	mov	w0, #0xffffffff            	// #-1
  40a6e0:	ldp	x29, x30, [sp], #32
  40a6e4:	ret
  40a6e8:	stp	x29, x30, [sp, #-48]!
  40a6ec:	mov	x29, sp
  40a6f0:	str	x0, [sp, #24]
  40a6f4:	str	x1, [sp, #16]
  40a6f8:	ldr	x0, [sp, #24]
  40a6fc:	ldr	x1, [x0, #56]
  40a700:	ldr	x0, [sp, #24]
  40a704:	ldr	x0, [x0, #48]
  40a708:	sub	x0, x1, x0
  40a70c:	mov	x1, x0
  40a710:	ldr	x0, [sp, #24]
  40a714:	ldr	x0, [x0, #32]
  40a718:	cmp	x1, x0
  40a71c:	b.ls	40a728 <argp_failure@@Base+0x2d5c>  // b.plast
  40a720:	ldr	x0, [sp, #24]
  40a724:	bl	4099e4 <argp_failure@@Base+0x2018>
  40a728:	ldr	x0, [sp, #24]
  40a72c:	ldr	x0, [x0, #8]
  40a730:	str	x0, [sp, #40]
  40a734:	ldr	x0, [sp, #24]
  40a738:	ldr	x1, [sp, #16]
  40a73c:	str	x1, [x0, #8]
  40a740:	ldr	x0, [sp, #40]
  40a744:	ldp	x29, x30, [sp], #48
  40a748:	ret
  40a74c:	stp	x29, x30, [sp, #-48]!
  40a750:	mov	x29, sp
  40a754:	str	x0, [sp, #24]
  40a758:	str	x1, [sp, #16]
  40a75c:	ldr	x0, [sp, #24]
  40a760:	ldr	x1, [x0, #56]
  40a764:	ldr	x0, [sp, #24]
  40a768:	ldr	x0, [x0, #48]
  40a76c:	sub	x0, x1, x0
  40a770:	mov	x1, x0
  40a774:	ldr	x0, [sp, #24]
  40a778:	ldr	x0, [x0, #32]
  40a77c:	cmp	x1, x0
  40a780:	b.ls	40a78c <argp_failure@@Base+0x2dc0>  // b.plast
  40a784:	ldr	x0, [sp, #24]
  40a788:	bl	4099e4 <argp_failure@@Base+0x2018>
  40a78c:	ldr	x0, [sp, #24]
  40a790:	ldr	x0, [x0, #16]
  40a794:	str	x0, [sp, #40]
  40a798:	ldr	x0, [sp, #24]
  40a79c:	ldr	x1, [sp, #16]
  40a7a0:	str	x1, [x0, #16]
  40a7a4:	ldr	x0, [sp, #40]
  40a7a8:	ldp	x29, x30, [sp], #48
  40a7ac:	ret
  40a7b0:	stp	x29, x30, [sp, #-48]!
  40a7b4:	mov	x29, sp
  40a7b8:	str	x0, [sp, #24]
  40a7bc:	str	x1, [sp, #16]
  40a7c0:	ldr	x0, [sp, #24]
  40a7c4:	ldr	x1, [x0, #56]
  40a7c8:	ldr	x0, [sp, #24]
  40a7cc:	ldr	x0, [x0, #48]
  40a7d0:	sub	x0, x1, x0
  40a7d4:	mov	x1, x0
  40a7d8:	ldr	x0, [sp, #24]
  40a7dc:	ldr	x0, [x0, #32]
  40a7e0:	cmp	x1, x0
  40a7e4:	b.ls	40a7f0 <argp_failure@@Base+0x2e24>  // b.plast
  40a7e8:	ldr	x0, [sp, #24]
  40a7ec:	bl	4099e4 <argp_failure@@Base+0x2018>
  40a7f0:	ldr	x0, [sp, #24]
  40a7f4:	ldr	x0, [x0, #24]
  40a7f8:	str	x0, [sp, #40]
  40a7fc:	ldr	x1, [sp, #16]
  40a800:	ldr	x0, [sp, #24]
  40a804:	str	x1, [x0, #24]
  40a808:	ldr	x0, [sp, #40]
  40a80c:	ldp	x29, x30, [sp], #48
  40a810:	ret
  40a814:	stp	x29, x30, [sp, #-32]!
  40a818:	mov	x29, sp
  40a81c:	str	x0, [sp, #24]
  40a820:	ldr	x0, [sp, #24]
  40a824:	ldr	x1, [x0, #56]
  40a828:	ldr	x0, [sp, #24]
  40a82c:	ldr	x0, [x0, #48]
  40a830:	sub	x0, x1, x0
  40a834:	mov	x1, x0
  40a838:	ldr	x0, [sp, #24]
  40a83c:	ldr	x0, [x0, #32]
  40a840:	cmp	x1, x0
  40a844:	b.ls	40a850 <argp_failure@@Base+0x2e84>  // b.plast
  40a848:	ldr	x0, [sp, #24]
  40a84c:	bl	4099e4 <argp_failure@@Base+0x2018>
  40a850:	ldr	x0, [sp, #24]
  40a854:	ldr	x0, [x0, #40]
  40a858:	mov	x1, #0x0                   	// #0
  40a85c:	cmp	x0, #0x0
  40a860:	csel	x0, x0, x1, ge  // ge = tcont
  40a864:	ldp	x29, x30, [sp], #32
  40a868:	ret
  40a86c:	nop
  40a870:	stp	x29, x30, [sp, #-64]!
  40a874:	mov	x29, sp
  40a878:	stp	x19, x20, [sp, #16]
  40a87c:	adrp	x20, 41c000 <argp_failure@@Base+0x14634>
  40a880:	add	x20, x20, #0xde0
  40a884:	stp	x21, x22, [sp, #32]
  40a888:	adrp	x21, 41c000 <argp_failure@@Base+0x14634>
  40a88c:	add	x21, x21, #0xdd8
  40a890:	sub	x20, x20, x21
  40a894:	mov	w22, w0
  40a898:	stp	x23, x24, [sp, #48]
  40a89c:	mov	x23, x1
  40a8a0:	mov	x24, x2
  40a8a4:	bl	401428 <memcpy@plt-0x38>
  40a8a8:	cmp	xzr, x20, asr #3
  40a8ac:	b.eq	40a8d8 <argp_failure@@Base+0x2f0c>  // b.none
  40a8b0:	asr	x20, x20, #3
  40a8b4:	mov	x19, #0x0                   	// #0
  40a8b8:	ldr	x3, [x21, x19, lsl #3]
  40a8bc:	mov	x2, x24
  40a8c0:	add	x19, x19, #0x1
  40a8c4:	mov	x1, x23
  40a8c8:	mov	w0, w22
  40a8cc:	blr	x3
  40a8d0:	cmp	x20, x19
  40a8d4:	b.ne	40a8b8 <argp_failure@@Base+0x2eec>  // b.any
  40a8d8:	ldp	x19, x20, [sp, #16]
  40a8dc:	ldp	x21, x22, [sp, #32]
  40a8e0:	ldp	x23, x24, [sp, #48]
  40a8e4:	ldp	x29, x30, [sp], #64
  40a8e8:	ret
  40a8ec:	nop
  40a8f0:	ret

Disassembly of section .fini:

000000000040a8f4 <.fini>:
  40a8f4:	stp	x29, x30, [sp, #-16]!
  40a8f8:	mov	x29, sp
  40a8fc:	ldp	x29, x30, [sp], #16
  40a900:	ret
