<?xml version="1.0" encoding="ISO-8859-1"?>

<!DOCTYPE AmnesiaConfiguration SYSTEM "Configuration/amnesia.dtd">
<?xml-stylesheet type="text/css" href="teste.css"?>

<AmnesiaConfiguration>

    <Processor>
        <processorContains>0</processorContains>
        <createTraceFile>0</createTraceFile>
    </Processor>

    <Trace>
        <wordSize>4</wordSize>
    </Trace>
    <CPU>
        <wordSize>4</wordSize>
    </CPU>

    <!-- MainMemory: blockSize = lineSize da cache (4) -->
    <MainMemory>
        <blockSize>4</blockSize>
        <memorySize>1024</memorySize>
        <ciclesPerAccessRead>1</ciclesPerAccessRead>
        <ciclesPerAccessWrite>2</ciclesPerAccessWrite>
        <timeCicle>1</timeCicle>
    </MainMemory>

    <Cache>
        <cacheType>unified</cacheType>
        <unifiedCache>
            <lineSize>4</lineSize>
            <ciclesPerAccessRead>1</ciclesPerAccessRead>
            <ciclesPerAccessWrite>2</ciclesPerAccessWrite>
            <timeCicle>1</timeCicle>
            <memorySize>64</memorySize>
            <associativityLevel>1</associativityLevel>
            <writePolicy>WriteBack</writePolicy>
            <replacementAlgorithm>LRU</replacementAlgorithm>
        </unifiedCache>
    </Cache>

    <!-- VirtualMemory padronizada para os 3 cenÃ¡rios de cache -->
    <VirtualMemory>
        <pageSize>32</pageSize>
        <diskMemorySize>128</diskMemorySize>
        <diskCiclesPerAccessRead>10</diskCiclesPerAccessRead>
        <diskCiclesPerAccessWrite>20</diskCiclesPerAccessWrite>
        <timeCicle>100</timeCicle>
        <pageTableReplacementAlgorithm>LRU</pageTableReplacementAlgorithm>
        <TLBType>unified</TLBType>
        <unifiedTLB>
            <memorySize>4</memorySize>
            <ciclesPerAccessRead>1</ciclesPerAccessRead>
            <ciclesPerAccessWrite>2</ciclesPerAccessWrite>
            <timeCicle>1</timeCicle>
            <replacementAlgorithm>LRU</replacementAlgorithm>
        </unifiedTLB>
    </VirtualMemory>

</AmnesiaConfiguration>

