-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Jul 29 10:47:53 EDT 2021                        

Solution Settings: stockham_DIT.v3
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /stockham_DIT/core                     361  170512     170516            0  0          
    Design Total:                          361  170512     170516            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /stockham_DIT/core       
    
  I/O Data Ranges
    Port                        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                         IN   Unsigned         1                                     
    rst                         IN   Unsigned         1                                     
    xt:rsc(0)(0).q              IN   Unsigned        64                                     
    xt:rsc(0)(1).q              IN   Unsigned        64                                     
    xt:rsc(0)(2).q              IN   Unsigned        64                                     
    xt:rsc(0)(3).q              IN   Unsigned        64                                     
    p:rsc.dat                   IN   Unsigned        64                                     
    g:rsc.dat                   IN   Unsigned        64                                     
    twiddle:rsc(0)(0).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(1).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(2).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(3).q         IN   Unsigned        64                                     
    xt:rsc(0)(0).wadr           OUT  Unsigned         8                                     
    xt:rsc(0)(0).d              OUT  Unsigned        64                                     
    xt:rsc(0)(0).we             OUT  Unsigned         1                                     
    xt:rsc(0)(0).radr           OUT  Unsigned         8                                     
    xt:rsc.triosy(0)(0).lz      OUT  Unsigned         1                                     
    xt:rsc(0)(1).wadr           OUT  Unsigned         8                                     
    xt:rsc(0)(1).d              OUT  Unsigned        64                                     
    xt:rsc(0)(1).we             OUT  Unsigned         1                                     
    xt:rsc(0)(1).radr           OUT  Unsigned         8                                     
    xt:rsc.triosy(0)(1).lz      OUT  Unsigned         1                                     
    xt:rsc(0)(2).wadr           OUT  Unsigned         8                                     
    xt:rsc(0)(2).d              OUT  Unsigned        64                                     
    xt:rsc(0)(2).we             OUT  Unsigned         1                                     
    xt:rsc(0)(2).radr           OUT  Unsigned         8                                     
    xt:rsc.triosy(0)(2).lz      OUT  Unsigned         1                                     
    xt:rsc(0)(3).wadr           OUT  Unsigned         8                                     
    xt:rsc(0)(3).d              OUT  Unsigned        64                                     
    xt:rsc(0)(3).we             OUT  Unsigned         1                                     
    xt:rsc(0)(3).radr           OUT  Unsigned         8                                     
    xt:rsc.triosy(0)(3).lz      OUT  Unsigned         1                                     
    p:rsc.triosy.lz             OUT  Unsigned         1                                     
    g:rsc.triosy.lz             OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).radr      OUT  Unsigned         8                                     
    twiddle:rsc.triosy(0)(0).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).radr      OUT  Unsigned         8                                     
    twiddle:rsc.triosy(0)(1).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(2).radr      OUT  Unsigned         8                                     
    twiddle:rsc.triosy(0)(2).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(3).radr      OUT  Unsigned         8                                     
    twiddle:rsc.triosy(0)(3).lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /stockham_DIT/modulo_dev/base:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                      Indices Phys Memory Address     
      ----------------------------- ------- -----------------------
      /stockham_DIT/modulo_dev/base    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /stockham_DIT/modulo_dev/m:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                   Indices Phys Memory Address     
      -------------------------- ------- -----------------------
      /stockham_DIT/modulo_dev/m    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /stockham_DIT/modulo_dev/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                        Indices Phys Memory Address     
      ------------------------------- ------- -----------------------
      /stockham_DIT/modulo_dev/return    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /stockham_DIT/modulo_dev/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                 Indices Phys Memory Address     
      ---------------------------------------- ------- -----------------------
      /stockham_DIT/modulo_dev/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /stockham_DIT/core/yt:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable              Indices Phys Memory Address        
      --------------------- ------- --------------------------
      /stockham_DIT/core/yt    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block        Original Addresses 
      ------------ ------------------
      yt:rsc(0)(0)   0, 4, ..., 1020  
      yt:rsc(0)(1)   1, 5, ..., 1021  
      yt:rsc(0)(2)   2, 6, ..., 1022  
      yt:rsc(0)(3)   3, 7, ..., 1023  
      
    Resource Name: /stockham_DIT/xt:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable         Indices Phys Memory Address        
      ---------------- ------- --------------------------
      /stockham_DIT/xt    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block        Original Addresses 
      ------------ ------------------
      xt:rsc(0)(0)   0, 4, ..., 1020  
      xt:rsc(0)(1)   1, 5, ..., 1021  
      xt:rsc(0)(2)   2, 6, ..., 1022  
      xt:rsc(0)(3)   3, 7, ..., 1023  
      
    Resource Name: /stockham_DIT/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /stockham_DIT/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /stockham_DIT/g:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /stockham_DIT/g    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /stockham_DIT/twiddle:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable              Indices Phys Memory Address        
      --------------------- ------- --------------------------
      /stockham_DIT/twiddle    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block             Original Addresses 
      ----------------- ------------------
      twiddle:rsc(0)(0)   0, 4, ..., 1020  
      twiddle:rsc(0)(1)   1, 5, ..., 1021  
      twiddle:rsc(0)(2)   2, 6, ..., 1022  
      twiddle:rsc(0)(3)   3, 7, ..., 1023  
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process            Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ------------------ ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /stockham_DIT/core core:rlp           Infinite       0       170516    3.41 ms                       
    /stockham_DIT/core  main              Infinite       2       170516    3.41 ms                       
    /stockham_DIT/core   OUTER_LOOP              9       2       170514    3.41 ms                       
    /stockham_DIT/core    INNER_LOOP           128     148        18944  378.88 us       4               
    
  Loop Execution Profile
    Process            Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------------------ ---------------- ------------ -------------------------- ----------------- --------
    /stockham_DIT/core core:rlp                   0                        0.00           170516           
    /stockham_DIT/core  main                      2                        0.00           170516           
    /stockham_DIT/core   OUTER_LOOP              18                        0.01           170514           
    /stockham_DIT/core    INNER_LOOP         170496                       99.99           170496           
    
  End of Report
