m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dL:/Questasim/Install/examples
T_opt
!s110 1734249489
V^M<z>FaOkKI_ODe6eJ48S2
Z2 04 8 4 work test_ALU fast 0
=1-b42e998d9316-675e8c10-243-9a4
Z3 !s124 OEM100
o-quiet -auto_acc_if_foreign -work work
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2021.1;73
R1
T_opt1
!s110 1734286981
VmJS1EHP=M14>[05Y^KcO@1
R2
=35-b42e998d9316-675f1e84-2b2-5ecc
R3
Z6 o-quiet -auto_acc_if_foreign -work work +acc
R4
n@_opt1
R5
T_opt2
!s110 1734275810
V8E]E[87[V]KRog2RL2bQV0
04 9 4 work test_unit fast 0
=14-b42e998d9316-675ef2e1-338-24c8
R3
R6
R4
n@_opt2
R5
R1
vadd
Z7 !s110 1734286977
!i10b 1
!s100 ViWgJ4?U3b6fAF=0TO4k]2
Iz7W6SEd];zh@1I`a8zc]K0
Z8 dK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Simu
Z9 w1734264617
Z10 8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/add.v
Z11 FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/add.v
!i122 3678
L0 1 89
Z12 VDg1SIo80bB@j0V0VzS_@n1
Z13 OL;L;2021.1;73
r1
!s85 0
31
Z14 !s108 1734286977.000000
Z15 !s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/add.v|
Z16 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/add.v|
!i113 0
Z17 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
vadder
Z18 !s110 1734172012
!i10b 1
!s100 VkZAhOOg<@Cd4oU9]YLgf3
IL<[4cKCSAEA5HX>GY4T=C3
R8
w1732289550
8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/adder.v
FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/adder.v
!i122 2685
L0 1 34
R12
R13
r1
!s85 0
31
Z19 !s108 1734172012.000000
!s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/adder.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/adder.v|
!i113 0
R17
R4
vadder_mul
R18
!i10b 1
!s100 n4mha;>TNI[Bj97e4h=3E1
I5mOg3nUM93F9[^>niI2@a1
R8
w1732289900
8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/adder_mul.v
FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/adder_mul.v
!i122 2686
L0 1 18
R12
R13
r1
!s85 0
31
R19
!s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/adder_mul.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/adder_mul.v|
!i113 0
R17
R4
vALU
R7
!i10b 1
!s100 ETOETj;j:8?a@8dfW[=:a3
I@Z4jNMMnFAf[j82UdozJL1
R8
w1734276560
8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/ALU.v
FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/ALU.v
!i122 3679
L0 1 290
R12
R13
r1
!s85 0
31
R14
!s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/ALU.v|
!i113 0
R17
R4
n@a@l@u
vCLA
R7
!i10b 1
!s100 eQe7o8Z4XbV93VaUKihCi2
IYV?Z169;<VOWfhR6VVUf23
R8
R9
R10
R11
!i122 3678
L0 91 59
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R4
n@c@l@a
vdiv
R7
!i10b 1
!s100 0Xib<PSiGCdlE[=]_C<0T1
Id9dUzGIjlCGlIJY1g>;5^0
R8
w1734233195
8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/div_non_storing.v
FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/div_non_storing.v
!i122 3680
L0 1 214
R12
R13
r1
!s85 0
31
R14
!s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/div_non_storing.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/div_non_storing.v|
!i113 0
R17
R4
vFA
R7
!i10b 1
!s100 B7nATm=B8ZdzMWO[Q?LM<1
IYoF:RmeQmb;2UDzTYn?HW0
R8
R9
R10
R11
!i122 3678
L0 151 10
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R4
n@f@a
vmul
Z20 !s110 1734286978
!i10b 1
!s100 >@3172f:U89VFzah9]S;I2
IY>gjCz3A=AP3<iLf5Y9X21
R8
w1734286749
Z21 8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/mul_booth_mod.v
Z22 FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/mul_booth_mod.v
!i122 3681
L0 1 197
R12
R13
r1
!s85 0
31
R14
Z23 !s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/mul_booth_mod.v|
Z24 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/mul_booth_mod.v|
!i113 0
R17
R4
vmul_booth_mod
R18
!i10b 1
!s100 lj<CFXjMgz6TVQH>doL7l1
I^`1OIGiITWkAM5MzbK^UM2
R8
w1733540812
R21
R22
!i122 2687
Z25 L0 1 94
R12
R13
r1
!s85 0
31
R19
R23
R24
!i113 0
R17
R4
vmul_booth_mod_4bit
R18
!i10b 1
!s100 1:_42gEiR`im9_<il=84M1
I:5LhdMbO^mfa6k;g9BedA2
R8
w1732919447
8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/mul_booth_mod_4bit.v
FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/mul_booth_mod_4bit.v
!i122 2688
R25
R12
R13
r1
!s85 0
31
R19
!s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/mul_booth_mod_4bit.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/mul_booth_mod_4bit.v|
!i113 0
R17
R4
vmul_shl
R18
!i10b 1
!s100 8Jc3dZl`8I7Ea[n1DZXCD1
I[9IB9Kn>]S=mFg_Vb[m952
R8
w1732321763
8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/mul_shr_seq.v
FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/mul_shr_seq.v
!i122 2684
L0 1 63
R12
R13
r1
!s85 0
31
R19
!s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/mul_shr_seq.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/src/mul_shr_seq.v|
!i113 0
R17
R4
vmultiplier
!s110 1731714703
!i10b 1
!s100 [h^HmZM:W_Dlj]@3<H9Y^0
IZV3]ZRk<k^z75XL1PzZ8Q3
R8
w1731634325
8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/multiplier.v
FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/multiplier.v
!i122 265
L0 1 10
R12
R13
r1
!s85 0
31
!s108 1731714703.000000
!s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/multiplier.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/multiplier.v|
!i113 0
R17
R4
vread_file_example
!s110 1732927299
!i10b 1
!s100 NUfZJnZn`e0Lk<[TRn4ie2
IW];kHHW6SkGkXJ7l?FCH62
R8
w1731726941
Z26 8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_read.v
Z27 FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_read.v
!i122 1078
L0 29 19
R12
R13
r1
!s85 0
31
!s108 1732927299.000000
Z28 !s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_read.v|
Z29 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_read.v|
!i113 0
R17
R4
vtest_adder
R18
!i10b 1
!s100 ndN>1OY_]^SLH;6C`RS1I2
IYz7W:_[ABz8mg;lOh7W=z3
R8
w1732320109
8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_adder.v
FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_adder.v
!i122 2683
L0 1 107
R12
R13
r1
!s85 0
31
R19
!s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_adder.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_adder.v|
!i113 0
R17
R4
vtest_ALU
R20
!i10b 1
!s100 QeEIM=HOlAhRY1PNM?9`]0
IUm3bS@cBBBg]:kW7XMHmh3
R8
w1734286972
8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_ALU.v
FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_ALU.v
!i122 3682
L0 1 402
R12
R13
r1
!s85 0
31
Z30 !s108 1734286978.000000
!s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_ALU.v|
!i113 0
R17
R4
ntest_@a@l@u
vtest_fread
!s110 1731685244
!i10b 1
!s100 z26`6_zo;E:h=GeJEmB1z2
IIOBhJHXO6bjFE89<`oRYY1
R8
w1731685200
Z31 8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_readmem.v
Z32 FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_readmem.v
!i122 23
L0 1 25
R12
R13
r1
!s85 0
31
!s108 1731685244.000000
Z33 !s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_readmem.v|
Z34 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_readmem.v|
!i113 0
R17
R4
vtest_mul
!s110 1732923458
!i10b 1
!s100 T6e^UbbM@eMaD7i<n@[5V0
I3UaIfV_TfAKY3;gFJ78]K3
R8
w1732923454
Z35 8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_mul_div.v
Z36 FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_mul_div.v
!i122 878
L0 1 131
R12
R13
r1
!s85 0
31
!s108 1732923458.000000
Z37 !s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_mul_div.v|
Z38 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_mul_div.v|
!i113 0
R17
R4
vtest_mul_div
R18
!i10b 1
!s100 PQ8aARCD8^H@U[n2cfc>o2
IbITZOG0L<0PNW1_l=LinB1
R8
w1733589250
R35
R36
!i122 2689
L0 1 175
R12
R13
r1
!s85 0
31
R19
R37
R38
!i113 0
R17
R4
vtest_mul_shr_seq
!s110 1732326897
!i10b 1
!s100 o7;9b_>Om@K4O^Fm1C9:20
Io@QeAcKE>Kjcez_i@CK<@3
R8
w1732326893
8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_mul_shr_seq.v
FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_mul_shr_seq.v
!i122 825
L0 1 108
R12
R13
r1
!s85 0
31
!s108 1732326897.000000
!s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_mul_shr_seq.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_mul_shr_seq.v|
!i113 0
R17
R4
vtest_read
!s110 1733530473
!i10b 1
!s100 zEKn_gPoa>cY>=B:AK`MU0
I`HkoKh]]Y=zKK<[9G`Eo_2
R8
w1733528396
R26
R27
!i122 1236
L0 1 30
R12
R13
r1
!s85 0
31
!s108 1733530473.000000
R28
R29
!i113 0
R17
R4
vtest_readmem
!s110 1731683990
!i10b 1
!s100 6OM3GX<E4e>B7HJ@G[93<2
IhhYR7;B<QS4[f85ZQ9ebL0
R8
w1731681958
R31
R32
!i122 14
L0 1 13
R12
R13
r1
!s85 0
31
!s108 1731683990.000000
R33
R34
!i113 0
R17
R4
vtest_unit
R20
!i10b 1
!s100 ]8ajO4Df9dnjcd12k1V[@3
I0hZ?=4cYC7zHXBi_hRgU`3
R8
w1734275797
8K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_unit.v
FK:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_unit.v
!i122 3683
L0 1 304
R12
R13
r1
!s85 0
31
R30
!s107 K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_unit.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|K:/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/ALU/ALU_32_bit_signed/Test/test_unit.v|
!i113 0
R17
R4
