
test_SPI_F107.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037c8  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  080039ac  080039ac  000139ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a88  08003a88  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08003a88  08003a88  00013a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a90  08003a90  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a90  08003a90  00013a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a94  08003a94  00013a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08003a98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000130  20000078  08003b10  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a8  08003b10  000201a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008828  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001733  00000000  00000000  000288c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000878  00000000  00000000  0002a000  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007b0  00000000  00000000  0002a878  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001c981  00000000  00000000  0002b028  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006a29  00000000  00000000  000479a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009cfdb  00000000  00000000  0004e3d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000eb3ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028f4  00000000  00000000  000eb428  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000078 	.word	0x20000078
 8000200:	00000000 	.word	0x00000000
 8000204:	08003994 	.word	0x08003994

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000007c 	.word	0x2000007c
 8000220:	08003994 	.word	0x08003994

08000224 <__aeabi_uldivmod>:
 8000224:	b953      	cbnz	r3, 800023c <__aeabi_uldivmod+0x18>
 8000226:	b94a      	cbnz	r2, 800023c <__aeabi_uldivmod+0x18>
 8000228:	2900      	cmp	r1, #0
 800022a:	bf08      	it	eq
 800022c:	2800      	cmpeq	r0, #0
 800022e:	bf1c      	itt	ne
 8000230:	f04f 31ff 	movne.w	r1, #4294967295
 8000234:	f04f 30ff 	movne.w	r0, #4294967295
 8000238:	f000 b974 	b.w	8000524 <__aeabi_idiv0>
 800023c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000240:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000244:	f000 f806 	bl	8000254 <__udivmoddi4>
 8000248:	f8dd e004 	ldr.w	lr, [sp, #4]
 800024c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000250:	b004      	add	sp, #16
 8000252:	4770      	bx	lr

08000254 <__udivmoddi4>:
 8000254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000258:	468c      	mov	ip, r1
 800025a:	4604      	mov	r4, r0
 800025c:	9e08      	ldr	r6, [sp, #32]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d14b      	bne.n	80002fa <__udivmoddi4+0xa6>
 8000262:	428a      	cmp	r2, r1
 8000264:	4615      	mov	r5, r2
 8000266:	d967      	bls.n	8000338 <__udivmoddi4+0xe4>
 8000268:	fab2 f282 	clz	r2, r2
 800026c:	b14a      	cbz	r2, 8000282 <__udivmoddi4+0x2e>
 800026e:	f1c2 0720 	rsb	r7, r2, #32
 8000272:	fa01 f302 	lsl.w	r3, r1, r2
 8000276:	fa20 f707 	lsr.w	r7, r0, r7
 800027a:	4095      	lsls	r5, r2
 800027c:	ea47 0c03 	orr.w	ip, r7, r3
 8000280:	4094      	lsls	r4, r2
 8000282:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000286:	fbbc f7fe 	udiv	r7, ip, lr
 800028a:	fa1f f885 	uxth.w	r8, r5
 800028e:	fb0e c317 	mls	r3, lr, r7, ip
 8000292:	fb07 f908 	mul.w	r9, r7, r8
 8000296:	0c21      	lsrs	r1, r4, #16
 8000298:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800029c:	4599      	cmp	r9, r3
 800029e:	d909      	bls.n	80002b4 <__udivmoddi4+0x60>
 80002a0:	18eb      	adds	r3, r5, r3
 80002a2:	f107 31ff 	add.w	r1, r7, #4294967295
 80002a6:	f080 811c 	bcs.w	80004e2 <__udivmoddi4+0x28e>
 80002aa:	4599      	cmp	r9, r3
 80002ac:	f240 8119 	bls.w	80004e2 <__udivmoddi4+0x28e>
 80002b0:	3f02      	subs	r7, #2
 80002b2:	442b      	add	r3, r5
 80002b4:	eba3 0309 	sub.w	r3, r3, r9
 80002b8:	fbb3 f0fe 	udiv	r0, r3, lr
 80002bc:	fb0e 3310 	mls	r3, lr, r0, r3
 80002c0:	fb00 f108 	mul.w	r1, r0, r8
 80002c4:	b2a4      	uxth	r4, r4
 80002c6:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002ca:	42a1      	cmp	r1, r4
 80002cc:	d909      	bls.n	80002e2 <__udivmoddi4+0x8e>
 80002ce:	192c      	adds	r4, r5, r4
 80002d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80002d4:	f080 8107 	bcs.w	80004e6 <__udivmoddi4+0x292>
 80002d8:	42a1      	cmp	r1, r4
 80002da:	f240 8104 	bls.w	80004e6 <__udivmoddi4+0x292>
 80002de:	3802      	subs	r0, #2
 80002e0:	442c      	add	r4, r5
 80002e2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002e6:	2700      	movs	r7, #0
 80002e8:	1a64      	subs	r4, r4, r1
 80002ea:	b11e      	cbz	r6, 80002f4 <__udivmoddi4+0xa0>
 80002ec:	2300      	movs	r3, #0
 80002ee:	40d4      	lsrs	r4, r2
 80002f0:	e9c6 4300 	strd	r4, r3, [r6]
 80002f4:	4639      	mov	r1, r7
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0xbe>
 80002fe:	2e00      	cmp	r6, #0
 8000300:	f000 80ec 	beq.w	80004dc <__udivmoddi4+0x288>
 8000304:	2700      	movs	r7, #0
 8000306:	e9c6 0100 	strd	r0, r1, [r6]
 800030a:	4638      	mov	r0, r7
 800030c:	4639      	mov	r1, r7
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	fab3 f783 	clz	r7, r3
 8000316:	2f00      	cmp	r7, #0
 8000318:	d148      	bne.n	80003ac <__udivmoddi4+0x158>
 800031a:	428b      	cmp	r3, r1
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xd0>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 80fb 	bhi.w	800051a <__udivmoddi4+0x2c6>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb61 0303 	sbc.w	r3, r1, r3
 800032a:	2001      	movs	r0, #1
 800032c:	469c      	mov	ip, r3
 800032e:	2e00      	cmp	r6, #0
 8000330:	d0e0      	beq.n	80002f4 <__udivmoddi4+0xa0>
 8000332:	e9c6 4c00 	strd	r4, ip, [r6]
 8000336:	e7dd      	b.n	80002f4 <__udivmoddi4+0xa0>
 8000338:	b902      	cbnz	r2, 800033c <__udivmoddi4+0xe8>
 800033a:	deff      	udf	#255	; 0xff
 800033c:	fab2 f282 	clz	r2, r2
 8000340:	2a00      	cmp	r2, #0
 8000342:	f040 808f 	bne.w	8000464 <__udivmoddi4+0x210>
 8000346:	2701      	movs	r7, #1
 8000348:	1b49      	subs	r1, r1, r5
 800034a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800034e:	fa1f f985 	uxth.w	r9, r5
 8000352:	fbb1 fef8 	udiv	lr, r1, r8
 8000356:	fb08 111e 	mls	r1, r8, lr, r1
 800035a:	fb09 f00e 	mul.w	r0, r9, lr
 800035e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000362:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000366:	4298      	cmp	r0, r3
 8000368:	d907      	bls.n	800037a <__udivmoddi4+0x126>
 800036a:	18eb      	adds	r3, r5, r3
 800036c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x124>
 8000372:	4298      	cmp	r0, r3
 8000374:	f200 80cd 	bhi.w	8000512 <__udivmoddi4+0x2be>
 8000378:	468e      	mov	lr, r1
 800037a:	1a1b      	subs	r3, r3, r0
 800037c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000380:	fb08 3310 	mls	r3, r8, r0, r3
 8000384:	fb09 f900 	mul.w	r9, r9, r0
 8000388:	b2a4      	uxth	r4, r4
 800038a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800038e:	45a1      	cmp	r9, r4
 8000390:	d907      	bls.n	80003a2 <__udivmoddi4+0x14e>
 8000392:	192c      	adds	r4, r5, r4
 8000394:	f100 33ff 	add.w	r3, r0, #4294967295
 8000398:	d202      	bcs.n	80003a0 <__udivmoddi4+0x14c>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f200 80b6 	bhi.w	800050c <__udivmoddi4+0x2b8>
 80003a0:	4618      	mov	r0, r3
 80003a2:	eba4 0409 	sub.w	r4, r4, r9
 80003a6:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80003aa:	e79e      	b.n	80002ea <__udivmoddi4+0x96>
 80003ac:	f1c7 0520 	rsb	r5, r7, #32
 80003b0:	40bb      	lsls	r3, r7
 80003b2:	fa22 fc05 	lsr.w	ip, r2, r5
 80003b6:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ba:	fa21 f405 	lsr.w	r4, r1, r5
 80003be:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003c2:	fbb4 f9fe 	udiv	r9, r4, lr
 80003c6:	fa1f f88c 	uxth.w	r8, ip
 80003ca:	fb0e 4419 	mls	r4, lr, r9, r4
 80003ce:	fa20 f305 	lsr.w	r3, r0, r5
 80003d2:	40b9      	lsls	r1, r7
 80003d4:	fb09 fa08 	mul.w	sl, r9, r8
 80003d8:	4319      	orrs	r1, r3
 80003da:	0c0b      	lsrs	r3, r1, #16
 80003dc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e0:	45a2      	cmp	sl, r4
 80003e2:	fa02 f207 	lsl.w	r2, r2, r7
 80003e6:	fa00 f307 	lsl.w	r3, r0, r7
 80003ea:	d90b      	bls.n	8000404 <__udivmoddi4+0x1b0>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80003f4:	f080 8088 	bcs.w	8000508 <__udivmoddi4+0x2b4>
 80003f8:	45a2      	cmp	sl, r4
 80003fa:	f240 8085 	bls.w	8000508 <__udivmoddi4+0x2b4>
 80003fe:	f1a9 0902 	sub.w	r9, r9, #2
 8000402:	4464      	add	r4, ip
 8000404:	eba4 040a 	sub.w	r4, r4, sl
 8000408:	fbb4 f0fe 	udiv	r0, r4, lr
 800040c:	fb0e 4410 	mls	r4, lr, r0, r4
 8000410:	fb00 fa08 	mul.w	sl, r0, r8
 8000414:	b289      	uxth	r1, r1
 8000416:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800041a:	45a2      	cmp	sl, r4
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x1dc>
 800041e:	eb1c 0404 	adds.w	r4, ip, r4
 8000422:	f100 31ff 	add.w	r1, r0, #4294967295
 8000426:	d26b      	bcs.n	8000500 <__udivmoddi4+0x2ac>
 8000428:	45a2      	cmp	sl, r4
 800042a:	d969      	bls.n	8000500 <__udivmoddi4+0x2ac>
 800042c:	3802      	subs	r0, #2
 800042e:	4464      	add	r4, ip
 8000430:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000434:	fba0 8902 	umull	r8, r9, r0, r2
 8000438:	eba4 040a 	sub.w	r4, r4, sl
 800043c:	454c      	cmp	r4, r9
 800043e:	4641      	mov	r1, r8
 8000440:	46ce      	mov	lr, r9
 8000442:	d354      	bcc.n	80004ee <__udivmoddi4+0x29a>
 8000444:	d051      	beq.n	80004ea <__udivmoddi4+0x296>
 8000446:	2e00      	cmp	r6, #0
 8000448:	d069      	beq.n	800051e <__udivmoddi4+0x2ca>
 800044a:	1a5a      	subs	r2, r3, r1
 800044c:	eb64 040e 	sbc.w	r4, r4, lr
 8000450:	fa04 f505 	lsl.w	r5, r4, r5
 8000454:	fa22 f307 	lsr.w	r3, r2, r7
 8000458:	40fc      	lsrs	r4, r7
 800045a:	431d      	orrs	r5, r3
 800045c:	e9c6 5400 	strd	r5, r4, [r6]
 8000460:	2700      	movs	r7, #0
 8000462:	e747      	b.n	80002f4 <__udivmoddi4+0xa0>
 8000464:	4095      	lsls	r5, r2
 8000466:	f1c2 0320 	rsb	r3, r2, #32
 800046a:	fa21 f003 	lsr.w	r0, r1, r3
 800046e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000472:	fbb0 f7f8 	udiv	r7, r0, r8
 8000476:	fa1f f985 	uxth.w	r9, r5
 800047a:	fb08 0017 	mls	r0, r8, r7, r0
 800047e:	fa24 f303 	lsr.w	r3, r4, r3
 8000482:	4091      	lsls	r1, r2
 8000484:	fb07 fc09 	mul.w	ip, r7, r9
 8000488:	430b      	orrs	r3, r1
 800048a:	0c19      	lsrs	r1, r3, #16
 800048c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000490:	458c      	cmp	ip, r1
 8000492:	fa04 f402 	lsl.w	r4, r4, r2
 8000496:	d907      	bls.n	80004a8 <__udivmoddi4+0x254>
 8000498:	1869      	adds	r1, r5, r1
 800049a:	f107 30ff 	add.w	r0, r7, #4294967295
 800049e:	d231      	bcs.n	8000504 <__udivmoddi4+0x2b0>
 80004a0:	458c      	cmp	ip, r1
 80004a2:	d92f      	bls.n	8000504 <__udivmoddi4+0x2b0>
 80004a4:	3f02      	subs	r7, #2
 80004a6:	4429      	add	r1, r5
 80004a8:	eba1 010c 	sub.w	r1, r1, ip
 80004ac:	fbb1 f0f8 	udiv	r0, r1, r8
 80004b0:	fb08 1c10 	mls	ip, r8, r0, r1
 80004b4:	fb00 fe09 	mul.w	lr, r0, r9
 80004b8:	b299      	uxth	r1, r3
 80004ba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004be:	458e      	cmp	lr, r1
 80004c0:	d907      	bls.n	80004d2 <__udivmoddi4+0x27e>
 80004c2:	1869      	adds	r1, r5, r1
 80004c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c8:	d218      	bcs.n	80004fc <__udivmoddi4+0x2a8>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d916      	bls.n	80004fc <__udivmoddi4+0x2a8>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4429      	add	r1, r5
 80004d2:	eba1 010e 	sub.w	r1, r1, lr
 80004d6:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004da:	e73a      	b.n	8000352 <__udivmoddi4+0xfe>
 80004dc:	4637      	mov	r7, r6
 80004de:	4630      	mov	r0, r6
 80004e0:	e708      	b.n	80002f4 <__udivmoddi4+0xa0>
 80004e2:	460f      	mov	r7, r1
 80004e4:	e6e6      	b.n	80002b4 <__udivmoddi4+0x60>
 80004e6:	4618      	mov	r0, r3
 80004e8:	e6fb      	b.n	80002e2 <__udivmoddi4+0x8e>
 80004ea:	4543      	cmp	r3, r8
 80004ec:	d2ab      	bcs.n	8000446 <__udivmoddi4+0x1f2>
 80004ee:	ebb8 0102 	subs.w	r1, r8, r2
 80004f2:	eb69 020c 	sbc.w	r2, r9, ip
 80004f6:	3801      	subs	r0, #1
 80004f8:	4696      	mov	lr, r2
 80004fa:	e7a4      	b.n	8000446 <__udivmoddi4+0x1f2>
 80004fc:	4618      	mov	r0, r3
 80004fe:	e7e8      	b.n	80004d2 <__udivmoddi4+0x27e>
 8000500:	4608      	mov	r0, r1
 8000502:	e795      	b.n	8000430 <__udivmoddi4+0x1dc>
 8000504:	4607      	mov	r7, r0
 8000506:	e7cf      	b.n	80004a8 <__udivmoddi4+0x254>
 8000508:	4681      	mov	r9, r0
 800050a:	e77b      	b.n	8000404 <__udivmoddi4+0x1b0>
 800050c:	3802      	subs	r0, #2
 800050e:	442c      	add	r4, r5
 8000510:	e747      	b.n	80003a2 <__udivmoddi4+0x14e>
 8000512:	f1ae 0e02 	sub.w	lr, lr, #2
 8000516:	442b      	add	r3, r5
 8000518:	e72f      	b.n	800037a <__udivmoddi4+0x126>
 800051a:	4638      	mov	r0, r7
 800051c:	e707      	b.n	800032e <__udivmoddi4+0xda>
 800051e:	4637      	mov	r7, r6
 8000520:	e6e8      	b.n	80002f4 <__udivmoddi4+0xa0>
 8000522:	bf00      	nop

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052c:	f000 fbc8 	bl	8000cc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000530:	f000 f844 	bl	80005bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000534:	f000 f918 	bl	8000768 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000538:	f000 f882 	bl	8000640 <MX_SPI1_Init>
  MX_SPI2_Init();
 800053c:	f000 f8b6 	bl	80006ac <MX_SPI2_Init>
  MX_UART4_Init();
 8000540:	f000 f8e8 	bl	8000714 <MX_UART4_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
	{
	  //HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Size, Timeout)
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,0);
 8000544:	2200      	movs	r2, #0
 8000546:	2110      	movs	r1, #16
 8000548:	4815      	ldr	r0, [pc, #84]	; (80005a0 <main+0x78>)
 800054a:	f000 fe7b 	bl	8001244 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi1, SPI1_Buff_Tx[0],1,100);
 800054e:	4b15      	ldr	r3, [pc, #84]	; (80005a4 <main+0x7c>)
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	4619      	mov	r1, r3
 8000554:	2364      	movs	r3, #100	; 0x64
 8000556:	2201      	movs	r2, #1
 8000558:	4813      	ldr	r0, [pc, #76]	; (80005a8 <main+0x80>)
 800055a:	f001 fc38 	bl	8001dce <HAL_SPI_Transmit>
	  HAL_SPI_Receive(&hspi2,SPI2_Buff_Rx[0],1, 100);
 800055e:	4b13      	ldr	r3, [pc, #76]	; (80005ac <main+0x84>)
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	4619      	mov	r1, r3
 8000564:	2364      	movs	r3, #100	; 0x64
 8000566:	2201      	movs	r2, #1
 8000568:	4811      	ldr	r0, [pc, #68]	; (80005b0 <main+0x88>)
 800056a:	f001 fd64 	bl	8002036 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,1);
 800056e:	2201      	movs	r2, #1
 8000570:	2110      	movs	r1, #16
 8000572:	480b      	ldr	r0, [pc, #44]	; (80005a0 <main+0x78>)
 8000574:	f000 fe66 	bl	8001244 <HAL_GPIO_WritePin>
	 // if(HAL_SPI_Receive(&hspi2,&SPI2_Buff_Rx,10, 100)==HAL_OK)
	  printf(" %d;%d\r\n",SPI2_Buff_Rx[0],SPI1_Buff_Tx[0]);
 8000578:	4b0c      	ldr	r3, [pc, #48]	; (80005ac <main+0x84>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	4619      	mov	r1, r3
 800057e:	4b09      	ldr	r3, [pc, #36]	; (80005a4 <main+0x7c>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	461a      	mov	r2, r3
 8000584:	480b      	ldr	r0, [pc, #44]	; (80005b4 <main+0x8c>)
 8000586:	f002 fb17 	bl	8002bb8 <iprintf>
//	  {
//			printf(" %d\r\n",SPI2_Buff_Rx[0]);
//
//	  }

		HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);
 800058a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800058e:	480a      	ldr	r0, [pc, #40]	; (80005b8 <main+0x90>)
 8000590:	f000 fe70 	bl	8001274 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8000594:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000598:	f000 fbf4 	bl	8000d84 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,0);
 800059c:	e7d2      	b.n	8000544 <main+0x1c>
 800059e:	bf00      	nop
 80005a0:	40010800 	.word	0x40010800
 80005a4:	20000000 	.word	0x20000000
 80005a8:	20000138 	.word	0x20000138
 80005ac:	20000198 	.word	0x20000198
 80005b0:	200000a0 	.word	0x200000a0
 80005b4:	080039ac 	.word	0x080039ac
 80005b8:	40011800 	.word	0x40011800

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b094      	sub	sp, #80	; 0x50
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 0318 	add.w	r3, r7, #24
 80005c6:	2238      	movs	r2, #56	; 0x38
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f002 faec 	bl	8002ba8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	1d3b      	adds	r3, r7, #4
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	605a      	str	r2, [r3, #4]
 80005d8:	609a      	str	r2, [r3, #8]
 80005da:	60da      	str	r2, [r3, #12]
 80005dc:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005de:	2302      	movs	r3, #2
 80005e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005e2:	2301      	movs	r3, #1
 80005e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005e6:	2310      	movs	r3, #16
 80005e8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005ea:	2300      	movs	r3, #0
 80005ec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 80005ee:	2300      	movs	r3, #0
 80005f0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005f2:	f107 0318 	add.w	r3, r7, #24
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 fe54 	bl	80012a4 <HAL_RCC_OscConfig>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <SystemClock_Config+0x4a>
  {
    Error_Handler();
 8000602:	f000 f92f 	bl	8000864 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000606:	230f      	movs	r3, #15
 8000608:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800060a:	2300      	movs	r3, #0
 800060c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800060e:	2300      	movs	r3, #0
 8000610:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000612:	2300      	movs	r3, #0
 8000614:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000616:	2300      	movs	r3, #0
 8000618:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800061a:	1d3b      	adds	r3, r7, #4
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f001 f956 	bl	80018d0 <HAL_RCC_ClockConfig>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800062a:	f000 f91b 	bl	8000864 <Error_Handler>
  }
  /** Configure the Systick interrupt time 
  */
  __HAL_RCC_PLLI2S_ENABLE();
 800062e:	4b03      	ldr	r3, [pc, #12]	; (800063c <SystemClock_Config+0x80>)
 8000630:	2201      	movs	r2, #1
 8000632:	601a      	str	r2, [r3, #0]
}
 8000634:	bf00      	nop
 8000636:	3750      	adds	r7, #80	; 0x50
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	42420070 	.word	0x42420070

08000640 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000644:	4b17      	ldr	r3, [pc, #92]	; (80006a4 <MX_SPI1_Init+0x64>)
 8000646:	4a18      	ldr	r2, [pc, #96]	; (80006a8 <MX_SPI1_Init+0x68>)
 8000648:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800064a:	4b16      	ldr	r3, [pc, #88]	; (80006a4 <MX_SPI1_Init+0x64>)
 800064c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000650:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000652:	4b14      	ldr	r3, [pc, #80]	; (80006a4 <MX_SPI1_Init+0x64>)
 8000654:	2200      	movs	r2, #0
 8000656:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000658:	4b12      	ldr	r3, [pc, #72]	; (80006a4 <MX_SPI1_Init+0x64>)
 800065a:	2200      	movs	r2, #0
 800065c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800065e:	4b11      	ldr	r3, [pc, #68]	; (80006a4 <MX_SPI1_Init+0x64>)
 8000660:	2200      	movs	r2, #0
 8000662:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000664:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <MX_SPI1_Init+0x64>)
 8000666:	2200      	movs	r2, #0
 8000668:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800066a:	4b0e      	ldr	r3, [pc, #56]	; (80006a4 <MX_SPI1_Init+0x64>)
 800066c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000670:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000672:	4b0c      	ldr	r3, [pc, #48]	; (80006a4 <MX_SPI1_Init+0x64>)
 8000674:	2210      	movs	r2, #16
 8000676:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000678:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <MX_SPI1_Init+0x64>)
 800067a:	2200      	movs	r2, #0
 800067c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <MX_SPI1_Init+0x64>)
 8000680:	2200      	movs	r2, #0
 8000682:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000684:	4b07      	ldr	r3, [pc, #28]	; (80006a4 <MX_SPI1_Init+0x64>)
 8000686:	2200      	movs	r2, #0
 8000688:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800068a:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <MX_SPI1_Init+0x64>)
 800068c:	220a      	movs	r2, #10
 800068e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000690:	4804      	ldr	r0, [pc, #16]	; (80006a4 <MX_SPI1_Init+0x64>)
 8000692:	f001 fb3b 	bl	8001d0c <HAL_SPI_Init>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800069c:	f000 f8e2 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006a0:	bf00      	nop
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000138 	.word	0x20000138
 80006a8:	40013000 	.word	0x40013000

080006ac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80006b0:	4b16      	ldr	r3, [pc, #88]	; (800070c <MX_SPI2_Init+0x60>)
 80006b2:	4a17      	ldr	r2, [pc, #92]	; (8000710 <MX_SPI2_Init+0x64>)
 80006b4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80006b6:	4b15      	ldr	r3, [pc, #84]	; (800070c <MX_SPI2_Init+0x60>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80006bc:	4b13      	ldr	r3, [pc, #76]	; (800070c <MX_SPI2_Init+0x60>)
 80006be:	2200      	movs	r2, #0
 80006c0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80006c2:	4b12      	ldr	r3, [pc, #72]	; (800070c <MX_SPI2_Init+0x60>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006c8:	4b10      	ldr	r3, [pc, #64]	; (800070c <MX_SPI2_Init+0x60>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006ce:	4b0f      	ldr	r3, [pc, #60]	; (800070c <MX_SPI2_Init+0x60>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80006d4:	4b0d      	ldr	r3, [pc, #52]	; (800070c <MX_SPI2_Init+0x60>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80006da:	4b0c      	ldr	r3, [pc, #48]	; (800070c <MX_SPI2_Init+0x60>)
 80006dc:	2210      	movs	r2, #16
 80006de:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006e0:	4b0a      	ldr	r3, [pc, #40]	; (800070c <MX_SPI2_Init+0x60>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80006e6:	4b09      	ldr	r3, [pc, #36]	; (800070c <MX_SPI2_Init+0x60>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006ec:	4b07      	ldr	r3, [pc, #28]	; (800070c <MX_SPI2_Init+0x60>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80006f2:	4b06      	ldr	r3, [pc, #24]	; (800070c <MX_SPI2_Init+0x60>)
 80006f4:	220a      	movs	r2, #10
 80006f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80006f8:	4804      	ldr	r0, [pc, #16]	; (800070c <MX_SPI2_Init+0x60>)
 80006fa:	f001 fb07 	bl	8001d0c <HAL_SPI_Init>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_SPI2_Init+0x5c>
  {
    Error_Handler();
 8000704:	f000 f8ae 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}
 800070c:	200000a0 	.word	0x200000a0
 8000710:	40003800 	.word	0x40003800

08000714 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000718:	4b11      	ldr	r3, [pc, #68]	; (8000760 <MX_UART4_Init+0x4c>)
 800071a:	4a12      	ldr	r2, [pc, #72]	; (8000764 <MX_UART4_Init+0x50>)
 800071c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800071e:	4b10      	ldr	r3, [pc, #64]	; (8000760 <MX_UART4_Init+0x4c>)
 8000720:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000724:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000726:	4b0e      	ldr	r3, [pc, #56]	; (8000760 <MX_UART4_Init+0x4c>)
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800072c:	4b0c      	ldr	r3, [pc, #48]	; (8000760 <MX_UART4_Init+0x4c>)
 800072e:	2200      	movs	r2, #0
 8000730:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000732:	4b0b      	ldr	r3, [pc, #44]	; (8000760 <MX_UART4_Init+0x4c>)
 8000734:	2200      	movs	r2, #0
 8000736:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000738:	4b09      	ldr	r3, [pc, #36]	; (8000760 <MX_UART4_Init+0x4c>)
 800073a:	220c      	movs	r2, #12
 800073c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800073e:	4b08      	ldr	r3, [pc, #32]	; (8000760 <MX_UART4_Init+0x4c>)
 8000740:	2200      	movs	r2, #0
 8000742:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000744:	4b06      	ldr	r3, [pc, #24]	; (8000760 <MX_UART4_Init+0x4c>)
 8000746:	2200      	movs	r2, #0
 8000748:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800074a:	4805      	ldr	r0, [pc, #20]	; (8000760 <MX_UART4_Init+0x4c>)
 800074c:	f001 fff8 	bl	8002740 <HAL_UART_Init>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000756:	f000 f885 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800075a:	bf00      	nop
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	200000f8 	.word	0x200000f8
 8000764:	40004c00 	.word	0x40004c00

08000768 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b088      	sub	sp, #32
 800076c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076e:	f107 0310 	add.w	r3, r7, #16
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	605a      	str	r2, [r3, #4]
 8000778:	609a      	str	r2, [r3, #8]
 800077a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077c:	4b2d      	ldr	r3, [pc, #180]	; (8000834 <MX_GPIO_Init+0xcc>)
 800077e:	699b      	ldr	r3, [r3, #24]
 8000780:	4a2c      	ldr	r2, [pc, #176]	; (8000834 <MX_GPIO_Init+0xcc>)
 8000782:	f043 0304 	orr.w	r3, r3, #4
 8000786:	6193      	str	r3, [r2, #24]
 8000788:	4b2a      	ldr	r3, [pc, #168]	; (8000834 <MX_GPIO_Init+0xcc>)
 800078a:	699b      	ldr	r3, [r3, #24]
 800078c:	f003 0304 	and.w	r3, r3, #4
 8000790:	60fb      	str	r3, [r7, #12]
 8000792:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000794:	4b27      	ldr	r3, [pc, #156]	; (8000834 <MX_GPIO_Init+0xcc>)
 8000796:	699b      	ldr	r3, [r3, #24]
 8000798:	4a26      	ldr	r2, [pc, #152]	; (8000834 <MX_GPIO_Init+0xcc>)
 800079a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800079e:	6193      	str	r3, [r2, #24]
 80007a0:	4b24      	ldr	r3, [pc, #144]	; (8000834 <MX_GPIO_Init+0xcc>)
 80007a2:	699b      	ldr	r3, [r3, #24]
 80007a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007a8:	60bb      	str	r3, [r7, #8]
 80007aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ac:	4b21      	ldr	r3, [pc, #132]	; (8000834 <MX_GPIO_Init+0xcc>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	4a20      	ldr	r2, [pc, #128]	; (8000834 <MX_GPIO_Init+0xcc>)
 80007b2:	f043 0308 	orr.w	r3, r3, #8
 80007b6:	6193      	str	r3, [r2, #24]
 80007b8:	4b1e      	ldr	r3, [pc, #120]	; (8000834 <MX_GPIO_Init+0xcc>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	f003 0308 	and.w	r3, r3, #8
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c4:	4b1b      	ldr	r3, [pc, #108]	; (8000834 <MX_GPIO_Init+0xcc>)
 80007c6:	699b      	ldr	r3, [r3, #24]
 80007c8:	4a1a      	ldr	r2, [pc, #104]	; (8000834 <MX_GPIO_Init+0xcc>)
 80007ca:	f043 0310 	orr.w	r3, r3, #16
 80007ce:	6193      	str	r3, [r2, #24]
 80007d0:	4b18      	ldr	r3, [pc, #96]	; (8000834 <MX_GPIO_Init+0xcc>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	f003 0310 	and.w	r3, r3, #16
 80007d8:	603b      	str	r3, [r7, #0]
 80007da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80007dc:	2201      	movs	r2, #1
 80007de:	2110      	movs	r1, #16
 80007e0:	4815      	ldr	r0, [pc, #84]	; (8000838 <MX_GPIO_Init+0xd0>)
 80007e2:	f000 fd2f 	bl	8001244 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 80007e6:	2200      	movs	r2, #0
 80007e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007ec:	4813      	ldr	r0, [pc, #76]	; (800083c <MX_GPIO_Init+0xd4>)
 80007ee:	f000 fd29 	bl	8001244 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80007f2:	2310      	movs	r3, #16
 80007f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f6:	2301      	movs	r3, #1
 80007f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007fe:	2303      	movs	r3, #3
 8000800:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000802:	f107 0310 	add.w	r3, r7, #16
 8000806:	4619      	mov	r1, r3
 8000808:	480b      	ldr	r0, [pc, #44]	; (8000838 <MX_GPIO_Init+0xd0>)
 800080a:	f000 fbc1 	bl	8000f90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800080e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000812:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000814:	2301      	movs	r3, #1
 8000816:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081c:	2302      	movs	r3, #2
 800081e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000820:	f107 0310 	add.w	r3, r7, #16
 8000824:	4619      	mov	r1, r3
 8000826:	4805      	ldr	r0, [pc, #20]	; (800083c <MX_GPIO_Init+0xd4>)
 8000828:	f000 fbb2 	bl	8000f90 <HAL_GPIO_Init>

}
 800082c:	bf00      	nop
 800082e:	3720      	adds	r7, #32
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	40021000 	.word	0x40021000
 8000838:	40010800 	.word	0x40010800
 800083c:	40011800 	.word	0x40011800

08000840 <__io_putchar>:
#else
 #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

PUTCHAR_PROTOTYPE
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 /* Place your implementation of fputc here */
 /* e.g. write a character to the USART */
 HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, 100);
 8000848:	1d39      	adds	r1, r7, #4
 800084a:	2364      	movs	r3, #100	; 0x64
 800084c:	2201      	movs	r2, #1
 800084e:	4804      	ldr	r0, [pc, #16]	; (8000860 <__io_putchar+0x20>)
 8000850:	f001 ffc3 	bl	80027da <HAL_UART_Transmit>
 return ch;
 8000854:	687b      	ldr	r3, [r7, #4]
}
 8000856:	4618      	mov	r0, r3
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	200000f8 	.word	0x200000f8

08000864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000868:	bf00      	nop
 800086a:	46bd      	mov	sp, r7
 800086c:	bc80      	pop	{r7}
 800086e:	4770      	bx	lr

08000870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000870:	b480      	push	{r7}
 8000872:	b085      	sub	sp, #20
 8000874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000876:	4b15      	ldr	r3, [pc, #84]	; (80008cc <HAL_MspInit+0x5c>)
 8000878:	699b      	ldr	r3, [r3, #24]
 800087a:	4a14      	ldr	r2, [pc, #80]	; (80008cc <HAL_MspInit+0x5c>)
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	6193      	str	r3, [r2, #24]
 8000882:	4b12      	ldr	r3, [pc, #72]	; (80008cc <HAL_MspInit+0x5c>)
 8000884:	699b      	ldr	r3, [r3, #24]
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	60bb      	str	r3, [r7, #8]
 800088c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800088e:	4b0f      	ldr	r3, [pc, #60]	; (80008cc <HAL_MspInit+0x5c>)
 8000890:	69db      	ldr	r3, [r3, #28]
 8000892:	4a0e      	ldr	r2, [pc, #56]	; (80008cc <HAL_MspInit+0x5c>)
 8000894:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000898:	61d3      	str	r3, [r2, #28]
 800089a:	4b0c      	ldr	r3, [pc, #48]	; (80008cc <HAL_MspInit+0x5c>)
 800089c:	69db      	ldr	r3, [r3, #28]
 800089e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80008a6:	4b0a      	ldr	r3, [pc, #40]	; (80008d0 <HAL_MspInit+0x60>)
 80008a8:	685b      	ldr	r3, [r3, #4]
 80008aa:	60fb      	str	r3, [r7, #12]
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	4a04      	ldr	r2, [pc, #16]	; (80008d0 <HAL_MspInit+0x60>)
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c2:	bf00      	nop
 80008c4:	3714      	adds	r7, #20
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bc80      	pop	{r7}
 80008ca:	4770      	bx	lr
 80008cc:	40021000 	.word	0x40021000
 80008d0:	40010000 	.word	0x40010000

080008d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b08a      	sub	sp, #40	; 0x28
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008dc:	f107 0318 	add.w	r3, r7, #24
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4a37      	ldr	r2, [pc, #220]	; (80009cc <HAL_SPI_MspInit+0xf8>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d130      	bne.n	8000956 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008f4:	4b36      	ldr	r3, [pc, #216]	; (80009d0 <HAL_SPI_MspInit+0xfc>)
 80008f6:	699b      	ldr	r3, [r3, #24]
 80008f8:	4a35      	ldr	r2, [pc, #212]	; (80009d0 <HAL_SPI_MspInit+0xfc>)
 80008fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80008fe:	6193      	str	r3, [r2, #24]
 8000900:	4b33      	ldr	r3, [pc, #204]	; (80009d0 <HAL_SPI_MspInit+0xfc>)
 8000902:	699b      	ldr	r3, [r3, #24]
 8000904:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000908:	617b      	str	r3, [r7, #20]
 800090a:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800090c:	4b30      	ldr	r3, [pc, #192]	; (80009d0 <HAL_SPI_MspInit+0xfc>)
 800090e:	699b      	ldr	r3, [r3, #24]
 8000910:	4a2f      	ldr	r2, [pc, #188]	; (80009d0 <HAL_SPI_MspInit+0xfc>)
 8000912:	f043 0304 	orr.w	r3, r3, #4
 8000916:	6193      	str	r3, [r2, #24]
 8000918:	4b2d      	ldr	r3, [pc, #180]	; (80009d0 <HAL_SPI_MspInit+0xfc>)
 800091a:	699b      	ldr	r3, [r3, #24]
 800091c:	f003 0304 	and.w	r3, r3, #4
 8000920:	613b      	str	r3, [r7, #16]
 8000922:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000924:	23a0      	movs	r3, #160	; 0xa0
 8000926:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000928:	2302      	movs	r3, #2
 800092a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800092c:	2303      	movs	r3, #3
 800092e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000930:	f107 0318 	add.w	r3, r7, #24
 8000934:	4619      	mov	r1, r3
 8000936:	4827      	ldr	r0, [pc, #156]	; (80009d4 <HAL_SPI_MspInit+0x100>)
 8000938:	f000 fb2a 	bl	8000f90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800093c:	2340      	movs	r3, #64	; 0x40
 800093e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000940:	2300      	movs	r3, #0
 8000942:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000948:	f107 0318 	add.w	r3, r7, #24
 800094c:	4619      	mov	r1, r3
 800094e:	4821      	ldr	r0, [pc, #132]	; (80009d4 <HAL_SPI_MspInit+0x100>)
 8000950:	f000 fb1e 	bl	8000f90 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000954:	e036      	b.n	80009c4 <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a1f      	ldr	r2, [pc, #124]	; (80009d8 <HAL_SPI_MspInit+0x104>)
 800095c:	4293      	cmp	r3, r2
 800095e:	d131      	bne.n	80009c4 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000960:	4b1b      	ldr	r3, [pc, #108]	; (80009d0 <HAL_SPI_MspInit+0xfc>)
 8000962:	69db      	ldr	r3, [r3, #28]
 8000964:	4a1a      	ldr	r2, [pc, #104]	; (80009d0 <HAL_SPI_MspInit+0xfc>)
 8000966:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800096a:	61d3      	str	r3, [r2, #28]
 800096c:	4b18      	ldr	r3, [pc, #96]	; (80009d0 <HAL_SPI_MspInit+0xfc>)
 800096e:	69db      	ldr	r3, [r3, #28]
 8000970:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000974:	60fb      	str	r3, [r7, #12]
 8000976:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000978:	4b15      	ldr	r3, [pc, #84]	; (80009d0 <HAL_SPI_MspInit+0xfc>)
 800097a:	699b      	ldr	r3, [r3, #24]
 800097c:	4a14      	ldr	r2, [pc, #80]	; (80009d0 <HAL_SPI_MspInit+0xfc>)
 800097e:	f043 0308 	orr.w	r3, r3, #8
 8000982:	6193      	str	r3, [r2, #24]
 8000984:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <HAL_SPI_MspInit+0xfc>)
 8000986:	699b      	ldr	r3, [r3, #24]
 8000988:	f003 0308 	and.w	r3, r3, #8
 800098c:	60bb      	str	r3, [r7, #8]
 800098e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000990:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8000994:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000996:	2300      	movs	r3, #0
 8000998:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800099e:	f107 0318 	add.w	r3, r7, #24
 80009a2:	4619      	mov	r1, r3
 80009a4:	480d      	ldr	r0, [pc, #52]	; (80009dc <HAL_SPI_MspInit+0x108>)
 80009a6:	f000 faf3 	bl	8000f90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80009aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80009ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b0:	2302      	movs	r3, #2
 80009b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009b4:	2303      	movs	r3, #3
 80009b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b8:	f107 0318 	add.w	r3, r7, #24
 80009bc:	4619      	mov	r1, r3
 80009be:	4807      	ldr	r0, [pc, #28]	; (80009dc <HAL_SPI_MspInit+0x108>)
 80009c0:	f000 fae6 	bl	8000f90 <HAL_GPIO_Init>
}
 80009c4:	bf00      	nop
 80009c6:	3728      	adds	r7, #40	; 0x28
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40013000 	.word	0x40013000
 80009d0:	40021000 	.word	0x40021000
 80009d4:	40010800 	.word	0x40010800
 80009d8:	40003800 	.word	0x40003800
 80009dc:	40010c00 	.word	0x40010c00

080009e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b088      	sub	sp, #32
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e8:	f107 0310 	add.w	r3, r7, #16
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
 80009f0:	605a      	str	r2, [r3, #4]
 80009f2:	609a      	str	r2, [r3, #8]
 80009f4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART4)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a1c      	ldr	r2, [pc, #112]	; (8000a6c <HAL_UART_MspInit+0x8c>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d131      	bne.n	8000a64 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000a00:	4b1b      	ldr	r3, [pc, #108]	; (8000a70 <HAL_UART_MspInit+0x90>)
 8000a02:	69db      	ldr	r3, [r3, #28]
 8000a04:	4a1a      	ldr	r2, [pc, #104]	; (8000a70 <HAL_UART_MspInit+0x90>)
 8000a06:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000a0a:	61d3      	str	r3, [r2, #28]
 8000a0c:	4b18      	ldr	r3, [pc, #96]	; (8000a70 <HAL_UART_MspInit+0x90>)
 8000a0e:	69db      	ldr	r3, [r3, #28]
 8000a10:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000a14:	60fb      	str	r3, [r7, #12]
 8000a16:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a18:	4b15      	ldr	r3, [pc, #84]	; (8000a70 <HAL_UART_MspInit+0x90>)
 8000a1a:	699b      	ldr	r3, [r3, #24]
 8000a1c:	4a14      	ldr	r2, [pc, #80]	; (8000a70 <HAL_UART_MspInit+0x90>)
 8000a1e:	f043 0310 	orr.w	r3, r3, #16
 8000a22:	6193      	str	r3, [r2, #24]
 8000a24:	4b12      	ldr	r3, [pc, #72]	; (8000a70 <HAL_UART_MspInit+0x90>)
 8000a26:	699b      	ldr	r3, [r3, #24]
 8000a28:	f003 0310 	and.w	r3, r3, #16
 8000a2c:	60bb      	str	r3, [r7, #8]
 8000a2e:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a36:	2302      	movs	r3, #2
 8000a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a3a:	2303      	movs	r3, #3
 8000a3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a3e:	f107 0310 	add.w	r3, r7, #16
 8000a42:	4619      	mov	r1, r3
 8000a44:	480b      	ldr	r0, [pc, #44]	; (8000a74 <HAL_UART_MspInit+0x94>)
 8000a46:	f000 faa3 	bl	8000f90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000a4a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a50:	2300      	movs	r3, #0
 8000a52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	2300      	movs	r3, #0
 8000a56:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a58:	f107 0310 	add.w	r3, r7, #16
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4805      	ldr	r0, [pc, #20]	; (8000a74 <HAL_UART_MspInit+0x94>)
 8000a60:	f000 fa96 	bl	8000f90 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8000a64:	bf00      	nop
 8000a66:	3720      	adds	r7, #32
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40004c00 	.word	0x40004c00
 8000a70:	40021000 	.word	0x40021000
 8000a74:	40011000 	.word	0x40011000

08000a78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bc80      	pop	{r7}
 8000a82:	4770      	bx	lr

08000a84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <HardFault_Handler+0x4>

08000a8a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a8e:	e7fe      	b.n	8000a8e <MemManage_Handler+0x4>

08000a90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a94:	e7fe      	b.n	8000a94 <BusFault_Handler+0x4>

08000a96 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a96:	b480      	push	{r7}
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a9a:	e7fe      	b.n	8000a9a <UsageFault_Handler+0x4>

08000a9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bc80      	pop	{r7}
 8000aa6:	4770      	bx	lr

08000aa8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aac:	bf00      	nop
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bc80      	pop	{r7}
 8000ab2:	4770      	bx	lr

08000ab4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ab8:	bf00      	nop
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bc80      	pop	{r7}
 8000abe:	4770      	bx	lr

08000ac0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ac4:	f000 f942 	bl	8000d4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ac8:	bf00      	nop
 8000aca:	bd80      	pop	{r7, pc}

08000acc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60f8      	str	r0, [r7, #12]
 8000ad4:	60b9      	str	r1, [r7, #8]
 8000ad6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad8:	2300      	movs	r3, #0
 8000ada:	617b      	str	r3, [r7, #20]
 8000adc:	e00a      	b.n	8000af4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000ade:	f3af 8000 	nop.w
 8000ae2:	4601      	mov	r1, r0
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	1c5a      	adds	r2, r3, #1
 8000ae8:	60ba      	str	r2, [r7, #8]
 8000aea:	b2ca      	uxtb	r2, r1
 8000aec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	3301      	adds	r3, #1
 8000af2:	617b      	str	r3, [r7, #20]
 8000af4:	697a      	ldr	r2, [r7, #20]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	dbf0      	blt.n	8000ade <_read+0x12>
	}

return len;
 8000afc:	687b      	ldr	r3, [r7, #4]
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	3718      	adds	r7, #24
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b086      	sub	sp, #24
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	60f8      	str	r0, [r7, #12]
 8000b0e:	60b9      	str	r1, [r7, #8]
 8000b10:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b12:	2300      	movs	r3, #0
 8000b14:	617b      	str	r3, [r7, #20]
 8000b16:	e009      	b.n	8000b2c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	1c5a      	adds	r2, r3, #1
 8000b1c:	60ba      	str	r2, [r7, #8]
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff fe8d 	bl	8000840 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	3301      	adds	r3, #1
 8000b2a:	617b      	str	r3, [r7, #20]
 8000b2c:	697a      	ldr	r2, [r7, #20]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	429a      	cmp	r2, r3
 8000b32:	dbf1      	blt.n	8000b18 <_write+0x12>
	}
	return len;
 8000b34:	687b      	ldr	r3, [r7, #4]
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	3718      	adds	r7, #24
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <_close>:

int _close(int file)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	b083      	sub	sp, #12
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	6078      	str	r0, [r7, #4]
	return -1;
 8000b46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	370c      	adds	r7, #12
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bc80      	pop	{r7}
 8000b52:	4770      	bx	lr

08000b54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b64:	605a      	str	r2, [r3, #4]
	return 0;
 8000b66:	2300      	movs	r3, #0
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	370c      	adds	r7, #12
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bc80      	pop	{r7}
 8000b70:	4770      	bx	lr

08000b72 <_isatty>:

int _isatty(int file)
{
 8000b72:	b480      	push	{r7}
 8000b74:	b083      	sub	sp, #12
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
	return 1;
 8000b7a:	2301      	movs	r3, #1
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	370c      	adds	r7, #12
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bc80      	pop	{r7}
 8000b84:	4770      	bx	lr

08000b86 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b86:	b480      	push	{r7}
 8000b88:	b085      	sub	sp, #20
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	60f8      	str	r0, [r7, #12]
 8000b8e:	60b9      	str	r1, [r7, #8]
 8000b90:	607a      	str	r2, [r7, #4]
	return 0;
 8000b92:	2300      	movs	r3, #0
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	3714      	adds	r7, #20
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bc80      	pop	{r7}
 8000b9c:	4770      	bx	lr
	...

08000ba0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000ba8:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <_sbrk+0x50>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d102      	bne.n	8000bb6 <_sbrk+0x16>
		heap_end = &end;
 8000bb0:	4b0f      	ldr	r3, [pc, #60]	; (8000bf0 <_sbrk+0x50>)
 8000bb2:	4a10      	ldr	r2, [pc, #64]	; (8000bf4 <_sbrk+0x54>)
 8000bb4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <_sbrk+0x50>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000bbc:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <_sbrk+0x50>)
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	466a      	mov	r2, sp
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d907      	bls.n	8000bda <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000bca:	f001 ffc3 	bl	8002b54 <__errno>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	230c      	movs	r3, #12
 8000bd2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd8:	e006      	b.n	8000be8 <_sbrk+0x48>
	}

	heap_end += incr;
 8000bda:	4b05      	ldr	r3, [pc, #20]	; (8000bf0 <_sbrk+0x50>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	4413      	add	r3, r2
 8000be2:	4a03      	ldr	r2, [pc, #12]	; (8000bf0 <_sbrk+0x50>)
 8000be4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000be6:	68fb      	ldr	r3, [r7, #12]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3710      	adds	r7, #16
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20000094 	.word	0x20000094
 8000bf4:	200001a8 	.word	0x200001a8

08000bf8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000bfc:	4b1a      	ldr	r3, [pc, #104]	; (8000c68 <SystemInit+0x70>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a19      	ldr	r2, [pc, #100]	; (8000c68 <SystemInit+0x70>)
 8000c02:	f043 0301 	orr.w	r3, r3, #1
 8000c06:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
#else
  RCC->CFGR &= 0xF0FF0000U;
 8000c08:	4b17      	ldr	r3, [pc, #92]	; (8000c68 <SystemInit+0x70>)
 8000c0a:	685a      	ldr	r2, [r3, #4]
 8000c0c:	4916      	ldr	r1, [pc, #88]	; (8000c68 <SystemInit+0x70>)
 8000c0e:	4b17      	ldr	r3, [pc, #92]	; (8000c6c <SystemInit+0x74>)
 8000c10:	4013      	ands	r3, r2
 8000c12:	604b      	str	r3, [r1, #4]
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000c14:	4b14      	ldr	r3, [pc, #80]	; (8000c68 <SystemInit+0x70>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a13      	ldr	r2, [pc, #76]	; (8000c68 <SystemInit+0x70>)
 8000c1a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000c1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c22:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000c24:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <SystemInit+0x70>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a0f      	ldr	r2, [pc, #60]	; (8000c68 <SystemInit+0x70>)
 8000c2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c2e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000c30:	4b0d      	ldr	r3, [pc, #52]	; (8000c68 <SystemInit+0x70>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	4a0c      	ldr	r2, [pc, #48]	; (8000c68 <SystemInit+0x70>)
 8000c36:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000c3a:	6053      	str	r3, [r2, #4]

#if defined(STM32F105xC) || defined(STM32F107xC)
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEBFFFFFFU;
 8000c3c:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <SystemInit+0x70>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a09      	ldr	r2, [pc, #36]	; (8000c68 <SystemInit+0x70>)
 8000c42:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8000c46:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000U;
 8000c48:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <SystemInit+0x70>)
 8000c4a:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8000c4e:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;
 8000c50:	4b05      	ldr	r3, [pc, #20]	; (8000c68 <SystemInit+0x70>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	62da      	str	r2, [r3, #44]	; 0x2c
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000c56:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <SystemInit+0x78>)
 8000c58:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c5c:	609a      	str	r2, [r3, #8]
#endif 
}
 8000c5e:	bf00      	nop
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bc80      	pop	{r7}
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	40021000 	.word	0x40021000
 8000c6c:	f0ff0000 	.word	0xf0ff0000
 8000c70:	e000ed00 	.word	0xe000ed00

08000c74 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000c74:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000c76:	e003      	b.n	8000c80 <LoopCopyDataInit>

08000c78 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000c78:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000c7a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000c7c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000c7e:	3104      	adds	r1, #4

08000c80 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000c80:	480a      	ldr	r0, [pc, #40]	; (8000cac <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000c82:	4b0b      	ldr	r3, [pc, #44]	; (8000cb0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000c84:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000c86:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000c88:	d3f6      	bcc.n	8000c78 <CopyDataInit>
  ldr r2, =_sbss
 8000c8a:	4a0a      	ldr	r2, [pc, #40]	; (8000cb4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000c8c:	e002      	b.n	8000c94 <LoopFillZerobss>

08000c8e <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000c8e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000c90:	f842 3b04 	str.w	r3, [r2], #4

08000c94 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000c94:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000c96:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000c98:	d3f9      	bcc.n	8000c8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c9a:	f7ff ffad 	bl	8000bf8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c9e:	f001 ff5f 	bl	8002b60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ca2:	f7ff fc41 	bl	8000528 <main>
  bx lr
 8000ca6:	4770      	bx	lr
  ldr r3, =_sidata
 8000ca8:	08003a98 	.word	0x08003a98
  ldr r0, =_sdata
 8000cac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000cb0:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 8000cb4:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8000cb8:	200001a8 	.word	0x200001a8

08000cbc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cbc:	e7fe      	b.n	8000cbc <ADC1_2_IRQHandler>
	...

08000cc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cc4:	4b08      	ldr	r3, [pc, #32]	; (8000ce8 <HAL_Init+0x28>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a07      	ldr	r2, [pc, #28]	; (8000ce8 <HAL_Init+0x28>)
 8000cca:	f043 0310 	orr.w	r3, r3, #16
 8000cce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd0:	2003      	movs	r0, #3
 8000cd2:	f000 f929 	bl	8000f28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	f000 f808 	bl	8000cec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cdc:	f7ff fdc8 	bl	8000870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40022000 	.word	0x40022000

08000cec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cf4:	4b12      	ldr	r3, [pc, #72]	; (8000d40 <HAL_InitTick+0x54>)
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	4b12      	ldr	r3, [pc, #72]	; (8000d44 <HAL_InitTick+0x58>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d02:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f000 f933 	bl	8000f76 <HAL_SYSTICK_Config>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d16:	2301      	movs	r3, #1
 8000d18:	e00e      	b.n	8000d38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2b0f      	cmp	r3, #15
 8000d1e:	d80a      	bhi.n	8000d36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d20:	2200      	movs	r2, #0
 8000d22:	6879      	ldr	r1, [r7, #4]
 8000d24:	f04f 30ff 	mov.w	r0, #4294967295
 8000d28:	f000 f909 	bl	8000f3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d2c:	4a06      	ldr	r2, [pc, #24]	; (8000d48 <HAL_InitTick+0x5c>)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d32:	2300      	movs	r3, #0
 8000d34:	e000      	b.n	8000d38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20000008 	.word	0x20000008
 8000d44:	20000010 	.word	0x20000010
 8000d48:	2000000c 	.word	0x2000000c

08000d4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d50:	4b05      	ldr	r3, [pc, #20]	; (8000d68 <HAL_IncTick+0x1c>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	461a      	mov	r2, r3
 8000d56:	4b05      	ldr	r3, [pc, #20]	; (8000d6c <HAL_IncTick+0x20>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	4a03      	ldr	r2, [pc, #12]	; (8000d6c <HAL_IncTick+0x20>)
 8000d5e:	6013      	str	r3, [r2, #0]
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bc80      	pop	{r7}
 8000d66:	4770      	bx	lr
 8000d68:	20000010 	.word	0x20000010
 8000d6c:	200001a0 	.word	0x200001a0

08000d70 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  return uwTick;
 8000d74:	4b02      	ldr	r3, [pc, #8]	; (8000d80 <HAL_GetTick+0x10>)
 8000d76:	681b      	ldr	r3, [r3, #0]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bc80      	pop	{r7}
 8000d7e:	4770      	bx	lr
 8000d80:	200001a0 	.word	0x200001a0

08000d84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d8c:	f7ff fff0 	bl	8000d70 <HAL_GetTick>
 8000d90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d9c:	d005      	beq.n	8000daa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d9e:	4b09      	ldr	r3, [pc, #36]	; (8000dc4 <HAL_Delay+0x40>)
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	461a      	mov	r2, r3
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	4413      	add	r3, r2
 8000da8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000daa:	bf00      	nop
 8000dac:	f7ff ffe0 	bl	8000d70 <HAL_GetTick>
 8000db0:	4602      	mov	r2, r0
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	68fa      	ldr	r2, [r7, #12]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d8f7      	bhi.n	8000dac <HAL_Delay+0x28>
  {
  }
}
 8000dbc:	bf00      	nop
 8000dbe:	3710      	adds	r7, #16
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	20000010 	.word	0x20000010

08000dc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dd8:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <__NVIC_SetPriorityGrouping+0x44>)
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dde:	68ba      	ldr	r2, [r7, #8]
 8000de0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000de4:	4013      	ands	r3, r2
 8000de6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000df0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000df4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000df8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dfa:	4a04      	ldr	r2, [pc, #16]	; (8000e0c <__NVIC_SetPriorityGrouping+0x44>)
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	60d3      	str	r3, [r2, #12]
}
 8000e00:	bf00      	nop
 8000e02:	3714      	adds	r7, #20
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc80      	pop	{r7}
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e14:	4b04      	ldr	r3, [pc, #16]	; (8000e28 <__NVIC_GetPriorityGrouping+0x18>)
 8000e16:	68db      	ldr	r3, [r3, #12]
 8000e18:	0a1b      	lsrs	r3, r3, #8
 8000e1a:	f003 0307 	and.w	r3, r3, #7
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bc80      	pop	{r7}
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	e000ed00 	.word	0xe000ed00

08000e2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	6039      	str	r1, [r7, #0]
 8000e36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	db0a      	blt.n	8000e56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	b2da      	uxtb	r2, r3
 8000e44:	490c      	ldr	r1, [pc, #48]	; (8000e78 <__NVIC_SetPriority+0x4c>)
 8000e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4a:	0112      	lsls	r2, r2, #4
 8000e4c:	b2d2      	uxtb	r2, r2
 8000e4e:	440b      	add	r3, r1
 8000e50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e54:	e00a      	b.n	8000e6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	b2da      	uxtb	r2, r3
 8000e5a:	4908      	ldr	r1, [pc, #32]	; (8000e7c <__NVIC_SetPriority+0x50>)
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	f003 030f 	and.w	r3, r3, #15
 8000e62:	3b04      	subs	r3, #4
 8000e64:	0112      	lsls	r2, r2, #4
 8000e66:	b2d2      	uxtb	r2, r2
 8000e68:	440b      	add	r3, r1
 8000e6a:	761a      	strb	r2, [r3, #24]
}
 8000e6c:	bf00      	nop
 8000e6e:	370c      	adds	r7, #12
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bc80      	pop	{r7}
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	e000e100 	.word	0xe000e100
 8000e7c:	e000ed00 	.word	0xe000ed00

08000e80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b089      	sub	sp, #36	; 0x24
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	60f8      	str	r0, [r7, #12]
 8000e88:	60b9      	str	r1, [r7, #8]
 8000e8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	f003 0307 	and.w	r3, r3, #7
 8000e92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e94:	69fb      	ldr	r3, [r7, #28]
 8000e96:	f1c3 0307 	rsb	r3, r3, #7
 8000e9a:	2b04      	cmp	r3, #4
 8000e9c:	bf28      	it	cs
 8000e9e:	2304      	movcs	r3, #4
 8000ea0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	3304      	adds	r3, #4
 8000ea6:	2b06      	cmp	r3, #6
 8000ea8:	d902      	bls.n	8000eb0 <NVIC_EncodePriority+0x30>
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	3b03      	subs	r3, #3
 8000eae:	e000      	b.n	8000eb2 <NVIC_EncodePriority+0x32>
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8000eb8:	69bb      	ldr	r3, [r7, #24]
 8000eba:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebe:	43da      	mvns	r2, r3
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	401a      	ands	r2, r3
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed2:	43d9      	mvns	r1, r3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed8:	4313      	orrs	r3, r2
         );
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3724      	adds	r7, #36	; 0x24
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bc80      	pop	{r7}
 8000ee2:	4770      	bx	lr

08000ee4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	3b01      	subs	r3, #1
 8000ef0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ef4:	d301      	bcc.n	8000efa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e00f      	b.n	8000f1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000efa:	4a0a      	ldr	r2, [pc, #40]	; (8000f24 <SysTick_Config+0x40>)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	3b01      	subs	r3, #1
 8000f00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f02:	210f      	movs	r1, #15
 8000f04:	f04f 30ff 	mov.w	r0, #4294967295
 8000f08:	f7ff ff90 	bl	8000e2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f0c:	4b05      	ldr	r3, [pc, #20]	; (8000f24 <SysTick_Config+0x40>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f12:	4b04      	ldr	r3, [pc, #16]	; (8000f24 <SysTick_Config+0x40>)
 8000f14:	2207      	movs	r2, #7
 8000f16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	e000e010 	.word	0xe000e010

08000f28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f30:	6878      	ldr	r0, [r7, #4]
 8000f32:	f7ff ff49 	bl	8000dc8 <__NVIC_SetPriorityGrouping>
}
 8000f36:	bf00      	nop
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b086      	sub	sp, #24
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	4603      	mov	r3, r0
 8000f46:	60b9      	str	r1, [r7, #8]
 8000f48:	607a      	str	r2, [r7, #4]
 8000f4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f50:	f7ff ff5e 	bl	8000e10 <__NVIC_GetPriorityGrouping>
 8000f54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f56:	687a      	ldr	r2, [r7, #4]
 8000f58:	68b9      	ldr	r1, [r7, #8]
 8000f5a:	6978      	ldr	r0, [r7, #20]
 8000f5c:	f7ff ff90 	bl	8000e80 <NVIC_EncodePriority>
 8000f60:	4602      	mov	r2, r0
 8000f62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f66:	4611      	mov	r1, r2
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff ff5f 	bl	8000e2c <__NVIC_SetPriority>
}
 8000f6e:	bf00      	nop
 8000f70:	3718      	adds	r7, #24
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b082      	sub	sp, #8
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f7ff ffb0 	bl	8000ee4 <SysTick_Config>
 8000f84:	4603      	mov	r3, r0
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
	...

08000f90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b08b      	sub	sp, #44	; 0x2c
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fa2:	e127      	b.n	80011f4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	69fa      	ldr	r2, [r7, #28]
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	f040 8116 	bne.w	80011ee <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	2b12      	cmp	r3, #18
 8000fc8:	d034      	beq.n	8001034 <HAL_GPIO_Init+0xa4>
 8000fca:	2b12      	cmp	r3, #18
 8000fcc:	d80d      	bhi.n	8000fea <HAL_GPIO_Init+0x5a>
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d02b      	beq.n	800102a <HAL_GPIO_Init+0x9a>
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	d804      	bhi.n	8000fe0 <HAL_GPIO_Init+0x50>
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d031      	beq.n	800103e <HAL_GPIO_Init+0xae>
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d01c      	beq.n	8001018 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000fde:	e048      	b.n	8001072 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000fe0:	2b03      	cmp	r3, #3
 8000fe2:	d043      	beq.n	800106c <HAL_GPIO_Init+0xdc>
 8000fe4:	2b11      	cmp	r3, #17
 8000fe6:	d01b      	beq.n	8001020 <HAL_GPIO_Init+0x90>
          break;
 8000fe8:	e043      	b.n	8001072 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000fea:	4a89      	ldr	r2, [pc, #548]	; (8001210 <HAL_GPIO_Init+0x280>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d026      	beq.n	800103e <HAL_GPIO_Init+0xae>
 8000ff0:	4a87      	ldr	r2, [pc, #540]	; (8001210 <HAL_GPIO_Init+0x280>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d806      	bhi.n	8001004 <HAL_GPIO_Init+0x74>
 8000ff6:	4a87      	ldr	r2, [pc, #540]	; (8001214 <HAL_GPIO_Init+0x284>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d020      	beq.n	800103e <HAL_GPIO_Init+0xae>
 8000ffc:	4a86      	ldr	r2, [pc, #536]	; (8001218 <HAL_GPIO_Init+0x288>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d01d      	beq.n	800103e <HAL_GPIO_Init+0xae>
          break;
 8001002:	e036      	b.n	8001072 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001004:	4a85      	ldr	r2, [pc, #532]	; (800121c <HAL_GPIO_Init+0x28c>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d019      	beq.n	800103e <HAL_GPIO_Init+0xae>
 800100a:	4a85      	ldr	r2, [pc, #532]	; (8001220 <HAL_GPIO_Init+0x290>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d016      	beq.n	800103e <HAL_GPIO_Init+0xae>
 8001010:	4a84      	ldr	r2, [pc, #528]	; (8001224 <HAL_GPIO_Init+0x294>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d013      	beq.n	800103e <HAL_GPIO_Init+0xae>
          break;
 8001016:	e02c      	b.n	8001072 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	623b      	str	r3, [r7, #32]
          break;
 800101e:	e028      	b.n	8001072 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	3304      	adds	r3, #4
 8001026:	623b      	str	r3, [r7, #32]
          break;
 8001028:	e023      	b.n	8001072 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	68db      	ldr	r3, [r3, #12]
 800102e:	3308      	adds	r3, #8
 8001030:	623b      	str	r3, [r7, #32]
          break;
 8001032:	e01e      	b.n	8001072 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	330c      	adds	r3, #12
 800103a:	623b      	str	r3, [r7, #32]
          break;
 800103c:	e019      	b.n	8001072 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d102      	bne.n	800104c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001046:	2304      	movs	r3, #4
 8001048:	623b      	str	r3, [r7, #32]
          break;
 800104a:	e012      	b.n	8001072 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d105      	bne.n	8001060 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001054:	2308      	movs	r3, #8
 8001056:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	69fa      	ldr	r2, [r7, #28]
 800105c:	611a      	str	r2, [r3, #16]
          break;
 800105e:	e008      	b.n	8001072 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001060:	2308      	movs	r3, #8
 8001062:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	69fa      	ldr	r2, [r7, #28]
 8001068:	615a      	str	r2, [r3, #20]
          break;
 800106a:	e002      	b.n	8001072 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800106c:	2300      	movs	r3, #0
 800106e:	623b      	str	r3, [r7, #32]
          break;
 8001070:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	2bff      	cmp	r3, #255	; 0xff
 8001076:	d801      	bhi.n	800107c <HAL_GPIO_Init+0xec>
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	e001      	b.n	8001080 <HAL_GPIO_Init+0xf0>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	3304      	adds	r3, #4
 8001080:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	2bff      	cmp	r3, #255	; 0xff
 8001086:	d802      	bhi.n	800108e <HAL_GPIO_Init+0xfe>
 8001088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	e002      	b.n	8001094 <HAL_GPIO_Init+0x104>
 800108e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001090:	3b08      	subs	r3, #8
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	210f      	movs	r1, #15
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	fa01 f303 	lsl.w	r3, r1, r3
 80010a2:	43db      	mvns	r3, r3
 80010a4:	401a      	ands	r2, r3
 80010a6:	6a39      	ldr	r1, [r7, #32]
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	fa01 f303 	lsl.w	r3, r1, r3
 80010ae:	431a      	orrs	r2, r3
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010bc:	2b00      	cmp	r3, #0
 80010be:	f000 8096 	beq.w	80011ee <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010c2:	4b59      	ldr	r3, [pc, #356]	; (8001228 <HAL_GPIO_Init+0x298>)
 80010c4:	699b      	ldr	r3, [r3, #24]
 80010c6:	4a58      	ldr	r2, [pc, #352]	; (8001228 <HAL_GPIO_Init+0x298>)
 80010c8:	f043 0301 	orr.w	r3, r3, #1
 80010cc:	6193      	str	r3, [r2, #24]
 80010ce:	4b56      	ldr	r3, [pc, #344]	; (8001228 <HAL_GPIO_Init+0x298>)
 80010d0:	699b      	ldr	r3, [r3, #24]
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	60bb      	str	r3, [r7, #8]
 80010d8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80010da:	4a54      	ldr	r2, [pc, #336]	; (800122c <HAL_GPIO_Init+0x29c>)
 80010dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010de:	089b      	lsrs	r3, r3, #2
 80010e0:	3302      	adds	r3, #2
 80010e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010e6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ea:	f003 0303 	and.w	r3, r3, #3
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	220f      	movs	r2, #15
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	43db      	mvns	r3, r3
 80010f8:	68fa      	ldr	r2, [r7, #12]
 80010fa:	4013      	ands	r3, r2
 80010fc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a4b      	ldr	r2, [pc, #300]	; (8001230 <HAL_GPIO_Init+0x2a0>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d013      	beq.n	800112e <HAL_GPIO_Init+0x19e>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a4a      	ldr	r2, [pc, #296]	; (8001234 <HAL_GPIO_Init+0x2a4>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d00d      	beq.n	800112a <HAL_GPIO_Init+0x19a>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a49      	ldr	r2, [pc, #292]	; (8001238 <HAL_GPIO_Init+0x2a8>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d007      	beq.n	8001126 <HAL_GPIO_Init+0x196>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a48      	ldr	r2, [pc, #288]	; (800123c <HAL_GPIO_Init+0x2ac>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d101      	bne.n	8001122 <HAL_GPIO_Init+0x192>
 800111e:	2303      	movs	r3, #3
 8001120:	e006      	b.n	8001130 <HAL_GPIO_Init+0x1a0>
 8001122:	2304      	movs	r3, #4
 8001124:	e004      	b.n	8001130 <HAL_GPIO_Init+0x1a0>
 8001126:	2302      	movs	r3, #2
 8001128:	e002      	b.n	8001130 <HAL_GPIO_Init+0x1a0>
 800112a:	2301      	movs	r3, #1
 800112c:	e000      	b.n	8001130 <HAL_GPIO_Init+0x1a0>
 800112e:	2300      	movs	r3, #0
 8001130:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001132:	f002 0203 	and.w	r2, r2, #3
 8001136:	0092      	lsls	r2, r2, #2
 8001138:	4093      	lsls	r3, r2
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	4313      	orrs	r3, r2
 800113e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001140:	493a      	ldr	r1, [pc, #232]	; (800122c <HAL_GPIO_Init+0x29c>)
 8001142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001144:	089b      	lsrs	r3, r3, #2
 8001146:	3302      	adds	r3, #2
 8001148:	68fa      	ldr	r2, [r7, #12]
 800114a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d006      	beq.n	8001168 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800115a:	4b39      	ldr	r3, [pc, #228]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	4938      	ldr	r1, [pc, #224]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 8001160:	69bb      	ldr	r3, [r7, #24]
 8001162:	4313      	orrs	r3, r2
 8001164:	600b      	str	r3, [r1, #0]
 8001166:	e006      	b.n	8001176 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001168:	4b35      	ldr	r3, [pc, #212]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	43db      	mvns	r3, r3
 8001170:	4933      	ldr	r1, [pc, #204]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 8001172:	4013      	ands	r3, r2
 8001174:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d006      	beq.n	8001190 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001182:	4b2f      	ldr	r3, [pc, #188]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 8001184:	685a      	ldr	r2, [r3, #4]
 8001186:	492e      	ldr	r1, [pc, #184]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	4313      	orrs	r3, r2
 800118c:	604b      	str	r3, [r1, #4]
 800118e:	e006      	b.n	800119e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001190:	4b2b      	ldr	r3, [pc, #172]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 8001192:	685a      	ldr	r2, [r3, #4]
 8001194:	69bb      	ldr	r3, [r7, #24]
 8001196:	43db      	mvns	r3, r3
 8001198:	4929      	ldr	r1, [pc, #164]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 800119a:	4013      	ands	r3, r2
 800119c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d006      	beq.n	80011b8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80011aa:	4b25      	ldr	r3, [pc, #148]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 80011ac:	689a      	ldr	r2, [r3, #8]
 80011ae:	4924      	ldr	r1, [pc, #144]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	608b      	str	r3, [r1, #8]
 80011b6:	e006      	b.n	80011c6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80011b8:	4b21      	ldr	r3, [pc, #132]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 80011ba:	689a      	ldr	r2, [r3, #8]
 80011bc:	69bb      	ldr	r3, [r7, #24]
 80011be:	43db      	mvns	r3, r3
 80011c0:	491f      	ldr	r1, [pc, #124]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 80011c2:	4013      	ands	r3, r2
 80011c4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d006      	beq.n	80011e0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80011d2:	4b1b      	ldr	r3, [pc, #108]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 80011d4:	68da      	ldr	r2, [r3, #12]
 80011d6:	491a      	ldr	r1, [pc, #104]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	4313      	orrs	r3, r2
 80011dc:	60cb      	str	r3, [r1, #12]
 80011de:	e006      	b.n	80011ee <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80011e0:	4b17      	ldr	r3, [pc, #92]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 80011e2:	68da      	ldr	r2, [r3, #12]
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	4915      	ldr	r1, [pc, #84]	; (8001240 <HAL_GPIO_Init+0x2b0>)
 80011ea:	4013      	ands	r3, r2
 80011ec:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80011ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f0:	3301      	adds	r3, #1
 80011f2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fa:	fa22 f303 	lsr.w	r3, r2, r3
 80011fe:	2b00      	cmp	r3, #0
 8001200:	f47f aed0 	bne.w	8000fa4 <HAL_GPIO_Init+0x14>
  }
}
 8001204:	bf00      	nop
 8001206:	372c      	adds	r7, #44	; 0x2c
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	10210000 	.word	0x10210000
 8001214:	10110000 	.word	0x10110000
 8001218:	10120000 	.word	0x10120000
 800121c:	10310000 	.word	0x10310000
 8001220:	10320000 	.word	0x10320000
 8001224:	10220000 	.word	0x10220000
 8001228:	40021000 	.word	0x40021000
 800122c:	40010000 	.word	0x40010000
 8001230:	40010800 	.word	0x40010800
 8001234:	40010c00 	.word	0x40010c00
 8001238:	40011000 	.word	0x40011000
 800123c:	40011400 	.word	0x40011400
 8001240:	40010400 	.word	0x40010400

08001244 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	460b      	mov	r3, r1
 800124e:	807b      	strh	r3, [r7, #2]
 8001250:	4613      	mov	r3, r2
 8001252:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001254:	787b      	ldrb	r3, [r7, #1]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800125a:	887a      	ldrh	r2, [r7, #2]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001260:	e003      	b.n	800126a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001262:	887b      	ldrh	r3, [r7, #2]
 8001264:	041a      	lsls	r2, r3, #16
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	611a      	str	r2, [r3, #16]
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr

08001274 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68da      	ldr	r2, [r3, #12]
 8001284:	887b      	ldrh	r3, [r7, #2]
 8001286:	4013      	ands	r3, r2
 8001288:	2b00      	cmp	r3, #0
 800128a:	d003      	beq.n	8001294 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800128c:	887a      	ldrh	r2, [r7, #2]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8001292:	e002      	b.n	800129a <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001294:	887a      	ldrh	r2, [r7, #2]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	611a      	str	r2, [r3, #16]
}
 800129a:	bf00      	nop
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e304      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f000 8087 	beq.w	80013d2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80012c4:	4b92      	ldr	r3, [pc, #584]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f003 030c 	and.w	r3, r3, #12
 80012cc:	2b04      	cmp	r3, #4
 80012ce:	d00c      	beq.n	80012ea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012d0:	4b8f      	ldr	r3, [pc, #572]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f003 030c 	and.w	r3, r3, #12
 80012d8:	2b08      	cmp	r3, #8
 80012da:	d112      	bne.n	8001302 <HAL_RCC_OscConfig+0x5e>
 80012dc:	4b8c      	ldr	r3, [pc, #560]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012e8:	d10b      	bne.n	8001302 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012ea:	4b89      	ldr	r3, [pc, #548]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d06c      	beq.n	80013d0 <HAL_RCC_OscConfig+0x12c>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d168      	bne.n	80013d0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e2de      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800130a:	d106      	bne.n	800131a <HAL_RCC_OscConfig+0x76>
 800130c:	4b80      	ldr	r3, [pc, #512]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a7f      	ldr	r2, [pc, #508]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001312:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001316:	6013      	str	r3, [r2, #0]
 8001318:	e02e      	b.n	8001378 <HAL_RCC_OscConfig+0xd4>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d10c      	bne.n	800133c <HAL_RCC_OscConfig+0x98>
 8001322:	4b7b      	ldr	r3, [pc, #492]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a7a      	ldr	r2, [pc, #488]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001328:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800132c:	6013      	str	r3, [r2, #0]
 800132e:	4b78      	ldr	r3, [pc, #480]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a77      	ldr	r2, [pc, #476]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001334:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001338:	6013      	str	r3, [r2, #0]
 800133a:	e01d      	b.n	8001378 <HAL_RCC_OscConfig+0xd4>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001344:	d10c      	bne.n	8001360 <HAL_RCC_OscConfig+0xbc>
 8001346:	4b72      	ldr	r3, [pc, #456]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a71      	ldr	r2, [pc, #452]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800134c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001350:	6013      	str	r3, [r2, #0]
 8001352:	4b6f      	ldr	r3, [pc, #444]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a6e      	ldr	r2, [pc, #440]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800135c:	6013      	str	r3, [r2, #0]
 800135e:	e00b      	b.n	8001378 <HAL_RCC_OscConfig+0xd4>
 8001360:	4b6b      	ldr	r3, [pc, #428]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a6a      	ldr	r2, [pc, #424]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001366:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800136a:	6013      	str	r3, [r2, #0]
 800136c:	4b68      	ldr	r3, [pc, #416]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a67      	ldr	r2, [pc, #412]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001376:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d013      	beq.n	80013a8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001380:	f7ff fcf6 	bl	8000d70 <HAL_GetTick>
 8001384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001388:	f7ff fcf2 	bl	8000d70 <HAL_GetTick>
 800138c:	4602      	mov	r2, r0
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b64      	cmp	r3, #100	; 0x64
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e292      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139a:	4b5d      	ldr	r3, [pc, #372]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d0f0      	beq.n	8001388 <HAL_RCC_OscConfig+0xe4>
 80013a6:	e014      	b.n	80013d2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a8:	f7ff fce2 	bl	8000d70 <HAL_GetTick>
 80013ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ae:	e008      	b.n	80013c2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013b0:	f7ff fcde 	bl	8000d70 <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	2b64      	cmp	r3, #100	; 0x64
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e27e      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013c2:	4b53      	ldr	r3, [pc, #332]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d1f0      	bne.n	80013b0 <HAL_RCC_OscConfig+0x10c>
 80013ce:	e000      	b.n	80013d2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d063      	beq.n	80014a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013de:	4b4c      	ldr	r3, [pc, #304]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f003 030c 	and.w	r3, r3, #12
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d00b      	beq.n	8001402 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013ea:	4b49      	ldr	r3, [pc, #292]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f003 030c 	and.w	r3, r3, #12
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d11c      	bne.n	8001430 <HAL_RCC_OscConfig+0x18c>
 80013f6:	4b46      	ldr	r3, [pc, #280]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d116      	bne.n	8001430 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001402:	4b43      	ldr	r3, [pc, #268]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	2b00      	cmp	r3, #0
 800140c:	d005      	beq.n	800141a <HAL_RCC_OscConfig+0x176>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	695b      	ldr	r3, [r3, #20]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d001      	beq.n	800141a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e252      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800141a:	4b3d      	ldr	r3, [pc, #244]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	699b      	ldr	r3, [r3, #24]
 8001426:	00db      	lsls	r3, r3, #3
 8001428:	4939      	ldr	r1, [pc, #228]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800142a:	4313      	orrs	r3, r2
 800142c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800142e:	e03a      	b.n	80014a6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	695b      	ldr	r3, [r3, #20]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d020      	beq.n	800147a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001438:	4b36      	ldr	r3, [pc, #216]	; (8001514 <HAL_RCC_OscConfig+0x270>)
 800143a:	2201      	movs	r2, #1
 800143c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143e:	f7ff fc97 	bl	8000d70 <HAL_GetTick>
 8001442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001444:	e008      	b.n	8001458 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001446:	f7ff fc93 	bl	8000d70 <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	2b02      	cmp	r3, #2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e233      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001458:	4b2d      	ldr	r3, [pc, #180]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0f0      	beq.n	8001446 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001464:	4b2a      	ldr	r3, [pc, #168]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	00db      	lsls	r3, r3, #3
 8001472:	4927      	ldr	r1, [pc, #156]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001474:	4313      	orrs	r3, r2
 8001476:	600b      	str	r3, [r1, #0]
 8001478:	e015      	b.n	80014a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800147a:	4b26      	ldr	r3, [pc, #152]	; (8001514 <HAL_RCC_OscConfig+0x270>)
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001480:	f7ff fc76 	bl	8000d70 <HAL_GetTick>
 8001484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001486:	e008      	b.n	800149a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001488:	f7ff fc72 	bl	8000d70 <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	2b02      	cmp	r3, #2
 8001494:	d901      	bls.n	800149a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e212      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800149a:	4b1d      	ldr	r3, [pc, #116]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0302 	and.w	r3, r3, #2
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d1f0      	bne.n	8001488 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d03a      	beq.n	8001528 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	69db      	ldr	r3, [r3, #28]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d019      	beq.n	80014ee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014ba:	4b17      	ldr	r3, [pc, #92]	; (8001518 <HAL_RCC_OscConfig+0x274>)
 80014bc:	2201      	movs	r2, #1
 80014be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014c0:	f7ff fc56 	bl	8000d70 <HAL_GetTick>
 80014c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014c8:	f7ff fc52 	bl	8000d70 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e1f2      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014da:	4b0d      	ldr	r3, [pc, #52]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80014dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d0f0      	beq.n	80014c8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80014e6:	2001      	movs	r0, #1
 80014e8:	f000 fbf2 	bl	8001cd0 <RCC_Delay>
 80014ec:	e01c      	b.n	8001528 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014ee:	4b0a      	ldr	r3, [pc, #40]	; (8001518 <HAL_RCC_OscConfig+0x274>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014f4:	f7ff fc3c 	bl	8000d70 <HAL_GetTick>
 80014f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014fa:	e00f      	b.n	800151c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014fc:	f7ff fc38 	bl	8000d70 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	2b02      	cmp	r3, #2
 8001508:	d908      	bls.n	800151c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e1d8      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
 800150e:	bf00      	nop
 8001510:	40021000 	.word	0x40021000
 8001514:	42420000 	.word	0x42420000
 8001518:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800151c:	4b9b      	ldr	r3, [pc, #620]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 800151e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001520:	f003 0302 	and.w	r3, r3, #2
 8001524:	2b00      	cmp	r3, #0
 8001526:	d1e9      	bne.n	80014fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f003 0304 	and.w	r3, r3, #4
 8001530:	2b00      	cmp	r3, #0
 8001532:	f000 80a6 	beq.w	8001682 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001536:	2300      	movs	r3, #0
 8001538:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800153a:	4b94      	ldr	r3, [pc, #592]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 800153c:	69db      	ldr	r3, [r3, #28]
 800153e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d10d      	bne.n	8001562 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001546:	4b91      	ldr	r3, [pc, #580]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 8001548:	69db      	ldr	r3, [r3, #28]
 800154a:	4a90      	ldr	r2, [pc, #576]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 800154c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001550:	61d3      	str	r3, [r2, #28]
 8001552:	4b8e      	ldr	r3, [pc, #568]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 8001554:	69db      	ldr	r3, [r3, #28]
 8001556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800155a:	60bb      	str	r3, [r7, #8]
 800155c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800155e:	2301      	movs	r3, #1
 8001560:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001562:	4b8b      	ldr	r3, [pc, #556]	; (8001790 <HAL_RCC_OscConfig+0x4ec>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800156a:	2b00      	cmp	r3, #0
 800156c:	d118      	bne.n	80015a0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800156e:	4b88      	ldr	r3, [pc, #544]	; (8001790 <HAL_RCC_OscConfig+0x4ec>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a87      	ldr	r2, [pc, #540]	; (8001790 <HAL_RCC_OscConfig+0x4ec>)
 8001574:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001578:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800157a:	f7ff fbf9 	bl	8000d70 <HAL_GetTick>
 800157e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001580:	e008      	b.n	8001594 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001582:	f7ff fbf5 	bl	8000d70 <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	2b64      	cmp	r3, #100	; 0x64
 800158e:	d901      	bls.n	8001594 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001590:	2303      	movs	r3, #3
 8001592:	e195      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001594:	4b7e      	ldr	r3, [pc, #504]	; (8001790 <HAL_RCC_OscConfig+0x4ec>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800159c:	2b00      	cmp	r3, #0
 800159e:	d0f0      	beq.n	8001582 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	691b      	ldr	r3, [r3, #16]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d106      	bne.n	80015b6 <HAL_RCC_OscConfig+0x312>
 80015a8:	4b78      	ldr	r3, [pc, #480]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80015aa:	6a1b      	ldr	r3, [r3, #32]
 80015ac:	4a77      	ldr	r2, [pc, #476]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80015ae:	f043 0301 	orr.w	r3, r3, #1
 80015b2:	6213      	str	r3, [r2, #32]
 80015b4:	e02d      	b.n	8001612 <HAL_RCC_OscConfig+0x36e>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	691b      	ldr	r3, [r3, #16]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d10c      	bne.n	80015d8 <HAL_RCC_OscConfig+0x334>
 80015be:	4b73      	ldr	r3, [pc, #460]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80015c0:	6a1b      	ldr	r3, [r3, #32]
 80015c2:	4a72      	ldr	r2, [pc, #456]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80015c4:	f023 0301 	bic.w	r3, r3, #1
 80015c8:	6213      	str	r3, [r2, #32]
 80015ca:	4b70      	ldr	r3, [pc, #448]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80015cc:	6a1b      	ldr	r3, [r3, #32]
 80015ce:	4a6f      	ldr	r2, [pc, #444]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80015d0:	f023 0304 	bic.w	r3, r3, #4
 80015d4:	6213      	str	r3, [r2, #32]
 80015d6:	e01c      	b.n	8001612 <HAL_RCC_OscConfig+0x36e>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	691b      	ldr	r3, [r3, #16]
 80015dc:	2b05      	cmp	r3, #5
 80015de:	d10c      	bne.n	80015fa <HAL_RCC_OscConfig+0x356>
 80015e0:	4b6a      	ldr	r3, [pc, #424]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80015e2:	6a1b      	ldr	r3, [r3, #32]
 80015e4:	4a69      	ldr	r2, [pc, #420]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80015e6:	f043 0304 	orr.w	r3, r3, #4
 80015ea:	6213      	str	r3, [r2, #32]
 80015ec:	4b67      	ldr	r3, [pc, #412]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80015ee:	6a1b      	ldr	r3, [r3, #32]
 80015f0:	4a66      	ldr	r2, [pc, #408]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80015f2:	f043 0301 	orr.w	r3, r3, #1
 80015f6:	6213      	str	r3, [r2, #32]
 80015f8:	e00b      	b.n	8001612 <HAL_RCC_OscConfig+0x36e>
 80015fa:	4b64      	ldr	r3, [pc, #400]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80015fc:	6a1b      	ldr	r3, [r3, #32]
 80015fe:	4a63      	ldr	r2, [pc, #396]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 8001600:	f023 0301 	bic.w	r3, r3, #1
 8001604:	6213      	str	r3, [r2, #32]
 8001606:	4b61      	ldr	r3, [pc, #388]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 8001608:	6a1b      	ldr	r3, [r3, #32]
 800160a:	4a60      	ldr	r2, [pc, #384]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 800160c:	f023 0304 	bic.w	r3, r3, #4
 8001610:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	691b      	ldr	r3, [r3, #16]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d015      	beq.n	8001646 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800161a:	f7ff fba9 	bl	8000d70 <HAL_GetTick>
 800161e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001620:	e00a      	b.n	8001638 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001622:	f7ff fba5 	bl	8000d70 <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001630:	4293      	cmp	r3, r2
 8001632:	d901      	bls.n	8001638 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001634:	2303      	movs	r3, #3
 8001636:	e143      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001638:	4b54      	ldr	r3, [pc, #336]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	f003 0302 	and.w	r3, r3, #2
 8001640:	2b00      	cmp	r3, #0
 8001642:	d0ee      	beq.n	8001622 <HAL_RCC_OscConfig+0x37e>
 8001644:	e014      	b.n	8001670 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001646:	f7ff fb93 	bl	8000d70 <HAL_GetTick>
 800164a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800164c:	e00a      	b.n	8001664 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800164e:	f7ff fb8f 	bl	8000d70 <HAL_GetTick>
 8001652:	4602      	mov	r2, r0
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	f241 3288 	movw	r2, #5000	; 0x1388
 800165c:	4293      	cmp	r3, r2
 800165e:	d901      	bls.n	8001664 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e12d      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001664:	4b49      	ldr	r3, [pc, #292]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 8001666:	6a1b      	ldr	r3, [r3, #32]
 8001668:	f003 0302 	and.w	r3, r3, #2
 800166c:	2b00      	cmp	r3, #0
 800166e:	d1ee      	bne.n	800164e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001670:	7dfb      	ldrb	r3, [r7, #23]
 8001672:	2b01      	cmp	r3, #1
 8001674:	d105      	bne.n	8001682 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001676:	4b45      	ldr	r3, [pc, #276]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 8001678:	69db      	ldr	r3, [r3, #28]
 800167a:	4a44      	ldr	r2, [pc, #272]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 800167c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001680:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001686:	2b00      	cmp	r3, #0
 8001688:	f000 808c 	beq.w	80017a4 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800168c:	4b3f      	ldr	r3, [pc, #252]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001694:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001698:	d10e      	bne.n	80016b8 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800169a:	4b3c      	ldr	r3, [pc, #240]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80016a2:	2b08      	cmp	r3, #8
 80016a4:	d108      	bne.n	80016b8 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 80016a6:	4b39      	ldr	r3, [pc, #228]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80016a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80016ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016b2:	d101      	bne.n	80016b8 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e103      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d14e      	bne.n	800175e <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80016c0:	4b32      	ldr	r3, [pc, #200]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d009      	beq.n	80016e0 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 80016cc:	4b2f      	ldr	r3, [pc, #188]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 80016ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016d0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80016d8:	429a      	cmp	r2, r3
 80016da:	d001      	beq.n	80016e0 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e0ef      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80016e0:	4b2c      	ldr	r3, [pc, #176]	; (8001794 <HAL_RCC_OscConfig+0x4f0>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e6:	f7ff fb43 	bl	8000d70 <HAL_GetTick>
 80016ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80016ec:	e008      	b.n	8001700 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80016ee:	f7ff fb3f 	bl	8000d70 <HAL_GetTick>
 80016f2:	4602      	mov	r2, r0
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	2b64      	cmp	r3, #100	; 0x64
 80016fa:	d901      	bls.n	8001700 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e0df      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8001700:	4b22      	ldr	r3, [pc, #136]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d1f0      	bne.n	80016ee <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 800170c:	4b1f      	ldr	r3, [pc, #124]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 800170e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001710:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001718:	491c      	ldr	r1, [pc, #112]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 800171a:	4313      	orrs	r3, r2
 800171c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 800171e:	4b1b      	ldr	r3, [pc, #108]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 8001720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001722:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	4918      	ldr	r1, [pc, #96]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 800172c:	4313      	orrs	r3, r2
 800172e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8001730:	4b18      	ldr	r3, [pc, #96]	; (8001794 <HAL_RCC_OscConfig+0x4f0>)
 8001732:	2201      	movs	r2, #1
 8001734:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001736:	f7ff fb1b 	bl	8000d70 <HAL_GetTick>
 800173a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 800173c:	e008      	b.n	8001750 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800173e:	f7ff fb17 	bl	8000d70 <HAL_GetTick>
 8001742:	4602      	mov	r2, r0
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	2b64      	cmp	r3, #100	; 0x64
 800174a:	d901      	bls.n	8001750 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	e0b7      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8001750:	4b0e      	ldr	r3, [pc, #56]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d0f0      	beq.n	800173e <HAL_RCC_OscConfig+0x49a>
 800175c:	e022      	b.n	80017a4 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 800175e:	4b0b      	ldr	r3, [pc, #44]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 8001760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001762:	4a0a      	ldr	r2, [pc, #40]	; (800178c <HAL_RCC_OscConfig+0x4e8>)
 8001764:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001768:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800176a:	4b0a      	ldr	r3, [pc, #40]	; (8001794 <HAL_RCC_OscConfig+0x4f0>)
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001770:	f7ff fafe 	bl	8000d70 <HAL_GetTick>
 8001774:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8001776:	e00f      	b.n	8001798 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8001778:	f7ff fafa 	bl	8000d70 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b64      	cmp	r3, #100	; 0x64
 8001784:	d908      	bls.n	8001798 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e09a      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
 800178a:	bf00      	nop
 800178c:	40021000 	.word	0x40021000
 8001790:	40007000 	.word	0x40007000
 8001794:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8001798:	4b4b      	ldr	r3, [pc, #300]	; (80018c8 <HAL_RCC_OscConfig+0x624>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d1e9      	bne.n	8001778 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6a1b      	ldr	r3, [r3, #32]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f000 8088 	beq.w	80018be <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017ae:	4b46      	ldr	r3, [pc, #280]	; (80018c8 <HAL_RCC_OscConfig+0x624>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	f003 030c 	and.w	r3, r3, #12
 80017b6:	2b08      	cmp	r3, #8
 80017b8:	d068      	beq.n	800188c <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a1b      	ldr	r3, [r3, #32]
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d14d      	bne.n	800185e <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017c2:	4b42      	ldr	r3, [pc, #264]	; (80018cc <HAL_RCC_OscConfig+0x628>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c8:	f7ff fad2 	bl	8000d70 <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017d0:	f7ff face 	bl	8000d70 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e06e      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017e2:	4b39      	ldr	r3, [pc, #228]	; (80018c8 <HAL_RCC_OscConfig+0x624>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1f0      	bne.n	80017d0 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017f6:	d10f      	bne.n	8001818 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 80017f8:	4b33      	ldr	r3, [pc, #204]	; (80018c8 <HAL_RCC_OscConfig+0x624>)
 80017fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	4931      	ldr	r1, [pc, #196]	; (80018c8 <HAL_RCC_OscConfig+0x624>)
 8001802:	4313      	orrs	r3, r2
 8001804:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001806:	4b30      	ldr	r3, [pc, #192]	; (80018c8 <HAL_RCC_OscConfig+0x624>)
 8001808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800180a:	f023 020f 	bic.w	r2, r3, #15
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	68db      	ldr	r3, [r3, #12]
 8001812:	492d      	ldr	r1, [pc, #180]	; (80018c8 <HAL_RCC_OscConfig+0x624>)
 8001814:	4313      	orrs	r3, r2
 8001816:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001818:	4b2b      	ldr	r3, [pc, #172]	; (80018c8 <HAL_RCC_OscConfig+0x624>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001828:	430b      	orrs	r3, r1
 800182a:	4927      	ldr	r1, [pc, #156]	; (80018c8 <HAL_RCC_OscConfig+0x624>)
 800182c:	4313      	orrs	r3, r2
 800182e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001830:	4b26      	ldr	r3, [pc, #152]	; (80018cc <HAL_RCC_OscConfig+0x628>)
 8001832:	2201      	movs	r2, #1
 8001834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001836:	f7ff fa9b 	bl	8000d70 <HAL_GetTick>
 800183a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800183c:	e008      	b.n	8001850 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800183e:	f7ff fa97 	bl	8000d70 <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	2b02      	cmp	r3, #2
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e037      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001850:	4b1d      	ldr	r3, [pc, #116]	; (80018c8 <HAL_RCC_OscConfig+0x624>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001858:	2b00      	cmp	r3, #0
 800185a:	d0f0      	beq.n	800183e <HAL_RCC_OscConfig+0x59a>
 800185c:	e02f      	b.n	80018be <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800185e:	4b1b      	ldr	r3, [pc, #108]	; (80018cc <HAL_RCC_OscConfig+0x628>)
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001864:	f7ff fa84 	bl	8000d70 <HAL_GetTick>
 8001868:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800186a:	e008      	b.n	800187e <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800186c:	f7ff fa80 	bl	8000d70 <HAL_GetTick>
 8001870:	4602      	mov	r2, r0
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	2b02      	cmp	r3, #2
 8001878:	d901      	bls.n	800187e <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	e020      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800187e:	4b12      	ldr	r3, [pc, #72]	; (80018c8 <HAL_RCC_OscConfig+0x624>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1f0      	bne.n	800186c <HAL_RCC_OscConfig+0x5c8>
 800188a:	e018      	b.n	80018be <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a1b      	ldr	r3, [r3, #32]
 8001890:	2b01      	cmp	r3, #1
 8001892:	d101      	bne.n	8001898 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e013      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001898:	4b0b      	ldr	r3, [pc, #44]	; (80018c8 <HAL_RCC_OscConfig+0x624>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d106      	bne.n	80018ba <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d001      	beq.n	80018be <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e000      	b.n	80018c0 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3718      	adds	r7, #24
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40021000 	.word	0x40021000
 80018cc:	42420060 	.word	0x42420060

080018d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d101      	bne.n	80018e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e0d0      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018e4:	4b6a      	ldr	r3, [pc, #424]	; (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0307 	and.w	r3, r3, #7
 80018ec:	683a      	ldr	r2, [r7, #0]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d910      	bls.n	8001914 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f2:	4b67      	ldr	r3, [pc, #412]	; (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f023 0207 	bic.w	r2, r3, #7
 80018fa:	4965      	ldr	r1, [pc, #404]	; (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	4313      	orrs	r3, r2
 8001900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001902:	4b63      	ldr	r3, [pc, #396]	; (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	683a      	ldr	r2, [r7, #0]
 800190c:	429a      	cmp	r2, r3
 800190e:	d001      	beq.n	8001914 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e0b8      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0302 	and.w	r3, r3, #2
 800191c:	2b00      	cmp	r3, #0
 800191e:	d020      	beq.n	8001962 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0304 	and.w	r3, r3, #4
 8001928:	2b00      	cmp	r3, #0
 800192a:	d005      	beq.n	8001938 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800192c:	4b59      	ldr	r3, [pc, #356]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	4a58      	ldr	r2, [pc, #352]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001932:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001936:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0308 	and.w	r3, r3, #8
 8001940:	2b00      	cmp	r3, #0
 8001942:	d005      	beq.n	8001950 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001944:	4b53      	ldr	r3, [pc, #332]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	4a52      	ldr	r2, [pc, #328]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 800194a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800194e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001950:	4b50      	ldr	r3, [pc, #320]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	494d      	ldr	r1, [pc, #308]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 800195e:	4313      	orrs	r3, r2
 8001960:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	d040      	beq.n	80019f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	2b01      	cmp	r3, #1
 8001974:	d107      	bne.n	8001986 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001976:	4b47      	ldr	r3, [pc, #284]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d115      	bne.n	80019ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e07f      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	2b02      	cmp	r3, #2
 800198c:	d107      	bne.n	800199e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800198e:	4b41      	ldr	r3, [pc, #260]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d109      	bne.n	80019ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e073      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800199e:	4b3d      	ldr	r3, [pc, #244]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d101      	bne.n	80019ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e06b      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019ae:	4b39      	ldr	r3, [pc, #228]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f023 0203 	bic.w	r2, r3, #3
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	4936      	ldr	r1, [pc, #216]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 80019bc:	4313      	orrs	r3, r2
 80019be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019c0:	f7ff f9d6 	bl	8000d70 <HAL_GetTick>
 80019c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019c6:	e00a      	b.n	80019de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019c8:	f7ff f9d2 	bl	8000d70 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e053      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019de:	4b2d      	ldr	r3, [pc, #180]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f003 020c 	and.w	r2, r3, #12
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d1eb      	bne.n	80019c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019f0:	4b27      	ldr	r3, [pc, #156]	; (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0307 	and.w	r3, r3, #7
 80019f8:	683a      	ldr	r2, [r7, #0]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d210      	bcs.n	8001a20 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019fe:	4b24      	ldr	r3, [pc, #144]	; (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f023 0207 	bic.w	r2, r3, #7
 8001a06:	4922      	ldr	r1, [pc, #136]	; (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a0e:	4b20      	ldr	r3, [pc, #128]	; (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0307 	and.w	r3, r3, #7
 8001a16:	683a      	ldr	r2, [r7, #0]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d001      	beq.n	8001a20 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e032      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 0304 	and.w	r3, r3, #4
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d008      	beq.n	8001a3e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a2c:	4b19      	ldr	r3, [pc, #100]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	4916      	ldr	r1, [pc, #88]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0308 	and.w	r3, r3, #8
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d009      	beq.n	8001a5e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a4a:	4b12      	ldr	r3, [pc, #72]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	691b      	ldr	r3, [r3, #16]
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	490e      	ldr	r1, [pc, #56]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a5e:	f000 f821 	bl	8001aa4 <HAL_RCC_GetSysClockFreq>
 8001a62:	4601      	mov	r1, r0
 8001a64:	4b0b      	ldr	r3, [pc, #44]	; (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	091b      	lsrs	r3, r3, #4
 8001a6a:	f003 030f 	and.w	r3, r3, #15
 8001a6e:	4a0a      	ldr	r2, [pc, #40]	; (8001a98 <HAL_RCC_ClockConfig+0x1c8>)
 8001a70:	5cd3      	ldrb	r3, [r2, r3]
 8001a72:	fa21 f303 	lsr.w	r3, r1, r3
 8001a76:	4a09      	ldr	r2, [pc, #36]	; (8001a9c <HAL_RCC_ClockConfig+0x1cc>)
 8001a78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a7a:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <HAL_RCC_ClockConfig+0x1d0>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff f934 	bl	8000cec <HAL_InitTick>

  return HAL_OK;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40022000 	.word	0x40022000
 8001a94:	40021000 	.word	0x40021000
 8001a98:	080039d8 	.word	0x080039d8
 8001a9c:	20000008 	.word	0x20000008
 8001aa0:	2000000c 	.word	0x2000000c

08001aa4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001aa4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001aa8:	b091      	sub	sp, #68	; 0x44
 8001aaa:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8001aac:	4b6a      	ldr	r3, [pc, #424]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x1b4>)
 8001aae:	f107 0414 	add.w	r4, r7, #20
 8001ab2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ab4:	c407      	stmia	r4!, {r0, r1, r2}
 8001ab6:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8001ab8:	4b68      	ldr	r3, [pc, #416]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001aba:	1d3c      	adds	r4, r7, #4
 8001abc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001abe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	637b      	str	r3, [r7, #52]	; 0x34
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	633b      	str	r3, [r7, #48]	; 0x30
 8001aca:	2300      	movs	r3, #0
 8001acc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ace:	2300      	movs	r3, #0
 8001ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ada:	2300      	movs	r3, #0
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ade:	4b60      	ldr	r3, [pc, #384]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ae6:	f003 030c 	and.w	r3, r3, #12
 8001aea:	2b04      	cmp	r3, #4
 8001aec:	d002      	beq.n	8001af4 <HAL_RCC_GetSysClockFreq+0x50>
 8001aee:	2b08      	cmp	r3, #8
 8001af0:	d003      	beq.n	8001afa <HAL_RCC_GetSysClockFreq+0x56>
 8001af2:	e0a7      	b.n	8001c44 <HAL_RCC_GetSysClockFreq+0x1a0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001af4:	4b5b      	ldr	r3, [pc, #364]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001af6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001af8:	e0a7      	b.n	8001c4a <HAL_RCC_GetSysClockFreq+0x1a6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001afa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001afc:	0c9b      	lsrs	r3, r3, #18
 8001afe:	f003 030f 	and.w	r3, r3, #15
 8001b02:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001b06:	4413      	add	r3, r2
 8001b08:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8001b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	f000 808d 	beq.w	8001c34 <HAL_RCC_GetSysClockFreq+0x190>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8001b1a:	4b51      	ldr	r3, [pc, #324]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b1e:	f003 030f 	and.w	r3, r3, #15
 8001b22:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001b26:	4413      	add	r3, r2
 8001b28:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8001b2c:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8001b2e:	4b4c      	ldr	r3, [pc, #304]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d06a      	beq.n	8001c10 <HAL_RCC_GetSysClockFreq+0x16c>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8001b3a:	4b49      	ldr	r3, [pc, #292]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b3e:	091b      	lsrs	r3, r3, #4
 8001b40:	f003 030f 	and.w	r3, r3, #15
 8001b44:	3301      	adds	r3, #1
 8001b46:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8001b48:	4b45      	ldr	r3, [pc, #276]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b4c:	0a1b      	lsrs	r3, r3, #8
 8001b4e:	f003 030f 	and.w	r3, r3, #15
 8001b52:	3302      	adds	r3, #2
 8001b54:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8001b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b58:	4619      	mov	r1, r3
 8001b5a:	f04f 0200 	mov.w	r2, #0
 8001b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b60:	f04f 0400 	mov.w	r4, #0
 8001b64:	fb03 f502 	mul.w	r5, r3, r2
 8001b68:	fb01 f004 	mul.w	r0, r1, r4
 8001b6c:	4428      	add	r0, r5
 8001b6e:	fba1 5603 	umull	r5, r6, r1, r3
 8001b72:	1983      	adds	r3, r0, r6
 8001b74:	461e      	mov	r6, r3
 8001b76:	4629      	mov	r1, r5
 8001b78:	4632      	mov	r2, r6
 8001b7a:	f04f 0300 	mov.w	r3, #0
 8001b7e:	f04f 0400 	mov.w	r4, #0
 8001b82:	0154      	lsls	r4, r2, #5
 8001b84:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001b88:	014b      	lsls	r3, r1, #5
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4622      	mov	r2, r4
 8001b8e:	1b49      	subs	r1, r1, r5
 8001b90:	eb62 0206 	sbc.w	r2, r2, r6
 8001b94:	f04f 0300 	mov.w	r3, #0
 8001b98:	f04f 0400 	mov.w	r4, #0
 8001b9c:	0194      	lsls	r4, r2, #6
 8001b9e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001ba2:	018b      	lsls	r3, r1, #6
 8001ba4:	1a5b      	subs	r3, r3, r1
 8001ba6:	eb64 0402 	sbc.w	r4, r4, r2
 8001baa:	f04f 0100 	mov.w	r1, #0
 8001bae:	f04f 0200 	mov.w	r2, #0
 8001bb2:	00e2      	lsls	r2, r4, #3
 8001bb4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001bb8:	00d9      	lsls	r1, r3, #3
 8001bba:	460b      	mov	r3, r1
 8001bbc:	4614      	mov	r4, r2
 8001bbe:	195b      	adds	r3, r3, r5
 8001bc0:	eb44 0406 	adc.w	r4, r4, r6
 8001bc4:	f04f 0100 	mov.w	r1, #0
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	0262      	lsls	r2, r4, #9
 8001bce:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001bd2:	0259      	lsls	r1, r3, #9
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	4614      	mov	r4, r2
 8001bd8:	4698      	mov	r8, r3
 8001bda:	46a1      	mov	r9, r4
 8001bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bde:	4619      	mov	r1, r3
 8001be0:	f04f 0200 	mov.w	r2, #0
 8001be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001be6:	f04f 0400 	mov.w	r4, #0
 8001bea:	fb03 f502 	mul.w	r5, r3, r2
 8001bee:	fb01 f004 	mul.w	r0, r1, r4
 8001bf2:	4428      	add	r0, r5
 8001bf4:	fba1 3403 	umull	r3, r4, r1, r3
 8001bf8:	1902      	adds	r2, r0, r4
 8001bfa:	4614      	mov	r4, r2
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	4623      	mov	r3, r4
 8001c00:	4640      	mov	r0, r8
 8001c02:	4649      	mov	r1, r9
 8001c04:	f7fe fb0e 	bl	8000224 <__aeabi_uldivmod>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	460c      	mov	r4, r1
 8001c0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c0e:	e007      	b.n	8001c20 <HAL_RCC_GetSysClockFreq+0x17c>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8001c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c12:	4a14      	ldr	r2, [pc, #80]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001c14:	fb02 f203 	mul.w	r2, r2, r3
 8001c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8001c20:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001c24:	461a      	mov	r2, r3
 8001c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d108      	bne.n	8001c3e <HAL_RCC_GetSysClockFreq+0x19a>
        {
          pllclk = pllclk / 2;
 8001c2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c2e:	085b      	lsrs	r3, r3, #1
 8001c30:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c32:	e004      	b.n	8001c3e <HAL_RCC_GetSysClockFreq+0x19a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c36:	4a0c      	ldr	r2, [pc, #48]	; (8001c68 <HAL_RCC_GetSysClockFreq+0x1c4>)
 8001c38:	fb02 f303 	mul.w	r3, r2, r3
 8001c3c:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 8001c3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c40:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001c42:	e002      	b.n	8001c4a <HAL_RCC_GetSysClockFreq+0x1a6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c44:	4b07      	ldr	r3, [pc, #28]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001c46:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001c48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3744      	adds	r7, #68	; 0x44
 8001c50:	46bd      	mov	sp, r7
 8001c52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c56:	bf00      	nop
 8001c58:	080039b8 	.word	0x080039b8
 8001c5c:	080039c8 	.word	0x080039c8
 8001c60:	40021000 	.word	0x40021000
 8001c64:	007a1200 	.word	0x007a1200
 8001c68:	003d0900 	.word	0x003d0900

08001c6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c70:	4b02      	ldr	r3, [pc, #8]	; (8001c7c <HAL_RCC_GetHCLKFreq+0x10>)
 8001c72:	681b      	ldr	r3, [r3, #0]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bc80      	pop	{r7}
 8001c7a:	4770      	bx	lr
 8001c7c:	20000008 	.word	0x20000008

08001c80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c84:	f7ff fff2 	bl	8001c6c <HAL_RCC_GetHCLKFreq>
 8001c88:	4601      	mov	r1, r0
 8001c8a:	4b05      	ldr	r3, [pc, #20]	; (8001ca0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	0a1b      	lsrs	r3, r3, #8
 8001c90:	f003 0307 	and.w	r3, r3, #7
 8001c94:	4a03      	ldr	r2, [pc, #12]	; (8001ca4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c96:	5cd3      	ldrb	r3, [r2, r3]
 8001c98:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	080039e8 	.word	0x080039e8

08001ca8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001cac:	f7ff ffde 	bl	8001c6c <HAL_RCC_GetHCLKFreq>
 8001cb0:	4601      	mov	r1, r0
 8001cb2:	4b05      	ldr	r3, [pc, #20]	; (8001cc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	0adb      	lsrs	r3, r3, #11
 8001cb8:	f003 0307 	and.w	r3, r3, #7
 8001cbc:	4a03      	ldr	r2, [pc, #12]	; (8001ccc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cbe:	5cd3      	ldrb	r3, [r2, r3]
 8001cc0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	080039e8 	.word	0x080039e8

08001cd0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001cd8:	4b0a      	ldr	r3, [pc, #40]	; (8001d04 <RCC_Delay+0x34>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a0a      	ldr	r2, [pc, #40]	; (8001d08 <RCC_Delay+0x38>)
 8001cde:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce2:	0a5b      	lsrs	r3, r3, #9
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	fb02 f303 	mul.w	r3, r2, r3
 8001cea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001cec:	bf00      	nop
  }
  while (Delay --);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	1e5a      	subs	r2, r3, #1
 8001cf2:	60fa      	str	r2, [r7, #12]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d1f9      	bne.n	8001cec <RCC_Delay+0x1c>
}
 8001cf8:	bf00      	nop
 8001cfa:	3714      	adds	r7, #20
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	20000008 	.word	0x20000008
 8001d08:	10624dd3 	.word	0x10624dd3

08001d0c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e053      	b.n	8001dc6 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d106      	bne.n	8001d3e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f7fe fdcb 	bl	80008d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2202      	movs	r2, #2
 8001d42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d54:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685a      	ldr	r2, [r3, #4]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	431a      	orrs	r2, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	691b      	ldr	r3, [r3, #16]
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	695b      	ldr	r3, [r3, #20]
 8001d70:	431a      	orrs	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	699b      	ldr	r3, [r3, #24]
 8001d76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d7a:	431a      	orrs	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	69db      	ldr	r3, [r3, #28]
 8001d80:	431a      	orrs	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a1b      	ldr	r3, [r3, #32]
 8001d86:	ea42 0103 	orr.w	r1, r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	430a      	orrs	r2, r1
 8001d94:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	699b      	ldr	r3, [r3, #24]
 8001d9a:	0c1a      	lsrs	r2, r3, #16
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f002 0204 	and.w	r2, r2, #4
 8001da4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	69da      	ldr	r2, [r3, #28]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001db4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b088      	sub	sp, #32
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	60f8      	str	r0, [r7, #12]
 8001dd6:	60b9      	str	r1, [r7, #8]
 8001dd8:	603b      	str	r3, [r7, #0]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001dde:	2300      	movs	r3, #0
 8001de0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d101      	bne.n	8001df0 <HAL_SPI_Transmit+0x22>
 8001dec:	2302      	movs	r3, #2
 8001dee:	e11e      	b.n	800202e <HAL_SPI_Transmit+0x260>
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	2201      	movs	r2, #1
 8001df4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001df8:	f7fe ffba 	bl	8000d70 <HAL_GetTick>
 8001dfc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001dfe:	88fb      	ldrh	r3, [r7, #6]
 8001e00:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d002      	beq.n	8001e14 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001e12:	e103      	b.n	800201c <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d002      	beq.n	8001e20 <HAL_SPI_Transmit+0x52>
 8001e1a:	88fb      	ldrh	r3, [r7, #6]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d102      	bne.n	8001e26 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001e24:	e0fa      	b.n	800201c <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	2203      	movs	r2, #3
 8001e2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	2200      	movs	r2, #0
 8001e32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	68ba      	ldr	r2, [r7, #8]
 8001e38:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	88fa      	ldrh	r2, [r7, #6]
 8001e3e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	88fa      	ldrh	r2, [r7, #6]
 8001e44:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2200      	movs	r2, #0
 8001e56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2200      	movs	r2, #0
 8001e62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e6c:	d107      	bne.n	8001e7e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e7c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e88:	2b40      	cmp	r3, #64	; 0x40
 8001e8a:	d007      	beq.n	8001e9c <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e9a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001ea4:	d14b      	bne.n	8001f3e <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d002      	beq.n	8001eb4 <HAL_SPI_Transmit+0xe6>
 8001eae:	8afb      	ldrh	r3, [r7, #22]
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d13e      	bne.n	8001f32 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb8:	881a      	ldrh	r2, [r3, #0]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec4:	1c9a      	adds	r2, r3, #2
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001ed8:	e02b      	b.n	8001f32 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d112      	bne.n	8001f0e <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eec:	881a      	ldrh	r2, [r3, #0]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef8:	1c9a      	adds	r2, r3, #2
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	3b01      	subs	r3, #1
 8001f06:	b29a      	uxth	r2, r3
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	86da      	strh	r2, [r3, #54]	; 0x36
 8001f0c:	e011      	b.n	8001f32 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f0e:	f7fe ff2f 	bl	8000d70 <HAL_GetTick>
 8001f12:	4602      	mov	r2, r0
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	683a      	ldr	r2, [r7, #0]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d803      	bhi.n	8001f26 <HAL_SPI_Transmit+0x158>
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f24:	d102      	bne.n	8001f2c <HAL_SPI_Transmit+0x15e>
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d102      	bne.n	8001f32 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001f30:	e074      	b.n	800201c <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1ce      	bne.n	8001eda <HAL_SPI_Transmit+0x10c>
 8001f3c:	e04c      	b.n	8001fd8 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d002      	beq.n	8001f4c <HAL_SPI_Transmit+0x17e>
 8001f46:	8afb      	ldrh	r3, [r7, #22]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d140      	bne.n	8001fce <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	330c      	adds	r3, #12
 8001f56:	7812      	ldrb	r2, [r2, #0]
 8001f58:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	1c5a      	adds	r2, r3, #1
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	b29a      	uxth	r2, r3
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001f72:	e02c      	b.n	8001fce <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d113      	bne.n	8001faa <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	330c      	adds	r3, #12
 8001f8c:	7812      	ldrb	r2, [r2, #0]
 8001f8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f94:	1c5a      	adds	r2, r3, #1
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	3b01      	subs	r3, #1
 8001fa2:	b29a      	uxth	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	86da      	strh	r2, [r3, #54]	; 0x36
 8001fa8:	e011      	b.n	8001fce <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001faa:	f7fe fee1 	bl	8000d70 <HAL_GetTick>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	683a      	ldr	r2, [r7, #0]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d803      	bhi.n	8001fc2 <HAL_SPI_Transmit+0x1f4>
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc0:	d102      	bne.n	8001fc8 <HAL_SPI_Transmit+0x1fa>
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d102      	bne.n	8001fce <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001fcc:	e026      	b.n	800201c <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1cd      	bne.n	8001f74 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	6839      	ldr	r1, [r7, #0]
 8001fdc:	68f8      	ldr	r0, [r7, #12]
 8001fde:	f000 fb91 	bl	8002704 <SPI_EndRxTxTransaction>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d002      	beq.n	8001fee <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2220      	movs	r2, #32
 8001fec:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d10a      	bne.n	800200c <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	613b      	str	r3, [r7, #16]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	613b      	str	r3, [r7, #16]
 800200a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002010:	2b00      	cmp	r3, #0
 8002012:	d002      	beq.n	800201a <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	77fb      	strb	r3, [r7, #31]
 8002018:	e000      	b.n	800201c <HAL_SPI_Transmit+0x24e>
  }

error:
 800201a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2200      	movs	r2, #0
 8002028:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800202c:	7ffb      	ldrb	r3, [r7, #31]
}
 800202e:	4618      	mov	r0, r3
 8002030:	3720      	adds	r7, #32
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b088      	sub	sp, #32
 800203a:	af02      	add	r7, sp, #8
 800203c:	60f8      	str	r0, [r7, #12]
 800203e:	60b9      	str	r1, [r7, #8]
 8002040:	603b      	str	r3, [r7, #0]
 8002042:	4613      	mov	r3, r2
 8002044:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002046:	2300      	movs	r3, #0
 8002048:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002052:	d112      	bne.n	800207a <HAL_SPI_Receive+0x44>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d10e      	bne.n	800207a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2204      	movs	r2, #4
 8002060:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002064:	88fa      	ldrh	r2, [r7, #6]
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	9300      	str	r3, [sp, #0]
 800206a:	4613      	mov	r3, r2
 800206c:	68ba      	ldr	r2, [r7, #8]
 800206e:	68b9      	ldr	r1, [r7, #8]
 8002070:	68f8      	ldr	r0, [r7, #12]
 8002072:	f000 f8e9 	bl	8002248 <HAL_SPI_TransmitReceive>
 8002076:	4603      	mov	r3, r0
 8002078:	e0e2      	b.n	8002240 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002080:	2b01      	cmp	r3, #1
 8002082:	d101      	bne.n	8002088 <HAL_SPI_Receive+0x52>
 8002084:	2302      	movs	r3, #2
 8002086:	e0db      	b.n	8002240 <HAL_SPI_Receive+0x20a>
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002090:	f7fe fe6e 	bl	8000d70 <HAL_GetTick>
 8002094:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d002      	beq.n	80020a8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80020a2:	2302      	movs	r3, #2
 80020a4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80020a6:	e0c2      	b.n	800222e <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d002      	beq.n	80020b4 <HAL_SPI_Receive+0x7e>
 80020ae:	88fb      	ldrh	r3, [r7, #6]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d102      	bne.n	80020ba <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80020b8:	e0b9      	b.n	800222e <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2204      	movs	r2, #4
 80020be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	68ba      	ldr	r2, [r7, #8]
 80020cc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	88fa      	ldrh	r2, [r7, #6]
 80020d2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	88fa      	ldrh	r2, [r7, #6]
 80020d8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2200      	movs	r2, #0
 80020de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2200      	movs	r2, #0
 80020e4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2200      	movs	r2, #0
 80020ea:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2200      	movs	r2, #0
 80020f0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2200      	movs	r2, #0
 80020f6:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002100:	d107      	bne.n	8002112 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002110:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800211c:	2b40      	cmp	r3, #64	; 0x40
 800211e:	d007      	beq.n	8002130 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800212e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d162      	bne.n	80021fe <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002138:	e02e      	b.n	8002198 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	2b01      	cmp	r3, #1
 8002146:	d115      	bne.n	8002174 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f103 020c 	add.w	r2, r3, #12
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002154:	7812      	ldrb	r2, [r2, #0]
 8002156:	b2d2      	uxtb	r2, r2
 8002158:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800215e:	1c5a      	adds	r2, r3, #1
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002168:	b29b      	uxth	r3, r3
 800216a:	3b01      	subs	r3, #1
 800216c:	b29a      	uxth	r2, r3
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002172:	e011      	b.n	8002198 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002174:	f7fe fdfc 	bl	8000d70 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	683a      	ldr	r2, [r7, #0]
 8002180:	429a      	cmp	r2, r3
 8002182:	d803      	bhi.n	800218c <HAL_SPI_Receive+0x156>
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800218a:	d102      	bne.n	8002192 <HAL_SPI_Receive+0x15c>
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d102      	bne.n	8002198 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002196:	e04a      	b.n	800222e <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800219c:	b29b      	uxth	r3, r3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d1cb      	bne.n	800213a <HAL_SPI_Receive+0x104>
 80021a2:	e031      	b.n	8002208 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d113      	bne.n	80021da <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68da      	ldr	r2, [r3, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021bc:	b292      	uxth	r2, r2
 80021be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021c4:	1c9a      	adds	r2, r3, #2
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	3b01      	subs	r3, #1
 80021d2:	b29a      	uxth	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80021d8:	e011      	b.n	80021fe <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80021da:	f7fe fdc9 	bl	8000d70 <HAL_GetTick>
 80021de:	4602      	mov	r2, r0
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	683a      	ldr	r2, [r7, #0]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d803      	bhi.n	80021f2 <HAL_SPI_Receive+0x1bc>
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021f0:	d102      	bne.n	80021f8 <HAL_SPI_Receive+0x1c2>
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d102      	bne.n	80021fe <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	75fb      	strb	r3, [r7, #23]
          goto error;
 80021fc:	e017      	b.n	800222e <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002202:	b29b      	uxth	r3, r3
 8002204:	2b00      	cmp	r3, #0
 8002206:	d1cd      	bne.n	80021a4 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002208:	693a      	ldr	r2, [r7, #16]
 800220a:	6839      	ldr	r1, [r7, #0]
 800220c:	68f8      	ldr	r0, [r7, #12]
 800220e:	f000 fa27 	bl	8002660 <SPI_EndRxTransaction>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d002      	beq.n	800221e <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2220      	movs	r2, #32
 800221c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002222:	2b00      	cmp	r3, #0
 8002224:	d002      	beq.n	800222c <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	75fb      	strb	r3, [r7, #23]
 800222a:	e000      	b.n	800222e <HAL_SPI_Receive+0x1f8>
  }

error :
 800222c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2201      	movs	r2, #1
 8002232:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2200      	movs	r2, #0
 800223a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800223e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002240:	4618      	mov	r0, r3
 8002242:	3718      	adds	r7, #24
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b08c      	sub	sp, #48	; 0x30
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
 8002254:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002256:	2301      	movs	r3, #1
 8002258:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800225a:	2300      	movs	r3, #0
 800225c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002266:	2b01      	cmp	r3, #1
 8002268:	d101      	bne.n	800226e <HAL_SPI_TransmitReceive+0x26>
 800226a:	2302      	movs	r3, #2
 800226c:	e18a      	b.n	8002584 <HAL_SPI_TransmitReceive+0x33c>
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2201      	movs	r2, #1
 8002272:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002276:	f7fe fd7b 	bl	8000d70 <HAL_GetTick>
 800227a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002282:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800228c:	887b      	ldrh	r3, [r7, #2]
 800228e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002290:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002294:	2b01      	cmp	r3, #1
 8002296:	d00f      	beq.n	80022b8 <HAL_SPI_TransmitReceive+0x70>
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800229e:	d107      	bne.n	80022b0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d103      	bne.n	80022b0 <HAL_SPI_TransmitReceive+0x68>
 80022a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80022ac:	2b04      	cmp	r3, #4
 80022ae:	d003      	beq.n	80022b8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80022b0:	2302      	movs	r3, #2
 80022b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80022b6:	e15b      	b.n	8002570 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d005      	beq.n	80022ca <HAL_SPI_TransmitReceive+0x82>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d002      	beq.n	80022ca <HAL_SPI_TransmitReceive+0x82>
 80022c4:	887b      	ldrh	r3, [r7, #2]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d103      	bne.n	80022d2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80022d0:	e14e      	b.n	8002570 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	2b04      	cmp	r3, #4
 80022dc:	d003      	beq.n	80022e6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2205      	movs	r2, #5
 80022e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2200      	movs	r2, #0
 80022ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	887a      	ldrh	r2, [r7, #2]
 80022f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	887a      	ldrh	r2, [r7, #2]
 80022fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	68ba      	ldr	r2, [r7, #8]
 8002302:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	887a      	ldrh	r2, [r7, #2]
 8002308:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	887a      	ldrh	r2, [r7, #2]
 800230e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2200      	movs	r2, #0
 8002314:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2200      	movs	r2, #0
 800231a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002326:	2b40      	cmp	r3, #64	; 0x40
 8002328:	d007      	beq.n	800233a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002338:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	68db      	ldr	r3, [r3, #12]
 800233e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002342:	d178      	bne.n	8002436 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d002      	beq.n	8002352 <HAL_SPI_TransmitReceive+0x10a>
 800234c:	8b7b      	ldrh	r3, [r7, #26]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d166      	bne.n	8002420 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002356:	881a      	ldrh	r2, [r3, #0]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002362:	1c9a      	adds	r2, r3, #2
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800236c:	b29b      	uxth	r3, r3
 800236e:	3b01      	subs	r3, #1
 8002370:	b29a      	uxth	r2, r3
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002376:	e053      	b.n	8002420 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b02      	cmp	r3, #2
 8002384:	d11b      	bne.n	80023be <HAL_SPI_TransmitReceive+0x176>
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800238a:	b29b      	uxth	r3, r3
 800238c:	2b00      	cmp	r3, #0
 800238e:	d016      	beq.n	80023be <HAL_SPI_TransmitReceive+0x176>
 8002390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002392:	2b01      	cmp	r3, #1
 8002394:	d113      	bne.n	80023be <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239a:	881a      	ldrh	r2, [r3, #0]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	1c9a      	adds	r2, r3, #2
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	3b01      	subs	r3, #1
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80023ba:	2300      	movs	r3, #0
 80023bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f003 0301 	and.w	r3, r3, #1
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d119      	bne.n	8002400 <HAL_SPI_TransmitReceive+0x1b8>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d014      	beq.n	8002400 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68da      	ldr	r2, [r3, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023e0:	b292      	uxth	r2, r2
 80023e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023e8:	1c9a      	adds	r2, r3, #2
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	3b01      	subs	r3, #1
 80023f6:	b29a      	uxth	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80023fc:	2301      	movs	r3, #1
 80023fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002400:	f7fe fcb6 	bl	8000d70 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800240c:	429a      	cmp	r2, r3
 800240e:	d807      	bhi.n	8002420 <HAL_SPI_TransmitReceive+0x1d8>
 8002410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002416:	d003      	beq.n	8002420 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800241e:	e0a7      	b.n	8002570 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002424:	b29b      	uxth	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1a6      	bne.n	8002378 <HAL_SPI_TransmitReceive+0x130>
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800242e:	b29b      	uxth	r3, r3
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1a1      	bne.n	8002378 <HAL_SPI_TransmitReceive+0x130>
 8002434:	e07c      	b.n	8002530 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d002      	beq.n	8002444 <HAL_SPI_TransmitReceive+0x1fc>
 800243e:	8b7b      	ldrh	r3, [r7, #26]
 8002440:	2b01      	cmp	r3, #1
 8002442:	d16b      	bne.n	800251c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	330c      	adds	r3, #12
 800244e:	7812      	ldrb	r2, [r2, #0]
 8002450:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	1c5a      	adds	r2, r3, #1
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002460:	b29b      	uxth	r3, r3
 8002462:	3b01      	subs	r3, #1
 8002464:	b29a      	uxth	r2, r3
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800246a:	e057      	b.n	800251c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b02      	cmp	r3, #2
 8002478:	d11c      	bne.n	80024b4 <HAL_SPI_TransmitReceive+0x26c>
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800247e:	b29b      	uxth	r3, r3
 8002480:	2b00      	cmp	r3, #0
 8002482:	d017      	beq.n	80024b4 <HAL_SPI_TransmitReceive+0x26c>
 8002484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002486:	2b01      	cmp	r3, #1
 8002488:	d114      	bne.n	80024b4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	330c      	adds	r3, #12
 8002494:	7812      	ldrb	r2, [r2, #0]
 8002496:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249c:	1c5a      	adds	r2, r3, #1
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	3b01      	subs	r3, #1
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80024b0:	2300      	movs	r3, #0
 80024b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d119      	bne.n	80024f6 <HAL_SPI_TransmitReceive+0x2ae>
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d014      	beq.n	80024f6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	68da      	ldr	r2, [r3, #12]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024d6:	b2d2      	uxtb	r2, r2
 80024d8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024de:	1c5a      	adds	r2, r3, #1
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	3b01      	subs	r3, #1
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80024f2:	2301      	movs	r3, #1
 80024f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80024f6:	f7fe fc3b 	bl	8000d70 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002502:	429a      	cmp	r2, r3
 8002504:	d803      	bhi.n	800250e <HAL_SPI_TransmitReceive+0x2c6>
 8002506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800250c:	d102      	bne.n	8002514 <HAL_SPI_TransmitReceive+0x2cc>
 800250e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002510:	2b00      	cmp	r3, #0
 8002512:	d103      	bne.n	800251c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800251a:	e029      	b.n	8002570 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002520:	b29b      	uxth	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d1a2      	bne.n	800246c <HAL_SPI_TransmitReceive+0x224>
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800252a:	b29b      	uxth	r3, r3
 800252c:	2b00      	cmp	r3, #0
 800252e:	d19d      	bne.n	800246c <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002532:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	f000 f8e5 	bl	8002704 <SPI_EndRxTxTransaction>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d006      	beq.n	800254e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2220      	movs	r2, #32
 800254a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800254c:	e010      	b.n	8002570 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10b      	bne.n	800256e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	617b      	str	r3, [r7, #20]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	617b      	str	r3, [r7, #20]
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	e000      	b.n	8002570 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800256e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002580:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002584:	4618      	mov	r0, r3
 8002586:	3730      	adds	r7, #48	; 0x30
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	603b      	str	r3, [r7, #0]
 8002598:	4613      	mov	r3, r2
 800259a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800259c:	e04c      	b.n	8002638 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a4:	d048      	beq.n	8002638 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80025a6:	f7fe fbe3 	bl	8000d70 <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	683a      	ldr	r2, [r7, #0]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d902      	bls.n	80025bc <SPI_WaitFlagStateUntilTimeout+0x30>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d13d      	bne.n	8002638 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	685a      	ldr	r2, [r3, #4]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80025ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80025d4:	d111      	bne.n	80025fa <SPI_WaitFlagStateUntilTimeout+0x6e>
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025de:	d004      	beq.n	80025ea <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025e8:	d107      	bne.n	80025fa <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002602:	d10f      	bne.n	8002624 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002622:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2200      	movs	r2, #0
 8002630:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e00f      	b.n	8002658 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	689a      	ldr	r2, [r3, #8]
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	4013      	ands	r3, r2
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	429a      	cmp	r2, r3
 8002646:	bf0c      	ite	eq
 8002648:	2301      	moveq	r3, #1
 800264a:	2300      	movne	r3, #0
 800264c:	b2db      	uxtb	r3, r3
 800264e:	461a      	mov	r2, r3
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	429a      	cmp	r2, r3
 8002654:	d1a3      	bne.n	800259e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002656:	2300      	movs	r3, #0
}
 8002658:	4618      	mov	r0, r3
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af02      	add	r7, sp, #8
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002674:	d111      	bne.n	800269a <SPI_EndRxTransaction+0x3a>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800267e:	d004      	beq.n	800268a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002688:	d107      	bne.n	800269a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002698:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80026a2:	d117      	bne.n	80026d4 <SPI_EndRxTransaction+0x74>
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026ac:	d112      	bne.n	80026d4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	9300      	str	r3, [sp, #0]
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	2200      	movs	r2, #0
 80026b6:	2101      	movs	r1, #1
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f7ff ff67 	bl	800258c <SPI_WaitFlagStateUntilTimeout>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d01a      	beq.n	80026fa <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c8:	f043 0220 	orr.w	r2, r3, #32
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e013      	b.n	80026fc <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	9300      	str	r3, [sp, #0]
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	2200      	movs	r2, #0
 80026dc:	2180      	movs	r1, #128	; 0x80
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	f7ff ff54 	bl	800258c <SPI_WaitFlagStateUntilTimeout>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d007      	beq.n	80026fa <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ee:	f043 0220 	orr.w	r2, r3, #32
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e000      	b.n	80026fc <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80026fa:	2300      	movs	r3, #0
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3710      	adds	r7, #16
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}

08002704 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b086      	sub	sp, #24
 8002708:	af02      	add	r7, sp, #8
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	60b9      	str	r1, [r7, #8]
 800270e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	9300      	str	r3, [sp, #0]
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	2200      	movs	r2, #0
 8002718:	2180      	movs	r1, #128	; 0x80
 800271a:	68f8      	ldr	r0, [r7, #12]
 800271c:	f7ff ff36 	bl	800258c <SPI_WaitFlagStateUntilTimeout>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d007      	beq.n	8002736 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800272a:	f043 0220 	orr.w	r2, r3, #32
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e000      	b.n	8002738 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e03f      	b.n	80027d2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002758:	b2db      	uxtb	r3, r3
 800275a:	2b00      	cmp	r3, #0
 800275c:	d106      	bne.n	800276c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7fe f93a 	bl	80009e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2224      	movs	r2, #36	; 0x24
 8002770:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	68da      	ldr	r2, [r3, #12]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002782:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f000 f90b 	bl	80029a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	691a      	ldr	r2, [r3, #16]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002798:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	695a      	ldr	r2, [r3, #20]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68da      	ldr	r2, [r3, #12]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2220      	movs	r2, #32
 80027c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2220      	movs	r2, #32
 80027cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b088      	sub	sp, #32
 80027de:	af02      	add	r7, sp, #8
 80027e0:	60f8      	str	r0, [r7, #12]
 80027e2:	60b9      	str	r1, [r7, #8]
 80027e4:	603b      	str	r3, [r7, #0]
 80027e6:	4613      	mov	r3, r2
 80027e8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80027ea:	2300      	movs	r3, #0
 80027ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b20      	cmp	r3, #32
 80027f8:	f040 8083 	bne.w	8002902 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d002      	beq.n	8002808 <HAL_UART_Transmit+0x2e>
 8002802:	88fb      	ldrh	r3, [r7, #6]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d101      	bne.n	800280c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e07b      	b.n	8002904 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002812:	2b01      	cmp	r3, #1
 8002814:	d101      	bne.n	800281a <HAL_UART_Transmit+0x40>
 8002816:	2302      	movs	r3, #2
 8002818:	e074      	b.n	8002904 <HAL_UART_Transmit+0x12a>
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2201      	movs	r2, #1
 800281e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2221      	movs	r2, #33	; 0x21
 800282c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002830:	f7fe fa9e 	bl	8000d70 <HAL_GetTick>
 8002834:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	88fa      	ldrh	r2, [r7, #6]
 800283a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	88fa      	ldrh	r2, [r7, #6]
 8002840:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002842:	e042      	b.n	80028ca <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002848:	b29b      	uxth	r3, r3
 800284a:	3b01      	subs	r3, #1
 800284c:	b29a      	uxth	r2, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800285a:	d122      	bne.n	80028a2 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	9300      	str	r3, [sp, #0]
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	2200      	movs	r2, #0
 8002864:	2180      	movs	r1, #128	; 0x80
 8002866:	68f8      	ldr	r0, [r7, #12]
 8002868:	f000 f850 	bl	800290c <UART_WaitOnFlagUntilTimeout>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e046      	b.n	8002904 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	881b      	ldrh	r3, [r3, #0]
 800287e:	461a      	mov	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002888:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d103      	bne.n	800289a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	3302      	adds	r3, #2
 8002896:	60bb      	str	r3, [r7, #8]
 8002898:	e017      	b.n	80028ca <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	3301      	adds	r3, #1
 800289e:	60bb      	str	r3, [r7, #8]
 80028a0:	e013      	b.n	80028ca <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	9300      	str	r3, [sp, #0]
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	2200      	movs	r2, #0
 80028aa:	2180      	movs	r1, #128	; 0x80
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 f82d 	bl	800290c <UART_WaitOnFlagUntilTimeout>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80028b8:	2303      	movs	r3, #3
 80028ba:	e023      	b.n	8002904 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	1c5a      	adds	r2, r3, #1
 80028c0:	60ba      	str	r2, [r7, #8]
 80028c2:	781a      	ldrb	r2, [r3, #0]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d1b7      	bne.n	8002844 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	2200      	movs	r2, #0
 80028dc:	2140      	movs	r1, #64	; 0x40
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f000 f814 	bl	800290c <UART_WaitOnFlagUntilTimeout>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e00a      	b.n	8002904 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2220      	movs	r2, #32
 80028f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80028fe:	2300      	movs	r3, #0
 8002900:	e000      	b.n	8002904 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002902:	2302      	movs	r3, #2
  }
}
 8002904:	4618      	mov	r0, r3
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	603b      	str	r3, [r7, #0]
 8002918:	4613      	mov	r3, r2
 800291a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800291c:	e02c      	b.n	8002978 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002924:	d028      	beq.n	8002978 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d007      	beq.n	800293c <UART_WaitOnFlagUntilTimeout+0x30>
 800292c:	f7fe fa20 	bl	8000d70 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	429a      	cmp	r2, r3
 800293a:	d21d      	bcs.n	8002978 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	68da      	ldr	r2, [r3, #12]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800294a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	695a      	ldr	r2, [r3, #20]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f022 0201 	bic.w	r2, r2, #1
 800295a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2220      	movs	r2, #32
 8002960:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2220      	movs	r2, #32
 8002968:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2200      	movs	r2, #0
 8002970:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e00f      	b.n	8002998 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	4013      	ands	r3, r2
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	429a      	cmp	r2, r3
 8002986:	bf0c      	ite	eq
 8002988:	2301      	moveq	r3, #1
 800298a:	2300      	movne	r3, #0
 800298c:	b2db      	uxtb	r3, r3
 800298e:	461a      	mov	r2, r3
 8002990:	79fb      	ldrb	r3, [r7, #7]
 8002992:	429a      	cmp	r2, r3
 8002994:	d0c3      	beq.n	800291e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3710      	adds	r7, #16
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	691b      	ldr	r3, [r3, #16]
 80029ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	68da      	ldr	r2, [r3, #12]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	430a      	orrs	r2, r1
 80029bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	689a      	ldr	r2, [r3, #8]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	431a      	orrs	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	695b      	ldr	r3, [r3, #20]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80029da:	f023 030c 	bic.w	r3, r3, #12
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6812      	ldr	r2, [r2, #0]
 80029e2:	68f9      	ldr	r1, [r7, #12]
 80029e4:	430b      	orrs	r3, r1
 80029e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	699a      	ldr	r2, [r3, #24]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	430a      	orrs	r2, r1
 80029fc:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a52      	ldr	r2, [pc, #328]	; (8002b4c <UART_SetConfig+0x1ac>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d14e      	bne.n	8002aa6 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002a08:	f7ff f94e 	bl	8001ca8 <HAL_RCC_GetPCLK2Freq>
 8002a0c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a0e:	68ba      	ldr	r2, [r7, #8]
 8002a10:	4613      	mov	r3, r2
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	4413      	add	r3, r2
 8002a16:	009a      	lsls	r2, r3, #2
 8002a18:	441a      	add	r2, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a24:	4a4a      	ldr	r2, [pc, #296]	; (8002b50 <UART_SetConfig+0x1b0>)
 8002a26:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2a:	095b      	lsrs	r3, r3, #5
 8002a2c:	0119      	lsls	r1, r3, #4
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	4613      	mov	r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	4413      	add	r3, r2
 8002a36:	009a      	lsls	r2, r3, #2
 8002a38:	441a      	add	r2, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a44:	4b42      	ldr	r3, [pc, #264]	; (8002b50 <UART_SetConfig+0x1b0>)
 8002a46:	fba3 0302 	umull	r0, r3, r3, r2
 8002a4a:	095b      	lsrs	r3, r3, #5
 8002a4c:	2064      	movs	r0, #100	; 0x64
 8002a4e:	fb00 f303 	mul.w	r3, r0, r3
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	011b      	lsls	r3, r3, #4
 8002a56:	3332      	adds	r3, #50	; 0x32
 8002a58:	4a3d      	ldr	r2, [pc, #244]	; (8002b50 <UART_SetConfig+0x1b0>)
 8002a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5e:	095b      	lsrs	r3, r3, #5
 8002a60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a64:	4419      	add	r1, r3
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	4613      	mov	r3, r2
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	4413      	add	r3, r2
 8002a6e:	009a      	lsls	r2, r3, #2
 8002a70:	441a      	add	r2, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a7c:	4b34      	ldr	r3, [pc, #208]	; (8002b50 <UART_SetConfig+0x1b0>)
 8002a7e:	fba3 0302 	umull	r0, r3, r3, r2
 8002a82:	095b      	lsrs	r3, r3, #5
 8002a84:	2064      	movs	r0, #100	; 0x64
 8002a86:	fb00 f303 	mul.w	r3, r0, r3
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	011b      	lsls	r3, r3, #4
 8002a8e:	3332      	adds	r3, #50	; 0x32
 8002a90:	4a2f      	ldr	r2, [pc, #188]	; (8002b50 <UART_SetConfig+0x1b0>)
 8002a92:	fba2 2303 	umull	r2, r3, r2, r3
 8002a96:	095b      	lsrs	r3, r3, #5
 8002a98:	f003 020f 	and.w	r2, r3, #15
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	440a      	add	r2, r1
 8002aa2:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002aa4:	e04d      	b.n	8002b42 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8002aa6:	f7ff f8eb 	bl	8001c80 <HAL_RCC_GetPCLK1Freq>
 8002aaa:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002aac:	68ba      	ldr	r2, [r7, #8]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	4413      	add	r3, r2
 8002ab4:	009a      	lsls	r2, r3, #2
 8002ab6:	441a      	add	r2, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac2:	4a23      	ldr	r2, [pc, #140]	; (8002b50 <UART_SetConfig+0x1b0>)
 8002ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac8:	095b      	lsrs	r3, r3, #5
 8002aca:	0119      	lsls	r1, r3, #4
 8002acc:	68ba      	ldr	r2, [r7, #8]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	4413      	add	r3, r2
 8002ad4:	009a      	lsls	r2, r3, #2
 8002ad6:	441a      	add	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ae2:	4b1b      	ldr	r3, [pc, #108]	; (8002b50 <UART_SetConfig+0x1b0>)
 8002ae4:	fba3 0302 	umull	r0, r3, r3, r2
 8002ae8:	095b      	lsrs	r3, r3, #5
 8002aea:	2064      	movs	r0, #100	; 0x64
 8002aec:	fb00 f303 	mul.w	r3, r0, r3
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	011b      	lsls	r3, r3, #4
 8002af4:	3332      	adds	r3, #50	; 0x32
 8002af6:	4a16      	ldr	r2, [pc, #88]	; (8002b50 <UART_SetConfig+0x1b0>)
 8002af8:	fba2 2303 	umull	r2, r3, r2, r3
 8002afc:	095b      	lsrs	r3, r3, #5
 8002afe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b02:	4419      	add	r1, r3
 8002b04:	68ba      	ldr	r2, [r7, #8]
 8002b06:	4613      	mov	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	009a      	lsls	r2, r3, #2
 8002b0e:	441a      	add	r2, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b1a:	4b0d      	ldr	r3, [pc, #52]	; (8002b50 <UART_SetConfig+0x1b0>)
 8002b1c:	fba3 0302 	umull	r0, r3, r3, r2
 8002b20:	095b      	lsrs	r3, r3, #5
 8002b22:	2064      	movs	r0, #100	; 0x64
 8002b24:	fb00 f303 	mul.w	r3, r0, r3
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	011b      	lsls	r3, r3, #4
 8002b2c:	3332      	adds	r3, #50	; 0x32
 8002b2e:	4a08      	ldr	r2, [pc, #32]	; (8002b50 <UART_SetConfig+0x1b0>)
 8002b30:	fba2 2303 	umull	r2, r3, r2, r3
 8002b34:	095b      	lsrs	r3, r3, #5
 8002b36:	f003 020f 	and.w	r2, r3, #15
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	440a      	add	r2, r1
 8002b40:	609a      	str	r2, [r3, #8]
}
 8002b42:	bf00      	nop
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40013800 	.word	0x40013800
 8002b50:	51eb851f 	.word	0x51eb851f

08002b54 <__errno>:
 8002b54:	4b01      	ldr	r3, [pc, #4]	; (8002b5c <__errno+0x8>)
 8002b56:	6818      	ldr	r0, [r3, #0]
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	20000014 	.word	0x20000014

08002b60 <__libc_init_array>:
 8002b60:	b570      	push	{r4, r5, r6, lr}
 8002b62:	2500      	movs	r5, #0
 8002b64:	4e0c      	ldr	r6, [pc, #48]	; (8002b98 <__libc_init_array+0x38>)
 8002b66:	4c0d      	ldr	r4, [pc, #52]	; (8002b9c <__libc_init_array+0x3c>)
 8002b68:	1ba4      	subs	r4, r4, r6
 8002b6a:	10a4      	asrs	r4, r4, #2
 8002b6c:	42a5      	cmp	r5, r4
 8002b6e:	d109      	bne.n	8002b84 <__libc_init_array+0x24>
 8002b70:	f000 ff10 	bl	8003994 <_init>
 8002b74:	2500      	movs	r5, #0
 8002b76:	4e0a      	ldr	r6, [pc, #40]	; (8002ba0 <__libc_init_array+0x40>)
 8002b78:	4c0a      	ldr	r4, [pc, #40]	; (8002ba4 <__libc_init_array+0x44>)
 8002b7a:	1ba4      	subs	r4, r4, r6
 8002b7c:	10a4      	asrs	r4, r4, #2
 8002b7e:	42a5      	cmp	r5, r4
 8002b80:	d105      	bne.n	8002b8e <__libc_init_array+0x2e>
 8002b82:	bd70      	pop	{r4, r5, r6, pc}
 8002b84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b88:	4798      	blx	r3
 8002b8a:	3501      	adds	r5, #1
 8002b8c:	e7ee      	b.n	8002b6c <__libc_init_array+0xc>
 8002b8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b92:	4798      	blx	r3
 8002b94:	3501      	adds	r5, #1
 8002b96:	e7f2      	b.n	8002b7e <__libc_init_array+0x1e>
 8002b98:	08003a90 	.word	0x08003a90
 8002b9c:	08003a90 	.word	0x08003a90
 8002ba0:	08003a90 	.word	0x08003a90
 8002ba4:	08003a94 	.word	0x08003a94

08002ba8 <memset>:
 8002ba8:	4603      	mov	r3, r0
 8002baa:	4402      	add	r2, r0
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d100      	bne.n	8002bb2 <memset+0xa>
 8002bb0:	4770      	bx	lr
 8002bb2:	f803 1b01 	strb.w	r1, [r3], #1
 8002bb6:	e7f9      	b.n	8002bac <memset+0x4>

08002bb8 <iprintf>:
 8002bb8:	b40f      	push	{r0, r1, r2, r3}
 8002bba:	4b0a      	ldr	r3, [pc, #40]	; (8002be4 <iprintf+0x2c>)
 8002bbc:	b513      	push	{r0, r1, r4, lr}
 8002bbe:	681c      	ldr	r4, [r3, #0]
 8002bc0:	b124      	cbz	r4, 8002bcc <iprintf+0x14>
 8002bc2:	69a3      	ldr	r3, [r4, #24]
 8002bc4:	b913      	cbnz	r3, 8002bcc <iprintf+0x14>
 8002bc6:	4620      	mov	r0, r4
 8002bc8:	f000 f84e 	bl	8002c68 <__sinit>
 8002bcc:	ab05      	add	r3, sp, #20
 8002bce:	9a04      	ldr	r2, [sp, #16]
 8002bd0:	68a1      	ldr	r1, [r4, #8]
 8002bd2:	4620      	mov	r0, r4
 8002bd4:	9301      	str	r3, [sp, #4]
 8002bd6:	f000 f953 	bl	8002e80 <_vfiprintf_r>
 8002bda:	b002      	add	sp, #8
 8002bdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002be0:	b004      	add	sp, #16
 8002be2:	4770      	bx	lr
 8002be4:	20000014 	.word	0x20000014

08002be8 <std>:
 8002be8:	2300      	movs	r3, #0
 8002bea:	b510      	push	{r4, lr}
 8002bec:	4604      	mov	r4, r0
 8002bee:	e9c0 3300 	strd	r3, r3, [r0]
 8002bf2:	6083      	str	r3, [r0, #8]
 8002bf4:	8181      	strh	r1, [r0, #12]
 8002bf6:	6643      	str	r3, [r0, #100]	; 0x64
 8002bf8:	81c2      	strh	r2, [r0, #14]
 8002bfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002bfe:	6183      	str	r3, [r0, #24]
 8002c00:	4619      	mov	r1, r3
 8002c02:	2208      	movs	r2, #8
 8002c04:	305c      	adds	r0, #92	; 0x5c
 8002c06:	f7ff ffcf 	bl	8002ba8 <memset>
 8002c0a:	4b05      	ldr	r3, [pc, #20]	; (8002c20 <std+0x38>)
 8002c0c:	6224      	str	r4, [r4, #32]
 8002c0e:	6263      	str	r3, [r4, #36]	; 0x24
 8002c10:	4b04      	ldr	r3, [pc, #16]	; (8002c24 <std+0x3c>)
 8002c12:	62a3      	str	r3, [r4, #40]	; 0x28
 8002c14:	4b04      	ldr	r3, [pc, #16]	; (8002c28 <std+0x40>)
 8002c16:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002c18:	4b04      	ldr	r3, [pc, #16]	; (8002c2c <std+0x44>)
 8002c1a:	6323      	str	r3, [r4, #48]	; 0x30
 8002c1c:	bd10      	pop	{r4, pc}
 8002c1e:	bf00      	nop
 8002c20:	080033dd 	.word	0x080033dd
 8002c24:	080033ff 	.word	0x080033ff
 8002c28:	08003437 	.word	0x08003437
 8002c2c:	0800345b 	.word	0x0800345b

08002c30 <_cleanup_r>:
 8002c30:	4901      	ldr	r1, [pc, #4]	; (8002c38 <_cleanup_r+0x8>)
 8002c32:	f000 b885 	b.w	8002d40 <_fwalk_reent>
 8002c36:	bf00      	nop
 8002c38:	08003735 	.word	0x08003735

08002c3c <__sfmoreglue>:
 8002c3c:	b570      	push	{r4, r5, r6, lr}
 8002c3e:	2568      	movs	r5, #104	; 0x68
 8002c40:	1e4a      	subs	r2, r1, #1
 8002c42:	4355      	muls	r5, r2
 8002c44:	460e      	mov	r6, r1
 8002c46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002c4a:	f000 f897 	bl	8002d7c <_malloc_r>
 8002c4e:	4604      	mov	r4, r0
 8002c50:	b140      	cbz	r0, 8002c64 <__sfmoreglue+0x28>
 8002c52:	2100      	movs	r1, #0
 8002c54:	e9c0 1600 	strd	r1, r6, [r0]
 8002c58:	300c      	adds	r0, #12
 8002c5a:	60a0      	str	r0, [r4, #8]
 8002c5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002c60:	f7ff ffa2 	bl	8002ba8 <memset>
 8002c64:	4620      	mov	r0, r4
 8002c66:	bd70      	pop	{r4, r5, r6, pc}

08002c68 <__sinit>:
 8002c68:	6983      	ldr	r3, [r0, #24]
 8002c6a:	b510      	push	{r4, lr}
 8002c6c:	4604      	mov	r4, r0
 8002c6e:	bb33      	cbnz	r3, 8002cbe <__sinit+0x56>
 8002c70:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002c74:	6503      	str	r3, [r0, #80]	; 0x50
 8002c76:	4b12      	ldr	r3, [pc, #72]	; (8002cc0 <__sinit+0x58>)
 8002c78:	4a12      	ldr	r2, [pc, #72]	; (8002cc4 <__sinit+0x5c>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6282      	str	r2, [r0, #40]	; 0x28
 8002c7e:	4298      	cmp	r0, r3
 8002c80:	bf04      	itt	eq
 8002c82:	2301      	moveq	r3, #1
 8002c84:	6183      	streq	r3, [r0, #24]
 8002c86:	f000 f81f 	bl	8002cc8 <__sfp>
 8002c8a:	6060      	str	r0, [r4, #4]
 8002c8c:	4620      	mov	r0, r4
 8002c8e:	f000 f81b 	bl	8002cc8 <__sfp>
 8002c92:	60a0      	str	r0, [r4, #8]
 8002c94:	4620      	mov	r0, r4
 8002c96:	f000 f817 	bl	8002cc8 <__sfp>
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	60e0      	str	r0, [r4, #12]
 8002c9e:	2104      	movs	r1, #4
 8002ca0:	6860      	ldr	r0, [r4, #4]
 8002ca2:	f7ff ffa1 	bl	8002be8 <std>
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	2109      	movs	r1, #9
 8002caa:	68a0      	ldr	r0, [r4, #8]
 8002cac:	f7ff ff9c 	bl	8002be8 <std>
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	2112      	movs	r1, #18
 8002cb4:	68e0      	ldr	r0, [r4, #12]
 8002cb6:	f7ff ff97 	bl	8002be8 <std>
 8002cba:	2301      	movs	r3, #1
 8002cbc:	61a3      	str	r3, [r4, #24]
 8002cbe:	bd10      	pop	{r4, pc}
 8002cc0:	080039f0 	.word	0x080039f0
 8002cc4:	08002c31 	.word	0x08002c31

08002cc8 <__sfp>:
 8002cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cca:	4b1b      	ldr	r3, [pc, #108]	; (8002d38 <__sfp+0x70>)
 8002ccc:	4607      	mov	r7, r0
 8002cce:	681e      	ldr	r6, [r3, #0]
 8002cd0:	69b3      	ldr	r3, [r6, #24]
 8002cd2:	b913      	cbnz	r3, 8002cda <__sfp+0x12>
 8002cd4:	4630      	mov	r0, r6
 8002cd6:	f7ff ffc7 	bl	8002c68 <__sinit>
 8002cda:	3648      	adds	r6, #72	; 0x48
 8002cdc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002ce0:	3b01      	subs	r3, #1
 8002ce2:	d503      	bpl.n	8002cec <__sfp+0x24>
 8002ce4:	6833      	ldr	r3, [r6, #0]
 8002ce6:	b133      	cbz	r3, 8002cf6 <__sfp+0x2e>
 8002ce8:	6836      	ldr	r6, [r6, #0]
 8002cea:	e7f7      	b.n	8002cdc <__sfp+0x14>
 8002cec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002cf0:	b16d      	cbz	r5, 8002d0e <__sfp+0x46>
 8002cf2:	3468      	adds	r4, #104	; 0x68
 8002cf4:	e7f4      	b.n	8002ce0 <__sfp+0x18>
 8002cf6:	2104      	movs	r1, #4
 8002cf8:	4638      	mov	r0, r7
 8002cfa:	f7ff ff9f 	bl	8002c3c <__sfmoreglue>
 8002cfe:	6030      	str	r0, [r6, #0]
 8002d00:	2800      	cmp	r0, #0
 8002d02:	d1f1      	bne.n	8002ce8 <__sfp+0x20>
 8002d04:	230c      	movs	r3, #12
 8002d06:	4604      	mov	r4, r0
 8002d08:	603b      	str	r3, [r7, #0]
 8002d0a:	4620      	mov	r0, r4
 8002d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d0e:	4b0b      	ldr	r3, [pc, #44]	; (8002d3c <__sfp+0x74>)
 8002d10:	6665      	str	r5, [r4, #100]	; 0x64
 8002d12:	e9c4 5500 	strd	r5, r5, [r4]
 8002d16:	60a5      	str	r5, [r4, #8]
 8002d18:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002d1c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002d20:	2208      	movs	r2, #8
 8002d22:	4629      	mov	r1, r5
 8002d24:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002d28:	f7ff ff3e 	bl	8002ba8 <memset>
 8002d2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002d30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002d34:	e7e9      	b.n	8002d0a <__sfp+0x42>
 8002d36:	bf00      	nop
 8002d38:	080039f0 	.word	0x080039f0
 8002d3c:	ffff0001 	.word	0xffff0001

08002d40 <_fwalk_reent>:
 8002d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d44:	4680      	mov	r8, r0
 8002d46:	4689      	mov	r9, r1
 8002d48:	2600      	movs	r6, #0
 8002d4a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002d4e:	b914      	cbnz	r4, 8002d56 <_fwalk_reent+0x16>
 8002d50:	4630      	mov	r0, r6
 8002d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d56:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8002d5a:	3f01      	subs	r7, #1
 8002d5c:	d501      	bpl.n	8002d62 <_fwalk_reent+0x22>
 8002d5e:	6824      	ldr	r4, [r4, #0]
 8002d60:	e7f5      	b.n	8002d4e <_fwalk_reent+0xe>
 8002d62:	89ab      	ldrh	r3, [r5, #12]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d907      	bls.n	8002d78 <_fwalk_reent+0x38>
 8002d68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	d003      	beq.n	8002d78 <_fwalk_reent+0x38>
 8002d70:	4629      	mov	r1, r5
 8002d72:	4640      	mov	r0, r8
 8002d74:	47c8      	blx	r9
 8002d76:	4306      	orrs	r6, r0
 8002d78:	3568      	adds	r5, #104	; 0x68
 8002d7a:	e7ee      	b.n	8002d5a <_fwalk_reent+0x1a>

08002d7c <_malloc_r>:
 8002d7c:	b570      	push	{r4, r5, r6, lr}
 8002d7e:	1ccd      	adds	r5, r1, #3
 8002d80:	f025 0503 	bic.w	r5, r5, #3
 8002d84:	3508      	adds	r5, #8
 8002d86:	2d0c      	cmp	r5, #12
 8002d88:	bf38      	it	cc
 8002d8a:	250c      	movcc	r5, #12
 8002d8c:	2d00      	cmp	r5, #0
 8002d8e:	4606      	mov	r6, r0
 8002d90:	db01      	blt.n	8002d96 <_malloc_r+0x1a>
 8002d92:	42a9      	cmp	r1, r5
 8002d94:	d903      	bls.n	8002d9e <_malloc_r+0x22>
 8002d96:	230c      	movs	r3, #12
 8002d98:	6033      	str	r3, [r6, #0]
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	bd70      	pop	{r4, r5, r6, pc}
 8002d9e:	f000 fd77 	bl	8003890 <__malloc_lock>
 8002da2:	4a21      	ldr	r2, [pc, #132]	; (8002e28 <_malloc_r+0xac>)
 8002da4:	6814      	ldr	r4, [r2, #0]
 8002da6:	4621      	mov	r1, r4
 8002da8:	b991      	cbnz	r1, 8002dd0 <_malloc_r+0x54>
 8002daa:	4c20      	ldr	r4, [pc, #128]	; (8002e2c <_malloc_r+0xb0>)
 8002dac:	6823      	ldr	r3, [r4, #0]
 8002dae:	b91b      	cbnz	r3, 8002db8 <_malloc_r+0x3c>
 8002db0:	4630      	mov	r0, r6
 8002db2:	f000 fb03 	bl	80033bc <_sbrk_r>
 8002db6:	6020      	str	r0, [r4, #0]
 8002db8:	4629      	mov	r1, r5
 8002dba:	4630      	mov	r0, r6
 8002dbc:	f000 fafe 	bl	80033bc <_sbrk_r>
 8002dc0:	1c43      	adds	r3, r0, #1
 8002dc2:	d124      	bne.n	8002e0e <_malloc_r+0x92>
 8002dc4:	230c      	movs	r3, #12
 8002dc6:	4630      	mov	r0, r6
 8002dc8:	6033      	str	r3, [r6, #0]
 8002dca:	f000 fd62 	bl	8003892 <__malloc_unlock>
 8002dce:	e7e4      	b.n	8002d9a <_malloc_r+0x1e>
 8002dd0:	680b      	ldr	r3, [r1, #0]
 8002dd2:	1b5b      	subs	r3, r3, r5
 8002dd4:	d418      	bmi.n	8002e08 <_malloc_r+0x8c>
 8002dd6:	2b0b      	cmp	r3, #11
 8002dd8:	d90f      	bls.n	8002dfa <_malloc_r+0x7e>
 8002dda:	600b      	str	r3, [r1, #0]
 8002ddc:	18cc      	adds	r4, r1, r3
 8002dde:	50cd      	str	r5, [r1, r3]
 8002de0:	4630      	mov	r0, r6
 8002de2:	f000 fd56 	bl	8003892 <__malloc_unlock>
 8002de6:	f104 000b 	add.w	r0, r4, #11
 8002dea:	1d23      	adds	r3, r4, #4
 8002dec:	f020 0007 	bic.w	r0, r0, #7
 8002df0:	1ac3      	subs	r3, r0, r3
 8002df2:	d0d3      	beq.n	8002d9c <_malloc_r+0x20>
 8002df4:	425a      	negs	r2, r3
 8002df6:	50e2      	str	r2, [r4, r3]
 8002df8:	e7d0      	b.n	8002d9c <_malloc_r+0x20>
 8002dfa:	684b      	ldr	r3, [r1, #4]
 8002dfc:	428c      	cmp	r4, r1
 8002dfe:	bf16      	itet	ne
 8002e00:	6063      	strne	r3, [r4, #4]
 8002e02:	6013      	streq	r3, [r2, #0]
 8002e04:	460c      	movne	r4, r1
 8002e06:	e7eb      	b.n	8002de0 <_malloc_r+0x64>
 8002e08:	460c      	mov	r4, r1
 8002e0a:	6849      	ldr	r1, [r1, #4]
 8002e0c:	e7cc      	b.n	8002da8 <_malloc_r+0x2c>
 8002e0e:	1cc4      	adds	r4, r0, #3
 8002e10:	f024 0403 	bic.w	r4, r4, #3
 8002e14:	42a0      	cmp	r0, r4
 8002e16:	d005      	beq.n	8002e24 <_malloc_r+0xa8>
 8002e18:	1a21      	subs	r1, r4, r0
 8002e1a:	4630      	mov	r0, r6
 8002e1c:	f000 face 	bl	80033bc <_sbrk_r>
 8002e20:	3001      	adds	r0, #1
 8002e22:	d0cf      	beq.n	8002dc4 <_malloc_r+0x48>
 8002e24:	6025      	str	r5, [r4, #0]
 8002e26:	e7db      	b.n	8002de0 <_malloc_r+0x64>
 8002e28:	20000098 	.word	0x20000098
 8002e2c:	2000009c 	.word	0x2000009c

08002e30 <__sfputc_r>:
 8002e30:	6893      	ldr	r3, [r2, #8]
 8002e32:	b410      	push	{r4}
 8002e34:	3b01      	subs	r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	6093      	str	r3, [r2, #8]
 8002e3a:	da07      	bge.n	8002e4c <__sfputc_r+0x1c>
 8002e3c:	6994      	ldr	r4, [r2, #24]
 8002e3e:	42a3      	cmp	r3, r4
 8002e40:	db01      	blt.n	8002e46 <__sfputc_r+0x16>
 8002e42:	290a      	cmp	r1, #10
 8002e44:	d102      	bne.n	8002e4c <__sfputc_r+0x1c>
 8002e46:	bc10      	pop	{r4}
 8002e48:	f000 bb0c 	b.w	8003464 <__swbuf_r>
 8002e4c:	6813      	ldr	r3, [r2, #0]
 8002e4e:	1c58      	adds	r0, r3, #1
 8002e50:	6010      	str	r0, [r2, #0]
 8002e52:	7019      	strb	r1, [r3, #0]
 8002e54:	4608      	mov	r0, r1
 8002e56:	bc10      	pop	{r4}
 8002e58:	4770      	bx	lr

08002e5a <__sfputs_r>:
 8002e5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e5c:	4606      	mov	r6, r0
 8002e5e:	460f      	mov	r7, r1
 8002e60:	4614      	mov	r4, r2
 8002e62:	18d5      	adds	r5, r2, r3
 8002e64:	42ac      	cmp	r4, r5
 8002e66:	d101      	bne.n	8002e6c <__sfputs_r+0x12>
 8002e68:	2000      	movs	r0, #0
 8002e6a:	e007      	b.n	8002e7c <__sfputs_r+0x22>
 8002e6c:	463a      	mov	r2, r7
 8002e6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e72:	4630      	mov	r0, r6
 8002e74:	f7ff ffdc 	bl	8002e30 <__sfputc_r>
 8002e78:	1c43      	adds	r3, r0, #1
 8002e7a:	d1f3      	bne.n	8002e64 <__sfputs_r+0xa>
 8002e7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002e80 <_vfiprintf_r>:
 8002e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e84:	460c      	mov	r4, r1
 8002e86:	b09d      	sub	sp, #116	; 0x74
 8002e88:	4617      	mov	r7, r2
 8002e8a:	461d      	mov	r5, r3
 8002e8c:	4606      	mov	r6, r0
 8002e8e:	b118      	cbz	r0, 8002e98 <_vfiprintf_r+0x18>
 8002e90:	6983      	ldr	r3, [r0, #24]
 8002e92:	b90b      	cbnz	r3, 8002e98 <_vfiprintf_r+0x18>
 8002e94:	f7ff fee8 	bl	8002c68 <__sinit>
 8002e98:	4b7c      	ldr	r3, [pc, #496]	; (800308c <_vfiprintf_r+0x20c>)
 8002e9a:	429c      	cmp	r4, r3
 8002e9c:	d158      	bne.n	8002f50 <_vfiprintf_r+0xd0>
 8002e9e:	6874      	ldr	r4, [r6, #4]
 8002ea0:	89a3      	ldrh	r3, [r4, #12]
 8002ea2:	0718      	lsls	r0, r3, #28
 8002ea4:	d55e      	bpl.n	8002f64 <_vfiprintf_r+0xe4>
 8002ea6:	6923      	ldr	r3, [r4, #16]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d05b      	beq.n	8002f64 <_vfiprintf_r+0xe4>
 8002eac:	2300      	movs	r3, #0
 8002eae:	9309      	str	r3, [sp, #36]	; 0x24
 8002eb0:	2320      	movs	r3, #32
 8002eb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002eb6:	2330      	movs	r3, #48	; 0x30
 8002eb8:	f04f 0b01 	mov.w	fp, #1
 8002ebc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ec0:	9503      	str	r5, [sp, #12]
 8002ec2:	46b8      	mov	r8, r7
 8002ec4:	4645      	mov	r5, r8
 8002ec6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002eca:	b10b      	cbz	r3, 8002ed0 <_vfiprintf_r+0x50>
 8002ecc:	2b25      	cmp	r3, #37	; 0x25
 8002ece:	d154      	bne.n	8002f7a <_vfiprintf_r+0xfa>
 8002ed0:	ebb8 0a07 	subs.w	sl, r8, r7
 8002ed4:	d00b      	beq.n	8002eee <_vfiprintf_r+0x6e>
 8002ed6:	4653      	mov	r3, sl
 8002ed8:	463a      	mov	r2, r7
 8002eda:	4621      	mov	r1, r4
 8002edc:	4630      	mov	r0, r6
 8002ede:	f7ff ffbc 	bl	8002e5a <__sfputs_r>
 8002ee2:	3001      	adds	r0, #1
 8002ee4:	f000 80c2 	beq.w	800306c <_vfiprintf_r+0x1ec>
 8002ee8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002eea:	4453      	add	r3, sl
 8002eec:	9309      	str	r3, [sp, #36]	; 0x24
 8002eee:	f898 3000 	ldrb.w	r3, [r8]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f000 80ba 	beq.w	800306c <_vfiprintf_r+0x1ec>
 8002ef8:	2300      	movs	r3, #0
 8002efa:	f04f 32ff 	mov.w	r2, #4294967295
 8002efe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002f02:	9304      	str	r3, [sp, #16]
 8002f04:	9307      	str	r3, [sp, #28]
 8002f06:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002f0a:	931a      	str	r3, [sp, #104]	; 0x68
 8002f0c:	46a8      	mov	r8, r5
 8002f0e:	2205      	movs	r2, #5
 8002f10:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002f14:	485e      	ldr	r0, [pc, #376]	; (8003090 <_vfiprintf_r+0x210>)
 8002f16:	f000 fcad 	bl	8003874 <memchr>
 8002f1a:	9b04      	ldr	r3, [sp, #16]
 8002f1c:	bb78      	cbnz	r0, 8002f7e <_vfiprintf_r+0xfe>
 8002f1e:	06d9      	lsls	r1, r3, #27
 8002f20:	bf44      	itt	mi
 8002f22:	2220      	movmi	r2, #32
 8002f24:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002f28:	071a      	lsls	r2, r3, #28
 8002f2a:	bf44      	itt	mi
 8002f2c:	222b      	movmi	r2, #43	; 0x2b
 8002f2e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002f32:	782a      	ldrb	r2, [r5, #0]
 8002f34:	2a2a      	cmp	r2, #42	; 0x2a
 8002f36:	d02a      	beq.n	8002f8e <_vfiprintf_r+0x10e>
 8002f38:	46a8      	mov	r8, r5
 8002f3a:	2000      	movs	r0, #0
 8002f3c:	250a      	movs	r5, #10
 8002f3e:	9a07      	ldr	r2, [sp, #28]
 8002f40:	4641      	mov	r1, r8
 8002f42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f46:	3b30      	subs	r3, #48	; 0x30
 8002f48:	2b09      	cmp	r3, #9
 8002f4a:	d969      	bls.n	8003020 <_vfiprintf_r+0x1a0>
 8002f4c:	b360      	cbz	r0, 8002fa8 <_vfiprintf_r+0x128>
 8002f4e:	e024      	b.n	8002f9a <_vfiprintf_r+0x11a>
 8002f50:	4b50      	ldr	r3, [pc, #320]	; (8003094 <_vfiprintf_r+0x214>)
 8002f52:	429c      	cmp	r4, r3
 8002f54:	d101      	bne.n	8002f5a <_vfiprintf_r+0xda>
 8002f56:	68b4      	ldr	r4, [r6, #8]
 8002f58:	e7a2      	b.n	8002ea0 <_vfiprintf_r+0x20>
 8002f5a:	4b4f      	ldr	r3, [pc, #316]	; (8003098 <_vfiprintf_r+0x218>)
 8002f5c:	429c      	cmp	r4, r3
 8002f5e:	bf08      	it	eq
 8002f60:	68f4      	ldreq	r4, [r6, #12]
 8002f62:	e79d      	b.n	8002ea0 <_vfiprintf_r+0x20>
 8002f64:	4621      	mov	r1, r4
 8002f66:	4630      	mov	r0, r6
 8002f68:	f000 fae0 	bl	800352c <__swsetup_r>
 8002f6c:	2800      	cmp	r0, #0
 8002f6e:	d09d      	beq.n	8002eac <_vfiprintf_r+0x2c>
 8002f70:	f04f 30ff 	mov.w	r0, #4294967295
 8002f74:	b01d      	add	sp, #116	; 0x74
 8002f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f7a:	46a8      	mov	r8, r5
 8002f7c:	e7a2      	b.n	8002ec4 <_vfiprintf_r+0x44>
 8002f7e:	4a44      	ldr	r2, [pc, #272]	; (8003090 <_vfiprintf_r+0x210>)
 8002f80:	4645      	mov	r5, r8
 8002f82:	1a80      	subs	r0, r0, r2
 8002f84:	fa0b f000 	lsl.w	r0, fp, r0
 8002f88:	4318      	orrs	r0, r3
 8002f8a:	9004      	str	r0, [sp, #16]
 8002f8c:	e7be      	b.n	8002f0c <_vfiprintf_r+0x8c>
 8002f8e:	9a03      	ldr	r2, [sp, #12]
 8002f90:	1d11      	adds	r1, r2, #4
 8002f92:	6812      	ldr	r2, [r2, #0]
 8002f94:	9103      	str	r1, [sp, #12]
 8002f96:	2a00      	cmp	r2, #0
 8002f98:	db01      	blt.n	8002f9e <_vfiprintf_r+0x11e>
 8002f9a:	9207      	str	r2, [sp, #28]
 8002f9c:	e004      	b.n	8002fa8 <_vfiprintf_r+0x128>
 8002f9e:	4252      	negs	r2, r2
 8002fa0:	f043 0302 	orr.w	r3, r3, #2
 8002fa4:	9207      	str	r2, [sp, #28]
 8002fa6:	9304      	str	r3, [sp, #16]
 8002fa8:	f898 3000 	ldrb.w	r3, [r8]
 8002fac:	2b2e      	cmp	r3, #46	; 0x2e
 8002fae:	d10e      	bne.n	8002fce <_vfiprintf_r+0x14e>
 8002fb0:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002fb4:	2b2a      	cmp	r3, #42	; 0x2a
 8002fb6:	d138      	bne.n	800302a <_vfiprintf_r+0x1aa>
 8002fb8:	9b03      	ldr	r3, [sp, #12]
 8002fba:	f108 0802 	add.w	r8, r8, #2
 8002fbe:	1d1a      	adds	r2, r3, #4
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	9203      	str	r2, [sp, #12]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	bfb8      	it	lt
 8002fc8:	f04f 33ff 	movlt.w	r3, #4294967295
 8002fcc:	9305      	str	r3, [sp, #20]
 8002fce:	4d33      	ldr	r5, [pc, #204]	; (800309c <_vfiprintf_r+0x21c>)
 8002fd0:	2203      	movs	r2, #3
 8002fd2:	f898 1000 	ldrb.w	r1, [r8]
 8002fd6:	4628      	mov	r0, r5
 8002fd8:	f000 fc4c 	bl	8003874 <memchr>
 8002fdc:	b140      	cbz	r0, 8002ff0 <_vfiprintf_r+0x170>
 8002fde:	2340      	movs	r3, #64	; 0x40
 8002fe0:	1b40      	subs	r0, r0, r5
 8002fe2:	fa03 f000 	lsl.w	r0, r3, r0
 8002fe6:	9b04      	ldr	r3, [sp, #16]
 8002fe8:	f108 0801 	add.w	r8, r8, #1
 8002fec:	4303      	orrs	r3, r0
 8002fee:	9304      	str	r3, [sp, #16]
 8002ff0:	f898 1000 	ldrb.w	r1, [r8]
 8002ff4:	2206      	movs	r2, #6
 8002ff6:	482a      	ldr	r0, [pc, #168]	; (80030a0 <_vfiprintf_r+0x220>)
 8002ff8:	f108 0701 	add.w	r7, r8, #1
 8002ffc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003000:	f000 fc38 	bl	8003874 <memchr>
 8003004:	2800      	cmp	r0, #0
 8003006:	d037      	beq.n	8003078 <_vfiprintf_r+0x1f8>
 8003008:	4b26      	ldr	r3, [pc, #152]	; (80030a4 <_vfiprintf_r+0x224>)
 800300a:	bb1b      	cbnz	r3, 8003054 <_vfiprintf_r+0x1d4>
 800300c:	9b03      	ldr	r3, [sp, #12]
 800300e:	3307      	adds	r3, #7
 8003010:	f023 0307 	bic.w	r3, r3, #7
 8003014:	3308      	adds	r3, #8
 8003016:	9303      	str	r3, [sp, #12]
 8003018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800301a:	444b      	add	r3, r9
 800301c:	9309      	str	r3, [sp, #36]	; 0x24
 800301e:	e750      	b.n	8002ec2 <_vfiprintf_r+0x42>
 8003020:	fb05 3202 	mla	r2, r5, r2, r3
 8003024:	2001      	movs	r0, #1
 8003026:	4688      	mov	r8, r1
 8003028:	e78a      	b.n	8002f40 <_vfiprintf_r+0xc0>
 800302a:	2300      	movs	r3, #0
 800302c:	250a      	movs	r5, #10
 800302e:	4619      	mov	r1, r3
 8003030:	f108 0801 	add.w	r8, r8, #1
 8003034:	9305      	str	r3, [sp, #20]
 8003036:	4640      	mov	r0, r8
 8003038:	f810 2b01 	ldrb.w	r2, [r0], #1
 800303c:	3a30      	subs	r2, #48	; 0x30
 800303e:	2a09      	cmp	r2, #9
 8003040:	d903      	bls.n	800304a <_vfiprintf_r+0x1ca>
 8003042:	2b00      	cmp	r3, #0
 8003044:	d0c3      	beq.n	8002fce <_vfiprintf_r+0x14e>
 8003046:	9105      	str	r1, [sp, #20]
 8003048:	e7c1      	b.n	8002fce <_vfiprintf_r+0x14e>
 800304a:	fb05 2101 	mla	r1, r5, r1, r2
 800304e:	2301      	movs	r3, #1
 8003050:	4680      	mov	r8, r0
 8003052:	e7f0      	b.n	8003036 <_vfiprintf_r+0x1b6>
 8003054:	ab03      	add	r3, sp, #12
 8003056:	9300      	str	r3, [sp, #0]
 8003058:	4622      	mov	r2, r4
 800305a:	4b13      	ldr	r3, [pc, #76]	; (80030a8 <_vfiprintf_r+0x228>)
 800305c:	a904      	add	r1, sp, #16
 800305e:	4630      	mov	r0, r6
 8003060:	f3af 8000 	nop.w
 8003064:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003068:	4681      	mov	r9, r0
 800306a:	d1d5      	bne.n	8003018 <_vfiprintf_r+0x198>
 800306c:	89a3      	ldrh	r3, [r4, #12]
 800306e:	065b      	lsls	r3, r3, #25
 8003070:	f53f af7e 	bmi.w	8002f70 <_vfiprintf_r+0xf0>
 8003074:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003076:	e77d      	b.n	8002f74 <_vfiprintf_r+0xf4>
 8003078:	ab03      	add	r3, sp, #12
 800307a:	9300      	str	r3, [sp, #0]
 800307c:	4622      	mov	r2, r4
 800307e:	4b0a      	ldr	r3, [pc, #40]	; (80030a8 <_vfiprintf_r+0x228>)
 8003080:	a904      	add	r1, sp, #16
 8003082:	4630      	mov	r0, r6
 8003084:	f000 f888 	bl	8003198 <_printf_i>
 8003088:	e7ec      	b.n	8003064 <_vfiprintf_r+0x1e4>
 800308a:	bf00      	nop
 800308c:	08003a14 	.word	0x08003a14
 8003090:	08003a54 	.word	0x08003a54
 8003094:	08003a34 	.word	0x08003a34
 8003098:	080039f4 	.word	0x080039f4
 800309c:	08003a5a 	.word	0x08003a5a
 80030a0:	08003a5e 	.word	0x08003a5e
 80030a4:	00000000 	.word	0x00000000
 80030a8:	08002e5b 	.word	0x08002e5b

080030ac <_printf_common>:
 80030ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030b0:	4691      	mov	r9, r2
 80030b2:	461f      	mov	r7, r3
 80030b4:	688a      	ldr	r2, [r1, #8]
 80030b6:	690b      	ldr	r3, [r1, #16]
 80030b8:	4606      	mov	r6, r0
 80030ba:	4293      	cmp	r3, r2
 80030bc:	bfb8      	it	lt
 80030be:	4613      	movlt	r3, r2
 80030c0:	f8c9 3000 	str.w	r3, [r9]
 80030c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80030c8:	460c      	mov	r4, r1
 80030ca:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80030ce:	b112      	cbz	r2, 80030d6 <_printf_common+0x2a>
 80030d0:	3301      	adds	r3, #1
 80030d2:	f8c9 3000 	str.w	r3, [r9]
 80030d6:	6823      	ldr	r3, [r4, #0]
 80030d8:	0699      	lsls	r1, r3, #26
 80030da:	bf42      	ittt	mi
 80030dc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80030e0:	3302      	addmi	r3, #2
 80030e2:	f8c9 3000 	strmi.w	r3, [r9]
 80030e6:	6825      	ldr	r5, [r4, #0]
 80030e8:	f015 0506 	ands.w	r5, r5, #6
 80030ec:	d107      	bne.n	80030fe <_printf_common+0x52>
 80030ee:	f104 0a19 	add.w	sl, r4, #25
 80030f2:	68e3      	ldr	r3, [r4, #12]
 80030f4:	f8d9 2000 	ldr.w	r2, [r9]
 80030f8:	1a9b      	subs	r3, r3, r2
 80030fa:	42ab      	cmp	r3, r5
 80030fc:	dc29      	bgt.n	8003152 <_printf_common+0xa6>
 80030fe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003102:	6822      	ldr	r2, [r4, #0]
 8003104:	3300      	adds	r3, #0
 8003106:	bf18      	it	ne
 8003108:	2301      	movne	r3, #1
 800310a:	0692      	lsls	r2, r2, #26
 800310c:	d42e      	bmi.n	800316c <_printf_common+0xc0>
 800310e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003112:	4639      	mov	r1, r7
 8003114:	4630      	mov	r0, r6
 8003116:	47c0      	blx	r8
 8003118:	3001      	adds	r0, #1
 800311a:	d021      	beq.n	8003160 <_printf_common+0xb4>
 800311c:	6823      	ldr	r3, [r4, #0]
 800311e:	68e5      	ldr	r5, [r4, #12]
 8003120:	f003 0306 	and.w	r3, r3, #6
 8003124:	2b04      	cmp	r3, #4
 8003126:	bf18      	it	ne
 8003128:	2500      	movne	r5, #0
 800312a:	f8d9 2000 	ldr.w	r2, [r9]
 800312e:	f04f 0900 	mov.w	r9, #0
 8003132:	bf08      	it	eq
 8003134:	1aad      	subeq	r5, r5, r2
 8003136:	68a3      	ldr	r3, [r4, #8]
 8003138:	6922      	ldr	r2, [r4, #16]
 800313a:	bf08      	it	eq
 800313c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003140:	4293      	cmp	r3, r2
 8003142:	bfc4      	itt	gt
 8003144:	1a9b      	subgt	r3, r3, r2
 8003146:	18ed      	addgt	r5, r5, r3
 8003148:	341a      	adds	r4, #26
 800314a:	454d      	cmp	r5, r9
 800314c:	d11a      	bne.n	8003184 <_printf_common+0xd8>
 800314e:	2000      	movs	r0, #0
 8003150:	e008      	b.n	8003164 <_printf_common+0xb8>
 8003152:	2301      	movs	r3, #1
 8003154:	4652      	mov	r2, sl
 8003156:	4639      	mov	r1, r7
 8003158:	4630      	mov	r0, r6
 800315a:	47c0      	blx	r8
 800315c:	3001      	adds	r0, #1
 800315e:	d103      	bne.n	8003168 <_printf_common+0xbc>
 8003160:	f04f 30ff 	mov.w	r0, #4294967295
 8003164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003168:	3501      	adds	r5, #1
 800316a:	e7c2      	b.n	80030f2 <_printf_common+0x46>
 800316c:	2030      	movs	r0, #48	; 0x30
 800316e:	18e1      	adds	r1, r4, r3
 8003170:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003174:	1c5a      	adds	r2, r3, #1
 8003176:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800317a:	4422      	add	r2, r4
 800317c:	3302      	adds	r3, #2
 800317e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003182:	e7c4      	b.n	800310e <_printf_common+0x62>
 8003184:	2301      	movs	r3, #1
 8003186:	4622      	mov	r2, r4
 8003188:	4639      	mov	r1, r7
 800318a:	4630      	mov	r0, r6
 800318c:	47c0      	blx	r8
 800318e:	3001      	adds	r0, #1
 8003190:	d0e6      	beq.n	8003160 <_printf_common+0xb4>
 8003192:	f109 0901 	add.w	r9, r9, #1
 8003196:	e7d8      	b.n	800314a <_printf_common+0x9e>

08003198 <_printf_i>:
 8003198:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800319c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80031a0:	460c      	mov	r4, r1
 80031a2:	7e09      	ldrb	r1, [r1, #24]
 80031a4:	b085      	sub	sp, #20
 80031a6:	296e      	cmp	r1, #110	; 0x6e
 80031a8:	4617      	mov	r7, r2
 80031aa:	4606      	mov	r6, r0
 80031ac:	4698      	mov	r8, r3
 80031ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80031b0:	f000 80b3 	beq.w	800331a <_printf_i+0x182>
 80031b4:	d822      	bhi.n	80031fc <_printf_i+0x64>
 80031b6:	2963      	cmp	r1, #99	; 0x63
 80031b8:	d036      	beq.n	8003228 <_printf_i+0x90>
 80031ba:	d80a      	bhi.n	80031d2 <_printf_i+0x3a>
 80031bc:	2900      	cmp	r1, #0
 80031be:	f000 80b9 	beq.w	8003334 <_printf_i+0x19c>
 80031c2:	2958      	cmp	r1, #88	; 0x58
 80031c4:	f000 8083 	beq.w	80032ce <_printf_i+0x136>
 80031c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80031cc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80031d0:	e032      	b.n	8003238 <_printf_i+0xa0>
 80031d2:	2964      	cmp	r1, #100	; 0x64
 80031d4:	d001      	beq.n	80031da <_printf_i+0x42>
 80031d6:	2969      	cmp	r1, #105	; 0x69
 80031d8:	d1f6      	bne.n	80031c8 <_printf_i+0x30>
 80031da:	6820      	ldr	r0, [r4, #0]
 80031dc:	6813      	ldr	r3, [r2, #0]
 80031de:	0605      	lsls	r5, r0, #24
 80031e0:	f103 0104 	add.w	r1, r3, #4
 80031e4:	d52a      	bpl.n	800323c <_printf_i+0xa4>
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	6011      	str	r1, [r2, #0]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	da03      	bge.n	80031f6 <_printf_i+0x5e>
 80031ee:	222d      	movs	r2, #45	; 0x2d
 80031f0:	425b      	negs	r3, r3
 80031f2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80031f6:	486f      	ldr	r0, [pc, #444]	; (80033b4 <_printf_i+0x21c>)
 80031f8:	220a      	movs	r2, #10
 80031fa:	e039      	b.n	8003270 <_printf_i+0xd8>
 80031fc:	2973      	cmp	r1, #115	; 0x73
 80031fe:	f000 809d 	beq.w	800333c <_printf_i+0x1a4>
 8003202:	d808      	bhi.n	8003216 <_printf_i+0x7e>
 8003204:	296f      	cmp	r1, #111	; 0x6f
 8003206:	d020      	beq.n	800324a <_printf_i+0xb2>
 8003208:	2970      	cmp	r1, #112	; 0x70
 800320a:	d1dd      	bne.n	80031c8 <_printf_i+0x30>
 800320c:	6823      	ldr	r3, [r4, #0]
 800320e:	f043 0320 	orr.w	r3, r3, #32
 8003212:	6023      	str	r3, [r4, #0]
 8003214:	e003      	b.n	800321e <_printf_i+0x86>
 8003216:	2975      	cmp	r1, #117	; 0x75
 8003218:	d017      	beq.n	800324a <_printf_i+0xb2>
 800321a:	2978      	cmp	r1, #120	; 0x78
 800321c:	d1d4      	bne.n	80031c8 <_printf_i+0x30>
 800321e:	2378      	movs	r3, #120	; 0x78
 8003220:	4865      	ldr	r0, [pc, #404]	; (80033b8 <_printf_i+0x220>)
 8003222:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003226:	e055      	b.n	80032d4 <_printf_i+0x13c>
 8003228:	6813      	ldr	r3, [r2, #0]
 800322a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800322e:	1d19      	adds	r1, r3, #4
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6011      	str	r1, [r2, #0]
 8003234:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003238:	2301      	movs	r3, #1
 800323a:	e08c      	b.n	8003356 <_printf_i+0x1be>
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003242:	6011      	str	r1, [r2, #0]
 8003244:	bf18      	it	ne
 8003246:	b21b      	sxthne	r3, r3
 8003248:	e7cf      	b.n	80031ea <_printf_i+0x52>
 800324a:	6813      	ldr	r3, [r2, #0]
 800324c:	6825      	ldr	r5, [r4, #0]
 800324e:	1d18      	adds	r0, r3, #4
 8003250:	6010      	str	r0, [r2, #0]
 8003252:	0628      	lsls	r0, r5, #24
 8003254:	d501      	bpl.n	800325a <_printf_i+0xc2>
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	e002      	b.n	8003260 <_printf_i+0xc8>
 800325a:	0668      	lsls	r0, r5, #25
 800325c:	d5fb      	bpl.n	8003256 <_printf_i+0xbe>
 800325e:	881b      	ldrh	r3, [r3, #0]
 8003260:	296f      	cmp	r1, #111	; 0x6f
 8003262:	bf14      	ite	ne
 8003264:	220a      	movne	r2, #10
 8003266:	2208      	moveq	r2, #8
 8003268:	4852      	ldr	r0, [pc, #328]	; (80033b4 <_printf_i+0x21c>)
 800326a:	2100      	movs	r1, #0
 800326c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003270:	6865      	ldr	r5, [r4, #4]
 8003272:	2d00      	cmp	r5, #0
 8003274:	60a5      	str	r5, [r4, #8]
 8003276:	f2c0 8095 	blt.w	80033a4 <_printf_i+0x20c>
 800327a:	6821      	ldr	r1, [r4, #0]
 800327c:	f021 0104 	bic.w	r1, r1, #4
 8003280:	6021      	str	r1, [r4, #0]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d13d      	bne.n	8003302 <_printf_i+0x16a>
 8003286:	2d00      	cmp	r5, #0
 8003288:	f040 808e 	bne.w	80033a8 <_printf_i+0x210>
 800328c:	4665      	mov	r5, ip
 800328e:	2a08      	cmp	r2, #8
 8003290:	d10b      	bne.n	80032aa <_printf_i+0x112>
 8003292:	6823      	ldr	r3, [r4, #0]
 8003294:	07db      	lsls	r3, r3, #31
 8003296:	d508      	bpl.n	80032aa <_printf_i+0x112>
 8003298:	6923      	ldr	r3, [r4, #16]
 800329a:	6862      	ldr	r2, [r4, #4]
 800329c:	429a      	cmp	r2, r3
 800329e:	bfde      	ittt	le
 80032a0:	2330      	movle	r3, #48	; 0x30
 80032a2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80032a6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80032aa:	ebac 0305 	sub.w	r3, ip, r5
 80032ae:	6123      	str	r3, [r4, #16]
 80032b0:	f8cd 8000 	str.w	r8, [sp]
 80032b4:	463b      	mov	r3, r7
 80032b6:	aa03      	add	r2, sp, #12
 80032b8:	4621      	mov	r1, r4
 80032ba:	4630      	mov	r0, r6
 80032bc:	f7ff fef6 	bl	80030ac <_printf_common>
 80032c0:	3001      	adds	r0, #1
 80032c2:	d14d      	bne.n	8003360 <_printf_i+0x1c8>
 80032c4:	f04f 30ff 	mov.w	r0, #4294967295
 80032c8:	b005      	add	sp, #20
 80032ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80032ce:	4839      	ldr	r0, [pc, #228]	; (80033b4 <_printf_i+0x21c>)
 80032d0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80032d4:	6813      	ldr	r3, [r2, #0]
 80032d6:	6821      	ldr	r1, [r4, #0]
 80032d8:	1d1d      	adds	r5, r3, #4
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	6015      	str	r5, [r2, #0]
 80032de:	060a      	lsls	r2, r1, #24
 80032e0:	d50b      	bpl.n	80032fa <_printf_i+0x162>
 80032e2:	07ca      	lsls	r2, r1, #31
 80032e4:	bf44      	itt	mi
 80032e6:	f041 0120 	orrmi.w	r1, r1, #32
 80032ea:	6021      	strmi	r1, [r4, #0]
 80032ec:	b91b      	cbnz	r3, 80032f6 <_printf_i+0x15e>
 80032ee:	6822      	ldr	r2, [r4, #0]
 80032f0:	f022 0220 	bic.w	r2, r2, #32
 80032f4:	6022      	str	r2, [r4, #0]
 80032f6:	2210      	movs	r2, #16
 80032f8:	e7b7      	b.n	800326a <_printf_i+0xd2>
 80032fa:	064d      	lsls	r5, r1, #25
 80032fc:	bf48      	it	mi
 80032fe:	b29b      	uxthmi	r3, r3
 8003300:	e7ef      	b.n	80032e2 <_printf_i+0x14a>
 8003302:	4665      	mov	r5, ip
 8003304:	fbb3 f1f2 	udiv	r1, r3, r2
 8003308:	fb02 3311 	mls	r3, r2, r1, r3
 800330c:	5cc3      	ldrb	r3, [r0, r3]
 800330e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003312:	460b      	mov	r3, r1
 8003314:	2900      	cmp	r1, #0
 8003316:	d1f5      	bne.n	8003304 <_printf_i+0x16c>
 8003318:	e7b9      	b.n	800328e <_printf_i+0xf6>
 800331a:	6813      	ldr	r3, [r2, #0]
 800331c:	6825      	ldr	r5, [r4, #0]
 800331e:	1d18      	adds	r0, r3, #4
 8003320:	6961      	ldr	r1, [r4, #20]
 8003322:	6010      	str	r0, [r2, #0]
 8003324:	0628      	lsls	r0, r5, #24
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	d501      	bpl.n	800332e <_printf_i+0x196>
 800332a:	6019      	str	r1, [r3, #0]
 800332c:	e002      	b.n	8003334 <_printf_i+0x19c>
 800332e:	066a      	lsls	r2, r5, #25
 8003330:	d5fb      	bpl.n	800332a <_printf_i+0x192>
 8003332:	8019      	strh	r1, [r3, #0]
 8003334:	2300      	movs	r3, #0
 8003336:	4665      	mov	r5, ip
 8003338:	6123      	str	r3, [r4, #16]
 800333a:	e7b9      	b.n	80032b0 <_printf_i+0x118>
 800333c:	6813      	ldr	r3, [r2, #0]
 800333e:	1d19      	adds	r1, r3, #4
 8003340:	6011      	str	r1, [r2, #0]
 8003342:	681d      	ldr	r5, [r3, #0]
 8003344:	6862      	ldr	r2, [r4, #4]
 8003346:	2100      	movs	r1, #0
 8003348:	4628      	mov	r0, r5
 800334a:	f000 fa93 	bl	8003874 <memchr>
 800334e:	b108      	cbz	r0, 8003354 <_printf_i+0x1bc>
 8003350:	1b40      	subs	r0, r0, r5
 8003352:	6060      	str	r0, [r4, #4]
 8003354:	6863      	ldr	r3, [r4, #4]
 8003356:	6123      	str	r3, [r4, #16]
 8003358:	2300      	movs	r3, #0
 800335a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800335e:	e7a7      	b.n	80032b0 <_printf_i+0x118>
 8003360:	6923      	ldr	r3, [r4, #16]
 8003362:	462a      	mov	r2, r5
 8003364:	4639      	mov	r1, r7
 8003366:	4630      	mov	r0, r6
 8003368:	47c0      	blx	r8
 800336a:	3001      	adds	r0, #1
 800336c:	d0aa      	beq.n	80032c4 <_printf_i+0x12c>
 800336e:	6823      	ldr	r3, [r4, #0]
 8003370:	079b      	lsls	r3, r3, #30
 8003372:	d413      	bmi.n	800339c <_printf_i+0x204>
 8003374:	68e0      	ldr	r0, [r4, #12]
 8003376:	9b03      	ldr	r3, [sp, #12]
 8003378:	4298      	cmp	r0, r3
 800337a:	bfb8      	it	lt
 800337c:	4618      	movlt	r0, r3
 800337e:	e7a3      	b.n	80032c8 <_printf_i+0x130>
 8003380:	2301      	movs	r3, #1
 8003382:	464a      	mov	r2, r9
 8003384:	4639      	mov	r1, r7
 8003386:	4630      	mov	r0, r6
 8003388:	47c0      	blx	r8
 800338a:	3001      	adds	r0, #1
 800338c:	d09a      	beq.n	80032c4 <_printf_i+0x12c>
 800338e:	3501      	adds	r5, #1
 8003390:	68e3      	ldr	r3, [r4, #12]
 8003392:	9a03      	ldr	r2, [sp, #12]
 8003394:	1a9b      	subs	r3, r3, r2
 8003396:	42ab      	cmp	r3, r5
 8003398:	dcf2      	bgt.n	8003380 <_printf_i+0x1e8>
 800339a:	e7eb      	b.n	8003374 <_printf_i+0x1dc>
 800339c:	2500      	movs	r5, #0
 800339e:	f104 0919 	add.w	r9, r4, #25
 80033a2:	e7f5      	b.n	8003390 <_printf_i+0x1f8>
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1ac      	bne.n	8003302 <_printf_i+0x16a>
 80033a8:	7803      	ldrb	r3, [r0, #0]
 80033aa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033b2:	e76c      	b.n	800328e <_printf_i+0xf6>
 80033b4:	08003a65 	.word	0x08003a65
 80033b8:	08003a76 	.word	0x08003a76

080033bc <_sbrk_r>:
 80033bc:	b538      	push	{r3, r4, r5, lr}
 80033be:	2300      	movs	r3, #0
 80033c0:	4c05      	ldr	r4, [pc, #20]	; (80033d8 <_sbrk_r+0x1c>)
 80033c2:	4605      	mov	r5, r0
 80033c4:	4608      	mov	r0, r1
 80033c6:	6023      	str	r3, [r4, #0]
 80033c8:	f7fd fbea 	bl	8000ba0 <_sbrk>
 80033cc:	1c43      	adds	r3, r0, #1
 80033ce:	d102      	bne.n	80033d6 <_sbrk_r+0x1a>
 80033d0:	6823      	ldr	r3, [r4, #0]
 80033d2:	b103      	cbz	r3, 80033d6 <_sbrk_r+0x1a>
 80033d4:	602b      	str	r3, [r5, #0]
 80033d6:	bd38      	pop	{r3, r4, r5, pc}
 80033d8:	200001a4 	.word	0x200001a4

080033dc <__sread>:
 80033dc:	b510      	push	{r4, lr}
 80033de:	460c      	mov	r4, r1
 80033e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033e4:	f000 faa2 	bl	800392c <_read_r>
 80033e8:	2800      	cmp	r0, #0
 80033ea:	bfab      	itete	ge
 80033ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80033ee:	89a3      	ldrhlt	r3, [r4, #12]
 80033f0:	181b      	addge	r3, r3, r0
 80033f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80033f6:	bfac      	ite	ge
 80033f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80033fa:	81a3      	strhlt	r3, [r4, #12]
 80033fc:	bd10      	pop	{r4, pc}

080033fe <__swrite>:
 80033fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003402:	461f      	mov	r7, r3
 8003404:	898b      	ldrh	r3, [r1, #12]
 8003406:	4605      	mov	r5, r0
 8003408:	05db      	lsls	r3, r3, #23
 800340a:	460c      	mov	r4, r1
 800340c:	4616      	mov	r6, r2
 800340e:	d505      	bpl.n	800341c <__swrite+0x1e>
 8003410:	2302      	movs	r3, #2
 8003412:	2200      	movs	r2, #0
 8003414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003418:	f000 f9b6 	bl	8003788 <_lseek_r>
 800341c:	89a3      	ldrh	r3, [r4, #12]
 800341e:	4632      	mov	r2, r6
 8003420:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003424:	81a3      	strh	r3, [r4, #12]
 8003426:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800342a:	463b      	mov	r3, r7
 800342c:	4628      	mov	r0, r5
 800342e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003432:	f000 b869 	b.w	8003508 <_write_r>

08003436 <__sseek>:
 8003436:	b510      	push	{r4, lr}
 8003438:	460c      	mov	r4, r1
 800343a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800343e:	f000 f9a3 	bl	8003788 <_lseek_r>
 8003442:	1c43      	adds	r3, r0, #1
 8003444:	89a3      	ldrh	r3, [r4, #12]
 8003446:	bf15      	itete	ne
 8003448:	6560      	strne	r0, [r4, #84]	; 0x54
 800344a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800344e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003452:	81a3      	strheq	r3, [r4, #12]
 8003454:	bf18      	it	ne
 8003456:	81a3      	strhne	r3, [r4, #12]
 8003458:	bd10      	pop	{r4, pc}

0800345a <__sclose>:
 800345a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800345e:	f000 b8d3 	b.w	8003608 <_close_r>
	...

08003464 <__swbuf_r>:
 8003464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003466:	460e      	mov	r6, r1
 8003468:	4614      	mov	r4, r2
 800346a:	4605      	mov	r5, r0
 800346c:	b118      	cbz	r0, 8003476 <__swbuf_r+0x12>
 800346e:	6983      	ldr	r3, [r0, #24]
 8003470:	b90b      	cbnz	r3, 8003476 <__swbuf_r+0x12>
 8003472:	f7ff fbf9 	bl	8002c68 <__sinit>
 8003476:	4b21      	ldr	r3, [pc, #132]	; (80034fc <__swbuf_r+0x98>)
 8003478:	429c      	cmp	r4, r3
 800347a:	d12a      	bne.n	80034d2 <__swbuf_r+0x6e>
 800347c:	686c      	ldr	r4, [r5, #4]
 800347e:	69a3      	ldr	r3, [r4, #24]
 8003480:	60a3      	str	r3, [r4, #8]
 8003482:	89a3      	ldrh	r3, [r4, #12]
 8003484:	071a      	lsls	r2, r3, #28
 8003486:	d52e      	bpl.n	80034e6 <__swbuf_r+0x82>
 8003488:	6923      	ldr	r3, [r4, #16]
 800348a:	b363      	cbz	r3, 80034e6 <__swbuf_r+0x82>
 800348c:	6923      	ldr	r3, [r4, #16]
 800348e:	6820      	ldr	r0, [r4, #0]
 8003490:	b2f6      	uxtb	r6, r6
 8003492:	1ac0      	subs	r0, r0, r3
 8003494:	6963      	ldr	r3, [r4, #20]
 8003496:	4637      	mov	r7, r6
 8003498:	4283      	cmp	r3, r0
 800349a:	dc04      	bgt.n	80034a6 <__swbuf_r+0x42>
 800349c:	4621      	mov	r1, r4
 800349e:	4628      	mov	r0, r5
 80034a0:	f000 f948 	bl	8003734 <_fflush_r>
 80034a4:	bb28      	cbnz	r0, 80034f2 <__swbuf_r+0x8e>
 80034a6:	68a3      	ldr	r3, [r4, #8]
 80034a8:	3001      	adds	r0, #1
 80034aa:	3b01      	subs	r3, #1
 80034ac:	60a3      	str	r3, [r4, #8]
 80034ae:	6823      	ldr	r3, [r4, #0]
 80034b0:	1c5a      	adds	r2, r3, #1
 80034b2:	6022      	str	r2, [r4, #0]
 80034b4:	701e      	strb	r6, [r3, #0]
 80034b6:	6963      	ldr	r3, [r4, #20]
 80034b8:	4283      	cmp	r3, r0
 80034ba:	d004      	beq.n	80034c6 <__swbuf_r+0x62>
 80034bc:	89a3      	ldrh	r3, [r4, #12]
 80034be:	07db      	lsls	r3, r3, #31
 80034c0:	d519      	bpl.n	80034f6 <__swbuf_r+0x92>
 80034c2:	2e0a      	cmp	r6, #10
 80034c4:	d117      	bne.n	80034f6 <__swbuf_r+0x92>
 80034c6:	4621      	mov	r1, r4
 80034c8:	4628      	mov	r0, r5
 80034ca:	f000 f933 	bl	8003734 <_fflush_r>
 80034ce:	b190      	cbz	r0, 80034f6 <__swbuf_r+0x92>
 80034d0:	e00f      	b.n	80034f2 <__swbuf_r+0x8e>
 80034d2:	4b0b      	ldr	r3, [pc, #44]	; (8003500 <__swbuf_r+0x9c>)
 80034d4:	429c      	cmp	r4, r3
 80034d6:	d101      	bne.n	80034dc <__swbuf_r+0x78>
 80034d8:	68ac      	ldr	r4, [r5, #8]
 80034da:	e7d0      	b.n	800347e <__swbuf_r+0x1a>
 80034dc:	4b09      	ldr	r3, [pc, #36]	; (8003504 <__swbuf_r+0xa0>)
 80034de:	429c      	cmp	r4, r3
 80034e0:	bf08      	it	eq
 80034e2:	68ec      	ldreq	r4, [r5, #12]
 80034e4:	e7cb      	b.n	800347e <__swbuf_r+0x1a>
 80034e6:	4621      	mov	r1, r4
 80034e8:	4628      	mov	r0, r5
 80034ea:	f000 f81f 	bl	800352c <__swsetup_r>
 80034ee:	2800      	cmp	r0, #0
 80034f0:	d0cc      	beq.n	800348c <__swbuf_r+0x28>
 80034f2:	f04f 37ff 	mov.w	r7, #4294967295
 80034f6:	4638      	mov	r0, r7
 80034f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034fa:	bf00      	nop
 80034fc:	08003a14 	.word	0x08003a14
 8003500:	08003a34 	.word	0x08003a34
 8003504:	080039f4 	.word	0x080039f4

08003508 <_write_r>:
 8003508:	b538      	push	{r3, r4, r5, lr}
 800350a:	4605      	mov	r5, r0
 800350c:	4608      	mov	r0, r1
 800350e:	4611      	mov	r1, r2
 8003510:	2200      	movs	r2, #0
 8003512:	4c05      	ldr	r4, [pc, #20]	; (8003528 <_write_r+0x20>)
 8003514:	6022      	str	r2, [r4, #0]
 8003516:	461a      	mov	r2, r3
 8003518:	f7fd faf5 	bl	8000b06 <_write>
 800351c:	1c43      	adds	r3, r0, #1
 800351e:	d102      	bne.n	8003526 <_write_r+0x1e>
 8003520:	6823      	ldr	r3, [r4, #0]
 8003522:	b103      	cbz	r3, 8003526 <_write_r+0x1e>
 8003524:	602b      	str	r3, [r5, #0]
 8003526:	bd38      	pop	{r3, r4, r5, pc}
 8003528:	200001a4 	.word	0x200001a4

0800352c <__swsetup_r>:
 800352c:	4b32      	ldr	r3, [pc, #200]	; (80035f8 <__swsetup_r+0xcc>)
 800352e:	b570      	push	{r4, r5, r6, lr}
 8003530:	681d      	ldr	r5, [r3, #0]
 8003532:	4606      	mov	r6, r0
 8003534:	460c      	mov	r4, r1
 8003536:	b125      	cbz	r5, 8003542 <__swsetup_r+0x16>
 8003538:	69ab      	ldr	r3, [r5, #24]
 800353a:	b913      	cbnz	r3, 8003542 <__swsetup_r+0x16>
 800353c:	4628      	mov	r0, r5
 800353e:	f7ff fb93 	bl	8002c68 <__sinit>
 8003542:	4b2e      	ldr	r3, [pc, #184]	; (80035fc <__swsetup_r+0xd0>)
 8003544:	429c      	cmp	r4, r3
 8003546:	d10f      	bne.n	8003568 <__swsetup_r+0x3c>
 8003548:	686c      	ldr	r4, [r5, #4]
 800354a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800354e:	b29a      	uxth	r2, r3
 8003550:	0715      	lsls	r5, r2, #28
 8003552:	d42c      	bmi.n	80035ae <__swsetup_r+0x82>
 8003554:	06d0      	lsls	r0, r2, #27
 8003556:	d411      	bmi.n	800357c <__swsetup_r+0x50>
 8003558:	2209      	movs	r2, #9
 800355a:	6032      	str	r2, [r6, #0]
 800355c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003560:	81a3      	strh	r3, [r4, #12]
 8003562:	f04f 30ff 	mov.w	r0, #4294967295
 8003566:	e03e      	b.n	80035e6 <__swsetup_r+0xba>
 8003568:	4b25      	ldr	r3, [pc, #148]	; (8003600 <__swsetup_r+0xd4>)
 800356a:	429c      	cmp	r4, r3
 800356c:	d101      	bne.n	8003572 <__swsetup_r+0x46>
 800356e:	68ac      	ldr	r4, [r5, #8]
 8003570:	e7eb      	b.n	800354a <__swsetup_r+0x1e>
 8003572:	4b24      	ldr	r3, [pc, #144]	; (8003604 <__swsetup_r+0xd8>)
 8003574:	429c      	cmp	r4, r3
 8003576:	bf08      	it	eq
 8003578:	68ec      	ldreq	r4, [r5, #12]
 800357a:	e7e6      	b.n	800354a <__swsetup_r+0x1e>
 800357c:	0751      	lsls	r1, r2, #29
 800357e:	d512      	bpl.n	80035a6 <__swsetup_r+0x7a>
 8003580:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003582:	b141      	cbz	r1, 8003596 <__swsetup_r+0x6a>
 8003584:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003588:	4299      	cmp	r1, r3
 800358a:	d002      	beq.n	8003592 <__swsetup_r+0x66>
 800358c:	4630      	mov	r0, r6
 800358e:	f000 f981 	bl	8003894 <_free_r>
 8003592:	2300      	movs	r3, #0
 8003594:	6363      	str	r3, [r4, #52]	; 0x34
 8003596:	89a3      	ldrh	r3, [r4, #12]
 8003598:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800359c:	81a3      	strh	r3, [r4, #12]
 800359e:	2300      	movs	r3, #0
 80035a0:	6063      	str	r3, [r4, #4]
 80035a2:	6923      	ldr	r3, [r4, #16]
 80035a4:	6023      	str	r3, [r4, #0]
 80035a6:	89a3      	ldrh	r3, [r4, #12]
 80035a8:	f043 0308 	orr.w	r3, r3, #8
 80035ac:	81a3      	strh	r3, [r4, #12]
 80035ae:	6923      	ldr	r3, [r4, #16]
 80035b0:	b94b      	cbnz	r3, 80035c6 <__swsetup_r+0x9a>
 80035b2:	89a3      	ldrh	r3, [r4, #12]
 80035b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80035b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035bc:	d003      	beq.n	80035c6 <__swsetup_r+0x9a>
 80035be:	4621      	mov	r1, r4
 80035c0:	4630      	mov	r0, r6
 80035c2:	f000 f917 	bl	80037f4 <__smakebuf_r>
 80035c6:	89a2      	ldrh	r2, [r4, #12]
 80035c8:	f012 0301 	ands.w	r3, r2, #1
 80035cc:	d00c      	beq.n	80035e8 <__swsetup_r+0xbc>
 80035ce:	2300      	movs	r3, #0
 80035d0:	60a3      	str	r3, [r4, #8]
 80035d2:	6963      	ldr	r3, [r4, #20]
 80035d4:	425b      	negs	r3, r3
 80035d6:	61a3      	str	r3, [r4, #24]
 80035d8:	6923      	ldr	r3, [r4, #16]
 80035da:	b953      	cbnz	r3, 80035f2 <__swsetup_r+0xc6>
 80035dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035e0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80035e4:	d1ba      	bne.n	800355c <__swsetup_r+0x30>
 80035e6:	bd70      	pop	{r4, r5, r6, pc}
 80035e8:	0792      	lsls	r2, r2, #30
 80035ea:	bf58      	it	pl
 80035ec:	6963      	ldrpl	r3, [r4, #20]
 80035ee:	60a3      	str	r3, [r4, #8]
 80035f0:	e7f2      	b.n	80035d8 <__swsetup_r+0xac>
 80035f2:	2000      	movs	r0, #0
 80035f4:	e7f7      	b.n	80035e6 <__swsetup_r+0xba>
 80035f6:	bf00      	nop
 80035f8:	20000014 	.word	0x20000014
 80035fc:	08003a14 	.word	0x08003a14
 8003600:	08003a34 	.word	0x08003a34
 8003604:	080039f4 	.word	0x080039f4

08003608 <_close_r>:
 8003608:	b538      	push	{r3, r4, r5, lr}
 800360a:	2300      	movs	r3, #0
 800360c:	4c05      	ldr	r4, [pc, #20]	; (8003624 <_close_r+0x1c>)
 800360e:	4605      	mov	r5, r0
 8003610:	4608      	mov	r0, r1
 8003612:	6023      	str	r3, [r4, #0]
 8003614:	f7fd fa93 	bl	8000b3e <_close>
 8003618:	1c43      	adds	r3, r0, #1
 800361a:	d102      	bne.n	8003622 <_close_r+0x1a>
 800361c:	6823      	ldr	r3, [r4, #0]
 800361e:	b103      	cbz	r3, 8003622 <_close_r+0x1a>
 8003620:	602b      	str	r3, [r5, #0]
 8003622:	bd38      	pop	{r3, r4, r5, pc}
 8003624:	200001a4 	.word	0x200001a4

08003628 <__sflush_r>:
 8003628:	898a      	ldrh	r2, [r1, #12]
 800362a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800362e:	4605      	mov	r5, r0
 8003630:	0710      	lsls	r0, r2, #28
 8003632:	460c      	mov	r4, r1
 8003634:	d458      	bmi.n	80036e8 <__sflush_r+0xc0>
 8003636:	684b      	ldr	r3, [r1, #4]
 8003638:	2b00      	cmp	r3, #0
 800363a:	dc05      	bgt.n	8003648 <__sflush_r+0x20>
 800363c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800363e:	2b00      	cmp	r3, #0
 8003640:	dc02      	bgt.n	8003648 <__sflush_r+0x20>
 8003642:	2000      	movs	r0, #0
 8003644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003648:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800364a:	2e00      	cmp	r6, #0
 800364c:	d0f9      	beq.n	8003642 <__sflush_r+0x1a>
 800364e:	2300      	movs	r3, #0
 8003650:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003654:	682f      	ldr	r7, [r5, #0]
 8003656:	6a21      	ldr	r1, [r4, #32]
 8003658:	602b      	str	r3, [r5, #0]
 800365a:	d032      	beq.n	80036c2 <__sflush_r+0x9a>
 800365c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800365e:	89a3      	ldrh	r3, [r4, #12]
 8003660:	075a      	lsls	r2, r3, #29
 8003662:	d505      	bpl.n	8003670 <__sflush_r+0x48>
 8003664:	6863      	ldr	r3, [r4, #4]
 8003666:	1ac0      	subs	r0, r0, r3
 8003668:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800366a:	b10b      	cbz	r3, 8003670 <__sflush_r+0x48>
 800366c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800366e:	1ac0      	subs	r0, r0, r3
 8003670:	2300      	movs	r3, #0
 8003672:	4602      	mov	r2, r0
 8003674:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003676:	6a21      	ldr	r1, [r4, #32]
 8003678:	4628      	mov	r0, r5
 800367a:	47b0      	blx	r6
 800367c:	1c43      	adds	r3, r0, #1
 800367e:	89a3      	ldrh	r3, [r4, #12]
 8003680:	d106      	bne.n	8003690 <__sflush_r+0x68>
 8003682:	6829      	ldr	r1, [r5, #0]
 8003684:	291d      	cmp	r1, #29
 8003686:	d848      	bhi.n	800371a <__sflush_r+0xf2>
 8003688:	4a29      	ldr	r2, [pc, #164]	; (8003730 <__sflush_r+0x108>)
 800368a:	40ca      	lsrs	r2, r1
 800368c:	07d6      	lsls	r6, r2, #31
 800368e:	d544      	bpl.n	800371a <__sflush_r+0xf2>
 8003690:	2200      	movs	r2, #0
 8003692:	6062      	str	r2, [r4, #4]
 8003694:	6922      	ldr	r2, [r4, #16]
 8003696:	04d9      	lsls	r1, r3, #19
 8003698:	6022      	str	r2, [r4, #0]
 800369a:	d504      	bpl.n	80036a6 <__sflush_r+0x7e>
 800369c:	1c42      	adds	r2, r0, #1
 800369e:	d101      	bne.n	80036a4 <__sflush_r+0x7c>
 80036a0:	682b      	ldr	r3, [r5, #0]
 80036a2:	b903      	cbnz	r3, 80036a6 <__sflush_r+0x7e>
 80036a4:	6560      	str	r0, [r4, #84]	; 0x54
 80036a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80036a8:	602f      	str	r7, [r5, #0]
 80036aa:	2900      	cmp	r1, #0
 80036ac:	d0c9      	beq.n	8003642 <__sflush_r+0x1a>
 80036ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80036b2:	4299      	cmp	r1, r3
 80036b4:	d002      	beq.n	80036bc <__sflush_r+0x94>
 80036b6:	4628      	mov	r0, r5
 80036b8:	f000 f8ec 	bl	8003894 <_free_r>
 80036bc:	2000      	movs	r0, #0
 80036be:	6360      	str	r0, [r4, #52]	; 0x34
 80036c0:	e7c0      	b.n	8003644 <__sflush_r+0x1c>
 80036c2:	2301      	movs	r3, #1
 80036c4:	4628      	mov	r0, r5
 80036c6:	47b0      	blx	r6
 80036c8:	1c41      	adds	r1, r0, #1
 80036ca:	d1c8      	bne.n	800365e <__sflush_r+0x36>
 80036cc:	682b      	ldr	r3, [r5, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d0c5      	beq.n	800365e <__sflush_r+0x36>
 80036d2:	2b1d      	cmp	r3, #29
 80036d4:	d001      	beq.n	80036da <__sflush_r+0xb2>
 80036d6:	2b16      	cmp	r3, #22
 80036d8:	d101      	bne.n	80036de <__sflush_r+0xb6>
 80036da:	602f      	str	r7, [r5, #0]
 80036dc:	e7b1      	b.n	8003642 <__sflush_r+0x1a>
 80036de:	89a3      	ldrh	r3, [r4, #12]
 80036e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036e4:	81a3      	strh	r3, [r4, #12]
 80036e6:	e7ad      	b.n	8003644 <__sflush_r+0x1c>
 80036e8:	690f      	ldr	r7, [r1, #16]
 80036ea:	2f00      	cmp	r7, #0
 80036ec:	d0a9      	beq.n	8003642 <__sflush_r+0x1a>
 80036ee:	0793      	lsls	r3, r2, #30
 80036f0:	bf18      	it	ne
 80036f2:	2300      	movne	r3, #0
 80036f4:	680e      	ldr	r6, [r1, #0]
 80036f6:	bf08      	it	eq
 80036f8:	694b      	ldreq	r3, [r1, #20]
 80036fa:	eba6 0807 	sub.w	r8, r6, r7
 80036fe:	600f      	str	r7, [r1, #0]
 8003700:	608b      	str	r3, [r1, #8]
 8003702:	f1b8 0f00 	cmp.w	r8, #0
 8003706:	dd9c      	ble.n	8003642 <__sflush_r+0x1a>
 8003708:	4643      	mov	r3, r8
 800370a:	463a      	mov	r2, r7
 800370c:	6a21      	ldr	r1, [r4, #32]
 800370e:	4628      	mov	r0, r5
 8003710:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003712:	47b0      	blx	r6
 8003714:	2800      	cmp	r0, #0
 8003716:	dc06      	bgt.n	8003726 <__sflush_r+0xfe>
 8003718:	89a3      	ldrh	r3, [r4, #12]
 800371a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800371e:	81a3      	strh	r3, [r4, #12]
 8003720:	f04f 30ff 	mov.w	r0, #4294967295
 8003724:	e78e      	b.n	8003644 <__sflush_r+0x1c>
 8003726:	4407      	add	r7, r0
 8003728:	eba8 0800 	sub.w	r8, r8, r0
 800372c:	e7e9      	b.n	8003702 <__sflush_r+0xda>
 800372e:	bf00      	nop
 8003730:	20400001 	.word	0x20400001

08003734 <_fflush_r>:
 8003734:	b538      	push	{r3, r4, r5, lr}
 8003736:	690b      	ldr	r3, [r1, #16]
 8003738:	4605      	mov	r5, r0
 800373a:	460c      	mov	r4, r1
 800373c:	b1db      	cbz	r3, 8003776 <_fflush_r+0x42>
 800373e:	b118      	cbz	r0, 8003748 <_fflush_r+0x14>
 8003740:	6983      	ldr	r3, [r0, #24]
 8003742:	b90b      	cbnz	r3, 8003748 <_fflush_r+0x14>
 8003744:	f7ff fa90 	bl	8002c68 <__sinit>
 8003748:	4b0c      	ldr	r3, [pc, #48]	; (800377c <_fflush_r+0x48>)
 800374a:	429c      	cmp	r4, r3
 800374c:	d109      	bne.n	8003762 <_fflush_r+0x2e>
 800374e:	686c      	ldr	r4, [r5, #4]
 8003750:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003754:	b17b      	cbz	r3, 8003776 <_fflush_r+0x42>
 8003756:	4621      	mov	r1, r4
 8003758:	4628      	mov	r0, r5
 800375a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800375e:	f7ff bf63 	b.w	8003628 <__sflush_r>
 8003762:	4b07      	ldr	r3, [pc, #28]	; (8003780 <_fflush_r+0x4c>)
 8003764:	429c      	cmp	r4, r3
 8003766:	d101      	bne.n	800376c <_fflush_r+0x38>
 8003768:	68ac      	ldr	r4, [r5, #8]
 800376a:	e7f1      	b.n	8003750 <_fflush_r+0x1c>
 800376c:	4b05      	ldr	r3, [pc, #20]	; (8003784 <_fflush_r+0x50>)
 800376e:	429c      	cmp	r4, r3
 8003770:	bf08      	it	eq
 8003772:	68ec      	ldreq	r4, [r5, #12]
 8003774:	e7ec      	b.n	8003750 <_fflush_r+0x1c>
 8003776:	2000      	movs	r0, #0
 8003778:	bd38      	pop	{r3, r4, r5, pc}
 800377a:	bf00      	nop
 800377c:	08003a14 	.word	0x08003a14
 8003780:	08003a34 	.word	0x08003a34
 8003784:	080039f4 	.word	0x080039f4

08003788 <_lseek_r>:
 8003788:	b538      	push	{r3, r4, r5, lr}
 800378a:	4605      	mov	r5, r0
 800378c:	4608      	mov	r0, r1
 800378e:	4611      	mov	r1, r2
 8003790:	2200      	movs	r2, #0
 8003792:	4c05      	ldr	r4, [pc, #20]	; (80037a8 <_lseek_r+0x20>)
 8003794:	6022      	str	r2, [r4, #0]
 8003796:	461a      	mov	r2, r3
 8003798:	f7fd f9f5 	bl	8000b86 <_lseek>
 800379c:	1c43      	adds	r3, r0, #1
 800379e:	d102      	bne.n	80037a6 <_lseek_r+0x1e>
 80037a0:	6823      	ldr	r3, [r4, #0]
 80037a2:	b103      	cbz	r3, 80037a6 <_lseek_r+0x1e>
 80037a4:	602b      	str	r3, [r5, #0]
 80037a6:	bd38      	pop	{r3, r4, r5, pc}
 80037a8:	200001a4 	.word	0x200001a4

080037ac <__swhatbuf_r>:
 80037ac:	b570      	push	{r4, r5, r6, lr}
 80037ae:	460e      	mov	r6, r1
 80037b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037b4:	b096      	sub	sp, #88	; 0x58
 80037b6:	2900      	cmp	r1, #0
 80037b8:	4614      	mov	r4, r2
 80037ba:	461d      	mov	r5, r3
 80037bc:	da07      	bge.n	80037ce <__swhatbuf_r+0x22>
 80037be:	2300      	movs	r3, #0
 80037c0:	602b      	str	r3, [r5, #0]
 80037c2:	89b3      	ldrh	r3, [r6, #12]
 80037c4:	061a      	lsls	r2, r3, #24
 80037c6:	d410      	bmi.n	80037ea <__swhatbuf_r+0x3e>
 80037c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037cc:	e00e      	b.n	80037ec <__swhatbuf_r+0x40>
 80037ce:	466a      	mov	r2, sp
 80037d0:	f000 f8be 	bl	8003950 <_fstat_r>
 80037d4:	2800      	cmp	r0, #0
 80037d6:	dbf2      	blt.n	80037be <__swhatbuf_r+0x12>
 80037d8:	9a01      	ldr	r2, [sp, #4]
 80037da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80037de:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80037e2:	425a      	negs	r2, r3
 80037e4:	415a      	adcs	r2, r3
 80037e6:	602a      	str	r2, [r5, #0]
 80037e8:	e7ee      	b.n	80037c8 <__swhatbuf_r+0x1c>
 80037ea:	2340      	movs	r3, #64	; 0x40
 80037ec:	2000      	movs	r0, #0
 80037ee:	6023      	str	r3, [r4, #0]
 80037f0:	b016      	add	sp, #88	; 0x58
 80037f2:	bd70      	pop	{r4, r5, r6, pc}

080037f4 <__smakebuf_r>:
 80037f4:	898b      	ldrh	r3, [r1, #12]
 80037f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80037f8:	079d      	lsls	r5, r3, #30
 80037fa:	4606      	mov	r6, r0
 80037fc:	460c      	mov	r4, r1
 80037fe:	d507      	bpl.n	8003810 <__smakebuf_r+0x1c>
 8003800:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003804:	6023      	str	r3, [r4, #0]
 8003806:	6123      	str	r3, [r4, #16]
 8003808:	2301      	movs	r3, #1
 800380a:	6163      	str	r3, [r4, #20]
 800380c:	b002      	add	sp, #8
 800380e:	bd70      	pop	{r4, r5, r6, pc}
 8003810:	ab01      	add	r3, sp, #4
 8003812:	466a      	mov	r2, sp
 8003814:	f7ff ffca 	bl	80037ac <__swhatbuf_r>
 8003818:	9900      	ldr	r1, [sp, #0]
 800381a:	4605      	mov	r5, r0
 800381c:	4630      	mov	r0, r6
 800381e:	f7ff faad 	bl	8002d7c <_malloc_r>
 8003822:	b948      	cbnz	r0, 8003838 <__smakebuf_r+0x44>
 8003824:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003828:	059a      	lsls	r2, r3, #22
 800382a:	d4ef      	bmi.n	800380c <__smakebuf_r+0x18>
 800382c:	f023 0303 	bic.w	r3, r3, #3
 8003830:	f043 0302 	orr.w	r3, r3, #2
 8003834:	81a3      	strh	r3, [r4, #12]
 8003836:	e7e3      	b.n	8003800 <__smakebuf_r+0xc>
 8003838:	4b0d      	ldr	r3, [pc, #52]	; (8003870 <__smakebuf_r+0x7c>)
 800383a:	62b3      	str	r3, [r6, #40]	; 0x28
 800383c:	89a3      	ldrh	r3, [r4, #12]
 800383e:	6020      	str	r0, [r4, #0]
 8003840:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003844:	81a3      	strh	r3, [r4, #12]
 8003846:	9b00      	ldr	r3, [sp, #0]
 8003848:	6120      	str	r0, [r4, #16]
 800384a:	6163      	str	r3, [r4, #20]
 800384c:	9b01      	ldr	r3, [sp, #4]
 800384e:	b15b      	cbz	r3, 8003868 <__smakebuf_r+0x74>
 8003850:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003854:	4630      	mov	r0, r6
 8003856:	f000 f88d 	bl	8003974 <_isatty_r>
 800385a:	b128      	cbz	r0, 8003868 <__smakebuf_r+0x74>
 800385c:	89a3      	ldrh	r3, [r4, #12]
 800385e:	f023 0303 	bic.w	r3, r3, #3
 8003862:	f043 0301 	orr.w	r3, r3, #1
 8003866:	81a3      	strh	r3, [r4, #12]
 8003868:	89a3      	ldrh	r3, [r4, #12]
 800386a:	431d      	orrs	r5, r3
 800386c:	81a5      	strh	r5, [r4, #12]
 800386e:	e7cd      	b.n	800380c <__smakebuf_r+0x18>
 8003870:	08002c31 	.word	0x08002c31

08003874 <memchr>:
 8003874:	b510      	push	{r4, lr}
 8003876:	b2c9      	uxtb	r1, r1
 8003878:	4402      	add	r2, r0
 800387a:	4290      	cmp	r0, r2
 800387c:	4603      	mov	r3, r0
 800387e:	d101      	bne.n	8003884 <memchr+0x10>
 8003880:	2300      	movs	r3, #0
 8003882:	e003      	b.n	800388c <memchr+0x18>
 8003884:	781c      	ldrb	r4, [r3, #0]
 8003886:	3001      	adds	r0, #1
 8003888:	428c      	cmp	r4, r1
 800388a:	d1f6      	bne.n	800387a <memchr+0x6>
 800388c:	4618      	mov	r0, r3
 800388e:	bd10      	pop	{r4, pc}

08003890 <__malloc_lock>:
 8003890:	4770      	bx	lr

08003892 <__malloc_unlock>:
 8003892:	4770      	bx	lr

08003894 <_free_r>:
 8003894:	b538      	push	{r3, r4, r5, lr}
 8003896:	4605      	mov	r5, r0
 8003898:	2900      	cmp	r1, #0
 800389a:	d043      	beq.n	8003924 <_free_r+0x90>
 800389c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038a0:	1f0c      	subs	r4, r1, #4
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	bfb8      	it	lt
 80038a6:	18e4      	addlt	r4, r4, r3
 80038a8:	f7ff fff2 	bl	8003890 <__malloc_lock>
 80038ac:	4a1e      	ldr	r2, [pc, #120]	; (8003928 <_free_r+0x94>)
 80038ae:	6813      	ldr	r3, [r2, #0]
 80038b0:	4610      	mov	r0, r2
 80038b2:	b933      	cbnz	r3, 80038c2 <_free_r+0x2e>
 80038b4:	6063      	str	r3, [r4, #4]
 80038b6:	6014      	str	r4, [r2, #0]
 80038b8:	4628      	mov	r0, r5
 80038ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80038be:	f7ff bfe8 	b.w	8003892 <__malloc_unlock>
 80038c2:	42a3      	cmp	r3, r4
 80038c4:	d90b      	bls.n	80038de <_free_r+0x4a>
 80038c6:	6821      	ldr	r1, [r4, #0]
 80038c8:	1862      	adds	r2, r4, r1
 80038ca:	4293      	cmp	r3, r2
 80038cc:	bf01      	itttt	eq
 80038ce:	681a      	ldreq	r2, [r3, #0]
 80038d0:	685b      	ldreq	r3, [r3, #4]
 80038d2:	1852      	addeq	r2, r2, r1
 80038d4:	6022      	streq	r2, [r4, #0]
 80038d6:	6063      	str	r3, [r4, #4]
 80038d8:	6004      	str	r4, [r0, #0]
 80038da:	e7ed      	b.n	80038b8 <_free_r+0x24>
 80038dc:	4613      	mov	r3, r2
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	b10a      	cbz	r2, 80038e6 <_free_r+0x52>
 80038e2:	42a2      	cmp	r2, r4
 80038e4:	d9fa      	bls.n	80038dc <_free_r+0x48>
 80038e6:	6819      	ldr	r1, [r3, #0]
 80038e8:	1858      	adds	r0, r3, r1
 80038ea:	42a0      	cmp	r0, r4
 80038ec:	d10b      	bne.n	8003906 <_free_r+0x72>
 80038ee:	6820      	ldr	r0, [r4, #0]
 80038f0:	4401      	add	r1, r0
 80038f2:	1858      	adds	r0, r3, r1
 80038f4:	4282      	cmp	r2, r0
 80038f6:	6019      	str	r1, [r3, #0]
 80038f8:	d1de      	bne.n	80038b8 <_free_r+0x24>
 80038fa:	6810      	ldr	r0, [r2, #0]
 80038fc:	6852      	ldr	r2, [r2, #4]
 80038fe:	4401      	add	r1, r0
 8003900:	6019      	str	r1, [r3, #0]
 8003902:	605a      	str	r2, [r3, #4]
 8003904:	e7d8      	b.n	80038b8 <_free_r+0x24>
 8003906:	d902      	bls.n	800390e <_free_r+0x7a>
 8003908:	230c      	movs	r3, #12
 800390a:	602b      	str	r3, [r5, #0]
 800390c:	e7d4      	b.n	80038b8 <_free_r+0x24>
 800390e:	6820      	ldr	r0, [r4, #0]
 8003910:	1821      	adds	r1, r4, r0
 8003912:	428a      	cmp	r2, r1
 8003914:	bf01      	itttt	eq
 8003916:	6811      	ldreq	r1, [r2, #0]
 8003918:	6852      	ldreq	r2, [r2, #4]
 800391a:	1809      	addeq	r1, r1, r0
 800391c:	6021      	streq	r1, [r4, #0]
 800391e:	6062      	str	r2, [r4, #4]
 8003920:	605c      	str	r4, [r3, #4]
 8003922:	e7c9      	b.n	80038b8 <_free_r+0x24>
 8003924:	bd38      	pop	{r3, r4, r5, pc}
 8003926:	bf00      	nop
 8003928:	20000098 	.word	0x20000098

0800392c <_read_r>:
 800392c:	b538      	push	{r3, r4, r5, lr}
 800392e:	4605      	mov	r5, r0
 8003930:	4608      	mov	r0, r1
 8003932:	4611      	mov	r1, r2
 8003934:	2200      	movs	r2, #0
 8003936:	4c05      	ldr	r4, [pc, #20]	; (800394c <_read_r+0x20>)
 8003938:	6022      	str	r2, [r4, #0]
 800393a:	461a      	mov	r2, r3
 800393c:	f7fd f8c6 	bl	8000acc <_read>
 8003940:	1c43      	adds	r3, r0, #1
 8003942:	d102      	bne.n	800394a <_read_r+0x1e>
 8003944:	6823      	ldr	r3, [r4, #0]
 8003946:	b103      	cbz	r3, 800394a <_read_r+0x1e>
 8003948:	602b      	str	r3, [r5, #0]
 800394a:	bd38      	pop	{r3, r4, r5, pc}
 800394c:	200001a4 	.word	0x200001a4

08003950 <_fstat_r>:
 8003950:	b538      	push	{r3, r4, r5, lr}
 8003952:	2300      	movs	r3, #0
 8003954:	4c06      	ldr	r4, [pc, #24]	; (8003970 <_fstat_r+0x20>)
 8003956:	4605      	mov	r5, r0
 8003958:	4608      	mov	r0, r1
 800395a:	4611      	mov	r1, r2
 800395c:	6023      	str	r3, [r4, #0]
 800395e:	f7fd f8f9 	bl	8000b54 <_fstat>
 8003962:	1c43      	adds	r3, r0, #1
 8003964:	d102      	bne.n	800396c <_fstat_r+0x1c>
 8003966:	6823      	ldr	r3, [r4, #0]
 8003968:	b103      	cbz	r3, 800396c <_fstat_r+0x1c>
 800396a:	602b      	str	r3, [r5, #0]
 800396c:	bd38      	pop	{r3, r4, r5, pc}
 800396e:	bf00      	nop
 8003970:	200001a4 	.word	0x200001a4

08003974 <_isatty_r>:
 8003974:	b538      	push	{r3, r4, r5, lr}
 8003976:	2300      	movs	r3, #0
 8003978:	4c05      	ldr	r4, [pc, #20]	; (8003990 <_isatty_r+0x1c>)
 800397a:	4605      	mov	r5, r0
 800397c:	4608      	mov	r0, r1
 800397e:	6023      	str	r3, [r4, #0]
 8003980:	f7fd f8f7 	bl	8000b72 <_isatty>
 8003984:	1c43      	adds	r3, r0, #1
 8003986:	d102      	bne.n	800398e <_isatty_r+0x1a>
 8003988:	6823      	ldr	r3, [r4, #0]
 800398a:	b103      	cbz	r3, 800398e <_isatty_r+0x1a>
 800398c:	602b      	str	r3, [r5, #0]
 800398e:	bd38      	pop	{r3, r4, r5, pc}
 8003990:	200001a4 	.word	0x200001a4

08003994 <_init>:
 8003994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003996:	bf00      	nop
 8003998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800399a:	bc08      	pop	{r3}
 800399c:	469e      	mov	lr, r3
 800399e:	4770      	bx	lr

080039a0 <_fini>:
 80039a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039a2:	bf00      	nop
 80039a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039a6:	bc08      	pop	{r3}
 80039a8:	469e      	mov	lr, r3
 80039aa:	4770      	bx	lr
