// Seed: 385277684
module module_0 (
    input tri1 id_0
    , id_27,
    output supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply1 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input wire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    output uwire id_12,
    output tri id_13,
    input wor id_14,
    output wand id_15,
    input supply0 id_16,
    input wor id_17,
    output tri1 id_18,
    input wand id_19,
    output uwire id_20,
    input wor id_21,
    output tri0 id_22,
    input tri1 id_23,
    output wand id_24,
    input tri0 id_25
);
  tri0 id_28 = 1'h0;
endmodule
module module_1 (
    input  tri  id_0,
    input  wor  id_1,
    input  tri0 id_2,
    output tri0 id_3
);
  wire id_5;
  module_0(
      id_0,
      id_3,
      id_2,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_1,
      id_2,
      id_3,
      id_1,
      id_3,
      id_3,
      id_0,
      id_3,
      id_1,
      id_2,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_2
  );
endmodule
