// Seed: 2644402318
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_6;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri1 id_1,
    output tri0 id_2
);
  id_4(
      1
  );
  integer id_5;
  wire id_6;
  module_0(
      id_4, id_6, id_4, id_4, id_6, id_4, id_5, id_5
  );
  supply1 id_7 = 1;
endmodule
