
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

00200000 <_vectors>:
  200000:	20000400 	.word	0x20000400
  200004:	002002d9 	.word	0x002002d9
  200008:	002002db 	.word	0x002002db
  20000c:	002002db 	.word	0x002002db
  200010:	002002db 	.word	0x002002db
  200014:	002002db 	.word	0x002002db
  200018:	002002db 	.word	0x002002db
  20001c:	002002db 	.word	0x002002db
  200020:	002002db 	.word	0x002002db
  200024:	002002db 	.word	0x002002db
  200028:	002002db 	.word	0x002002db
  20002c:	00202bf1 	.word	0x00202bf1
  200030:	002002db 	.word	0x002002db
  200034:	002002db 	.word	0x002002db
  200038:	002002db 	.word	0x002002db
  20003c:	002002db 	.word	0x002002db
  200040:	002002db 	.word	0x002002db
  200044:	002002db 	.word	0x002002db
  200048:	002002db 	.word	0x002002db
  20004c:	002002db 	.word	0x002002db
  200050:	002002db 	.word	0x002002db
  200054:	002002db 	.word	0x002002db
  200058:	00201861 	.word	0x00201861
  20005c:	002018d1 	.word	0x002018d1
  200060:	00201941 	.word	0x00201941
  200064:	002019b1 	.word	0x002019b1
  200068:	00201a21 	.word	0x00201a21
  20006c:	00202121 	.word	0x00202121
  200070:	00202191 	.word	0x00202191
  200074:	00202201 	.word	0x00202201
  200078:	00202271 	.word	0x00202271
  20007c:	002022e1 	.word	0x002022e1
  200080:	00202351 	.word	0x00202351
  200084:	002023c1 	.word	0x002023c1
  200088:	002002db 	.word	0x002002db
  20008c:	002002db 	.word	0x002002db
  200090:	002002db 	.word	0x002002db
  200094:	002002db 	.word	0x002002db
  200098:	002002db 	.word	0x002002db
  20009c:	00201a91 	.word	0x00201a91
  2000a0:	00201d91 	.word	0x00201d91
  2000a4:	00201de1 	.word	0x00201de1
  2000a8:	00201e41 	.word	0x00201e41
  2000ac:	00201e91 	.word	0x00201e91
  2000b0:	00201ef1 	.word	0x00201ef1
  2000b4:	00201fe1 	.word	0x00201fe1
  2000b8:	00202081 	.word	0x00202081
  2000bc:	002002db 	.word	0x002002db
  2000c0:	002002db 	.word	0x002002db
  2000c4:	002002db 	.word	0x002002db
  2000c8:	002002db 	.word	0x002002db
  2000cc:	002002db 	.word	0x002002db
  2000d0:	002002db 	.word	0x002002db
  2000d4:	002002db 	.word	0x002002db
  2000d8:	002002db 	.word	0x002002db
  2000dc:	00201b71 	.word	0x00201b71
  2000e0:	00201b01 	.word	0x00201b01
  2000e4:	002002db 	.word	0x002002db
  2000e8:	002002db 	.word	0x002002db
  2000ec:	002002db 	.word	0x002002db
  2000f0:	002002db 	.word	0x002002db
  2000f4:	002002db 	.word	0x002002db
  2000f8:	002002db 	.word	0x002002db
  2000fc:	00202431 	.word	0x00202431
  200100:	002002db 	.word	0x002002db
  200104:	002002db 	.word	0x002002db
  200108:	002002db 	.word	0x002002db
  20010c:	002002db 	.word	0x002002db
  200110:	002002db 	.word	0x002002db
  200114:	002002db 	.word	0x002002db
  200118:	002002db 	.word	0x002002db
  20011c:	002002db 	.word	0x002002db
  200120:	002024a1 	.word	0x002024a1
  200124:	00202511 	.word	0x00202511
  200128:	00202581 	.word	0x00202581
  20012c:	002025f1 	.word	0x002025f1
  200130:	00202661 	.word	0x00202661
  200134:	002002db 	.word	0x002002db
  200138:	002002db 	.word	0x002002db
  20013c:	002002db 	.word	0x002002db
  200140:	002002db 	.word	0x002002db
  200144:	002002db 	.word	0x002002db
  200148:	002002db 	.word	0x002002db
  20014c:	002002db 	.word	0x002002db
  200150:	002026d1 	.word	0x002026d1
  200154:	00202741 	.word	0x00202741
  200158:	002027b1 	.word	0x002027b1
  20015c:	002002db 	.word	0x002002db
  200160:	002002db 	.word	0x002002db
  200164:	002002db 	.word	0x002002db
  200168:	002002db 	.word	0x002002db
  20016c:	002002db 	.word	0x002002db
  200170:	002002db 	.word	0x002002db
  200174:	002002db 	.word	0x002002db
  200178:	002002db 	.word	0x002002db
  20017c:	002002db 	.word	0x002002db
  200180:	002002db 	.word	0x002002db
  200184:	002002db 	.word	0x002002db
  200188:	002002db 	.word	0x002002db
  20018c:	002002db 	.word	0x002002db
  200190:	002002db 	.word	0x002002db
  200194:	002002db 	.word	0x002002db
  200198:	002002db 	.word	0x002002db
  20019c:	002002db 	.word	0x002002db
  2001a0:	002002db 	.word	0x002002db
  2001a4:	002002db 	.word	0x002002db
  2001a8:	002002db 	.word	0x002002db
  2001ac:	002002db 	.word	0x002002db
  2001b0:	002002db 	.word	0x002002db
  2001b4:	002002db 	.word	0x002002db
  2001b8:	002002db 	.word	0x002002db
  2001bc:	002002db 	.word	0x002002db
  2001c0:	002002db 	.word	0x002002db
  2001c4:	002002db 	.word	0x002002db
  2001c8:	002002db 	.word	0x002002db
  2001cc:	002002db 	.word	0x002002db
  2001d0:	002002db 	.word	0x002002db
  2001d4:	002002db 	.word	0x002002db
  2001d8:	002002db 	.word	0x002002db
  2001dc:	002002db 	.word	0x002002db
  2001e0:	002002db 	.word	0x002002db
  2001e4:	002002db 	.word	0x002002db
  2001e8:	002002db 	.word	0x002002db
  2001ec:	002002db 	.word	0x002002db
  2001f0:	002002db 	.word	0x002002db
  2001f4:	002002db 	.word	0x002002db
  2001f8:	002002db 	.word	0x002002db
  2001fc:	002002db 	.word	0x002002db

Disassembly of section .text:

00200200 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
  200200:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
  200202:	4827      	ldr	r0, [pc, #156]	; (2002a0 <endfiniloop+0x4>)
                msr     MSP, r0
  200204:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
  200208:	4826      	ldr	r0, [pc, #152]	; (2002a4 <endfiniloop+0x8>)
                msr     PSP, r0
  20020a:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                ldr     r0, =_vectors
  20020e:	4826      	ldr	r0, [pc, #152]	; (2002a8 <endfiniloop+0xc>)
                movw    r1, #SCB_VTOR & 0xFFFF
  200210:	f64e 5108 	movw	r1, #60680	; 0xed08
                movt    r1, #SCB_VTOR >> 16
  200214:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
  200218:	6008      	str	r0, [r1, #0]

                /* Enforcing FPCA bit in the CONTROL register.*/
                movs    r0, #CRT0_CONTROL_INIT | CONTROL_FPCA

#else
                movs    r0, #CRT0_CONTROL_INIT
  20021a:	2002      	movs	r0, #2
#endif

                /* CONTROL register initialization as configured.*/
                msr     CONTROL, r0
  20021c:	f380 8814 	msr	CONTROL, r0
                isb
  200220:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __core_init
  200224:	f001 fa94 	bl	201750 <__core_init>
#endif

                /* Early initialization.*/
                bl      __early_init
  200228:	f002 fafa 	bl	202820 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
  20022c:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
  200230:	491e      	ldr	r1, [pc, #120]	; (2002ac <endfiniloop+0x10>)
                ldr     r2, =__main_stack_end__
  200232:	4a1b      	ldr	r2, [pc, #108]	; (2002a0 <endfiniloop+0x4>)

00200234 <msloop>:
msloop:
                cmp     r1, r2
  200234:	4291      	cmp	r1, r2
                itt     lo
  200236:	bf3c      	itt	cc
                strlo   r0, [r1], #4
  200238:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     msloop
  20023c:	e7fa      	bcc.n	200234 <msloop>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
  20023e:	491c      	ldr	r1, [pc, #112]	; (2002b0 <endfiniloop+0x14>)
                ldr     r2, =__process_stack_end__
  200240:	4a18      	ldr	r2, [pc, #96]	; (2002a4 <endfiniloop+0x8>)

00200242 <psloop>:
psloop:
                cmp     r1, r2
  200242:	4291      	cmp	r1, r2
                itt     lo
  200244:	bf3c      	itt	cc
                strlo   r0, [r1], #4
  200246:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     psloop
  20024a:	e7fa      	bcc.n	200242 <psloop>
#endif

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                ldr     r1, =__textdata_base__
  20024c:	4919      	ldr	r1, [pc, #100]	; (2002b4 <endfiniloop+0x18>)
                ldr     r2, =__data_base__
  20024e:	4a1a      	ldr	r2, [pc, #104]	; (2002b8 <endfiniloop+0x1c>)
                ldr     r3, =__data_end__
  200250:	4b1a      	ldr	r3, [pc, #104]	; (2002bc <endfiniloop+0x20>)

00200252 <dloop>:
dloop:
                cmp     r2, r3
  200252:	429a      	cmp	r2, r3
                ittt    lo
  200254:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
  200256:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
  20025a:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     dloop
  20025e:	e7f8      	bcc.n	200252 <dloop>
#endif

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                movs    r0, #0
  200260:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
  200262:	4917      	ldr	r1, [pc, #92]	; (2002c0 <endfiniloop+0x24>)
                ldr     r2, =__bss_end__
  200264:	4a17      	ldr	r2, [pc, #92]	; (2002c4 <endfiniloop+0x28>)

00200266 <bloop>:
bloop:
                cmp     r1, r2
  200266:	4291      	cmp	r1, r2
                itt     lo
  200268:	bf3c      	itt	cc
                strlo   r0, [r1], #4
  20026a:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     bloop
  20026e:	e7fa      	bcc.n	200266 <bloop>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
  200270:	f001 fabe 	bl	2017f0 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
  200274:	f001 faac 	bl	2017d0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
  200278:	4c13      	ldr	r4, [pc, #76]	; (2002c8 <endfiniloop+0x2c>)
                ldr     r5, =__init_array_end__
  20027a:	4d14      	ldr	r5, [pc, #80]	; (2002cc <endfiniloop+0x30>)

0020027c <initloop>:
initloop:
                cmp     r4, r5
  20027c:	42ac      	cmp	r4, r5
                bge     endinitloop
  20027e:	da03      	bge.n	200288 <endinitloop>
                ldr     r1, [r4], #4
  200280:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
  200284:	4788      	blx	r1
                b       initloop
  200286:	e7f9      	b.n	20027c <initloop>

00200288 <endinitloop>:
endinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
  200288:	f002 fcc2 	bl	202c10 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
  20028c:	4c10      	ldr	r4, [pc, #64]	; (2002d0 <endfiniloop+0x34>)
                ldr     r5, =__fini_array_end__
  20028e:	4d11      	ldr	r5, [pc, #68]	; (2002d4 <endfiniloop+0x38>)

00200290 <finiloop>:
finiloop:
                cmp     r4, r5
  200290:	42ac      	cmp	r4, r5
                bge     endfiniloop
  200292:	da03      	bge.n	20029c <endfiniloop>
                ldr     r1, [r4], #4
  200294:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
  200298:	4788      	blx	r1
                b       finiloop
  20029a:	e7f9      	b.n	200290 <finiloop>

0020029c <endfiniloop>:
endfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
  20029c:	f001 baa0 	b.w	2017e0 <__default_exit>
                ldr     r0, =__main_stack_end__
  2002a0:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
  2002a4:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
  2002a8:	00200000 	.word	0x00200000
                ldr     r1, =__main_stack_base__
  2002ac:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
  2002b0:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
  2002b4:	080044a8 	.word	0x080044a8
                ldr     r2, =__data_base__
  2002b8:	20020000 	.word	0x20020000
                ldr     r3, =__data_end__
  2002bc:	20020084 	.word	0x20020084
                ldr     r1, =__bss_base__
  2002c0:	20000800 	.word	0x20000800
                ldr     r2, =__bss_end__
  2002c4:	20001188 	.word	0x20001188
                ldr     r4, =__init_array_base__
  2002c8:	00200200 	.word	0x00200200
                ldr     r5, =__init_array_end__
  2002cc:	00200200 	.word	0x00200200
                ldr     r4, =__fini_array_base__
  2002d0:	00200200 	.word	0x00200200
                ldr     r5, =__fini_array_end__
  2002d4:	00200200 	.word	0x00200200

002002d8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
  2002d8:	e792      	b.n	200200 <_crt0_entry>

002002da <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
  2002da:	f000 f800 	bl	2002de <_unhandled_exception>

002002de <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
  2002de:	e7fe      	b.n	2002de <_unhandled_exception>

002002e0 <_port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  _port_switch
_port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
  2002e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
  2002e4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
  2002e8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
  2002ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

002002f0 <_port_thread_start>:
                bl      _stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
  2002f0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
  2002f2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
  2002f6:	4628      	mov	r0, r5
                blx     r4
  2002f8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
  2002fa:	2000      	movs	r0, #0
                bl      chThdExit
  2002fc:	f002 fc38 	bl	202b70 <chThdExit>

00200300 <_zombies>:
_zombies:       b       _zombies
  200300:	e7fe      	b.n	200300 <_zombies>

00200302 <_port_switch_from_isr>:
                bl      _stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      _dbg_check_lock
#endif
                bl      chSchDoReschedule
  200302:	f002 fc0d 	bl	202b20 <chSchDoReschedule>

00200306 <_port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
  200306:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
  200308:	e7fe      	b.n	200308 <_port_exit_from_isr+0x2>
  20030a:	0000      	movs	r0, r0
  20030c:	0000      	movs	r0, r0
	...

00200310 <memchr>:
  200310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  200314:	2a10      	cmp	r2, #16
  200316:	db2b      	blt.n	200370 <memchr+0x60>
  200318:	f010 0f07 	tst.w	r0, #7
  20031c:	d008      	beq.n	200330 <memchr+0x20>
  20031e:	f810 3b01 	ldrb.w	r3, [r0], #1
  200322:	3a01      	subs	r2, #1
  200324:	428b      	cmp	r3, r1
  200326:	d02d      	beq.n	200384 <memchr+0x74>
  200328:	f010 0f07 	tst.w	r0, #7
  20032c:	b342      	cbz	r2, 200380 <memchr+0x70>
  20032e:	d1f6      	bne.n	20031e <memchr+0xe>
  200330:	b4f0      	push	{r4, r5, r6, r7}
  200332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  200336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  20033a:	f022 0407 	bic.w	r4, r2, #7
  20033e:	f07f 0700 	mvns.w	r7, #0
  200342:	2300      	movs	r3, #0
  200344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  200348:	3c08      	subs	r4, #8
  20034a:	ea85 0501 	eor.w	r5, r5, r1
  20034e:	ea86 0601 	eor.w	r6, r6, r1
  200352:	fa85 f547 	uadd8	r5, r5, r7
  200356:	faa3 f587 	sel	r5, r3, r7
  20035a:	fa86 f647 	uadd8	r6, r6, r7
  20035e:	faa5 f687 	sel	r6, r5, r7
  200362:	b98e      	cbnz	r6, 200388 <memchr+0x78>
  200364:	d1ee      	bne.n	200344 <memchr+0x34>
  200366:	bcf0      	pop	{r4, r5, r6, r7}
  200368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  20036c:	f002 0207 	and.w	r2, r2, #7
  200370:	b132      	cbz	r2, 200380 <memchr+0x70>
  200372:	f810 3b01 	ldrb.w	r3, [r0], #1
  200376:	3a01      	subs	r2, #1
  200378:	ea83 0301 	eor.w	r3, r3, r1
  20037c:	b113      	cbz	r3, 200384 <memchr+0x74>
  20037e:	d1f8      	bne.n	200372 <memchr+0x62>
  200380:	2000      	movs	r0, #0
  200382:	4770      	bx	lr
  200384:	3801      	subs	r0, #1
  200386:	4770      	bx	lr
  200388:	2d00      	cmp	r5, #0
  20038a:	bf06      	itte	eq
  20038c:	4635      	moveq	r5, r6
  20038e:	3803      	subeq	r0, #3
  200390:	3807      	subne	r0, #7
  200392:	f015 0f01 	tst.w	r5, #1
  200396:	d107      	bne.n	2003a8 <memchr+0x98>
  200398:	3001      	adds	r0, #1
  20039a:	f415 7f80 	tst.w	r5, #256	; 0x100
  20039e:	bf02      	ittt	eq
  2003a0:	3001      	addeq	r0, #1
  2003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  2003a6:	3001      	addeq	r0, #1
  2003a8:	bcf0      	pop	{r4, r5, r6, r7}
  2003aa:	3801      	subs	r0, #1
  2003ac:	4770      	bx	lr
  2003ae:	bf00      	nop

002003b0 <_ctl>:
#else
    break;
#endif
  }
  return MSG_OK;
}
  2003b0:	2000      	movs	r0, #0
  2003b2:	4770      	bx	lr
	...

002003c0 <_port_irq_epilogue>:
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2003c0:	2320      	movs	r3, #32
  2003c2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2003c6:	4b0d      	ldr	r3, [pc, #52]	; (2003fc <_port_irq_epilogue+0x3c>)
  2003c8:	685b      	ldr	r3, [r3, #4]
  2003ca:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2003ce:	d102      	bne.n	2003d6 <_port_irq_epilogue+0x16>
  2003d0:	f383 8811 	msr	BASEPRI, r3
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
  2003d4:	4770      	bx	lr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2003d6:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2003da:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2003de:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2003e0:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2003e2:	f383 8809 	msr	PSP, r3
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2003e6:	4a06      	ldr	r2, [pc, #24]	; (200400 <_port_irq_epilogue+0x40>)
  2003e8:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2003ea:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2003ec:	6889      	ldr	r1, [r1, #8]
  2003ee:	6892      	ldr	r2, [r2, #8]
  2003f0:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2003f2:	bf8c      	ite	hi
  2003f4:	4a03      	ldrhi	r2, [pc, #12]	; (200404 <_port_irq_epilogue+0x44>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2003f6:	4a04      	ldrls	r2, [pc, #16]	; (200408 <_port_irq_epilogue+0x48>)
  2003f8:	619a      	str	r2, [r3, #24]
  2003fa:	4770      	bx	lr
  2003fc:	e000ed00 	.word	0xe000ed00
  200400:	20000968 	.word	0x20000968
  200404:	00200303 	.word	0x00200303
  200408:	00200306 	.word	0x00200306
  20040c:	00000000 	.word	0x00000000

00200410 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
  200410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  200414:	f002 0803 	and.w	r8, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
  200418:	f3c2 1541 	ubfx	r5, r2, #5, #2
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  20041c:	09d6      	lsrs	r6, r2, #7
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m1 = 1 << bit;
      m2 = 3 << (bit * 2);
      m4 = 15 << ((bit & 7) * 4);
  20041e:	f04f 0b0f 	mov.w	fp, #15
  uint32_t bit     = 0;
  200422:	2200      	movs	r2, #0
  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  200424:	4644      	mov	r4, r8
      m1 = 1 << bit;
  200426:	f04f 0a01 	mov.w	sl, #1
      m2 = 3 << (bit * 2);
  20042a:	f04f 0903 	mov.w	r9, #3
  20042e:	e013      	b.n	200458 <_pal_lld_setgroupmode+0x48>
        port->MODER   = (port->MODER & ~m2) | moder;
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
  200430:	f8d0 e000 	ldr.w	lr, [r0]
        if (bit < 8)
  200434:	2a07      	cmp	r2, #7
        port->MODER   = (port->MODER & ~m2) | moder;
  200436:	ea03 030e 	and.w	r3, r3, lr
  20043a:	ea43 0304 	orr.w	r3, r3, r4
  20043e:	6003      	str	r3, [r0, #0]
        if (bit < 8)
  200440:	d844      	bhi.n	2004cc <_pal_lld_setgroupmode+0xbc>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
  200442:	6a03      	ldr	r3, [r0, #32]
  200444:	ea23 0c0c 	bic.w	ip, r3, ip
  200448:	ea4c 0707 	orr.w	r7, ip, r7
  20044c:	6207      	str	r7, [r0, #32]
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
      }
    }
    mask >>= 1;
    if (!mask)
  20044e:	0849      	lsrs	r1, r1, #1
  200450:	d03a      	beq.n	2004c8 <_pal_lld_setgroupmode+0xb8>
      return;
    otyper <<= 1;
    ospeedr <<= 2;
    pupdr <<= 2;
  200452:	00ad      	lsls	r5, r5, #2
    moder <<= 2;
    bit++;
  200454:	3201      	adds	r2, #1
    moder <<= 2;
  200456:	00a4      	lsls	r4, r4, #2
    if ((mask & 1) != 0) {
  200458:	07cb      	lsls	r3, r1, #31
  20045a:	d5f8      	bpl.n	20044e <_pal_lld_setgroupmode+0x3e>
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  20045c:	6843      	ldr	r3, [r0, #4]
      m1 = 1 << bit;
  20045e:	fa0a fe02 	lsl.w	lr, sl, r2
      altrmask = altr << ((bit & 7) * 4);
  200462:	f002 0c07 	and.w	ip, r2, #7
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
  200466:	f1b8 0f02 	cmp.w	r8, #2
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  20046a:	ea23 030e 	bic.w	r3, r3, lr
      altrmask = altr << ((bit & 7) * 4);
  20046e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  200472:	6043      	str	r3, [r0, #4]
      m2 = 3 << (bit * 2);
  200474:	ea4f 0342 	mov.w	r3, r2, lsl #1
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
  200478:	f8d0 e008 	ldr.w	lr, [r0, #8]
      altrmask = altr << ((bit & 7) * 4);
  20047c:	fa06 f70c 	lsl.w	r7, r6, ip
      m2 = 3 << (bit * 2);
  200480:	fa09 f303 	lsl.w	r3, r9, r3
      m4 = 15 << ((bit & 7) * 4);
  200484:	fa0b fc0c 	lsl.w	ip, fp, ip
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
  200488:	ea2e 0e03 	bic.w	lr, lr, r3
  20048c:	f8c0 e008 	str.w	lr, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
  200490:	f8d0 e00c 	ldr.w	lr, [r0, #12]
  200494:	ea2e 0e03 	bic.w	lr, lr, r3
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
  200498:	ea6f 0303 	mvn.w	r3, r3
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
  20049c:	ea4e 0e05 	orr.w	lr, lr, r5
  2004a0:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
  2004a4:	d1c4      	bne.n	200430 <_pal_lld_setgroupmode+0x20>
        if (bit < 8)
  2004a6:	2a07      	cmp	r2, #7
  2004a8:	d817      	bhi.n	2004da <_pal_lld_setgroupmode+0xca>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
  2004aa:	f8d0 e020 	ldr.w	lr, [r0, #32]
  2004ae:	ea2e 0c0c 	bic.w	ip, lr, ip
  2004b2:	ea4c 0707 	orr.w	r7, ip, r7
  2004b6:	6207      	str	r7, [r0, #32]
        port->MODER   = (port->MODER & ~m2) | moder;
  2004b8:	6807      	ldr	r7, [r0, #0]
    if (!mask)
  2004ba:	0849      	lsrs	r1, r1, #1
        port->MODER   = (port->MODER & ~m2) | moder;
  2004bc:	ea03 0307 	and.w	r3, r3, r7
  2004c0:	ea43 0304 	orr.w	r3, r3, r4
  2004c4:	6003      	str	r3, [r0, #0]
    if (!mask)
  2004c6:	d1c4      	bne.n	200452 <_pal_lld_setgroupmode+0x42>
  }
}
  2004c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          port->AFRH = (port->AFRH & ~m4) | altrmask;
  2004cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
  2004ce:	ea23 0c0c 	bic.w	ip, r3, ip
  2004d2:	ea4c 0707 	orr.w	r7, ip, r7
  2004d6:	6247      	str	r7, [r0, #36]	; 0x24
  2004d8:	e7b9      	b.n	20044e <_pal_lld_setgroupmode+0x3e>
          port->AFRH = (port->AFRH & ~m4) | altrmask;
  2004da:	f8d0 e024 	ldr.w	lr, [r0, #36]	; 0x24
  2004de:	ea2e 0c0c 	bic.w	ip, lr, ip
  2004e2:	ea4c 0707 	orr.w	r7, ip, r7
  2004e6:	6247      	str	r7, [r0, #36]	; 0x24
  2004e8:	e7e6      	b.n	2004b8 <_pal_lld_setgroupmode+0xa8>
  2004ea:	bf00      	nop
  2004ec:	0000      	movs	r0, r0
	...

002004f0 <_pal_lld_enablepadevent>:
                             ioeventmode_t mode) {

  uint32_t padmask, cridx, croff, crmask, portidx;

  /* Mask of the pad.*/
  padmask = 1U << (uint32_t)pad;
  2004f0:	2301      	movs	r3, #1
  portidx = (((uint32_t)port - (uint32_t)GPIOA) >> 10U) & 0xFU;

  /* Index and mask of the CR register to be used.*/
  cridx  = (uint32_t)pad >> 2U;
#if STM32_EXTI_HAS_CR == FALSE
  croff  = ((uint32_t)pad & 3U) * 4U;
  2004f2:	f001 0c03 	and.w	ip, r1, #3
  portidx = (((uint32_t)port - (uint32_t)GPIOA) >> 10U) & 0xFU;
  2004f6:	f3c0 2083 	ubfx	r0, r0, #10, #4
  /* Programming edge registers.*/
  if (mode & PAL_EVENT_MODE_RISING_EDGE)
    EXTI->RTSR1 |= padmask;
  else
    EXTI->RTSR1 &= ~padmask;
  if (mode & PAL_EVENT_MODE_FALLING_EDGE)
  2004fa:	f012 0f02 	tst.w	r2, #2
  padmask = 1U << (uint32_t)pad;
  2004fe:	fa03 f301 	lsl.w	r3, r3, r1
  croff  = ((uint32_t)pad & 3U) * 4U;
  200502:	f021 0103 	bic.w	r1, r1, #3
  200506:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
                             ioeventmode_t mode) {
  20050a:	b410      	push	{r4}
  20050c:	4c11      	ldr	r4, [pc, #68]	; (200554 <_pal_lld_enablepadevent+0x64>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  20050e:	fa00 f00c 	lsl.w	r0, r0, ip
  200512:	440c      	add	r4, r1
  crmask = ~(0xFU << croff);
  200514:	f04f 010f 	mov.w	r1, #15
  200518:	fa01 fc0c 	lsl.w	ip, r1, ip
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  20051c:	68a1      	ldr	r1, [r4, #8]
  20051e:	ea21 0c0c 	bic.w	ip, r1, ip
    EXTI->RTSR1 |= padmask;
  200522:	490d      	ldr	r1, [pc, #52]	; (200558 <_pal_lld_enablepadevent+0x68>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  200524:	ea40 000c 	orr.w	r0, r0, ip
  200528:	60a0      	str	r0, [r4, #8]
    EXTI->RTSR1 |= padmask;
  20052a:	6888      	ldr	r0, [r1, #8]
  EXTI_D1->EMR1 &= ~padmask;
#else
  EXTI->IMR1 |= padmask;
  EXTI->EMR1 &= ~padmask;
#endif
}
  20052c:	bc10      	pop	{r4}
    EXTI->RTSR1 |= padmask;
  20052e:	ea40 0003 	orr.w	r0, r0, r3
  200532:	6088      	str	r0, [r1, #8]
    EXTI->FTSR1 &= ~padmask;
  200534:	ea6f 0003 	mvn.w	r0, r3
    EXTI->FTSR1 |= padmask;
  200538:	68ca      	ldr	r2, [r1, #12]
  20053a:	bf14      	ite	ne
  20053c:	431a      	orrne	r2, r3
    EXTI->FTSR1 &= ~padmask;
  20053e:	439a      	biceq	r2, r3
  200540:	60ca      	str	r2, [r1, #12]
  EXTI->IMR1 |= padmask;
  200542:	4a05      	ldr	r2, [pc, #20]	; (200558 <_pal_lld_enablepadevent+0x68>)
  200544:	6811      	ldr	r1, [r2, #0]
  200546:	430b      	orrs	r3, r1
  200548:	6013      	str	r3, [r2, #0]
  EXTI->EMR1 &= ~padmask;
  20054a:	6853      	ldr	r3, [r2, #4]
  20054c:	4003      	ands	r3, r0
  20054e:	6053      	str	r3, [r2, #4]
}
  200550:	4770      	bx	lr
  200552:	bf00      	nop
  200554:	40013800 	.word	0x40013800
  200558:	40013c00 	.word	0x40013c00
  20055c:	00000000 	.word	0x00000000

00200560 <gpt_lld_start>:
 *
 * @param[in] gptp      pointer to the @p GPTDriver object
 *
 * @notapi
 */
void gpt_lld_start(GPTDriver *gptp) {
  200560:	b410      	push	{r4}
  uint16_t psc;

  if (gptp->state == GPT_STOP) {
  200562:	7803      	ldrb	r3, [r0, #0]
  200564:	2b01      	cmp	r3, #1
  200566:	d013      	beq.n	200590 <gpt_lld_start+0x30>
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  osalDbgAssert(((uint32_t)(psc + 1) * gptp->config->frequency) == gptp->clock,
                "invalid frequency");

  /* Timer configuration.*/
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
  200568:	68c2      	ldr	r2, [r0, #12]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  20056a:	e9d0 1301 	ldrd	r1, r3, [r0, #4]
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
  20056e:	2000      	movs	r0, #0
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  200570:	680c      	ldr	r4, [r1, #0]
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
  200572:	6010      	str	r0, [r2, #0]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  200574:	fbb3 f3f4 	udiv	r3, r3, r4
  gptp->tim->CR2  = gptp->config->cr2;
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
  gptp->tim->SR   = 0;                          /* Clear pending IRQs.      */
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
  200578:	e9d1 4102 	ldrd	r4, r1, [r1, #8]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  20057c:	3b01      	subs	r3, #1
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
  20057e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  gptp->tim->CR2  = gptp->config->cr2;
  200582:	6054      	str	r4, [r2, #4]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  200584:	b29b      	uxth	r3, r3
                    ~STM32_TIM_DIER_IRQ_MASK;
}
  200586:	bc10      	pop	{r4}
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
  200588:	6293      	str	r3, [r2, #40]	; 0x28
  gptp->tim->SR   = 0;                          /* Clear pending IRQs.      */
  20058a:	6110      	str	r0, [r2, #16]
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
  20058c:	60d1      	str	r1, [r2, #12]
}
  20058e:	4770      	bx	lr
    if (&GPTD3 == gptp) {
  200590:	4b18      	ldr	r3, [pc, #96]	; (2005f4 <gpt_lld_start+0x94>)
  200592:	4298      	cmp	r0, r3
  200594:	d018      	beq.n	2005c8 <gpt_lld_start+0x68>
    if (&GPTD4 == gptp) {
  200596:	4b18      	ldr	r3, [pc, #96]	; (2005f8 <gpt_lld_start+0x98>)
  200598:	4298      	cmp	r0, r3
  20059a:	d1e5      	bne.n	200568 <gpt_lld_start+0x8>
      rccEnableTIM4(true);
  20059c:	4b17      	ldr	r3, [pc, #92]	; (2005fc <gpt_lld_start+0x9c>)
      gptp->clock = STM32_TIMCLK1;
  20059e:	4918      	ldr	r1, [pc, #96]	; (200600 <gpt_lld_start+0xa0>)
      rccEnableTIM4(true);
  2005a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  2005a2:	f042 0204 	orr.w	r2, r2, #4
  2005a6:	641a      	str	r2, [r3, #64]	; 0x40
  2005a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  2005aa:	f042 0204 	orr.w	r2, r2, #4
  2005ae:	661a      	str	r2, [r3, #96]	; 0x60
  2005b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
      rccResetTIM4();
  2005b2:	6a1a      	ldr	r2, [r3, #32]
  2005b4:	f042 0204 	orr.w	r2, r2, #4
  2005b8:	621a      	str	r2, [r3, #32]
  2005ba:	6a1a      	ldr	r2, [r3, #32]
  2005bc:	f022 0204 	bic.w	r2, r2, #4
  2005c0:	621a      	str	r2, [r3, #32]
  2005c2:	6a1b      	ldr	r3, [r3, #32]
      gptp->clock = STM32_TIMCLK1;
  2005c4:	6081      	str	r1, [r0, #8]
  2005c6:	e7cf      	b.n	200568 <gpt_lld_start+0x8>
      rccEnableTIM3(true);
  2005c8:	4b0c      	ldr	r3, [pc, #48]	; (2005fc <gpt_lld_start+0x9c>)
      gptp->clock = STM32_TIMCLK1;
  2005ca:	490d      	ldr	r1, [pc, #52]	; (200600 <gpt_lld_start+0xa0>)
      rccEnableTIM3(true);
  2005cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  2005ce:	f042 0202 	orr.w	r2, r2, #2
  2005d2:	641a      	str	r2, [r3, #64]	; 0x40
  2005d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  2005d6:	f042 0202 	orr.w	r2, r2, #2
  2005da:	661a      	str	r2, [r3, #96]	; 0x60
  2005dc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
      rccResetTIM3();
  2005de:	6a1a      	ldr	r2, [r3, #32]
  2005e0:	f042 0202 	orr.w	r2, r2, #2
  2005e4:	621a      	str	r2, [r3, #32]
  2005e6:	6a1a      	ldr	r2, [r3, #32]
  2005e8:	f022 0202 	bic.w	r2, r2, #2
  2005ec:	621a      	str	r2, [r3, #32]
  2005ee:	6a1b      	ldr	r3, [r3, #32]
      gptp->clock = STM32_TIMCLK1;
  2005f0:	6081      	str	r1, [r0, #8]
    if (&GPTD4 == gptp) {
  2005f2:	e7b9      	b.n	200568 <gpt_lld_start+0x8>
  2005f4:	20000800 	.word	0x20000800
  2005f8:	20000810 	.word	0x20000810
  2005fc:	40023800 	.word	0x40023800
  200600:	066ff300 	.word	0x066ff300
	...

00200610 <notify3>:

#if STM32_SERIAL_USE_USART3 || defined(__DOXYGEN__)
static void notify3(io_queue_t *qp) {

  (void)qp;
  USART3->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
  200610:	4a02      	ldr	r2, [pc, #8]	; (20061c <notify3+0xc>)
  200612:	6813      	ldr	r3, [r2, #0]
  200614:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
  200618:	6013      	str	r3, [r2, #0]
}
  20061a:	4770      	bx	lr
  20061c:	40004800 	.word	0x40004800

00200620 <_idle_thread>:
__STATIC_FORCEINLINE void port_wait_for_interrupt(void) {

#if CORTEX_ENABLE_WFI_IDLE == TRUE
  __WFI();
#endif
}
  200620:	e7fe      	b.n	200620 <_idle_thread>
  200622:	bf00      	nop
	...

00200630 <wakeup>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  200630:	2320      	movs	r3, #32
  200632:	f383 8811 	msr	BASEPRI, r3
  switch (tp->state) {
  200636:	f890 3020 	ldrb.w	r3, [r0, #32]
  20063a:	2b07      	cmp	r3, #7
  20063c:	d80d      	bhi.n	20065a <wakeup+0x2a>
  20063e:	e8df f003 	tbb	[pc, r3]
  200642:	0c27      	.short	0x0c27
  200644:	0408230c 	.word	0x0408230c
  200648:	080c      	.short	0x080c
    chSemFastSignalI(tp->u.wtsemp);
  20064a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
  20064c:	6893      	ldr	r3, [r2, #8]
  20064e:	3301      	adds	r3, #1
  200650:	6093      	str	r3, [r2, #8]
 *
 * @notapi
 */
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {

  p->prev->next = p->next;
  200652:	e9d0 3200 	ldrd	r3, r2, [r0]
  200656:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
  200658:	605a      	str	r2, [r3, #4]
  tp->state = CH_STATE_READY;
  20065a:	2200      	movs	r2, #0
                                                           ch_priority_queue_t *p) {

  /* Scanning priority queue.*/
  do {
    pqp = pqp->next;
  } while (pqp->prio >= p->prio);
  20065c:	6881      	ldr	r1, [r0, #8]
  20065e:	4b0e      	ldr	r3, [pc, #56]	; (200698 <wakeup+0x68>)
  200660:	f880 2020 	strb.w	r2, [r0, #32]
static void wakeup(void *p) {
  200664:	b410      	push	{r4}
  tp->u.rdymsg = MSG_TIMEOUT;
  200666:	f04f 34ff 	mov.w	r4, #4294967295
  20066a:	6244      	str	r4, [r0, #36]	; 0x24
    pqp = pqp->next;
  20066c:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  20066e:	689a      	ldr	r2, [r3, #8]
  200670:	428a      	cmp	r2, r1
  200672:	d2fb      	bcs.n	20066c <wakeup+0x3c>

  /* Insertion on prev.*/
  p->next       = pqp;
  p->prev       = pqp->prev;
  200674:	685a      	ldr	r2, [r3, #4]
  200676:	2100      	movs	r1, #0
  p->next       = pqp;
  200678:	6003      	str	r3, [r0, #0]
  p->prev       = pqp->prev;
  20067a:	6042      	str	r2, [r0, #4]
  p->prev->next = p;
  20067c:	6010      	str	r0, [r2, #0]
  pqp->prev     = p;
  20067e:	6058      	str	r0, [r3, #4]
  200680:	f381 8811 	msr	BASEPRI, r1
}
  200684:	bc10      	pop	{r4}
  200686:	4770      	bx	lr
    *tp->u.wttrp = NULL;
  200688:	6a43      	ldr	r3, [r0, #36]	; 0x24
  20068a:	2200      	movs	r2, #0
  20068c:	601a      	str	r2, [r3, #0]
    break;
  20068e:	e7e4      	b.n	20065a <wakeup+0x2a>
  200690:	2300      	movs	r3, #0
  200692:	f383 8811 	msr	BASEPRI, r3
  200696:	4770      	bx	lr
  200698:	20000968 	.word	0x20000968
  20069c:	00000000 	.word	0x00000000

002006a0 <chTMStartMeasurementX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
  2006a0:	4b01      	ldr	r3, [pc, #4]	; (2006a8 <chTMStartMeasurementX+0x8>)
  2006a2:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
  2006a4:	6083      	str	r3, [r0, #8]
}
  2006a6:	4770      	bx	lr
  2006a8:	e0001000 	.word	0xe0001000
  2006ac:	00000000 	.word	0x00000000

002006b0 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
  2006b0:	4a0e      	ldr	r2, [pc, #56]	; (2006ec <chTMStopMeasurementX+0x3c>)
  2006b2:	4b0f      	ldr	r3, [pc, #60]	; (2006f0 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
  2006b4:	6881      	ldr	r1, [r0, #8]
  2006b6:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
  2006b8:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
  2006ba:	6f54      	ldr	r4, [r2, #116]	; 0x74
  tmp->cumulative += (rttime_t)tmp->last;
  2006bc:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
  2006be:	1b1b      	subs	r3, r3, r4
  tmp->n++;
  2006c0:	68c4      	ldr	r4, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  2006c2:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
  2006c4:	6941      	ldr	r1, [r0, #20]
  tmp->n++;
  2006c6:	3401      	adds	r4, #1
  tmp->cumulative += (rttime_t)tmp->last;
  2006c8:	18d2      	adds	r2, r2, r3
  2006ca:	6102      	str	r2, [r0, #16]
  2006cc:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
  2006d0:	6842      	ldr	r2, [r0, #4]
  tmp->cumulative += (rttime_t)tmp->last;
  2006d2:	6141      	str	r1, [r0, #20]
  if (tmp->last > tmp->worst) {
  2006d4:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
  2006d6:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
  2006d8:	bf88      	it	hi
  2006da:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
  2006dc:	4293      	cmp	r3, r2
  tmp->n++;
  2006de:	e9c0 3402 	strd	r3, r4, [r0, #8]
    tmp->best = tmp->last;
  2006e2:	bf38      	it	cc
  2006e4:	6003      	strcc	r3, [r0, #0]
}
  2006e6:	bc10      	pop	{r4}
  2006e8:	4770      	bx	lr
  2006ea:	bf00      	nop
  2006ec:	20000968 	.word	0x20000968
  2006f0:	e0001000 	.word	0xe0001000
	...

00200700 <chCoreAllocFromTop>:
  200700:	2320      	movs	r3, #32
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
  200702:	b410      	push	{r4}
  200704:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
  200708:	4b0b      	ldr	r3, [pc, #44]	; (200738 <chCoreAllocFromTop+0x38>)
  20070a:	4249      	negs	r1, r1
  20070c:	685c      	ldr	r4, [r3, #4]
  20070e:	1a20      	subs	r0, r4, r0
  200710:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
  200712:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
  200714:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
  200716:	428a      	cmp	r2, r1
  200718:	d307      	bcc.n	20072a <chCoreAllocFromTop+0x2a>
  20071a:	4294      	cmp	r4, r2
  20071c:	d305      	bcc.n	20072a <chCoreAllocFromTop+0x2a>
  ch_memcore.topmem = prev;
  20071e:	605a      	str	r2, [r3, #4]
  200720:	2300      	movs	r3, #0
  200722:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
  200726:	bc10      	pop	{r4}
  200728:	4770      	bx	lr
    return NULL;
  20072a:	2000      	movs	r0, #0
  20072c:	2300      	movs	r3, #0
  20072e:	f383 8811 	msr	BASEPRI, r3
}
  200732:	bc10      	pop	{r4}
  200734:	4770      	bx	lr
  200736:	bf00      	nop
  200738:	20000b00 	.word	0x20000b00
  20073c:	00000000 	.word	0x00000000

00200740 <chCoreAllocAlignedI>:
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
  200740:	4b06      	ldr	r3, [pc, #24]	; (20075c <chCoreAllocAlignedI+0x1c>)
  200742:	4249      	negs	r1, r1
  200744:	685a      	ldr	r2, [r3, #4]
  200746:	1a10      	subs	r0, r2, r0
  200748:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
  20074a:	6819      	ldr	r1, [r3, #0]
  20074c:	4288      	cmp	r0, r1
  20074e:	d303      	bcc.n	200758 <chCoreAllocAlignedI+0x18>
  200750:	4282      	cmp	r2, r0
  200752:	d301      	bcc.n	200758 <chCoreAllocAlignedI+0x18>
  ch_memcore.topmem = prev;
  200754:	6058      	str	r0, [r3, #4]
  return p;
  200756:	4770      	bx	lr
    return NULL;
  200758:	2000      	movs	r0, #0
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
}
  20075a:	4770      	bx	lr
  20075c:	20000b00 	.word	0x20000b00

00200760 <cbgptfun3>:

// callback функция таймера 3
void cbgptfun3(GPTDriver *gptp)
{
    (void)gptp;
    palToggleLine(LINE_LED1);
  200760:	4a03      	ldr	r2, [pc, #12]	; (200770 <cbgptfun3+0x10>)
    tim_flag=1;
  200762:	2001      	movs	r0, #1
  200764:	4903      	ldr	r1, [pc, #12]	; (200774 <cbgptfun3+0x14>)
    palToggleLine(LINE_LED1);
  200766:	6953      	ldr	r3, [r2, #20]
  200768:	4043      	eors	r3, r0
  20076a:	6153      	str	r3, [r2, #20]
    tim_flag=1;
  20076c:	7008      	strb	r0, [r1, #0]
}
  20076e:	4770      	bx	lr
  200770:	40020400 	.word	0x40020400
  200774:	20001170 	.word	0x20001170
	...

00200780 <holl>:
void holl(void* args)
{
    // Преобразование аргумента к требуемому типу, в данному случае к uint8_t
    uint8_t arg = *((uint8_t*) args);
    // Проверка, что передача аргумента работает
    if (arg == 5)
  200780:	7803      	ldrb	r3, [r0, #0]
  200782:	2b05      	cmp	r3, #5
  200784:	d000      	beq.n	200788 <holl+0x8>
        {
          holl_speed--;
        }
      }
    }
}
  200786:	4770      	bx	lr
      if(palReadPad(GPIOB,8u)==1)
  200788:	4b13      	ldr	r3, [pc, #76]	; (2007d8 <holl+0x58>)
  20078a:	691a      	ldr	r2, [r3, #16]
  20078c:	05d2      	lsls	r2, r2, #23
  20078e:	d50e      	bpl.n	2007ae <holl+0x2e>
        if(palReadPad(GPIOB,9u)==1)
  200790:	691b      	ldr	r3, [r3, #16]
  200792:	059b      	lsls	r3, r3, #22
  200794:	d503      	bpl.n	20079e <holl+0x1e>
          holl_speed++;
  200796:	4a11      	ldr	r2, [pc, #68]	; (2007dc <holl+0x5c>)
  200798:	8813      	ldrh	r3, [r2, #0]
  20079a:	3301      	adds	r3, #1
  20079c:	8013      	strh	r3, [r2, #0]
        if(palReadPad(GPIOB,9u)==0)
  20079e:	4b0e      	ldr	r3, [pc, #56]	; (2007d8 <holl+0x58>)
  2007a0:	691b      	ldr	r3, [r3, #16]
  2007a2:	0598      	lsls	r0, r3, #22
  2007a4:	d403      	bmi.n	2007ae <holl+0x2e>
          holl_speed--;
  2007a6:	4a0d      	ldr	r2, [pc, #52]	; (2007dc <holl+0x5c>)
  2007a8:	8813      	ldrh	r3, [r2, #0]
  2007aa:	3b01      	subs	r3, #1
  2007ac:	8013      	strh	r3, [r2, #0]
      if(palReadPad(GPIOB,8u)==0)
  2007ae:	4b0a      	ldr	r3, [pc, #40]	; (2007d8 <holl+0x58>)
  2007b0:	691a      	ldr	r2, [r3, #16]
  2007b2:	05d1      	lsls	r1, r2, #23
  2007b4:	d4e7      	bmi.n	200786 <holl+0x6>
        if(palReadPad(GPIOB,9u)==0)
  2007b6:	691b      	ldr	r3, [r3, #16]
  2007b8:	059a      	lsls	r2, r3, #22
  2007ba:	d403      	bmi.n	2007c4 <holl+0x44>
          holl_speed++;
  2007bc:	4a07      	ldr	r2, [pc, #28]	; (2007dc <holl+0x5c>)
  2007be:	8813      	ldrh	r3, [r2, #0]
  2007c0:	3301      	adds	r3, #1
  2007c2:	8013      	strh	r3, [r2, #0]
        if(palReadPad(GPIOB,9u)==1)
  2007c4:	4b04      	ldr	r3, [pc, #16]	; (2007d8 <holl+0x58>)
  2007c6:	691b      	ldr	r3, [r3, #16]
  2007c8:	059b      	lsls	r3, r3, #22
  2007ca:	d5dc      	bpl.n	200786 <holl+0x6>
          holl_speed--;
  2007cc:	4a03      	ldr	r2, [pc, #12]	; (2007dc <holl+0x5c>)
  2007ce:	8813      	ldrh	r3, [r2, #0]
  2007d0:	3b01      	subs	r3, #1
  2007d2:	8013      	strh	r3, [r2, #0]
}
  2007d4:	e7d7      	b.n	200786 <holl+0x6>
  2007d6:	bf00      	nop
  2007d8:	40020400 	.word	0x40020400
  2007dc:	20000bae 	.word	0x20000bae

002007e0 <cbgptfun4>:
// callback функция таймера 4
void cbgptfun4(GPTDriver *gptp)
{
    (void)gptp;
    uint8_t arg = 5;
    if(right_flag_ext)
  2007e0:	4a67      	ldr	r2, [pc, #412]	; (200980 <cbgptfun4+0x1a0>)
    uint8_t arg = 5;
  2007e2:	2105      	movs	r1, #5
{
  2007e4:	b430      	push	{r4, r5}
  2007e6:	b082      	sub	sp, #8
    if(right_flag_ext)
  2007e8:	7813      	ldrb	r3, [r2, #0]
    uint8_t arg = 5;
  2007ea:	f88d 1007 	strb.w	r1, [sp, #7]
    if(right_flag_ext)
  2007ee:	b97b      	cbnz	r3, 200810 <cbgptfun4+0x30>
      palEnablePadEventI(RIGHT_GPIO_Port, RIGHT_Pin, PAL_EVENT_MODE_RISING_EDGE);
      palSetPadCallbackI(RIGHT_GPIO_Port, RIGHT_Pin, right_button, &arg);
      gptStopTimerI(timer4);
      right_flag_ext=0;
    }
    if(left_flag_ext)
  2007f0:	4a64      	ldr	r2, [pc, #400]	; (200984 <cbgptfun4+0x1a4>)
  2007f2:	7813      	ldrb	r3, [r2, #0]
  2007f4:	2b00      	cmp	r3, #0
  2007f6:	d139      	bne.n	20086c <cbgptfun4+0x8c>
      palEnablePadEventI(LEFT_GPIO_Port, LEFT_Pin, PAL_EVENT_MODE_RISING_EDGE);
      palSetPadCallbackI(LEFT_GPIO_Port, LEFT_Pin, left_button, &arg);
      gptStopTimerI(timer4);
      left_flag_ext=0;
    }
    if(up_flag_ext)
  2007f8:	4a63      	ldr	r2, [pc, #396]	; (200988 <cbgptfun4+0x1a8>)
  2007fa:	7813      	ldrb	r3, [r2, #0]
  2007fc:	2b00      	cmp	r3, #0
  2007fe:	d163      	bne.n	2008c8 <cbgptfun4+0xe8>
      palEnablePadEventI(UP_GPIO_Port, UP_Pin, PAL_EVENT_MODE_RISING_EDGE);
      palSetPadCallbackI(UP_GPIO_Port, UP_Pin, up_button, &arg);
      gptStopTimerI(timer4);
      up_flag_ext=0;
    }
    if(down_flag_ext)
  200800:	4a62      	ldr	r2, [pc, #392]	; (20098c <cbgptfun4+0x1ac>)
  200802:	7813      	ldrb	r3, [r2, #0]
  200804:	2b00      	cmp	r3, #0
  200806:	f040 808e 	bne.w	200926 <cbgptfun4+0x146>
      palEnablePadEventI(DOWN_GPIO_Port, DOWN_Pin, PAL_EVENT_MODE_RISING_EDGE);
      palSetPadCallbackI(DOWN_GPIO_Port, DOWN_Pin, down_button, &arg);
      gptStopTimerI(timer4);
      down_flag_ext=0;
    }
}
  20080a:	b002      	add	sp, #8
  20080c:	bc30      	pop	{r4, r5}
  20080e:	4770      	bx	lr
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  200810:	485f      	ldr	r0, [pc, #380]	; (200990 <cbgptfun4+0x1b0>)
    EXTI->RTSR1 |= padmask;
  200812:	4b60      	ldr	r3, [pc, #384]	; (200994 <cbgptfun4+0x1b4>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  200814:	68c1      	ldr	r1, [r0, #12]
 */
void palSetPadCallbackI(ioportid_t port, iopadid_t pad,
                        palcallback_t cb, void *arg) {

  palevent_t *pep = pal_lld_get_pad_event(port, pad);
  pep->cb = cb;
  200816:	4c60      	ldr	r4, [pc, #384]	; (200998 <cbgptfun4+0x1b8>)
  200818:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  20081c:	4d5f      	ldr	r5, [pc, #380]	; (20099c <cbgptfun4+0x1bc>)
  20081e:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  200822:	62a5      	str	r5, [r4, #40]	; 0x28
  pep->arg = arg;
  200824:	f10d 0507 	add.w	r5, sp, #7
  200828:	60c1      	str	r1, [r0, #12]
    EXTI->RTSR1 |= padmask;
  20082a:	6899      	ldr	r1, [r3, #8]
  20082c:	62e5      	str	r5, [r4, #44]	; 0x2c
  osalDbgCheck(gptp != NULL);
  osalDbgAssert((gptp->state == GPT_READY) || (gptp->state == GPT_CONTINUOUS) ||
                (gptp->state == GPT_ONESHOT),
                "invalid state");

  gptp->state = GPT_READY;
  20082e:	2402      	movs	r4, #2
  200830:	f041 0120 	orr.w	r1, r1, #32
  200834:	485a      	ldr	r0, [pc, #360]	; (2009a0 <cbgptfun4+0x1c0>)
  200836:	6099      	str	r1, [r3, #8]
    EXTI->FTSR1 &= ~padmask;
  200838:	68d9      	ldr	r1, [r3, #12]
  20083a:	f021 0120 	bic.w	r1, r1, #32
  20083e:	60d9      	str	r1, [r3, #12]
  EXTI->IMR1 |= padmask;
  200840:	6819      	ldr	r1, [r3, #0]
  200842:	f041 0120 	orr.w	r1, r1, #32
  200846:	6019      	str	r1, [r3, #0]
  EXTI->EMR1 &= ~padmask;
  200848:	6859      	ldr	r1, [r3, #4]
  20084a:	f021 0120 	bic.w	r1, r1, #32
  20084e:	6059      	str	r1, [r3, #4]
  200850:	68c3      	ldr	r3, [r0, #12]
  200852:	7004      	strb	r4, [r0, #0]
 *
 * @notapi
 */
void gpt_lld_stop_timer(GPTDriver *gptp) {

  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  200854:	2000      	movs	r0, #0
  200856:	6018      	str	r0, [r3, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200858:	6118      	str	r0, [r3, #16]

  /* All interrupts disabled.*/
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  20085a:	68d9      	ldr	r1, [r3, #12]
      right_flag_ext=0;
  20085c:	7010      	strb	r0, [r2, #0]
  20085e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
    if(left_flag_ext)
  200862:	4a48      	ldr	r2, [pc, #288]	; (200984 <cbgptfun4+0x1a4>)
  200864:	60d9      	str	r1, [r3, #12]
  200866:	7813      	ldrb	r3, [r2, #0]
  200868:	2b00      	cmp	r3, #0
  20086a:	d0c5      	beq.n	2007f8 <cbgptfun4+0x18>
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  20086c:	4d48      	ldr	r5, [pc, #288]	; (200990 <cbgptfun4+0x1b0>)
    EXTI->RTSR1 |= padmask;
  20086e:	4b49      	ldr	r3, [pc, #292]	; (200994 <cbgptfun4+0x1b4>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  200870:	68a9      	ldr	r1, [r5, #8]
  pep->cb = cb;
  200872:	4849      	ldr	r0, [pc, #292]	; (200998 <cbgptfun4+0x1b8>)
  200874:	f021 010f 	bic.w	r1, r1, #15
  200878:	4c4a      	ldr	r4, [pc, #296]	; (2009a4 <cbgptfun4+0x1c4>)
  20087a:	f041 0102 	orr.w	r1, r1, #2
  20087e:	60a9      	str	r1, [r5, #8]
  200880:	2502      	movs	r5, #2
    EXTI->RTSR1 |= padmask;
  200882:	6899      	ldr	r1, [r3, #8]
  200884:	f041 0101 	orr.w	r1, r1, #1
  200888:	6099      	str	r1, [r3, #8]
    EXTI->FTSR1 &= ~padmask;
  20088a:	68d9      	ldr	r1, [r3, #12]
  20088c:	f021 0101 	bic.w	r1, r1, #1
  200890:	60d9      	str	r1, [r3, #12]
  EXTI->IMR1 |= padmask;
  200892:	6819      	ldr	r1, [r3, #0]
  200894:	f041 0101 	orr.w	r1, r1, #1
  200898:	6019      	str	r1, [r3, #0]
  EXTI->EMR1 &= ~padmask;
  20089a:	6859      	ldr	r1, [r3, #4]
  20089c:	f021 0101 	bic.w	r1, r1, #1
  2008a0:	6059      	str	r1, [r3, #4]
  pep->arg = arg;
  2008a2:	f10d 0107 	add.w	r1, sp, #7
  2008a6:	4b3e      	ldr	r3, [pc, #248]	; (2009a0 <cbgptfun4+0x1c0>)
  2008a8:	6041      	str	r1, [r0, #4]
  2008aa:	701d      	strb	r5, [r3, #0]
  pep->cb = cb;
  2008ac:	6004      	str	r4, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  2008ae:	2000      	movs	r0, #0
  2008b0:	68db      	ldr	r3, [r3, #12]
      left_flag_ext=0;
  2008b2:	7010      	strb	r0, [r2, #0]
  2008b4:	6018      	str	r0, [r3, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  2008b6:	6118      	str	r0, [r3, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  2008b8:	68d9      	ldr	r1, [r3, #12]
    if(up_flag_ext)
  2008ba:	4a33      	ldr	r2, [pc, #204]	; (200988 <cbgptfun4+0x1a8>)
  2008bc:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  2008c0:	60d9      	str	r1, [r3, #12]
  2008c2:	7813      	ldrb	r3, [r2, #0]
  2008c4:	2b00      	cmp	r3, #0
  2008c6:	d09b      	beq.n	200800 <cbgptfun4+0x20>
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  2008c8:	4831      	ldr	r0, [pc, #196]	; (200990 <cbgptfun4+0x1b0>)
    EXTI->RTSR1 |= padmask;
  2008ca:	4b32      	ldr	r3, [pc, #200]	; (200994 <cbgptfun4+0x1b4>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  2008cc:	6901      	ldr	r1, [r0, #16]
  2008ce:	4c32      	ldr	r4, [pc, #200]	; (200998 <cbgptfun4+0x1b8>)
  2008d0:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
  2008d4:	4d34      	ldr	r5, [pc, #208]	; (2009a8 <cbgptfun4+0x1c8>)
  2008d6:	f441 61a0 	orr.w	r1, r1, #1280	; 0x500
  2008da:	6525      	str	r5, [r4, #80]	; 0x50
  pep->arg = arg;
  2008dc:	f10d 0507 	add.w	r5, sp, #7
  2008e0:	6101      	str	r1, [r0, #16]
    EXTI->RTSR1 |= padmask;
  2008e2:	6899      	ldr	r1, [r3, #8]
  2008e4:	6565      	str	r5, [r4, #84]	; 0x54
  2008e6:	2402      	movs	r4, #2
  2008e8:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  2008ec:	482c      	ldr	r0, [pc, #176]	; (2009a0 <cbgptfun4+0x1c0>)
  2008ee:	6099      	str	r1, [r3, #8]
    EXTI->FTSR1 &= ~padmask;
  2008f0:	68d9      	ldr	r1, [r3, #12]
  2008f2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  2008f6:	60d9      	str	r1, [r3, #12]
  EXTI->IMR1 |= padmask;
  2008f8:	6819      	ldr	r1, [r3, #0]
  2008fa:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  2008fe:	6019      	str	r1, [r3, #0]
  EXTI->EMR1 &= ~padmask;
  200900:	6859      	ldr	r1, [r3, #4]
  200902:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  200906:	6059      	str	r1, [r3, #4]
  200908:	68c3      	ldr	r3, [r0, #12]
  20090a:	7004      	strb	r4, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  20090c:	2000      	movs	r0, #0
  20090e:	6018      	str	r0, [r3, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200910:	6118      	str	r0, [r3, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  200912:	68d9      	ldr	r1, [r3, #12]
      up_flag_ext=0;
  200914:	7010      	strb	r0, [r2, #0]
  200916:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
    if(down_flag_ext)
  20091a:	4a1c      	ldr	r2, [pc, #112]	; (20098c <cbgptfun4+0x1ac>)
  20091c:	60d9      	str	r1, [r3, #12]
  20091e:	7813      	ldrb	r3, [r2, #0]
  200920:	2b00      	cmp	r3, #0
  200922:	f43f af72 	beq.w	20080a <cbgptfun4+0x2a>
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  200926:	481a      	ldr	r0, [pc, #104]	; (200990 <cbgptfun4+0x1b0>)
    EXTI->RTSR1 |= padmask;
  200928:	4b1a      	ldr	r3, [pc, #104]	; (200994 <cbgptfun4+0x1b4>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  20092a:	6881      	ldr	r1, [r0, #8]
  pep->cb = cb;
  20092c:	4c1a      	ldr	r4, [pc, #104]	; (200998 <cbgptfun4+0x1b8>)
  20092e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  200932:	4d1e      	ldr	r5, [pc, #120]	; (2009ac <cbgptfun4+0x1cc>)
  200934:	f441 41a0 	orr.w	r1, r1, #20480	; 0x5000
  200938:	61a5      	str	r5, [r4, #24]
  pep->arg = arg;
  20093a:	f10d 0507 	add.w	r5, sp, #7
  20093e:	6081      	str	r1, [r0, #8]
    EXTI->RTSR1 |= padmask;
  200940:	6899      	ldr	r1, [r3, #8]
  200942:	61e5      	str	r5, [r4, #28]
  200944:	2402      	movs	r4, #2
  200946:	f041 0108 	orr.w	r1, r1, #8
  20094a:	4815      	ldr	r0, [pc, #84]	; (2009a0 <cbgptfun4+0x1c0>)
  20094c:	6099      	str	r1, [r3, #8]
    EXTI->FTSR1 &= ~padmask;
  20094e:	68d9      	ldr	r1, [r3, #12]
  200950:	f021 0108 	bic.w	r1, r1, #8
  200954:	60d9      	str	r1, [r3, #12]
  EXTI->IMR1 |= padmask;
  200956:	6819      	ldr	r1, [r3, #0]
  200958:	f041 0108 	orr.w	r1, r1, #8
  20095c:	6019      	str	r1, [r3, #0]
  EXTI->EMR1 &= ~padmask;
  20095e:	6859      	ldr	r1, [r3, #4]
  200960:	f021 0108 	bic.w	r1, r1, #8
  200964:	6059      	str	r1, [r3, #4]
  200966:	68c3      	ldr	r3, [r0, #12]
  200968:	7004      	strb	r4, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  20096a:	2000      	movs	r0, #0
  20096c:	6018      	str	r0, [r3, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  20096e:	6118      	str	r0, [r3, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  200970:	68d9      	ldr	r1, [r3, #12]
      down_flag_ext=0;
  200972:	7010      	strb	r0, [r2, #0]
  200974:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  200978:	60d9      	str	r1, [r3, #12]
}
  20097a:	b002      	add	sp, #8
  20097c:	bc30      	pop	{r4, r5}
  20097e:	4770      	bx	lr
  200980:	20000e81 	.word	0x20000e81
  200984:	20000bb1 	.word	0x20000bb1
  200988:	20001172 	.word	0x20001172
  20098c:	20000bad 	.word	0x20000bad
  200990:	40013800 	.word	0x40013800
  200994:	40013c00 	.word	0x40013c00
  200998:	200008e8 	.word	0x200008e8
  20099c:	00200b01 	.word	0x00200b01
  2009a0:	20000810 	.word	0x20000810
  2009a4:	00200ab1 	.word	0x00200ab1
  2009a8:	00200a11 	.word	0x00200a11
  2009ac:	00200a61 	.word	0x00200a61

002009b0 <_pal_lld_disablepadevent.constprop.0>:
 * @notapi
 */
void _pal_lld_disablepadevent(ioportid_t port, iopadid_t pad) {
  uint32_t padmask, rtsr1, ftsr1;

  rtsr1 = EXTI->RTSR1;
  2009b0:	4b13      	ldr	r3, [pc, #76]	; (200a00 <_pal_lld_disablepadevent.constprop.0+0x50>)
  ftsr1 = EXTI->FTSR1;

  /* Mask of the pad.*/
  padmask = 1U << (uint32_t)pad;
  2009b2:	2201      	movs	r2, #1
void _pal_lld_disablepadevent(ioportid_t port, iopadid_t pad) {
  2009b4:	b470      	push	{r4, r5, r6}
  rtsr1 = EXTI->RTSR1;
  2009b6:	689c      	ldr	r4, [r3, #8]
  padmask = 1U << (uint32_t)pad;
  2009b8:	4082      	lsls	r2, r0
  ftsr1 = EXTI->FTSR1;
  2009ba:	68d9      	ldr	r1, [r3, #12]

  /* If either RTRS1 or FTSR1 is enabled then the channel is in use.*/
  if (((rtsr1 | ftsr1) & padmask) != 0U) {
  2009bc:	ea44 0501 	orr.w	r5, r4, r1
  2009c0:	4215      	tst	r5, r2
  2009c2:	d01a      	beq.n	2009fa <_pal_lld_disablepadevent.constprop.0+0x4a>
    /* Port index is obtained assuming that GPIO ports are placed at regular
       0x400 intervals in memory space. So far this is true for all devices.*/
    portidx = (((uint32_t)port - (uint32_t)GPIOA) >> 10U) & 0xFU;

    /* Index and mask of the CR register to be used.*/
    cridx  = (uint32_t)pad >> 2U;
  2009c4:	0885      	lsrs	r5, r0, #2
#if STM32_EXTI_HAS_CR == FALSE
    croff  = ((uint32_t)pad & 3U) * 4U;
    crport = (SYSCFG->EXTICR[cridx] >> croff) & 0xFU;
  2009c6:	4e0f      	ldr	r6, [pc, #60]	; (200a04 <_pal_lld_disablepadevent.constprop.0+0x54>)
#else
    /* Disabling channel.*/
    EXTI->IMR1  &= ~padmask;
    EXTI->EMR1  &= ~padmask;
    EXTI->RTSR1  = rtsr1 & ~padmask;
    EXTI->FTSR1  = ftsr1 & ~padmask;
  2009c8:	ea21 0102 	bic.w	r1, r1, r2
    EXTI->RTSR1  = rtsr1 & ~padmask;
  2009cc:	ea24 0402 	bic.w	r4, r4, r2
    crport = (SYSCFG->EXTICR[cridx] >> croff) & 0xFU;
  2009d0:	3502      	adds	r5, #2
  2009d2:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    EXTI->IMR1  &= ~padmask;
  2009d6:	681d      	ldr	r5, [r3, #0]
#endif
#endif

#if PAL_USE_CALLBACKS || PAL_USE_WAIT
  /* Callback cleared and/or thread reset.*/
  _pal_clear_event(pad);
  2009d8:	4e0b      	ldr	r6, [pc, #44]	; (200a08 <_pal_lld_disablepadevent.constprop.0+0x58>)
    EXTI->IMR1  &= ~padmask;
  2009da:	ea25 0502 	bic.w	r5, r5, r2
  2009de:	601d      	str	r5, [r3, #0]
    EXTI->EMR1  &= ~padmask;
  2009e0:	685d      	ldr	r5, [r3, #4]
  2009e2:	ea25 0502 	bic.w	r5, r5, r2
  2009e6:	605d      	str	r5, [r3, #4]
    EXTI->RTSR1  = rtsr1 & ~padmask;
  2009e8:	609c      	str	r4, [r3, #8]
    EXTI->FTSR1  = ftsr1 & ~padmask;
  2009ea:	60d9      	str	r1, [r3, #12]
  _pal_clear_event(pad);
  2009ec:	2100      	movs	r1, #0
    EXTI->PR1    = padmask;
  2009ee:	615a      	str	r2, [r3, #20]
  _pal_clear_event(pad);
  2009f0:	eb06 03c0 	add.w	r3, r6, r0, lsl #3
  2009f4:	f846 1030 	str.w	r1, [r6, r0, lsl #3]
  2009f8:	6059      	str	r1, [r3, #4]
#endif
  }
}
  2009fa:	bc70      	pop	{r4, r5, r6}
  2009fc:	4770      	bx	lr
  2009fe:	bf00      	nop
  200a00:	40013c00 	.word	0x40013c00
  200a04:	40013800 	.word	0x40013800
  200a08:	200008e8 	.word	0x200008e8
  200a0c:	00000000 	.word	0x00000000

00200a10 <up_button>:
{
  200a10:	b538      	push	{r3, r4, r5, lr}
    uint8_t arg = *((uint8_t*) args);
  200a12:	7804      	ldrb	r4, [r0, #0]
    while(arg);
  200a14:	2c00      	cmp	r4, #0
  200a16:	d1fd      	bne.n	200a14 <up_button+0x4>
    palDisablePadEventI(UP_GPIO_Port, UP_Pin);
  200a18:	200a      	movs	r0, #10
    up_flag_ext=1;
  200a1a:	4d0e      	ldr	r5, [pc, #56]	; (200a54 <up_button+0x44>)
    palDisablePadEventI(UP_GPIO_Port, UP_Pin);
  200a1c:	f7ff ffc8 	bl	2009b0 <_pal_lld_disablepadevent.constprop.0>
  gptp->state = GPT_CONTINUOUS;
  200a20:	490d      	ldr	r1, [pc, #52]	; (200a58 <up_button+0x48>)
    up_flag=1;
  200a22:	2201      	movs	r2, #1
  200a24:	4b0d      	ldr	r3, [pc, #52]	; (200a5c <up_button+0x4c>)
  200a26:	6848      	ldr	r0, [r1, #4]
  200a28:	f04f 0c03 	mov.w	ip, #3
  200a2c:	701a      	strb	r2, [r3, #0]
  if (NULL != gptp->config->callback)
  200a2e:	6840      	ldr	r0, [r0, #4]
  200a30:	68cb      	ldr	r3, [r1, #12]
  200a32:	f881 c000 	strb.w	ip, [r1]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200a36:	f246 11a7 	movw	r1, #24999	; 0x61a7
    up_flag_ext=1;
  200a3a:	702a      	strb	r2, [r5, #0]
  200a3c:	62d9      	str	r1, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  200a3e:	615a      	str	r2, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200a40:	625c      	str	r4, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200a42:	611c      	str	r4, [r3, #16]
  if (NULL != gptp->config->callback)
  200a44:	b118      	cbz	r0, 200a4e <up_button+0x3e>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  200a46:	68da      	ldr	r2, [r3, #12]
  200a48:	f042 0201 	orr.w	r2, r2, #1
  200a4c:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  200a4e:	2285      	movs	r2, #133	; 0x85
  200a50:	601a      	str	r2, [r3, #0]
}
  200a52:	bd38      	pop	{r3, r4, r5, pc}
  200a54:	20001172 	.word	0x20001172
  200a58:	20000810 	.word	0x20000810
  200a5c:	20001171 	.word	0x20001171

00200a60 <down_button>:
{
  200a60:	b538      	push	{r3, r4, r5, lr}
    uint8_t arg = *((uint8_t*) args);
  200a62:	7804      	ldrb	r4, [r0, #0]
    while(arg);
  200a64:	2c00      	cmp	r4, #0
  200a66:	d1fd      	bne.n	200a64 <down_button+0x4>
    palDisablePadEventI(DOWN_GPIO_Port, DOWN_Pin);
  200a68:	2003      	movs	r0, #3
    down_flag_ext=1;
  200a6a:	4d0d      	ldr	r5, [pc, #52]	; (200aa0 <down_button+0x40>)
    palDisablePadEventI(DOWN_GPIO_Port, DOWN_Pin);
  200a6c:	f7ff ffa0 	bl	2009b0 <_pal_lld_disablepadevent.constprop.0>
  200a70:	4b0c      	ldr	r3, [pc, #48]	; (200aa4 <down_button+0x44>)
    down_flag=1;
  200a72:	2201      	movs	r2, #1
  200a74:	490c      	ldr	r1, [pc, #48]	; (200aa8 <down_button+0x48>)
  200a76:	7018      	strb	r0, [r3, #0]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200a78:	f246 10a7 	movw	r0, #24999	; 0x61a7
  200a7c:	700a      	strb	r2, [r1, #0]
    down_flag_ext=1;
  200a7e:	6859      	ldr	r1, [r3, #4]
  200a80:	68db      	ldr	r3, [r3, #12]
  if (NULL != gptp->config->callback)
  200a82:	6849      	ldr	r1, [r1, #4]
  200a84:	702a      	strb	r2, [r5, #0]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200a86:	62d8      	str	r0, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  200a88:	615a      	str	r2, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200a8a:	625c      	str	r4, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200a8c:	611c      	str	r4, [r3, #16]
  if (NULL != gptp->config->callback)
  200a8e:	b119      	cbz	r1, 200a98 <down_button+0x38>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  200a90:	68da      	ldr	r2, [r3, #12]
  200a92:	f042 0201 	orr.w	r2, r2, #1
  200a96:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  200a98:	2285      	movs	r2, #133	; 0x85
  200a9a:	601a      	str	r2, [r3, #0]
}
  200a9c:	bd38      	pop	{r3, r4, r5, pc}
  200a9e:	bf00      	nop
  200aa0:	20000bad 	.word	0x20000bad
  200aa4:	20000810 	.word	0x20000810
  200aa8:	20000bac 	.word	0x20000bac
  200aac:	00000000 	.word	0x00000000

00200ab0 <left_button>:
{
  200ab0:	b538      	push	{r3, r4, r5, lr}
    uint8_t arg = *((uint8_t*) args);
  200ab2:	7800      	ldrb	r0, [r0, #0]
    while(arg);
  200ab4:	2800      	cmp	r0, #0
  200ab6:	d1fd      	bne.n	200ab4 <left_button+0x4>
    palDisablePadEventI(LEFT_GPIO_Port, LEFT_Pin);
  200ab8:	f7ff ff7a 	bl	2009b0 <_pal_lld_disablepadevent.constprop.0>
  200abc:	490d      	ldr	r1, [pc, #52]	; (200af4 <left_button+0x44>)
    left_flag=1;
  200abe:	2201      	movs	r2, #1
  200ac0:	4b0d      	ldr	r3, [pc, #52]	; (200af8 <left_button+0x48>)
  200ac2:	684c      	ldr	r4, [r1, #4]
  200ac4:	f04f 0c03 	mov.w	ip, #3
    left_flag_ext=1;
  200ac8:	4d0c      	ldr	r5, [pc, #48]	; (200afc <left_button+0x4c>)
  if (NULL != gptp->config->callback)
  200aca:	6864      	ldr	r4, [r4, #4]
    left_flag=1;
  200acc:	701a      	strb	r2, [r3, #0]
  200ace:	f881 c000 	strb.w	ip, [r1]
  200ad2:	68cb      	ldr	r3, [r1, #12]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200ad4:	f246 11a7 	movw	r1, #24999	; 0x61a7
    left_flag_ext=1;
  200ad8:	702a      	strb	r2, [r5, #0]
  200ada:	62d9      	str	r1, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  200adc:	615a      	str	r2, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200ade:	6258      	str	r0, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200ae0:	6118      	str	r0, [r3, #16]
  if (NULL != gptp->config->callback)
  200ae2:	b11c      	cbz	r4, 200aec <left_button+0x3c>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  200ae4:	68da      	ldr	r2, [r3, #12]
  200ae6:	f042 0201 	orr.w	r2, r2, #1
  200aea:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  200aec:	2285      	movs	r2, #133	; 0x85
  200aee:	601a      	str	r2, [r3, #0]
}
  200af0:	bd38      	pop	{r3, r4, r5, pc}
  200af2:	bf00      	nop
  200af4:	20000810 	.word	0x20000810
  200af8:	20000bb0 	.word	0x20000bb0
  200afc:	20000bb1 	.word	0x20000bb1

00200b00 <right_button>:
{
  200b00:	b538      	push	{r3, r4, r5, lr}
    uint8_t arg = *((uint8_t*) args);
  200b02:	7804      	ldrb	r4, [r0, #0]
    while(arg);
  200b04:	2c00      	cmp	r4, #0
  200b06:	d1fd      	bne.n	200b04 <right_button+0x4>
    palDisablePadEventI(RIGHT_GPIO_Port, RIGHT_Pin);
  200b08:	2005      	movs	r0, #5
    right_flag_ext=1;
  200b0a:	4d0e      	ldr	r5, [pc, #56]	; (200b44 <right_button+0x44>)
    palDisablePadEventI(RIGHT_GPIO_Port, RIGHT_Pin);
  200b0c:	f7ff ff50 	bl	2009b0 <_pal_lld_disablepadevent.constprop.0>
  200b10:	490d      	ldr	r1, [pc, #52]	; (200b48 <right_button+0x48>)
    right_flag=1;
  200b12:	2201      	movs	r2, #1
  200b14:	4b0d      	ldr	r3, [pc, #52]	; (200b4c <right_button+0x4c>)
  200b16:	6848      	ldr	r0, [r1, #4]
  200b18:	f04f 0c03 	mov.w	ip, #3
  200b1c:	701a      	strb	r2, [r3, #0]
  if (NULL != gptp->config->callback)
  200b1e:	6840      	ldr	r0, [r0, #4]
  200b20:	68cb      	ldr	r3, [r1, #12]
  200b22:	f881 c000 	strb.w	ip, [r1]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200b26:	f246 11a7 	movw	r1, #24999	; 0x61a7
    right_flag_ext=1;
  200b2a:	702a      	strb	r2, [r5, #0]
  200b2c:	62d9      	str	r1, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  200b2e:	615a      	str	r2, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200b30:	625c      	str	r4, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200b32:	611c      	str	r4, [r3, #16]
  if (NULL != gptp->config->callback)
  200b34:	b118      	cbz	r0, 200b3e <right_button+0x3e>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  200b36:	68da      	ldr	r2, [r3, #12]
  200b38:	f042 0201 	orr.w	r2, r2, #1
  200b3c:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  200b3e:	2285      	movs	r2, #133	; 0x85
  200b40:	601a      	str	r2, [r3, #0]
}
  200b42:	bd38      	pop	{r3, r4, r5, pc}
  200b44:	20000e81 	.word	0x20000e81
  200b48:	20000810 	.word	0x20000810
  200b4c:	20000e80 	.word	0x20000e80

00200b50 <pwm_lld_serve_interrupt.constprop.0>:
 *
 * @param[in] pwmp      pointer to a @p PWMDriver object
 *
 * @notapi
 */
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
  200b50:	b570      	push	{r4, r5, r6, lr}
  uint32_t sr;

  sr  = pwmp->tim->SR;
  200b52:	4d17      	ldr	r5, [pc, #92]	; (200bb0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
  200b54:	69ab      	ldr	r3, [r5, #24]
  200b56:	691c      	ldr	r4, [r3, #16]
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  200b58:	68da      	ldr	r2, [r3, #12]
  200b5a:	4014      	ands	r4, r2
  200b5c:	b2e2      	uxtb	r2, r4
  pwmp->tim->SR = ~sr;
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
  200b5e:	07a6      	lsls	r6, r4, #30
  pwmp->tim->SR = ~sr;
  200b60:	ea6f 0202 	mvn.w	r2, r2
  200b64:	611a      	str	r2, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
  200b66:	d504      	bpl.n	200b72 <pwm_lld_serve_interrupt.constprop.0+0x22>
      (pwmp->config->channels[0].callback != NULL))
  200b68:	686b      	ldr	r3, [r5, #4]
  200b6a:	691b      	ldr	r3, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
  200b6c:	b10b      	cbz	r3, 200b72 <pwm_lld_serve_interrupt.constprop.0+0x22>
    pwmp->config->channels[0].callback(pwmp);
  200b6e:	4628      	mov	r0, r5
  200b70:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
  200b72:	0760      	lsls	r0, r4, #29
  200b74:	d504      	bpl.n	200b80 <pwm_lld_serve_interrupt.constprop.0+0x30>
      (pwmp->config->channels[1].callback != NULL))
  200b76:	686b      	ldr	r3, [r5, #4]
  200b78:	699b      	ldr	r3, [r3, #24]
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
  200b7a:	b10b      	cbz	r3, 200b80 <pwm_lld_serve_interrupt.constprop.0+0x30>
    pwmp->config->channels[1].callback(pwmp);
  200b7c:	480c      	ldr	r0, [pc, #48]	; (200bb0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
  200b7e:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
  200b80:	0721      	lsls	r1, r4, #28
  200b82:	d504      	bpl.n	200b8e <pwm_lld_serve_interrupt.constprop.0+0x3e>
      (pwmp->config->channels[2].callback != NULL))
  200b84:	686b      	ldr	r3, [r5, #4]
  200b86:	6a1b      	ldr	r3, [r3, #32]
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
  200b88:	b10b      	cbz	r3, 200b8e <pwm_lld_serve_interrupt.constprop.0+0x3e>
    pwmp->config->channels[2].callback(pwmp);
  200b8a:	4809      	ldr	r0, [pc, #36]	; (200bb0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
  200b8c:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
  200b8e:	06e2      	lsls	r2, r4, #27
  200b90:	d504      	bpl.n	200b9c <pwm_lld_serve_interrupt.constprop.0+0x4c>
      (pwmp->config->channels[3].callback != NULL))
  200b92:	686b      	ldr	r3, [r5, #4]
  200b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
  200b96:	b10b      	cbz	r3, 200b9c <pwm_lld_serve_interrupt.constprop.0+0x4c>
    pwmp->config->channels[3].callback(pwmp);
  200b98:	4805      	ldr	r0, [pc, #20]	; (200bb0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
  200b9a:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
  200b9c:	07e3      	lsls	r3, r4, #31
  200b9e:	d506      	bpl.n	200bae <pwm_lld_serve_interrupt.constprop.0+0x5e>
  200ba0:	686b      	ldr	r3, [r5, #4]
  200ba2:	689b      	ldr	r3, [r3, #8]
  200ba4:	b11b      	cbz	r3, 200bae <pwm_lld_serve_interrupt.constprop.0+0x5e>
    pwmp->config->callback(pwmp);
  200ba6:	4802      	ldr	r0, [pc, #8]	; (200bb0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
}
  200ba8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pwmp->config->callback(pwmp);
  200bac:	4718      	bx	r3
}
  200bae:	bd70      	pop	{r4, r5, r6, pc}
  200bb0:	20000828 	.word	0x20000828
	...

00200bc0 <chEvtBroadcastFlagsI.constprop.0>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
  200bc0:	b4f0      	push	{r4, r5, r6, r7}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
  200bc2:	4d1b      	ldr	r5, [pc, #108]	; (200c30 <chEvtBroadcastFlagsI.constprop.0+0x70>)
  200bc4:	f855 3f04 	ldr.w	r3, [r5, #4]!
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
  200bc8:	42ab      	cmp	r3, r5
  200bca:	d02a      	beq.n	200c22 <chEvtBroadcastFlagsI.constprop.0+0x62>
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
      ((tp->state == CH_STATE_WTANDEVT) &&
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
    tp->u.rdymsg = MSG_OK;
  200bcc:	2600      	movs	r6, #0
  200bce:	e004      	b.n	200bda <chEvtBroadcastFlagsI.constprop.0+0x1a>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
  200bd0:	2c0b      	cmp	r4, #11
  200bd2:	d028      	beq.n	200c26 <chEvtBroadcastFlagsI.constprop.0+0x66>
    elp = elp->next;
  200bd4:	681b      	ldr	r3, [r3, #0]
  while (elp != (event_listener_t *)esp) {
  200bd6:	42ab      	cmp	r3, r5
  200bd8:	d023      	beq.n	200c22 <chEvtBroadcastFlagsI.constprop.0+0x62>
    elp->flags |= flags;
  200bda:	68da      	ldr	r2, [r3, #12]
  200bdc:	4302      	orrs	r2, r0
  200bde:	60da      	str	r2, [r3, #12]
    if ((flags == (eventflags_t)0) ||
  200be0:	b110      	cbz	r0, 200be8 <chEvtBroadcastFlagsI.constprop.0+0x28>
        ((flags & elp->wflags) != (eventflags_t)0)) {
  200be2:	691a      	ldr	r2, [r3, #16]
    if ((flags == (eventflags_t)0) ||
  200be4:	4210      	tst	r0, r2
  200be6:	d0f5      	beq.n	200bd4 <chEvtBroadcastFlagsI.constprop.0+0x14>
  tp->epending |= events;
  200be8:	e9d3 1201 	ldrd	r1, r2, [r3, #4]
  200bec:	6b4f      	ldr	r7, [r1, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
  200bee:	f891 4020 	ldrb.w	r4, [r1, #32]
  tp->epending |= events;
  200bf2:	433a      	orrs	r2, r7
  if (((tp->state == CH_STATE_WTOREVT) &&
  200bf4:	2c0a      	cmp	r4, #10
  tp->epending |= events;
  200bf6:	634a      	str	r2, [r1, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
  200bf8:	d1ea      	bne.n	200bd0 <chEvtBroadcastFlagsI.constprop.0+0x10>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
  200bfa:	6a4c      	ldr	r4, [r1, #36]	; 0x24
  if (((tp->state == CH_STATE_WTOREVT) &&
  200bfc:	4222      	tst	r2, r4
  200bfe:	d0e9      	beq.n	200bd4 <chEvtBroadcastFlagsI.constprop.0+0x14>
  } while (pqp->prio >= p->prio);
  200c00:	688c      	ldr	r4, [r1, #8]
  200c02:	4a0c      	ldr	r2, [pc, #48]	; (200c34 <chEvtBroadcastFlagsI.constprop.0+0x74>)
    tp->u.rdymsg = MSG_OK;
  200c04:	624e      	str	r6, [r1, #36]	; 0x24
  tp->state = CH_STATE_READY;
  200c06:	f881 6020 	strb.w	r6, [r1, #32]
    pqp = pqp->next;
  200c0a:	6812      	ldr	r2, [r2, #0]
  } while (pqp->prio >= p->prio);
  200c0c:	6897      	ldr	r7, [r2, #8]
  200c0e:	42a7      	cmp	r7, r4
  200c10:	d2fb      	bcs.n	200c0a <chEvtBroadcastFlagsI.constprop.0+0x4a>
    elp = elp->next;
  200c12:	681b      	ldr	r3, [r3, #0]
  p->prev       = pqp->prev;
  200c14:	6854      	ldr	r4, [r2, #4]
  while (elp != (event_listener_t *)esp) {
  200c16:	42ab      	cmp	r3, r5
  200c18:	e9c1 2400 	strd	r2, r4, [r1]
  p->prev->next = p;
  200c1c:	6021      	str	r1, [r4, #0]
  pqp->prev     = p;
  200c1e:	6051      	str	r1, [r2, #4]
  200c20:	d1db      	bne.n	200bda <chEvtBroadcastFlagsI.constprop.0+0x1a>
}
  200c22:	bcf0      	pop	{r4, r5, r6, r7}
  200c24:	4770      	bx	lr
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
  200c26:	6a4c      	ldr	r4, [r1, #36]	; 0x24
      ((tp->state == CH_STATE_WTANDEVT) &&
  200c28:	ea34 0202 	bics.w	r2, r4, r2
  200c2c:	d1d2      	bne.n	200bd4 <chEvtBroadcastFlagsI.constprop.0+0x14>
  200c2e:	e7e7      	b.n	200c00 <chEvtBroadcastFlagsI.constprop.0+0x40>
  200c30:	20000858 	.word	0x20000858
  200c34:	20000968 	.word	0x20000968
	...

00200c40 <chSchGoSleepTimeoutS>:
  if (TIME_INFINITE != timeout) {
  200c40:	1c4b      	adds	r3, r1, #1
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
  200c42:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    chVTDoSetI(&vt, timeout, wakeup, currp);
  200c46:	4d60      	ldr	r5, [pc, #384]	; (200dc8 <chSchGoSleepTimeoutS+0x188>)
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
  200c48:	b087      	sub	sp, #28
  if (TIME_INFINITE != timeout) {
  200c4a:	d054      	beq.n	200cf6 <chSchGoSleepTimeoutS+0xb6>
    chVTDoSetI(&vt, timeout, wakeup, currp);
  200c4c:	2902      	cmp	r1, #2

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->par = par;
  vtp->func = vtfunc;
  200c4e:	4b5f      	ldr	r3, [pc, #380]	; (200dcc <chSchGoSleepTimeoutS+0x18c>)
  return (bool)(dlhp == dlhp->next);
  200c50:	462f      	mov	r7, r5
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
  200c52:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  200c56:	bf38      	it	cc
  200c58:	2102      	movcc	r1, #2
  200c5a:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  200c5e:	460c      	mov	r4, r1
  200c60:	69a9      	ldr	r1, [r5, #24]
  vtp->par = par;
  200c62:	e9cd 3104 	strd	r3, r1, [sp, #16]
  return (bool)(dlhp == dlhp->next);
  200c66:	f857 3f1c 	ldr.w	r3, [r7, #28]!
    if (delay < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
      delay = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (is_vtlist_empty(&vtlp->dlist)) {
  200c6a:	42bb      	cmp	r3, r7
  200c6c:	f000 8092 	beq.w	200d94 <chSchGoSleepTimeoutS+0x154>
      return;
    }

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'deltanow'.*/
    deltanow = chTimeDiffX(vtlp->lasttime, now);
  200c70:	f8d5 e028 	ldr.w	lr, [r5, #40]	; 0x28
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
  200c74:	eba8 0c0e 	sub.w	ip, r8, lr
  200c78:	eb14 040c 	adds.w	r4, r4, ip
    delta    = deltanow + delay;
  200c7c:	4622      	mov	r2, r4

    /* Scenario where a very large delay exceeded the numeric range, it
       requires a special handling, the compression procedure.*/
    if (delta < deltanow) {
  200c7e:	d24d      	bcs.n	200d1c <chSchGoSleepTimeoutS+0xdc>
      vt_list_compress(vtlp, deltanow);
      delta -= deltanow;
    }
    else if (delta < vtlp->dlist.next->delta) {
  200c80:	689c      	ldr	r4, [r3, #8]
  200c82:	42a2      	cmp	r2, r4
  200c84:	f0c0 8082 	bcc.w	200d8c <chSchGoSleepTimeoutS+0x14c>
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  dlp = vtlp->dlist.next;
  while (dlp->delta < delta) {
  200c88:	42a2      	cmp	r2, r4
  200c8a:	d904      	bls.n	200c96 <chSchGoSleepTimeoutS+0x56>
    /* Debug assert if the timer is already in the list.*/
    chDbgAssert(dlp != &vtp->dlist, "timer already armed");

    delta -= dlp->delta;
    dlp = dlp->next;
  200c8c:	681b      	ldr	r3, [r3, #0]
    delta -= dlp->delta;
  200c8e:	1b12      	subs	r2, r2, r4
  while (dlp->delta < delta) {
  200c90:	689c      	ldr	r4, [r3, #8]
  200c92:	4294      	cmp	r4, r2
  200c94:	d3fa      	bcc.n	200c8c <chSchGoSleepTimeoutS+0x4c>
  }

  /* The timer is inserted in the delta list.*/
  vtp->dlist.next       = dlp;
  vtp->dlist.prev       = vtp->dlist.next->prev;
  200c96:	685c      	ldr	r4, [r3, #4]
  vtp->dlist.prev->next = &vtp->dlist;
  200c98:	f10d 0804 	add.w	r8, sp, #4
  vtp->dlist.next       = dlp;
  200c9c:	9301      	str	r3, [sp, #4]
  vtp->dlist.prev       = vtp->dlist.next->prev;
  200c9e:	9402      	str	r4, [sp, #8]
  vtp->dlist.prev->next = &vtp->dlist;
  200ca0:	f8c4 8000 	str.w	r8, [r4]
  dlp->prev             = &vtp->dlist;
  200ca4:	f8c3 8004 	str.w	r8, [r3, #4]
  vtp->dlist.delta      = delta;
  200ca8:	9203      	str	r2, [sp, #12]

  /* Calculate new delta for the following entry.*/
  dlp->delta -= delta;
  200caa:	689c      	ldr	r4, [r3, #8]
  200cac:	1aa2      	subs	r2, r4, r2
  200cae:	609a      	str	r2, [r3, #8]

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/
  vtlp->dlist.delta = (sysinterval_t)-1;
  200cb0:	f04f 33ff 	mov.w	r3, #4294967295
  200cb4:	626b      	str	r3, [r5, #36]	; 0x24
  otp->state = newstate;
  200cb6:	f881 0020 	strb.w	r0, [r1, #32]
  currp->state = CH_STATE_CURRENT;
  200cba:	2201      	movs	r2, #1
  ch_priority_queue_t *p = pqp->next;
  200cbc:	6828      	ldr	r0, [r5, #0]
  pqp->next       = p->next;
  200cbe:	6803      	ldr	r3, [r0, #0]
  pqp->next->prev = pqp;
  200cc0:	605d      	str	r5, [r3, #4]
  200cc2:	f880 2020 	strb.w	r2, [r0, #32]
  pqp->next       = p->next;
  200cc6:	602b      	str	r3, [r5, #0]
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  200cc8:	61a8      	str	r0, [r5, #24]
  chSysSwitch(currp, otp);
  200cca:	f7ff fb09 	bl	2002e0 <_port_switch>
    if (chVTIsArmedI(&vt)) {
  200cce:	9b04      	ldr	r3, [sp, #16]
  200cd0:	b163      	cbz	r3, 200cec <chSchGoSleepTimeoutS+0xac>
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!is_first_timer(&vtlp->dlist, &vtp->dlist)) {
  200cd2:	69eb      	ldr	r3, [r5, #28]
  200cd4:	4543      	cmp	r3, r8
  200cd6:	d03d      	beq.n	200d54 <chSchGoSleepTimeoutS+0x114>
    /* Removing the element from the delta list.*/
    vtp->dlist.prev->next = vtp->dlist.next;
  200cd8:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
    vtp->dlist.next->prev = vtp->dlist.prev;
    vtp->func = NULL;

    /* Adding delta to the next element, if it is not the last one.*/
    if (is_timer(&vtlp->dlist, vtp->dlist.next))
  200cdc:	42bb      	cmp	r3, r7
    vtp->dlist.prev->next = vtp->dlist.next;
  200cde:	6013      	str	r3, [r2, #0]
    vtp->dlist.next->prev = vtp->dlist.prev;
  200ce0:	605a      	str	r2, [r3, #4]
    if (is_timer(&vtlp->dlist, vtp->dlist.next))
  200ce2:	d003      	beq.n	200cec <chSchGoSleepTimeoutS+0xac>
      vtp->dlist.next->delta += vtp->dlist.delta;
  200ce4:	689a      	ldr	r2, [r3, #8]
  200ce6:	9903      	ldr	r1, [sp, #12]
  200ce8:	440a      	add	r2, r1
  200cea:	609a      	str	r2, [r3, #8]
  return currp->u.rdymsg;
  200cec:	69ab      	ldr	r3, [r5, #24]
  200cee:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
  200cf0:	b007      	add	sp, #28
  200cf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  ch_priority_queue_t *p = pqp->next;
  200cf6:	682b      	ldr	r3, [r5, #0]
  currp->state = CH_STATE_CURRENT;
  200cf8:	2401      	movs	r4, #1
  thread_t *otp = currp;
  200cfa:	69a9      	ldr	r1, [r5, #24]
  otp->state = newstate;
  200cfc:	f881 0020 	strb.w	r0, [r1, #32]
  chSysSwitch(currp, otp);
  200d00:	4618      	mov	r0, r3
  pqp->next       = p->next;
  200d02:	681a      	ldr	r2, [r3, #0]
  pqp->next->prev = pqp;
  200d04:	6055      	str	r5, [r2, #4]
  currp->state = CH_STATE_CURRENT;
  200d06:	f883 4020 	strb.w	r4, [r3, #32]
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  200d0a:	61ab      	str	r3, [r5, #24]
  pqp->next       = p->next;
  200d0c:	602a      	str	r2, [r5, #0]
  chSysSwitch(currp, otp);
  200d0e:	f7ff fae7 	bl	2002e0 <_port_switch>
  return currp->u.rdymsg;
  200d12:	69ab      	ldr	r3, [r5, #24]
  200d14:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
  200d16:	b007      	add	sp, #28
  200d18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while (dlp->delta < deltanow) {
  200d1c:	689e      	ldr	r6, [r3, #8]
  200d1e:	45b4      	cmp	ip, r6
  200d20:	d94d      	bls.n	200dbe <chSchGoSleepTimeoutS+0x17e>
  200d22:	461a      	mov	r2, r3
    dlp->delta = (sysinterval_t)0;
  200d24:	f04f 0900 	mov.w	r9, #0
  200d28:	f8c2 9008 	str.w	r9, [r2, #8]
    deltanow  -= dlp->delta;
  200d2c:	ebac 0c06 	sub.w	ip, ip, r6
    dlp        = dlp->next;
  200d30:	6812      	ldr	r2, [r2, #0]
  while (dlp->delta < deltanow) {
  200d32:	6896      	ldr	r6, [r2, #8]
  200d34:	4566      	cmp	r6, ip
  200d36:	d3f7      	bcc.n	200d28 <chSchGoSleepTimeoutS+0xe8>
  vtlp->lasttime = vtlp->lasttime + deltanow;
  200d38:	eb0e 090c 	add.w	r9, lr, ip
  if (is_timer(&vtlp->dlist, dlp)) {
  200d3c:	42ba      	cmp	r2, r7
  vtlp->lasttime = vtlp->lasttime + deltanow;
  200d3e:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  if (is_timer(&vtlp->dlist, dlp)) {
  200d42:	d002      	beq.n	200d4a <chSchGoSleepTimeoutS+0x10a>
    dlp->delta -= deltanow;
  200d44:	eba6 060c 	sub.w	r6, r6, ip
  200d48:	6096      	str	r6, [r2, #8]
      delta -= deltanow;
  200d4a:	ebae 0208 	sub.w	r2, lr, r8
  200d4e:	4422      	add	r2, r4
  while (dlp->delta < delta) {
  200d50:	689c      	ldr	r4, [r3, #8]
  200d52:	e799      	b.n	200c88 <chSchGoSleepTimeoutS+0x48>

    return;
  }

  /* Removing the first timer from the list.*/
  vtlp->dlist.next = vtp->dlist.next;
  200d54:	9b01      	ldr	r3, [sp, #4]
  vtlp->dlist.next->prev = &vtlp->dlist;
  vtp->func = NULL;
  200d56:	2200      	movs	r2, #0

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (is_vtlist_empty(&vtlp->dlist)) {
  200d58:	42bb      	cmp	r3, r7
  vtlp->dlist.next = vtp->dlist.next;
  200d5a:	61eb      	str	r3, [r5, #28]
  vtlp->dlist.next->prev = &vtlp->dlist;
  200d5c:	605f      	str	r7, [r3, #4]
  vtp->func = NULL;
  200d5e:	9204      	str	r2, [sp, #16]
  if (is_vtlist_empty(&vtlp->dlist)) {
  200d60:	d029      	beq.n	200db6 <chSchGoSleepTimeoutS+0x176>

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
  200d62:	689a      	ldr	r2, [r3, #8]
  200d64:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  200d68:	9c03      	ldr	r4, [sp, #12]
/*  if (vtlp->dlist.next->delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chTimeDiffX(vtlp->lasttime, chVTGetSystemTimeX());
  200d6a:	6aa9      	ldr	r1, [r5, #40]	; 0x28
  vtlp->dlist.next->delta += vtp->dlist.delta;
  200d6c:	4422      	add	r2, r4
  200d6e:	609a      	str	r2, [r3, #8]
  200d70:	6a43      	ldr	r3, [r0, #36]	; 0x24
  200d72:	1a58      	subs	r0, r3, r1

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
  200d74:	4282      	cmp	r2, r0
  200d76:	d9b9      	bls.n	200cec <chSchGoSleepTimeoutS+0xac>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
  200d78:	1acb      	subs	r3, r1, r3
  200d7a:	4413      	add	r3, r2

  /* Making sure to not schedule an event closer than CH_CFG_ST_TIMEDELTA
     ticks from now.*/
  if (delta < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
  200d7c:	2b01      	cmp	r3, #1
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
  200d7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    delta = nowdelta + (sysinterval_t)CH_CFG_ST_TIMEDELTA;
  200d82:	bf98      	it	ls
  200d84:	1c82      	addls	r2, r0, #2
  return systime + (systime_t)interval;
  200d86:	440a      	add	r2, r1
  200d88:	635a      	str	r2, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
  200d8a:	e7af      	b.n	200cec <chSchGoSleepTimeoutS+0xac>
  200d8c:	4496      	add	lr, r2
  200d8e:	f8c6 e034 	str.w	lr, [r6, #52]	; 0x34
  200d92:	e779      	b.n	200c88 <chSchGoSleepTimeoutS+0x48>
      vtlp->lasttime = now;
  200d94:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  200d98:	eb04 0308 	add.w	r3, r4, r8
      vtlp->dlist.next = &vtp->dlist;
  200d9c:	f10d 0804 	add.w	r8, sp, #4
      vtp->dlist.delta = delay;
  200da0:	9403      	str	r4, [sp, #12]
      vtp->dlist.prev = &vtlp->dlist;
  200da2:	e9cd 7701 	strd	r7, r7, [sp, #4]
      vtlp->dlist.prev = &vtp->dlist;
  200da6:	e9c5 8807 	strd	r8, r8, [r5, #28]
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
  200daa:	6373      	str	r3, [r6, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
  200dac:	2300      	movs	r3, #0
  200dae:	6133      	str	r3, [r6, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
  200db0:	2302      	movs	r3, #2
  200db2:	60f3      	str	r3, [r6, #12]
}
  200db4:	e77f      	b.n	200cb6 <chSchGoSleepTimeoutS+0x76>
  STM32_ST_TIM->DIER = 0U;
  200db6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  200dba:	60da      	str	r2, [r3, #12]
    return;
  200dbc:	e796      	b.n	200cec <chSchGoSleepTimeoutS+0xac>
  vtlp->lasttime = vtlp->lasttime + deltanow;
  200dbe:	461a      	mov	r2, r3
  200dc0:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  200dc4:	e7be      	b.n	200d44 <chSchGoSleepTimeoutS+0x104>
  200dc6:	bf00      	nop
  200dc8:	20000968 	.word	0x20000968
  200dcc:	00200631 	.word	0x00200631

00200dd0 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
  200dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  200dd4:	b083      	sub	sp, #12
  200dd6:	4699      	mov	r9, r3
  qnotify_t nfy = oqp->q_notify;
  200dd8:	69c7      	ldr	r7, [r0, #28]
  200dda:	f04f 0a20 	mov.w	sl, #32
                      size_t n, sysinterval_t timeout) {
  200dde:	9201      	str	r2, [sp, #4]
  200de0:	f38a 8811 	msr	BASEPRI, sl

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
  200de4:	b392      	cbz	r2, 200e4c <oqWriteTimeout+0x7c>
  200de6:	4604      	mov	r4, r0
  200de8:	460e      	mov	r6, r1
  200dea:	f8dd b004 	ldr.w	fp, [sp, #4]
  if (n > oqGetEmptyI(oqp)) {
  200dee:	68a2      	ldr	r2, [r4, #8]
  200df0:	455a      	cmp	r2, fp
  200df2:	d232      	bcs.n	200e5a <oqWriteTimeout+0x8a>
    n = oqGetEmptyI(oqp);
  200df4:	68a5      	ldr	r5, [r4, #8]
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
  200df6:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
  200dfa:	eba2 0800 	sub.w	r8, r2, r0
  if (n < s1) {
  200dfe:	45a8      	cmp	r8, r5
  200e00:	d832      	bhi.n	200e68 <oqWriteTimeout+0x98>
  else if (n > s1) {
  200e02:	d256      	bcs.n	200eb2 <oqWriteTimeout+0xe2>
    s2 = n - s1;
  200e04:	eba5 0308 	sub.w	r3, r5, r8
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
  200e08:	4642      	mov	r2, r8
  200e0a:	4631      	mov	r1, r6
    s2 = n - s1;
  200e0c:	9300      	str	r3, [sp, #0]
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
  200e0e:	f002 fc8f 	bl	203730 <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
  200e12:	eb06 0108 	add.w	r1, r6, r8
  200e16:	f8dd 8000 	ldr.w	r8, [sp]
  200e1a:	68e0      	ldr	r0, [r4, #12]
  200e1c:	4642      	mov	r2, r8
  200e1e:	f002 fc87 	bl	203730 <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
  200e22:	68e2      	ldr	r2, [r4, #12]
  200e24:	4442      	add	r2, r8
  200e26:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
  200e28:	68a2      	ldr	r2, [r4, #8]
  200e2a:	1b52      	subs	r2, r2, r5
  200e2c:	60a2      	str	r2, [r4, #8]
    size_t done;

    done = oq_write(oqp, bp, n);
    if (done == (size_t)0) {
  200e2e:	b33d      	cbz	r5, 200e80 <oqWriteTimeout+0xb0>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
  200e30:	b10f      	cbz	r7, 200e36 <oqWriteTimeout+0x66>
        nfy(oqp);
  200e32:	4620      	mov	r0, r4
  200e34:	47b8      	blx	r7
  200e36:	2300      	movs	r3, #0
  200e38:	f383 8811 	msr	BASEPRI, r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
  200e3c:	ebab 0b05 	sub.w	fp, fp, r5
      bp += done;
  200e40:	442e      	add	r6, r5
  200e42:	f38a 8811 	msr	BASEPRI, sl
  while (n > 0U) {
  200e46:	f1bb 0f00 	cmp.w	fp, #0
  200e4a:	d1d0      	bne.n	200dee <oqWriteTimeout+0x1e>
  200e4c:	9801      	ldr	r0, [sp, #4]
  200e4e:	2300      	movs	r3, #0
  200e50:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
  200e54:	b003      	add	sp, #12
  200e56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
  200e5a:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
  200e5e:	465d      	mov	r5, fp
  200e60:	eba2 0800 	sub.w	r8, r2, r0
  if (n < s1) {
  200e64:	45a8      	cmp	r8, r5
  200e66:	d9cc      	bls.n	200e02 <oqWriteTimeout+0x32>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
  200e68:	462a      	mov	r2, r5
  200e6a:	4631      	mov	r1, r6
  200e6c:	f002 fc60 	bl	203730 <memcpy>
    oqp->q_wrptr += n;
  200e70:	6962      	ldr	r2, [r4, #20]
  200e72:	442a      	add	r2, r5
  200e74:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
  200e76:	68a2      	ldr	r2, [r4, #8]
  200e78:	1b52      	subs	r2, r2, r5
  200e7a:	60a2      	str	r2, [r4, #8]
    if (done == (size_t)0) {
  200e7c:	2d00      	cmp	r5, #0
  200e7e:	d1d7      	bne.n	200e30 <oqWriteTimeout+0x60>
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {

  if (TIME_IMMEDIATE == timeout) {
  200e80:	f1b9 0f00 	cmp.w	r9, #0
  200e84:	d00c      	beq.n	200ea0 <oqWriteTimeout+0xd0>
    return MSG_TIMEOUT;
  }

  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  200e86:	4b0e      	ldr	r3, [pc, #56]	; (200ec0 <oqWriteTimeout+0xf0>)

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  200e88:	4649      	mov	r1, r9
  p->prev       = qp->prev;
  200e8a:	6860      	ldr	r0, [r4, #4]
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  200e8c:	699a      	ldr	r2, [r3, #24]
  200e8e:	e9c2 4000 	strd	r4, r0, [r2]
  p->prev->next = p;
  200e92:	6002      	str	r2, [r0, #0]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  200e94:	2004      	movs	r0, #4
  qp->prev      = p;
  200e96:	6062      	str	r2, [r4, #4]
  200e98:	f7ff fed2 	bl	200c40 <chSchGoSleepTimeoutS>
      if (msg != MSG_OK) {
  200e9c:	2800      	cmp	r0, #0
  200e9e:	d0a6      	beq.n	200dee <oqWriteTimeout+0x1e>
  return max - n;
  200ea0:	9b01      	ldr	r3, [sp, #4]
  200ea2:	eba3 000b 	sub.w	r0, r3, fp
  200ea6:	2300      	movs	r3, #0
  200ea8:	f383 8811 	msr	BASEPRI, r3
}
  200eac:	b003      	add	sp, #12
  200eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
  200eb2:	462a      	mov	r2, r5
  200eb4:	4631      	mov	r1, r6
  200eb6:	f002 fc3b 	bl	203730 <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
  200eba:	68e2      	ldr	r2, [r4, #12]
  200ebc:	6162      	str	r2, [r4, #20]
  200ebe:	e7b3      	b.n	200e28 <oqWriteTimeout+0x58>
  200ec0:	20000968 	.word	0x20000968
	...

00200ed0 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
  200ed0:	f04f 33ff 	mov.w	r3, #4294967295
  200ed4:	3030      	adds	r0, #48	; 0x30
  200ed6:	f7ff bf7b 	b.w	200dd0 <oqWriteTimeout>
  200eda:	bf00      	nop
  200edc:	0000      	movs	r0, r0
	...

00200ee0 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
  200ee0:	3030      	adds	r0, #48	; 0x30
  200ee2:	f7ff bf75 	b.w	200dd0 <oqWriteTimeout>
  200ee6:	bf00      	nop
	...

00200ef0 <iqGetTimeout>:
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
  200ef0:	b570      	push	{r4, r5, r6, lr}
  200ef2:	2320      	movs	r3, #32
  200ef4:	4604      	mov	r4, r0
  200ef6:	460d      	mov	r5, r1
  200ef8:	f383 8811 	msr	BASEPRI, r3
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  200efc:	4e16      	ldr	r6, [pc, #88]	; (200f58 <iqGetTimeout+0x68>)
 * @special
 */
static inline void osalSysLock(void) {

  chSysLock();
}
  200efe:	e00a      	b.n	200f16 <iqGetTimeout+0x26>
  if (TIME_IMMEDIATE == timeout) {
  200f00:	b31d      	cbz	r5, 200f4a <iqGetTimeout+0x5a>
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  200f02:	69b3      	ldr	r3, [r6, #24]
  p->prev       = qp->prev;
  200f04:	6862      	ldr	r2, [r4, #4]
  200f06:	e9c3 4200 	strd	r4, r2, [r3]
  p->prev->next = p;
  200f0a:	6013      	str	r3, [r2, #0]
  qp->prev      = p;
  200f0c:	6063      	str	r3, [r4, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  200f0e:	f7ff fe97 	bl	200c40 <chSchGoSleepTimeoutS>
    if (msg < MSG_OK) {
  200f12:	2800      	cmp	r0, #0
  200f14:	db1b      	blt.n	200f4e <iqGetTimeout+0x5e>
  while (iqIsEmptyI(iqp)) {
  200f16:	68a3      	ldr	r3, [r4, #8]
  200f18:	4629      	mov	r1, r5
  200f1a:	2004      	movs	r0, #4
  200f1c:	2b00      	cmp	r3, #0
  200f1e:	d0ef      	beq.n	200f00 <iqGetTimeout+0x10>
  iqp->q_counter--;
  200f20:	68a3      	ldr	r3, [r4, #8]
  b = *iqp->q_rdptr++;
  200f22:	69a1      	ldr	r1, [r4, #24]
  iqp->q_counter--;
  200f24:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
  200f26:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
  200f28:	60a3      	str	r3, [r4, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
  200f2a:	6923      	ldr	r3, [r4, #16]
  b = *iqp->q_rdptr++;
  200f2c:	61a2      	str	r2, [r4, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
  200f2e:	429a      	cmp	r2, r3
  b = *iqp->q_rdptr++;
  200f30:	780d      	ldrb	r5, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
  200f32:	d301      	bcc.n	200f38 <iqGetTimeout+0x48>
    iqp->q_rdptr = iqp->q_buffer;
  200f34:	68e3      	ldr	r3, [r4, #12]
  200f36:	61a3      	str	r3, [r4, #24]
  if (iqp->q_notify != NULL) {
  200f38:	69e3      	ldr	r3, [r4, #28]
  200f3a:	b10b      	cbz	r3, 200f40 <iqGetTimeout+0x50>
    iqp->q_notify(iqp);
  200f3c:	4620      	mov	r0, r4
  200f3e:	4798      	blx	r3
  200f40:	2300      	movs	r3, #0
  200f42:	f383 8811 	msr	BASEPRI, r3
  return (msg_t)b;
  200f46:	4628      	mov	r0, r5
}
  200f48:	bd70      	pop	{r4, r5, r6, pc}
    return MSG_TIMEOUT;
  200f4a:	f04f 30ff 	mov.w	r0, #4294967295
  200f4e:	2300      	movs	r3, #0
  200f50:	f383 8811 	msr	BASEPRI, r3
  200f54:	bd70      	pop	{r4, r5, r6, pc}
  200f56:	bf00      	nop
  200f58:	20000968 	.word	0x20000968
  200f5c:	00000000 	.word	0x00000000

00200f60 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
  200f60:	f04f 31ff 	mov.w	r1, #4294967295
  200f64:	300c      	adds	r0, #12
  200f66:	f7ff bfc3 	b.w	200ef0 <iqGetTimeout>
  200f6a:	bf00      	nop
  200f6c:	0000      	movs	r0, r0
	...

00200f70 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
  200f70:	300c      	adds	r0, #12
  200f72:	f7ff bfbd 	b.w	200ef0 <iqGetTimeout>
  200f76:	bf00      	nop
	...

00200f80 <iqReadTimeout>:
                     size_t n, sysinterval_t timeout) {
  200f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  200f84:	b083      	sub	sp, #12
  200f86:	4699      	mov	r9, r3
  qnotify_t nfy = iqp->q_notify;
  200f88:	69c7      	ldr	r7, [r0, #28]
  200f8a:	f04f 0a20 	mov.w	sl, #32
                     size_t n, sysinterval_t timeout) {
  200f8e:	9201      	str	r2, [sp, #4]
  200f90:	f38a 8811 	msr	BASEPRI, sl
  while (n > 0U) {
  200f94:	b392      	cbz	r2, 200ffc <iqReadTimeout+0x7c>
  200f96:	4604      	mov	r4, r0
  200f98:	460e      	mov	r6, r1
  200f9a:	f8dd b004 	ldr.w	fp, [sp, #4]
  if (n > iqGetFullI(iqp)) {
  200f9e:	68a2      	ldr	r2, [r4, #8]
  200fa0:	455a      	cmp	r2, fp
  200fa2:	d232      	bcs.n	20100a <iqReadTimeout+0x8a>
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
  200fa4:	69a1      	ldr	r1, [r4, #24]
  200fa6:	6922      	ldr	r2, [r4, #16]
    n = iqGetFullI(iqp);
  200fa8:	68a5      	ldr	r5, [r4, #8]
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
  200faa:	eba2 0801 	sub.w	r8, r2, r1
  if (n < s1) {
  200fae:	45a8      	cmp	r8, r5
  200fb0:	d832      	bhi.n	201018 <iqReadTimeout+0x98>
  else if (n > s1) {
  200fb2:	d256      	bcs.n	201062 <iqReadTimeout+0xe2>
    s2 = n - s1;
  200fb4:	eba5 0308 	sub.w	r3, r5, r8
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
  200fb8:	4642      	mov	r2, r8
  200fba:	4630      	mov	r0, r6
    s2 = n - s1;
  200fbc:	9300      	str	r3, [sp, #0]
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
  200fbe:	f002 fbb7 	bl	203730 <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
  200fc2:	eb06 0008 	add.w	r0, r6, r8
  200fc6:	f8dd 8000 	ldr.w	r8, [sp]
  200fca:	68e1      	ldr	r1, [r4, #12]
  200fcc:	4642      	mov	r2, r8
  200fce:	f002 fbaf 	bl	203730 <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
  200fd2:	68e2      	ldr	r2, [r4, #12]
  200fd4:	4442      	add	r2, r8
  200fd6:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
  200fd8:	68a2      	ldr	r2, [r4, #8]
  200fda:	1b52      	subs	r2, r2, r5
  200fdc:	60a2      	str	r2, [r4, #8]
    if (done == (size_t)0) {
  200fde:	b33d      	cbz	r5, 201030 <iqReadTimeout+0xb0>
      if (nfy != NULL) {
  200fe0:	b10f      	cbz	r7, 200fe6 <iqReadTimeout+0x66>
        nfy(iqp);
  200fe2:	4620      	mov	r0, r4
  200fe4:	47b8      	blx	r7
  200fe6:	2300      	movs	r3, #0
  200fe8:	f383 8811 	msr	BASEPRI, r3
      n  -= done;
  200fec:	ebab 0b05 	sub.w	fp, fp, r5
      bp += done;
  200ff0:	442e      	add	r6, r5
  200ff2:	f38a 8811 	msr	BASEPRI, sl
  while (n > 0U) {
  200ff6:	f1bb 0f00 	cmp.w	fp, #0
  200ffa:	d1d0      	bne.n	200f9e <iqReadTimeout+0x1e>
  200ffc:	9801      	ldr	r0, [sp, #4]
  200ffe:	2300      	movs	r3, #0
  201000:	f383 8811 	msr	BASEPRI, r3
}
  201004:	b003      	add	sp, #12
  201006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
  20100a:	69a1      	ldr	r1, [r4, #24]
  20100c:	465d      	mov	r5, fp
  20100e:	6922      	ldr	r2, [r4, #16]
  201010:	eba2 0801 	sub.w	r8, r2, r1
  if (n < s1) {
  201014:	45a8      	cmp	r8, r5
  201016:	d9cc      	bls.n	200fb2 <iqReadTimeout+0x32>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
  201018:	462a      	mov	r2, r5
  20101a:	4630      	mov	r0, r6
  20101c:	f002 fb88 	bl	203730 <memcpy>
    iqp->q_rdptr += n;
  201020:	69a2      	ldr	r2, [r4, #24]
  201022:	442a      	add	r2, r5
  201024:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
  201026:	68a2      	ldr	r2, [r4, #8]
  201028:	1b52      	subs	r2, r2, r5
  20102a:	60a2      	str	r2, [r4, #8]
    if (done == (size_t)0) {
  20102c:	2d00      	cmp	r5, #0
  20102e:	d1d7      	bne.n	200fe0 <iqReadTimeout+0x60>
  if (TIME_IMMEDIATE == timeout) {
  201030:	f1b9 0f00 	cmp.w	r9, #0
  201034:	d00c      	beq.n	201050 <iqReadTimeout+0xd0>
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  201036:	4b0e      	ldr	r3, [pc, #56]	; (201070 <iqReadTimeout+0xf0>)
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  201038:	4649      	mov	r1, r9
  p->prev       = qp->prev;
  20103a:	6860      	ldr	r0, [r4, #4]
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  20103c:	699a      	ldr	r2, [r3, #24]
  20103e:	e9c2 4000 	strd	r4, r0, [r2]
  p->prev->next = p;
  201042:	6002      	str	r2, [r0, #0]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  201044:	2004      	movs	r0, #4
  qp->prev      = p;
  201046:	6062      	str	r2, [r4, #4]
  201048:	f7ff fdfa 	bl	200c40 <chSchGoSleepTimeoutS>
      if (msg != MSG_OK) {
  20104c:	2800      	cmp	r0, #0
  20104e:	d0a6      	beq.n	200f9e <iqReadTimeout+0x1e>
  return max - n;
  201050:	9b01      	ldr	r3, [sp, #4]
  201052:	eba3 000b 	sub.w	r0, r3, fp
  201056:	2300      	movs	r3, #0
  201058:	f383 8811 	msr	BASEPRI, r3
}
  20105c:	b003      	add	sp, #12
  20105e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
  201062:	462a      	mov	r2, r5
  201064:	4630      	mov	r0, r6
  201066:	f002 fb63 	bl	203730 <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
  20106a:	68e2      	ldr	r2, [r4, #12]
  20106c:	61a2      	str	r2, [r4, #24]
  20106e:	e7b3      	b.n	200fd8 <iqReadTimeout+0x58>
  201070:	20000968 	.word	0x20000968
	...

00201080 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
  201080:	f04f 33ff 	mov.w	r3, #4294967295
  201084:	300c      	adds	r0, #12
  201086:	f7ff bf7b 	b.w	200f80 <iqReadTimeout>
  20108a:	bf00      	nop
  20108c:	0000      	movs	r0, r0
	...

00201090 <_readt>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
  201090:	300c      	adds	r0, #12
  201092:	f7ff bf75 	b.w	200f80 <iqReadTimeout>
  201096:	bf00      	nop
	...

002010a0 <oqPutTimeout>:
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
  2010a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  2010a4:	2320      	movs	r3, #32
  2010a6:	4604      	mov	r4, r0
  2010a8:	460f      	mov	r7, r1
  2010aa:	4616      	mov	r6, r2
  2010ac:	f383 8811 	msr	BASEPRI, r3
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  2010b0:	f8df 8060 	ldr.w	r8, [pc, #96]	; 201114 <oqPutTimeout+0x74>
  2010b4:	e00b      	b.n	2010ce <oqPutTimeout+0x2e>
  if (TIME_IMMEDIATE == timeout) {
  2010b6:	b32e      	cbz	r6, 201104 <oqPutTimeout+0x64>
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  2010b8:	f8d8 3018 	ldr.w	r3, [r8, #24]
  p->prev       = qp->prev;
  2010bc:	6865      	ldr	r5, [r4, #4]
  2010be:	e9c3 4500 	strd	r4, r5, [r3]
  p->prev->next = p;
  2010c2:	602b      	str	r3, [r5, #0]
  qp->prev      = p;
  2010c4:	6063      	str	r3, [r4, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  2010c6:	f7ff fdbb 	bl	200c40 <chSchGoSleepTimeoutS>
    if (msg < MSG_OK) {
  2010ca:	2800      	cmp	r0, #0
  2010cc:	db1c      	blt.n	201108 <oqPutTimeout+0x68>
  while (oqIsFullI(oqp)) {
  2010ce:	68a3      	ldr	r3, [r4, #8]
  2010d0:	4631      	mov	r1, r6
  2010d2:	2004      	movs	r0, #4
  2010d4:	2b00      	cmp	r3, #0
  2010d6:	d0ee      	beq.n	2010b6 <oqPutTimeout+0x16>
  *oqp->q_wrptr++ = b;
  2010d8:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
  2010da:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
  2010dc:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
  2010de:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
  2010e0:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
  2010e2:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
  2010e4:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
  2010e6:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
  2010ea:	429a      	cmp	r2, r3
  2010ec:	d301      	bcc.n	2010f2 <oqPutTimeout+0x52>
    oqp->q_wrptr = oqp->q_buffer;
  2010ee:	68e3      	ldr	r3, [r4, #12]
  2010f0:	6163      	str	r3, [r4, #20]
  if (oqp->q_notify != NULL) {
  2010f2:	69e3      	ldr	r3, [r4, #28]
  2010f4:	b10b      	cbz	r3, 2010fa <oqPutTimeout+0x5a>
    oqp->q_notify(oqp);
  2010f6:	4620      	mov	r0, r4
  2010f8:	4798      	blx	r3
  2010fa:	2000      	movs	r0, #0
  2010fc:	f380 8811 	msr	BASEPRI, r0
}
  201100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return MSG_TIMEOUT;
  201104:	f04f 30ff 	mov.w	r0, #4294967295
  201108:	2300      	movs	r3, #0
  20110a:	f383 8811 	msr	BASEPRI, r3
  20110e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  201112:	bf00      	nop
  201114:	20000968 	.word	0x20000968
	...

00201120 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
  201120:	f04f 32ff 	mov.w	r2, #4294967295
  201124:	3030      	adds	r0, #48	; 0x30
  201126:	f7ff bfbb 	b.w	2010a0 <oqPutTimeout>
  20112a:	bf00      	nop
  20112c:	0000      	movs	r0, r0
	...

00201130 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
  201130:	3030      	adds	r0, #48	; 0x30
  201132:	f7ff bfb5 	b.w	2010a0 <oqPutTimeout>
  201136:	bf00      	nop
	...

00201140 <TFT_Send_Cmd>:
  palSetPadMode(WR_GPIO_Port,WR_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  palSetPadMode(RD_GPIO_Port,RD_Pin,PAL_MODE_OUTPUT_PUSHPULL);	
}

void TFT_Send_Cmd(uint8_t cmd)
{
  201140:	b570      	push	{r4, r5, r6, lr}
  DC_low;
  201142:	2240      	movs	r2, #64	; 0x40
  201144:	4c0b      	ldr	r4, [pc, #44]	; (201174 <TFT_Send_Cmd+0x34>)
  RD_Hi;
  201146:	2304      	movs	r3, #4
  CS_low;
  201148:	2510      	movs	r5, #16
  DC_low;
  20114a:	8362      	strh	r2, [r4, #26]
  WR_low;
  20114c:	2602      	movs	r6, #2
  RD_Hi;
  20114e:	8323      	strh	r3, [r4, #24]
  Data_Port=cmd;
  201150:	4b09      	ldr	r3, [pc, #36]	; (201178 <TFT_Send_Cmd+0x38>)
  CS_low;
  201152:	8365      	strh	r5, [r4, #26]
  WR_low;
  201154:	8366      	strh	r6, [r4, #26]
  Data_Port=cmd;
  201156:	6158      	str	r0, [r3, #20]
  201158:	2320      	movs	r3, #32
  20115a:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(sysinterval_t ticks) {

  chDbgCheck(ticks != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
  20115e:	2101      	movs	r1, #1
  201160:	2008      	movs	r0, #8
  201162:	f7ff fd6d 	bl	200c40 <chSchGoSleepTimeoutS>
  201166:	2300      	movs	r3, #0
  201168:	f383 8811 	msr	BASEPRI, r3
  chThdSleepMicroseconds(1);
  WR_Hi;
  20116c:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  20116e:	8325      	strh	r5, [r4, #24]
}
  201170:	bd70      	pop	{r4, r5, r6, pc}
  201172:	bf00      	nop
  201174:	40020400 	.word	0x40020400
  201178:	40020c00 	.word	0x40020c00
  20117c:	00000000 	.word	0x00000000

00201180 <TFT_Write_Data>:

void TFT_Write_Data(uint8_t data)
{
  201180:	b570      	push	{r4, r5, r6, lr}
  DC_Hi;
  201182:	2240      	movs	r2, #64	; 0x40
  201184:	4c0b      	ldr	r4, [pc, #44]	; (2011b4 <TFT_Write_Data+0x34>)
  RD_Hi;
  201186:	2304      	movs	r3, #4
  CS_low;
  201188:	2510      	movs	r5, #16
  DC_Hi;
  20118a:	8322      	strh	r2, [r4, #24]
  WR_low;
  20118c:	2602      	movs	r6, #2
  RD_Hi;
  20118e:	8323      	strh	r3, [r4, #24]
  Data_Port=data;
  201190:	4b09      	ldr	r3, [pc, #36]	; (2011b8 <TFT_Write_Data+0x38>)
  CS_low;
  201192:	8365      	strh	r5, [r4, #26]
  WR_low;
  201194:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  201196:	6158      	str	r0, [r3, #20]
  201198:	2320      	movs	r3, #32
  20119a:	f383 8811 	msr	BASEPRI, r3
  20119e:	2101      	movs	r1, #1
  2011a0:	2008      	movs	r0, #8
  2011a2:	f7ff fd4d 	bl	200c40 <chSchGoSleepTimeoutS>
  2011a6:	2300      	movs	r3, #0
  2011a8:	f383 8811 	msr	BASEPRI, r3
  chThdSleepMicroseconds(1);
  WR_Hi;
  2011ac:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  2011ae:	8325      	strh	r5, [r4, #24]
}
  2011b0:	bd70      	pop	{r4, r5, r6, pc}
  2011b2:	bf00      	nop
  2011b4:	40020400 	.word	0x40020400
  2011b8:	40020c00 	.word	0x40020c00
  2011bc:	00000000 	.word	0x00000000

002011c0 <TFT_Fill_Screen>:
/* Otris. color */
void TFT_Fill_Screen(uint16_t x_left, uint16_t x_right, uint16_t y_up, uint16_t y_down, uint16_t color)
{
	unsigned long  xy=0;
	unsigned long i=0;
	if(x_left > x_right)
  2011c0:	4288      	cmp	r0, r1
{
  2011c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  2011c6:	4683      	mov	fp, r0
  2011c8:	b087      	sub	sp, #28
	if(x_left > x_right)
  2011ca:	d901      	bls.n	2011d0 <TFT_Fill_Screen+0x10>
  2011cc:	468b      	mov	fp, r1
  2011ce:	4601      	mov	r1, r0
	{	
		x_left = x_left^x_right;       
		x_right = x_left^x_right;      
		x_left = x_left^x_right;       
	}
	if(y_up > y_down)
  2011d0:	429a      	cmp	r2, r3
  2011d2:	d902      	bls.n	2011da <TFT_Fill_Screen+0x1a>
  2011d4:	4610      	mov	r0, r2
  2011d6:	461a      	mov	r2, r3
  2011d8:	4603      	mov	r3, r0
		y_down = y_up^y_down;		
		y_up = y_up^y_down;		
	}
	
	
	x_left = constrain(x_left, MIN_X,MAX_X);
  2011da:	48ad      	ldr	r0, [pc, #692]	; (201490 <TFT_Fill_Screen+0x2d0>)
  2011dc:	465c      	mov	r4, fp
  RD_Hi;
  2011de:	f04f 0904 	mov.w	r9, #4
  CS_low;
  2011e2:	2510      	movs	r5, #16
	x_left = constrain(x_left, MIN_X,MAX_X);
  2011e4:	6800      	ldr	r0, [r0, #0]
  WR_low;
  2011e6:	f04f 0a02 	mov.w	sl, #2
  Data_Port=cmd;
  2011ea:	f8df 82a8 	ldr.w	r8, [pc, #680]	; 201494 <TFT_Fill_Screen+0x2d4>
  2011ee:	2620      	movs	r6, #32
  2011f0:	4583      	cmp	fp, r0
  DC_low;
  2011f2:	f04f 0b40 	mov.w	fp, #64	; 0x40
  2011f6:	bf28      	it	cs
  2011f8:	4604      	movcs	r4, r0
	if (c < a)
  2011fa:	4288      	cmp	r0, r1
  2011fc:	bf28      	it	cs
  2011fe:	4608      	movcs	r0, r1
	x_right = constrain(x_right, MIN_X,MAX_X);
	y_up = constrain(y_up, MIN_Y,MAX_Y);
  201200:	49a5      	ldr	r1, [pc, #660]	; (201498 <TFT_Fill_Screen+0x2d8>)
	y_down = constrain(y_down, MIN_Y,MAX_Y);

	xy = (x_right - x_left+1);		
  201202:	9403      	str	r4, [sp, #12]
	y_up = constrain(y_up, MIN_Y,MAX_Y);
  201204:	6809      	ldr	r1, [r1, #0]
	xy = (x_right - x_left+1);		
  201206:	9002      	str	r0, [sp, #8]
  201208:	1b00      	subs	r0, r0, r4
  20120a:	428b      	cmp	r3, r1
  DC_low;
  20120c:	4ca3      	ldr	r4, [pc, #652]	; (20149c <TFT_Fill_Screen+0x2dc>)
  20120e:	bf28      	it	cs
  201210:	460b      	movcs	r3, r1
  201212:	428a      	cmp	r2, r1
  201214:	bf28      	it	cs
  201216:	460a      	movcs	r2, r1
	xy = xy*(y_down - y_up+1);		
  201218:	1c59      	adds	r1, r3, #1
  20121a:	9305      	str	r3, [sp, #20]
  20121c:	1a89      	subs	r1, r1, r2
  20121e:	9204      	str	r2, [sp, #16]
  201220:	fb00 1301 	mla	r3, r0, r1, r1
  Data_Port=cmd;
  201224:	212a      	movs	r1, #42	; 0x2a
	xy = xy*(y_down - y_up+1);		
  201226:	9301      	str	r3, [sp, #4]
  DC_low;
  201228:	f8a4 b01a 	strh.w	fp, [r4, #26]
  RD_Hi;
  20122c:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201230:	8365      	strh	r5, [r4, #26]
  WR_low;
  201232:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=cmd;
  201236:	f8c8 1014 	str.w	r1, [r8, #20]
  20123a:	f386 8811 	msr	BASEPRI, r6
  20123e:	2101      	movs	r1, #1
  201240:	2008      	movs	r0, #8
  201242:	f7ff fcfd 	bl	200c40 <chSchGoSleepTimeoutS>
  201246:	2700      	movs	r7, #0
  201248:	f387 8811 	msr	BASEPRI, r7
  20124c:	9a03      	ldr	r2, [sp, #12]
  WR_Hi;
  20124e:	f8a4 a018 	strh.w	sl, [r4, #24]
  201252:	f3c2 2107 	ubfx	r1, r2, #8, #8
  CS_Hi;
  201256:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201258:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  20125c:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201260:	8365      	strh	r5, [r4, #26]
  WR_low;
  201262:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  201266:	f8c8 1014 	str.w	r1, [r8, #20]
  20126a:	f386 8811 	msr	BASEPRI, r6
  20126e:	2101      	movs	r1, #1
  201270:	2008      	movs	r0, #8
  201272:	f7ff fce5 	bl	200c40 <chSchGoSleepTimeoutS>
  201276:	f387 8811 	msr	BASEPRI, r7
  20127a:	f89d 000c 	ldrb.w	r0, [sp, #12]
  WR_Hi;
  20127e:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  201282:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201284:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201288:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  20128c:	8365      	strh	r5, [r4, #26]
  WR_low;
  20128e:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  201292:	f8c8 0014 	str.w	r0, [r8, #20]
  201296:	f386 8811 	msr	BASEPRI, r6
  20129a:	2101      	movs	r1, #1
  20129c:	2008      	movs	r0, #8
  20129e:	f7ff fccf 	bl	200c40 <chSchGoSleepTimeoutS>
  2012a2:	f387 8811 	msr	BASEPRI, r7
  2012a6:	9902      	ldr	r1, [sp, #8]
  WR_Hi;
  2012a8:	f8a4 a018 	strh.w	sl, [r4, #24]
  2012ac:	f3c1 2107 	ubfx	r1, r1, #8, #8
  CS_Hi;
  2012b0:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2012b2:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2012b6:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2012ba:	8365      	strh	r5, [r4, #26]
  WR_low;
  2012bc:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  2012c0:	f8c8 1014 	str.w	r1, [r8, #20]
  2012c4:	f386 8811 	msr	BASEPRI, r6
  2012c8:	2101      	movs	r1, #1
  2012ca:	2008      	movs	r0, #8
  2012cc:	f7ff fcb8 	bl	200c40 <chSchGoSleepTimeoutS>
  2012d0:	f387 8811 	msr	BASEPRI, r7
  2012d4:	f89d 1008 	ldrb.w	r1, [sp, #8]
  WR_Hi;
  2012d8:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  2012dc:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2012de:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2012e2:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2012e6:	8365      	strh	r5, [r4, #26]
  WR_low;
  2012e8:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  2012ec:	f8c8 1014 	str.w	r1, [r8, #20]
  2012f0:	f386 8811 	msr	BASEPRI, r6
  2012f4:	2101      	movs	r1, #1
  2012f6:	2008      	movs	r0, #8
  2012f8:	f7ff fca2 	bl	200c40 <chSchGoSleepTimeoutS>
  2012fc:	f387 8811 	msr	BASEPRI, r7
  Data_Port=cmd;
  201300:	212b      	movs	r1, #43	; 0x2b
  WR_Hi;
  201302:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  201306:	8325      	strh	r5, [r4, #24]
  DC_low;
  201308:	f8a4 b01a 	strh.w	fp, [r4, #26]
  RD_Hi;
  20130c:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201310:	8365      	strh	r5, [r4, #26]
  WR_low;
  201312:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=cmd;
  201316:	f8c8 1014 	str.w	r1, [r8, #20]
  20131a:	f386 8811 	msr	BASEPRI, r6
  20131e:	2101      	movs	r1, #1
  201320:	2008      	movs	r0, #8
  201322:	f7ff fc8d 	bl	200c40 <chSchGoSleepTimeoutS>
  201326:	f387 8811 	msr	BASEPRI, r7
  20132a:	9a04      	ldr	r2, [sp, #16]
  WR_Hi;
  20132c:	f8a4 a018 	strh.w	sl, [r4, #24]
  201330:	f3c2 2107 	ubfx	r1, r2, #8, #8
  CS_Hi;
  201334:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201336:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  20133a:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  20133e:	8365      	strh	r5, [r4, #26]
  WR_low;
  201340:	f8a4 a01a 	strh.w	sl, [r4, #26]
  201344:	9202      	str	r2, [sp, #8]
  Data_Port=data;
  201346:	f8c8 1014 	str.w	r1, [r8, #20]
  20134a:	f386 8811 	msr	BASEPRI, r6
  20134e:	2101      	movs	r1, #1
  201350:	2008      	movs	r0, #8
  201352:	f7ff fc75 	bl	200c40 <chSchGoSleepTimeoutS>
  201356:	f387 8811 	msr	BASEPRI, r7
  20135a:	9a02      	ldr	r2, [sp, #8]
  WR_Hi;
  20135c:	f8a4 a018 	strh.w	sl, [r4, #24]
  201360:	b2d2      	uxtb	r2, r2
  CS_Hi;
  201362:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201364:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201368:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  20136c:	8365      	strh	r5, [r4, #26]
  WR_low;
  20136e:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  201372:	f8c8 2014 	str.w	r2, [r8, #20]
  201376:	f386 8811 	msr	BASEPRI, r6
  20137a:	2101      	movs	r1, #1
  20137c:	2008      	movs	r0, #8
  20137e:	f7ff fc5f 	bl	200c40 <chSchGoSleepTimeoutS>
  201382:	f387 8811 	msr	BASEPRI, r7
  201386:	9b05      	ldr	r3, [sp, #20]
  WR_Hi;
  201388:	f8a4 a018 	strh.w	sl, [r4, #24]
  20138c:	f3c3 2207 	ubfx	r2, r3, #8, #8
  CS_Hi;
  201390:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201392:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201396:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  20139a:	8365      	strh	r5, [r4, #26]
  WR_low;
  20139c:	f8a4 a01a 	strh.w	sl, [r4, #26]
  2013a0:	9302      	str	r3, [sp, #8]
  Data_Port=data;
  2013a2:	f8c8 2014 	str.w	r2, [r8, #20]
  2013a6:	f386 8811 	msr	BASEPRI, r6
  2013aa:	2101      	movs	r1, #1
  2013ac:	2008      	movs	r0, #8
  2013ae:	f7ff fc47 	bl	200c40 <chSchGoSleepTimeoutS>
  2013b2:	f387 8811 	msr	BASEPRI, r7
  2013b6:	9b02      	ldr	r3, [sp, #8]
  WR_Hi;
  2013b8:	f8a4 a018 	strh.w	sl, [r4, #24]
  2013bc:	b2db      	uxtb	r3, r3
  CS_Hi;
  2013be:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2013c0:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2013c4:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2013c8:	8365      	strh	r5, [r4, #26]
  WR_low;
  2013ca:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  2013ce:	f8c8 3014 	str.w	r3, [r8, #20]
  2013d2:	f386 8811 	msr	BASEPRI, r6
  2013d6:	2101      	movs	r1, #1
  2013d8:	2008      	movs	r0, #8
  2013da:	f7ff fc31 	bl	200c40 <chSchGoSleepTimeoutS>
  2013de:	f387 8811 	msr	BASEPRI, r7
  Data_Port=cmd;
  2013e2:	232c      	movs	r3, #44	; 0x2c
  WR_Hi;
  2013e4:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  2013e8:	8325      	strh	r5, [r4, #24]
  DC_low;
  2013ea:	f8a4 b01a 	strh.w	fp, [r4, #26]
  RD_Hi;
  2013ee:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2013f2:	8365      	strh	r5, [r4, #26]
  WR_low;
  2013f4:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=cmd;
  2013f8:	f8c8 3014 	str.w	r3, [r8, #20]
  2013fc:	f386 8811 	msr	BASEPRI, r6
  201400:	2101      	movs	r1, #1
  201402:	2008      	movs	r0, #8
  201404:	f7ff fc1c 	bl	200c40 <chSchGoSleepTimeoutS>
  201408:	f387 8811 	msr	BASEPRI, r7

	TFT_Set_Column(x_left,x_right);	        
	TFT_Set_Page(y_up, y_down);		
	TFT_Send_Cmd(0x2c);			
	
	for(i=0; i < xy; i++)
  20140c:	9b01      	ldr	r3, [sp, #4]
  WR_Hi;
  20140e:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  201412:	8325      	strh	r5, [r4, #24]
	for(i=0; i < xy; i++)
  201414:	2b00      	cmp	r3, #0
  201416:	d038      	beq.n	20148a <TFT_Fill_Screen+0x2ca>
	uint8_t data1 = data>>8;
  201418:	9b10      	ldr	r3, [sp, #64]	; 0x40
  20141a:	0a1b      	lsrs	r3, r3, #8
  20141c:	9303      	str	r3, [sp, #12]
  20141e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  201420:	b2db      	uxtb	r3, r3
  201422:	9302      	str	r3, [sp, #8]
  DC_Hi;
  201424:	f04f 0340 	mov.w	r3, #64	; 0x40
  RD_Hi;
  201428:	2204      	movs	r2, #4
  CS_low;
  20142a:	2510      	movs	r5, #16
  WR_low;
  20142c:	2602      	movs	r6, #2
  DC_Hi;
  20142e:	8323      	strh	r3, [r4, #24]
  201430:	f04f 0920 	mov.w	r9, #32
  Data_Port=data;
  201434:	f8df a05c 	ldr.w	sl, [pc, #92]	; 201494 <TFT_Fill_Screen+0x2d4>
  201438:	9b03      	ldr	r3, [sp, #12]
  RD_Hi;
  20143a:	8322      	strh	r2, [r4, #24]
  CS_low;
  20143c:	8365      	strh	r5, [r4, #26]
  WR_low;
  20143e:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  201440:	f8ca 3014 	str.w	r3, [sl, #20]
  201444:	f389 8811 	msr	BASEPRI, r9
  201448:	2101      	movs	r1, #1
  20144a:	2008      	movs	r0, #8
  20144c:	f7ff fbf8 	bl	200c40 <chSchGoSleepTimeoutS>
  201450:	f04f 0800 	mov.w	r8, #0
  201454:	f388 8811 	msr	BASEPRI, r8
  RD_Hi;
  201458:	2204      	movs	r2, #4
  Data_Port=data;
  20145a:	9b02      	ldr	r3, [sp, #8]
  WR_Hi;
  20145c:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  20145e:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201460:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201464:	8322      	strh	r2, [r4, #24]
  CS_low;
  201466:	8365      	strh	r5, [r4, #26]
  WR_low;
  201468:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  20146a:	f8ca 3014 	str.w	r3, [sl, #20]
  20146e:	f389 8811 	msr	BASEPRI, r9
  201472:	2101      	movs	r1, #1
  201474:	2008      	movs	r0, #8
  201476:	f7ff fbe3 	bl	200c40 <chSchGoSleepTimeoutS>
  20147a:	f388 8811 	msr	BASEPRI, r8
	for(i=0; i < xy; i++)
  20147e:	3701      	adds	r7, #1
  201480:	9b01      	ldr	r3, [sp, #4]
  WR_Hi;
  201482:	8326      	strh	r6, [r4, #24]
	for(i=0; i < xy; i++)
  201484:	42bb      	cmp	r3, r7
  CS_Hi;
  201486:	8325      	strh	r5, [r4, #24]
	for(i=0; i < xy; i++)
  201488:	d1cc      	bne.n	201424 <TFT_Fill_Screen+0x264>
	{
		TFT_Send_Data(color);	
	}
}
  20148a:	b007      	add	sp, #28
  20148c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  201490:	20000820 	.word	0x20000820
  201494:	40020c00 	.word	0x40020c00
  201498:	20000824 	.word	0x20000824
  20149c:	40020400 	.word	0x40020400

002014a0 <TFT_Draw_Char.constprop.0>:
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
	}
	
}
/*Simvol*/
void TFT_Draw_Char(uint16_t x, uint16_t y, uint16_t color, uint16_t phone, uint8_t ascii, uint8_t size)
  2014a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
{
	for (int i = 0; i < FONT_Y; i++ )
	{
		for(uint8_t f = 0; f < FONT_X; f++)
		{
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  2014a4:	3b20      	subs	r3, #32
void TFT_Draw_Char(uint16_t x, uint16_t y, uint16_t color, uint16_t phone, uint8_t ascii, uint8_t size)
  2014a6:	460e      	mov	r6, r1
  2014a8:	4918      	ldr	r1, [pc, #96]	; (20150c <TFT_Draw_Char.constprop.0+0x6c>)
  2014aa:	b085      	sub	sp, #20
  2014ac:	4691      	mov	r9, r2
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  2014ae:	f64f 7aff 	movw	sl, #65535	; 0xffff
  2014b2:	eb01 0bc3 	add.w	fp, r1, r3, lsl #3
  2014b6:	f106 0310 	add.w	r3, r6, #16
void TFT_Draw_Char(uint16_t x, uint16_t y, uint16_t color, uint16_t phone, uint8_t ascii, uint8_t size)
  2014ba:	9003      	str	r0, [sp, #12]
  2014bc:	9302      	str	r3, [sp, #8]
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  2014be:	1c77      	adds	r7, r6, #1
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  2014c0:	f81b 8b01 	ldrb.w	r8, [fp], #1
  2014c4:	9c03      	ldr	r4, [sp, #12]
  2014c6:	2507      	movs	r5, #7
  2014c8:	e007      	b.n	2014da <TFT_Draw_Char.constprop.0+0x3a>
		for(uint8_t f = 0; f < FONT_X; f++)
  2014ca:	3d01      	subs	r5, #1
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  2014cc:	f8cd 9000 	str.w	r9, [sp]
  2014d0:	f7ff fe76 	bl	2011c0 <TFT_Fill_Screen>
		for(uint8_t f = 0; f < FONT_X; f++)
  2014d4:	3402      	adds	r4, #2
  2014d6:	1c6b      	adds	r3, r5, #1
  2014d8:	d011      	beq.n	2014fe <TFT_Draw_Char.constprop.0+0x5e>
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  2014da:	fa48 f005 	asr.w	r0, r8, r5
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  2014de:	463b      	mov	r3, r7
  2014e0:	4632      	mov	r2, r6
  2014e2:	1c61      	adds	r1, r4, #1
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  2014e4:	f010 0f01 	tst.w	r0, #1
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  2014e8:	4620      	mov	r0, r4
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  2014ea:	d1ee      	bne.n	2014ca <TFT_Draw_Char.constprop.0+0x2a>
		for(uint8_t f = 0; f < FONT_X; f++)
  2014ec:	3d01      	subs	r5, #1
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  2014ee:	1c61      	adds	r1, r4, #1
  2014f0:	f8cd a000 	str.w	sl, [sp]
		for(uint8_t f = 0; f < FONT_X; f++)
  2014f4:	3402      	adds	r4, #2
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  2014f6:	f7ff fe63 	bl	2011c0 <TFT_Fill_Screen>
		for(uint8_t f = 0; f < FONT_X; f++)
  2014fa:	1c6b      	adds	r3, r5, #1
  2014fc:	d1ed      	bne.n	2014da <TFT_Draw_Char.constprop.0+0x3a>
	for (int i = 0; i < FONT_Y; i++ )
  2014fe:	3602      	adds	r6, #2
  201500:	9b02      	ldr	r3, [sp, #8]
  201502:	429e      	cmp	r6, r3
  201504:	d1db      	bne.n	2014be <TFT_Draw_Char.constprop.0+0x1e>
			}

		}

	}
}
  201506:	b005      	add	sp, #20
  201508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  20150c:	0800414c 	.word	0x0800414c

00201510 <Menu_Disp>:
{
  201510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFT_Fill_Screen(0,320,0,240,WHITE);
  201514:	2200      	movs	r2, #0
{
  201516:	b082      	sub	sp, #8
  TFT_Fill_Screen(0,320,0,240,WHITE);
  201518:	f64f 74ff 	movw	r4, #65535	; 0xffff
  20151c:	23f0      	movs	r3, #240	; 0xf0
  20151e:	f44f 71a0 	mov.w	r1, #320	; 0x140
  201522:	4610      	mov	r0, r2
  201524:	9400      	str	r4, [sp, #0]
  201526:	f7ff fe4b 	bl	2011c0 <TFT_Fill_Screen>
  i=current;
  20152a:	4b16      	ldr	r3, [pc, #88]	; (201584 <Menu_Disp+0x74>)
  20152c:	681b      	ldr	r3, [r3, #0]
  while(i->prev!=NULL)
  20152e:	461f      	mov	r7, r3
  201530:	689b      	ldr	r3, [r3, #8]
  201532:	2b00      	cmp	r3, #0
  201534:	d1fb      	bne.n	20152e <Menu_Disp+0x1e>
  201536:	4e14      	ldr	r6, [pc, #80]	; (201588 <Menu_Disp+0x78>)
      TFT_Draw_String(i->x_pos,i->y_pos, BLACK, WHITE, i->text, 2);
  201538:	683d      	ldr	r5, [r7, #0]
/*Stroka*/
void TFT_Draw_String(uint16_t x, uint16_t y, uint16_t color,uint16_t phone,char *string, uint8_t size)
{
        
	while(*string)
  20153a:	782b      	ldrb	r3, [r5, #0]
  20153c:	e9d7 4806 	ldrd	r4, r8, [r7, #24]
  201540:	b94b      	cbnz	r3, 201556 <Menu_Disp+0x46>
  201542:	e019      	b.n	201578 <Menu_Disp+0x68>
		{
			x = 1;
			y = y + FONT_X*size;
		}
		TFT_Draw_Char(x, y, color, phone,*string, size);
		x += FONT_X*size;     
  201544:	4620      	mov	r0, r4
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201546:	2200      	movs	r2, #0
  201548:	4641      	mov	r1, r8
		x += FONT_X*size;     
  20154a:	3410      	adds	r4, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  20154c:	f7ff ffa8 	bl	2014a0 <TFT_Draw_Char.constprop.0>
	while(*string)
  201550:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  201554:	b183      	cbz	r3, 201578 <Menu_Disp+0x68>
		if((x + FONT_X) > MAX_X)
  201556:	f104 0208 	add.w	r2, r4, #8
  20155a:	6831      	ldr	r1, [r6, #0]
			x = 1;
  20155c:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  20155e:	428a      	cmp	r2, r1
  201560:	d9f0      	bls.n	201544 <Menu_Disp+0x34>
			y = y + FONT_X*size;
  201562:	f108 0810 	add.w	r8, r8, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201566:	2200      	movs	r2, #0
			y = y + FONT_X*size;
  201568:	2411      	movs	r4, #17
		TFT_Draw_Char(x, y, color, phone,*string, size);
  20156a:	4641      	mov	r1, r8
  20156c:	f7ff ff98 	bl	2014a0 <TFT_Draw_Char.constprop.0>
	while(*string)
  201570:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  201574:	2b00      	cmp	r3, #0
  201576:	d1ee      	bne.n	201556 <Menu_Disp+0x46>
      i=i->next;
  201578:	68ff      	ldr	r7, [r7, #12]
  while(i!=NULL)
  20157a:	2f00      	cmp	r7, #0
  20157c:	d1dc      	bne.n	201538 <Menu_Disp+0x28>
}
  20157e:	b002      	add	sp, #8
  201580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  201584:	20000b08 	.word	0x20000b08
  201588:	20000820 	.word	0x20000820
  20158c:	00000000 	.word	0x00000000

00201590 <menu>:
{
  201590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    Menu_Disp();
  201592:	f7ff ffbd 	bl	201510 <Menu_Disp>
    TFT_Draw_String(current->x_pos,current->y_pos, RED, WHITE, current->text, 2);
  201596:	4b12      	ldr	r3, [pc, #72]	; (2015e0 <menu+0x50>)
  201598:	681b      	ldr	r3, [r3, #0]
  20159a:	681d      	ldr	r5, [r3, #0]
  20159c:	e9d3 4706 	ldrd	r4, r7, [r3, #24]
  2015a0:	782b      	ldrb	r3, [r5, #0]
  2015a2:	b1e3      	cbz	r3, 2015de <menu+0x4e>
  2015a4:	4e0f      	ldr	r6, [pc, #60]	; (2015e4 <menu+0x54>)
  2015a6:	e009      	b.n	2015bc <menu+0x2c>
		x += FONT_X*size;     
  2015a8:	4620      	mov	r0, r4
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2015aa:	f44f 4278 	mov.w	r2, #63488	; 0xf800
  2015ae:	4639      	mov	r1, r7
		x += FONT_X*size;     
  2015b0:	3410      	adds	r4, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2015b2:	f7ff ff75 	bl	2014a0 <TFT_Draw_Char.constprop.0>
	while(*string)
  2015b6:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  2015ba:	b183      	cbz	r3, 2015de <menu+0x4e>
		if((x + FONT_X) > MAX_X)
  2015bc:	f104 0208 	add.w	r2, r4, #8
  2015c0:	6831      	ldr	r1, [r6, #0]
			x = 1;
  2015c2:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  2015c4:	428a      	cmp	r2, r1
  2015c6:	d9ef      	bls.n	2015a8 <menu+0x18>
			y = y + FONT_X*size;
  2015c8:	3710      	adds	r7, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2015ca:	f44f 4278 	mov.w	r2, #63488	; 0xf800
			y = y + FONT_X*size;
  2015ce:	2411      	movs	r4, #17
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2015d0:	4639      	mov	r1, r7
  2015d2:	f7ff ff65 	bl	2014a0 <TFT_Draw_Char.constprop.0>
	while(*string)
  2015d6:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  2015da:	2b00      	cmp	r3, #0
  2015dc:	d1ee      	bne.n	2015bc <menu+0x2c>
}
  2015de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  2015e0:	20000b08 	.word	0x20000b08
  2015e4:	20000820 	.word	0x20000820
	...

002015f0 <chSchWakeupS.constprop.0>:
  thread_t *otp = currp;
  2015f0:	4a14      	ldr	r2, [pc, #80]	; (201644 <chSchWakeupS.constprop.0+0x54>)
  2015f2:	6991      	ldr	r1, [r2, #24]
void chSchWakeupS(thread_t *ntp, msg_t msg) {
  2015f4:	b470      	push	{r4, r5, r6}
  if (ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio) {
  2015f6:	6885      	ldr	r5, [r0, #8]
  ntp->u.rdymsg = msg;
  2015f8:	2600      	movs	r6, #0
  if (ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio) {
  2015fa:	688c      	ldr	r4, [r1, #8]
  ntp->u.rdymsg = msg;
  2015fc:	6246      	str	r6, [r0, #36]	; 0x24
  if (ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio) {
  2015fe:	42a5      	cmp	r5, r4
  201600:	d912      	bls.n	201628 <chSchWakeupS.constprop.0+0x38>
  return (thread_t *)ch_pqueue_insert_ahead(&ch.rlist.pqueue,
  201602:	4613      	mov	r3, r2
  tp->state = CH_STATE_READY;
  201604:	f881 6020 	strb.w	r6, [r1, #32]
static inline ch_priority_queue_t *ch_pqueue_insert_ahead(ch_priority_queue_t *pqp,
                                                          ch_priority_queue_t *p) {

  /* Scanning priority queue.*/
  do {
    pqp = pqp->next;
  201608:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio > p->prio);
  20160a:	689d      	ldr	r5, [r3, #8]
  20160c:	42ac      	cmp	r4, r5
  20160e:	d3fb      	bcc.n	201608 <chSchWakeupS.constprop.0+0x18>

  /* Insertion on prev.*/
  p->next       = pqp;
  p->prev       = pqp->prev;
  201610:	685c      	ldr	r4, [r3, #4]
  201612:	e9c1 3400 	strd	r3, r4, [r1]
  p->prev->next = p;
  201616:	6021      	str	r1, [r4, #0]
    ntp->state = CH_STATE_CURRENT;
  201618:	2401      	movs	r4, #1
  pqp->prev     = p;
  20161a:	6059      	str	r1, [r3, #4]
  20161c:	f880 4020 	strb.w	r4, [r0, #32]
    currp = ntp;
  201620:	6190      	str	r0, [r2, #24]
}
  201622:	bc70      	pop	{r4, r5, r6}
    chSysSwitch(ntp, otp);
  201624:	f7fe be5c 	b.w	2002e0 <_port_switch>
  return (thread_t *)ch_pqueue_insert_behind(&ch.rlist.pqueue,
  201628:	4613      	mov	r3, r2
  tp->state = CH_STATE_READY;
  20162a:	f880 6020 	strb.w	r6, [r0, #32]
    pqp = pqp->next;
  20162e:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  201630:	689a      	ldr	r2, [r3, #8]
  201632:	4295      	cmp	r5, r2
  201634:	d9fb      	bls.n	20162e <chSchWakeupS.constprop.0+0x3e>
  p->prev       = pqp->prev;
  201636:	685a      	ldr	r2, [r3, #4]
}
  201638:	bc70      	pop	{r4, r5, r6}
  20163a:	e9c0 3200 	strd	r3, r2, [r0]
  p->prev->next = p;
  20163e:	6010      	str	r0, [r2, #0]
  pqp->prev     = p;
  201640:	6058      	str	r0, [r3, #4]
  201642:	4770      	bx	lr
  201644:	20000968 	.word	0x20000968
	...

00201650 <chThdCreateStatic.constprop.0.isra.0>:
thread_t *chThdCreateStatic(void *wsp, size_t size,
  201650:	b570      	push	{r4, r5, r6, lr}
  201652:	4604      	mov	r4, r0
  201654:	2020      	movs	r0, #32
  201656:	f380 8811 	msr	BASEPRI, r0
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  20165a:	f8c4 3260 	str.w	r3, [r4, #608]	; 0x260
  tp->state           = CH_STATE_WTSTART;
  20165e:	2302      	movs	r3, #2
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  201660:	f8c4 225c 	str.w	r2, [r4, #604]	; 0x25c
  tp = (thread_t *)((uint8_t *)wsp + size -
  201664:	f504 7020 	add.w	r0, r4, #640	; 0x280
  tp->state           = CH_STATE_WTSTART;
  201668:	f8a4 32a0 	strh.w	r3, [r4, #672]	; 0x2a0
  tp->refs            = (trefs_t)1;
  20166c:	2301      	movs	r3, #1
  REG_INSERT(tp);
  20166e:	4a15      	ldr	r2, [pc, #84]	; (2016c4 <chThdCreateStatic.constprop.0.isra.0+0x74>)
  tp->mtxlist         = NULL;
  201670:	2500      	movs	r5, #0
  tp->refs            = (trefs_t)1;
  201672:	f884 32a2 	strb.w	r3, [r4, #674]	; 0x2a2
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  201676:	4e14      	ldr	r6, [pc, #80]	; (2016c8 <chThdCreateStatic.constprop.0.isra.0+0x78>)
  tp->name            = name;
  201678:	4b14      	ldr	r3, [pc, #80]	; (2016cc <chThdCreateStatic.constprop.0.isra.0+0x7c>)
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  20167a:	f8c4 627c 	str.w	r6, [r4, #636]	; 0x27c
  20167e:	f504 7617 	add.w	r6, r4, #604	; 0x25c
  tp->hdr.pqueue.prio = prio;
  201682:	f8c4 1288 	str.w	r1, [r4, #648]	; 0x288
  tp->realprio        = prio;
  201686:	f8c4 12bc 	str.w	r1, [r4, #700]	; 0x2bc
  tp->name            = name;
  20168a:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
  ch_queue_init(&tp->msgqueue);
  20168e:	f504 732b 	add.w	r3, r4, #684	; 0x2ac
  REG_INSERT(tp);
  201692:	6951      	ldr	r1, [r2, #20]
  tp->wabase = (stkalign_t *)wsp;
  201694:	f8c4 429c 	str.w	r4, [r4, #668]	; 0x29c
  REG_INSERT(tp);
  201698:	f8c4 2290 	str.w	r2, [r4, #656]	; 0x290
  20169c:	f8c4 1294 	str.w	r1, [r4, #660]	; 0x294
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  2016a0:	f8c4 628c 	str.w	r6, [r4, #652]	; 0x28c
  tp->epending        = (eventmask_t)0;
  2016a4:	e9c4 55ad 	strd	r5, r5, [r4, #692]	; 0x2b4
  REG_INSERT(tp);
  2016a8:	6108      	str	r0, [r1, #16]
  2016aa:	6150      	str	r0, [r2, #20]
  qp->prev = qp;
  2016ac:	e9c4 33ab 	strd	r3, r3, [r4, #684]	; 0x2ac
  ch_list_init(&tp->waiting);
  2016b0:	f504 732a 	add.w	r3, r4, #680	; 0x2a8
  lp->next = lp;
  2016b4:	f8c4 32a8 	str.w	r3, [r4, #680]	; 0x2a8
  chSchWakeupS(tp, MSG_OK);
  2016b8:	f7ff ff9a 	bl	2015f0 <chSchWakeupS.constprop.0>
  2016bc:	f385 8811 	msr	BASEPRI, r5
}
  2016c0:	bd70      	pop	{r4, r5, r6, pc}
  2016c2:	bf00      	nop
  2016c4:	20000968 	.word	0x20000968
  2016c8:	002002f1 	.word	0x002002f1
  2016cc:	08003fac 	.word	0x08003fac

002016d0 <tft>:
{
  2016d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  2016d2:	b087      	sub	sp, #28
      sprintf(String,"%d",value);
  2016d4:	f9b0 2000 	ldrsh.w	r2, [r0]
  2016d8:	4918      	ldr	r1, [pc, #96]	; (20173c <tft+0x6c>)
  2016da:	a802      	add	r0, sp, #8
  2016dc:	f002 f8f2 	bl	2038c4 <siprintf>
      TFT_Fill_Screen(160,200,200,220,WHITE);
  2016e0:	22c8      	movs	r2, #200	; 0xc8
  2016e2:	f64f 70ff 	movw	r0, #65535	; 0xffff
  2016e6:	23dc      	movs	r3, #220	; 0xdc
  2016e8:	4611      	mov	r1, r2
  2016ea:	9000      	str	r0, [sp, #0]
  2016ec:	20a0      	movs	r0, #160	; 0xa0
  2016ee:	f7ff fd67 	bl	2011c0 <TFT_Fill_Screen>
  2016f2:	f89d 3008 	ldrb.w	r3, [sp, #8]
  2016f6:	b1fb      	cbz	r3, 201738 <tft+0x68>
  2016f8:	ad02      	add	r5, sp, #8
  2016fa:	27c8      	movs	r7, #200	; 0xc8
  2016fc:	24a0      	movs	r4, #160	; 0xa0
  2016fe:	4e10      	ldr	r6, [pc, #64]	; (201740 <tft+0x70>)
  201700:	e009      	b.n	201716 <tft+0x46>
		x += FONT_X*size;     
  201702:	4620      	mov	r0, r4
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201704:	f44f 4278 	mov.w	r2, #63488	; 0xf800
  201708:	4639      	mov	r1, r7
		x += FONT_X*size;     
  20170a:	3410      	adds	r4, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  20170c:	f7ff fec8 	bl	2014a0 <TFT_Draw_Char.constprop.0>
	while(*string)
  201710:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  201714:	b183      	cbz	r3, 201738 <tft+0x68>
		if((x + FONT_X) > MAX_X)
  201716:	f104 0208 	add.w	r2, r4, #8
  20171a:	6831      	ldr	r1, [r6, #0]
			x = 1;
  20171c:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  20171e:	428a      	cmp	r2, r1
  201720:	d9ef      	bls.n	201702 <tft+0x32>
			y = y + FONT_X*size;
  201722:	3710      	adds	r7, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201724:	f44f 4278 	mov.w	r2, #63488	; 0xf800
			y = y + FONT_X*size;
  201728:	2411      	movs	r4, #17
		TFT_Draw_Char(x, y, color, phone,*string, size);
  20172a:	4639      	mov	r1, r7
  20172c:	f7ff feb8 	bl	2014a0 <TFT_Draw_Char.constprop.0>
	while(*string)
  201730:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  201734:	2b00      	cmp	r3, #0
  201736:	d1ee      	bne.n	201716 <tft+0x46>
}
  201738:	b007      	add	sp, #28
  20173a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  20173c:	08003fb4 	.word	0x08003fb4
  201740:	20000820 	.word	0x20000820
	...

00201750 <__core_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __core_init(void) {
  201750:	b510      	push	{r4, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  201752:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  201756:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  20175a:	481c      	ldr	r0, [pc, #112]	; (2017cc <__core_init+0x7c>)
  20175c:	2200      	movs	r2, #0
  20175e:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
  201762:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  201766:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  20176a:	6943      	ldr	r3, [r0, #20]
  20176c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  201770:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
  201772:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  201776:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
  20177a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  20177e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
  201782:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  201786:	f643 74e0 	movw	r4, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
  20178a:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  20178e:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
  201792:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  201796:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  20179a:	4673      	mov	r3, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  20179c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
  2017a0:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  2017a2:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
  2017a6:	1c5a      	adds	r2, r3, #1
  2017a8:	d1f8      	bne.n	20179c <__core_init+0x4c>
    } while(sets-- != 0U);
  2017aa:	f1ac 0c20 	sub.w	ip, ip, #32
  2017ae:	f11c 0f20 	cmn.w	ip, #32
  2017b2:	d1f0      	bne.n	201796 <__core_init+0x46>
  2017b4:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
  2017b8:	6943      	ldr	r3, [r0, #20]
  2017ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  2017be:	6143      	str	r3, [r0, #20]
  2017c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  2017c4:	f3bf 8f6f 	isb	sy

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
  2017c8:	bd10      	pop	{r4, pc}
  2017ca:	bf00      	nop
  2017cc:	e000ed00 	.word	0xe000ed00

002017d0 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
  2017d0:	4770      	bx	lr
  2017d2:	bf00      	nop
	...

002017e0 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
  2017e0:	e7fe      	b.n	2017e0 <__default_exit>
  2017e2:	bf00      	nop
	...

002017f0 <__init_ram_areas>:
}

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
  2017f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  2017f2:	4d15      	ldr	r5, [pc, #84]	; (201848 <__init_ram_areas+0x58>)
  2017f4:	4f15      	ldr	r7, [pc, #84]	; (20184c <__init_ram_areas+0x5c>)
  2017f6:	4916      	ldr	r1, [pc, #88]	; (201850 <__init_ram_areas+0x60>)
  2017f8:	f105 0470 	add.w	r4, r5, #112	; 0x70
  2017fc:	4815      	ldr	r0, [pc, #84]	; (201854 <__init_ram_areas+0x64>)
  2017fe:	4a16      	ldr	r2, [pc, #88]	; (201858 <__init_ram_areas+0x68>)
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
  201800:	4281      	cmp	r1, r0
  201802:	d90d      	bls.n	201820 <__init_ram_areas+0x30>
  201804:	3a04      	subs	r2, #4
  201806:	4603      	mov	r3, r0
      *p = *tp;
  201808:	f852 6f04 	ldr.w	r6, [r2, #4]!
  20180c:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
  201810:	4299      	cmp	r1, r3
  201812:	d8f9      	bhi.n	201808 <__init_ram_areas+0x18>
      p++;
  201814:	1e4b      	subs	r3, r1, #1
  201816:	1a1b      	subs	r3, r3, r0
  201818:	f023 0303 	bic.w	r3, r3, #3
  20181c:	3304      	adds	r3, #4
  20181e:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
  201820:	4287      	cmp	r7, r0
  201822:	d907      	bls.n	201834 <__init_ram_areas+0x44>
      *p = 0;
  201824:	3f01      	subs	r7, #1
  201826:	2100      	movs	r1, #0
  201828:	1a3f      	subs	r7, r7, r0
  20182a:	f027 0203 	bic.w	r2, r7, #3
  20182e:	3204      	adds	r2, #4
  201830:	f001 ff8c 	bl	20374c <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT1_AREAS_NUMBER]);
  201834:	42a5      	cmp	r5, r4
  201836:	d005      	beq.n	201844 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
  201838:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
  20183c:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
  201840:	3510      	adds	r5, #16
  201842:	e7dd      	b.n	201800 <__init_ram_areas+0x10>
#endif
}
  201844:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  201846:	bf00      	nop
  201848:	080040cc 	.word	0x080040cc
  20184c:	20020084 	.word	0x20020084
  201850:	20020084 	.word	0x20020084
  201854:	20020084 	.word	0x20020084
  201858:	0800452c 	.word	0x0800452c
  20185c:	00000000 	.word	0x00000000

00201860 <Vector58>:
OSAL_IRQ_HANDLER(STM32_EXTI0_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 0, pr);
  201860:	4a14      	ldr	r2, [pc, #80]	; (2018b4 <Vector58+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI0_HANDLER) {
  201862:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 0, pr);
  201864:	6953      	ldr	r3, [r2, #20]
  201866:	f003 0301 	and.w	r3, r3, #1
  20186a:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 0);
  20186c:	b123      	cbz	r3, 201878 <Vector58+0x18>
  20186e:	4a12      	ldr	r2, [pc, #72]	; (2018b8 <Vector58+0x58>)
  201870:	6813      	ldr	r3, [r2, #0]
  201872:	b10b      	cbz	r3, 201878 <Vector58+0x18>
  201874:	6850      	ldr	r0, [r2, #4]
  201876:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201878:	2320      	movs	r3, #32
  20187a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20187e:	4b0f      	ldr	r3, [pc, #60]	; (2018bc <Vector58+0x5c>)
  201880:	685b      	ldr	r3, [r3, #4]
  201882:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201886:	d102      	bne.n	20188e <Vector58+0x2e>
  201888:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20188c:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20188e:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201892:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201896:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201898:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20189a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20189e:	4a08      	ldr	r2, [pc, #32]	; (2018c0 <Vector58+0x60>)
  2018a0:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2018a2:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2018a4:	6889      	ldr	r1, [r1, #8]
  2018a6:	6892      	ldr	r2, [r2, #8]
  2018a8:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2018aa:	bf8c      	ite	hi
  2018ac:	4a05      	ldrhi	r2, [pc, #20]	; (2018c4 <Vector58+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2018ae:	4a06      	ldrls	r2, [pc, #24]	; (2018c8 <Vector58+0x68>)
  2018b0:	619a      	str	r2, [r3, #24]
  2018b2:	bd08      	pop	{r3, pc}
  2018b4:	40013c00 	.word	0x40013c00
  2018b8:	200008e8 	.word	0x200008e8
  2018bc:	e000ed00 	.word	0xe000ed00
  2018c0:	20000968 	.word	0x20000968
  2018c4:	00200303 	.word	0x00200303
  2018c8:	00200306 	.word	0x00200306
  2018cc:	00000000 	.word	0x00000000

002018d0 <Vector5C>:
OSAL_IRQ_HANDLER(STM32_EXTI1_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 1, pr);
  2018d0:	4a14      	ldr	r2, [pc, #80]	; (201924 <Vector5C+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI1_HANDLER) {
  2018d2:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 1, pr);
  2018d4:	6953      	ldr	r3, [r2, #20]
  2018d6:	f003 0302 	and.w	r3, r3, #2
  2018da:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 1);
  2018dc:	b123      	cbz	r3, 2018e8 <Vector5C+0x18>
  2018de:	4a12      	ldr	r2, [pc, #72]	; (201928 <Vector5C+0x58>)
  2018e0:	6893      	ldr	r3, [r2, #8]
  2018e2:	b10b      	cbz	r3, 2018e8 <Vector5C+0x18>
  2018e4:	68d0      	ldr	r0, [r2, #12]
  2018e6:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2018e8:	2320      	movs	r3, #32
  2018ea:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2018ee:	4b0f      	ldr	r3, [pc, #60]	; (20192c <Vector5C+0x5c>)
  2018f0:	685b      	ldr	r3, [r3, #4]
  2018f2:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2018f6:	d102      	bne.n	2018fe <Vector5C+0x2e>
  2018f8:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2018fc:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2018fe:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201902:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201906:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201908:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20190a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20190e:	4a08      	ldr	r2, [pc, #32]	; (201930 <Vector5C+0x60>)
  201910:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201912:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201914:	6889      	ldr	r1, [r1, #8]
  201916:	6892      	ldr	r2, [r2, #8]
  201918:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20191a:	bf8c      	ite	hi
  20191c:	4a05      	ldrhi	r2, [pc, #20]	; (201934 <Vector5C+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20191e:	4a06      	ldrls	r2, [pc, #24]	; (201938 <Vector5C+0x68>)
  201920:	619a      	str	r2, [r3, #24]
  201922:	bd08      	pop	{r3, pc}
  201924:	40013c00 	.word	0x40013c00
  201928:	200008e8 	.word	0x200008e8
  20192c:	e000ed00 	.word	0xe000ed00
  201930:	20000968 	.word	0x20000968
  201934:	00200303 	.word	0x00200303
  201938:	00200306 	.word	0x00200306
  20193c:	00000000 	.word	0x00000000

00201940 <Vector60>:
OSAL_IRQ_HANDLER(STM32_EXTI2_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 2, pr);
  201940:	4a14      	ldr	r2, [pc, #80]	; (201994 <Vector60+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI2_HANDLER) {
  201942:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 2, pr);
  201944:	6953      	ldr	r3, [r2, #20]
  201946:	f003 0304 	and.w	r3, r3, #4
  20194a:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 2);
  20194c:	b123      	cbz	r3, 201958 <Vector60+0x18>
  20194e:	4a12      	ldr	r2, [pc, #72]	; (201998 <Vector60+0x58>)
  201950:	6913      	ldr	r3, [r2, #16]
  201952:	b10b      	cbz	r3, 201958 <Vector60+0x18>
  201954:	6950      	ldr	r0, [r2, #20]
  201956:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201958:	2320      	movs	r3, #32
  20195a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20195e:	4b0f      	ldr	r3, [pc, #60]	; (20199c <Vector60+0x5c>)
  201960:	685b      	ldr	r3, [r3, #4]
  201962:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201966:	d102      	bne.n	20196e <Vector60+0x2e>
  201968:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20196c:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20196e:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201972:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201976:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201978:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20197a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20197e:	4a08      	ldr	r2, [pc, #32]	; (2019a0 <Vector60+0x60>)
  201980:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201982:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201984:	6889      	ldr	r1, [r1, #8]
  201986:	6892      	ldr	r2, [r2, #8]
  201988:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20198a:	bf8c      	ite	hi
  20198c:	4a05      	ldrhi	r2, [pc, #20]	; (2019a4 <Vector60+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20198e:	4a06      	ldrls	r2, [pc, #24]	; (2019a8 <Vector60+0x68>)
  201990:	619a      	str	r2, [r3, #24]
  201992:	bd08      	pop	{r3, pc}
  201994:	40013c00 	.word	0x40013c00
  201998:	200008e8 	.word	0x200008e8
  20199c:	e000ed00 	.word	0xe000ed00
  2019a0:	20000968 	.word	0x20000968
  2019a4:	00200303 	.word	0x00200303
  2019a8:	00200306 	.word	0x00200306
  2019ac:	00000000 	.word	0x00000000

002019b0 <Vector64>:
OSAL_IRQ_HANDLER(STM32_EXTI3_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 3, pr);
  2019b0:	4a14      	ldr	r2, [pc, #80]	; (201a04 <Vector64+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI3_HANDLER) {
  2019b2:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 3, pr);
  2019b4:	6953      	ldr	r3, [r2, #20]
  2019b6:	f003 0308 	and.w	r3, r3, #8
  2019ba:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 3);
  2019bc:	b123      	cbz	r3, 2019c8 <Vector64+0x18>
  2019be:	4a12      	ldr	r2, [pc, #72]	; (201a08 <Vector64+0x58>)
  2019c0:	6993      	ldr	r3, [r2, #24]
  2019c2:	b10b      	cbz	r3, 2019c8 <Vector64+0x18>
  2019c4:	69d0      	ldr	r0, [r2, #28]
  2019c6:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2019c8:	2320      	movs	r3, #32
  2019ca:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2019ce:	4b0f      	ldr	r3, [pc, #60]	; (201a0c <Vector64+0x5c>)
  2019d0:	685b      	ldr	r3, [r3, #4]
  2019d2:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2019d6:	d102      	bne.n	2019de <Vector64+0x2e>
  2019d8:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2019dc:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2019de:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2019e2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2019e6:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2019e8:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2019ea:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2019ee:	4a08      	ldr	r2, [pc, #32]	; (201a10 <Vector64+0x60>)
  2019f0:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2019f2:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2019f4:	6889      	ldr	r1, [r1, #8]
  2019f6:	6892      	ldr	r2, [r2, #8]
  2019f8:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2019fa:	bf8c      	ite	hi
  2019fc:	4a05      	ldrhi	r2, [pc, #20]	; (201a14 <Vector64+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2019fe:	4a06      	ldrls	r2, [pc, #24]	; (201a18 <Vector64+0x68>)
  201a00:	619a      	str	r2, [r3, #24]
  201a02:	bd08      	pop	{r3, pc}
  201a04:	40013c00 	.word	0x40013c00
  201a08:	200008e8 	.word	0x200008e8
  201a0c:	e000ed00 	.word	0xe000ed00
  201a10:	20000968 	.word	0x20000968
  201a14:	00200303 	.word	0x00200303
  201a18:	00200306 	.word	0x00200306
  201a1c:	00000000 	.word	0x00000000

00201a20 <Vector68>:
OSAL_IRQ_HANDLER(STM32_EXTI4_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 4, pr);
  201a20:	4a14      	ldr	r2, [pc, #80]	; (201a74 <Vector68+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI4_HANDLER) {
  201a22:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 4, pr);
  201a24:	6953      	ldr	r3, [r2, #20]
  201a26:	f003 0310 	and.w	r3, r3, #16
  201a2a:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 4);
  201a2c:	b123      	cbz	r3, 201a38 <Vector68+0x18>
  201a2e:	4a12      	ldr	r2, [pc, #72]	; (201a78 <Vector68+0x58>)
  201a30:	6a13      	ldr	r3, [r2, #32]
  201a32:	b10b      	cbz	r3, 201a38 <Vector68+0x18>
  201a34:	6a50      	ldr	r0, [r2, #36]	; 0x24
  201a36:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201a38:	2320      	movs	r3, #32
  201a3a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  201a3e:	4b0f      	ldr	r3, [pc, #60]	; (201a7c <Vector68+0x5c>)
  201a40:	685b      	ldr	r3, [r3, #4]
  201a42:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201a46:	d102      	bne.n	201a4e <Vector68+0x2e>
  201a48:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  201a4c:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  201a4e:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201a52:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201a56:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201a58:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  201a5a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  201a5e:	4a08      	ldr	r2, [pc, #32]	; (201a80 <Vector68+0x60>)
  201a60:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201a62:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201a64:	6889      	ldr	r1, [r1, #8]
  201a66:	6892      	ldr	r2, [r2, #8]
  201a68:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  201a6a:	bf8c      	ite	hi
  201a6c:	4a05      	ldrhi	r2, [pc, #20]	; (201a84 <Vector68+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  201a6e:	4a06      	ldrls	r2, [pc, #24]	; (201a88 <Vector68+0x68>)
  201a70:	619a      	str	r2, [r3, #24]
  201a72:	bd08      	pop	{r3, pc}
  201a74:	40013c00 	.word	0x40013c00
  201a78:	200008e8 	.word	0x200008e8
  201a7c:	e000ed00 	.word	0xe000ed00
  201a80:	20000968 	.word	0x20000968
  201a84:	00200303 	.word	0x00200303
  201a88:	00200306 	.word	0x00200306
  201a8c:	00000000 	.word	0x00000000

00201a90 <Vector9C>:
OSAL_IRQ_HANDLER(STM32_EXTI5_9_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1((1U << 5) | (1U << 6) | (1U << 7) | (1U << 8) |
  201a90:	4b16      	ldr	r3, [pc, #88]	; (201aec <Vector9C+0x5c>)
OSAL_IRQ_HANDLER(STM32_EXTI5_9_HANDLER) {
  201a92:	b510      	push	{r4, lr}
  extiGetAndClearGroup1((1U << 5) | (1U << 6) | (1U << 7) | (1U << 8) |
  201a94:	695c      	ldr	r4, [r3, #20]
  201a96:	f404 7278 	and.w	r2, r4, #992	; 0x3e0
  201a9a:	615a      	str	r2, [r3, #20]
                        (1U << 9), pr);

  exti_serve_irq(pr, 5);
  201a9c:	06a3      	lsls	r3, r4, #26
  201a9e:	d504      	bpl.n	201aaa <Vector9C+0x1a>
  201aa0:	4a13      	ldr	r2, [pc, #76]	; (201af0 <Vector9C+0x60>)
  201aa2:	6a93      	ldr	r3, [r2, #40]	; 0x28
  201aa4:	b10b      	cbz	r3, 201aaa <Vector9C+0x1a>
  201aa6:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  201aa8:	4798      	blx	r3
  exti_serve_irq(pr, 6);
  201aaa:	0660      	lsls	r0, r4, #25
  201aac:	d504      	bpl.n	201ab8 <Vector9C+0x28>
  201aae:	4a10      	ldr	r2, [pc, #64]	; (201af0 <Vector9C+0x60>)
  201ab0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  201ab2:	b10b      	cbz	r3, 201ab8 <Vector9C+0x28>
  201ab4:	6b50      	ldr	r0, [r2, #52]	; 0x34
  201ab6:	4798      	blx	r3
  exti_serve_irq(pr, 7);
  201ab8:	0621      	lsls	r1, r4, #24
  201aba:	d504      	bpl.n	201ac6 <Vector9C+0x36>
  201abc:	4a0c      	ldr	r2, [pc, #48]	; (201af0 <Vector9C+0x60>)
  201abe:	6b93      	ldr	r3, [r2, #56]	; 0x38
  201ac0:	b10b      	cbz	r3, 201ac6 <Vector9C+0x36>
  201ac2:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
  201ac4:	4798      	blx	r3
  exti_serve_irq(pr, 8);
  201ac6:	05e2      	lsls	r2, r4, #23
  201ac8:	d504      	bpl.n	201ad4 <Vector9C+0x44>
  201aca:	4a09      	ldr	r2, [pc, #36]	; (201af0 <Vector9C+0x60>)
  201acc:	6c13      	ldr	r3, [r2, #64]	; 0x40
  201ace:	b10b      	cbz	r3, 201ad4 <Vector9C+0x44>
  201ad0:	6c50      	ldr	r0, [r2, #68]	; 0x44
  201ad2:	4798      	blx	r3
  exti_serve_irq(pr, 9);
  201ad4:	05a3      	lsls	r3, r4, #22
  201ad6:	d504      	bpl.n	201ae2 <Vector9C+0x52>
  201ad8:	4a05      	ldr	r2, [pc, #20]	; (201af0 <Vector9C+0x60>)
  201ada:	6c93      	ldr	r3, [r2, #72]	; 0x48
  201adc:	b10b      	cbz	r3, 201ae2 <Vector9C+0x52>
  201ade:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
  201ae0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
}
  201ae2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  201ae6:	f7fe bc6b 	b.w	2003c0 <_port_irq_epilogue>
  201aea:	bf00      	nop
  201aec:	40013c00 	.word	0x40013c00
  201af0:	200008e8 	.word	0x200008e8
	...

00201b00 <VectorE0>:
OSAL_IRQ_HANDLER(STM32_EXTI10_15_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1((1U << 10) | (1U << 11) | (1U << 12) | (1U << 13) |
  201b00:	4b19      	ldr	r3, [pc, #100]	; (201b68 <VectorE0+0x68>)
OSAL_IRQ_HANDLER(STM32_EXTI10_15_HANDLER) {
  201b02:	b510      	push	{r4, lr}
  extiGetAndClearGroup1((1U << 10) | (1U << 11) | (1U << 12) | (1U << 13) |
  201b04:	695c      	ldr	r4, [r3, #20]
  201b06:	f404 427c 	and.w	r2, r4, #64512	; 0xfc00
  201b0a:	615a      	str	r2, [r3, #20]
                        (1U << 14) | (1U << 15), pr);

  exti_serve_irq(pr, 10);
  201b0c:	0562      	lsls	r2, r4, #21
  201b0e:	d504      	bpl.n	201b1a <VectorE0+0x1a>
  201b10:	4a16      	ldr	r2, [pc, #88]	; (201b6c <VectorE0+0x6c>)
  201b12:	6d13      	ldr	r3, [r2, #80]	; 0x50
  201b14:	b10b      	cbz	r3, 201b1a <VectorE0+0x1a>
  201b16:	6d50      	ldr	r0, [r2, #84]	; 0x54
  201b18:	4798      	blx	r3
  exti_serve_irq(pr, 11);
  201b1a:	0523      	lsls	r3, r4, #20
  201b1c:	d504      	bpl.n	201b28 <VectorE0+0x28>
  201b1e:	4a13      	ldr	r2, [pc, #76]	; (201b6c <VectorE0+0x6c>)
  201b20:	6d93      	ldr	r3, [r2, #88]	; 0x58
  201b22:	b10b      	cbz	r3, 201b28 <VectorE0+0x28>
  201b24:	6dd0      	ldr	r0, [r2, #92]	; 0x5c
  201b26:	4798      	blx	r3
  exti_serve_irq(pr, 12);
  201b28:	04e0      	lsls	r0, r4, #19
  201b2a:	d504      	bpl.n	201b36 <VectorE0+0x36>
  201b2c:	4a0f      	ldr	r2, [pc, #60]	; (201b6c <VectorE0+0x6c>)
  201b2e:	6e13      	ldr	r3, [r2, #96]	; 0x60
  201b30:	b10b      	cbz	r3, 201b36 <VectorE0+0x36>
  201b32:	6e50      	ldr	r0, [r2, #100]	; 0x64
  201b34:	4798      	blx	r3
  exti_serve_irq(pr, 13);
  201b36:	04a1      	lsls	r1, r4, #18
  201b38:	d504      	bpl.n	201b44 <VectorE0+0x44>
  201b3a:	4a0c      	ldr	r2, [pc, #48]	; (201b6c <VectorE0+0x6c>)
  201b3c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  201b3e:	b10b      	cbz	r3, 201b44 <VectorE0+0x44>
  201b40:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
  201b42:	4798      	blx	r3
  exti_serve_irq(pr, 14);
  201b44:	0462      	lsls	r2, r4, #17
  201b46:	d504      	bpl.n	201b52 <VectorE0+0x52>
  201b48:	4a08      	ldr	r2, [pc, #32]	; (201b6c <VectorE0+0x6c>)
  201b4a:	6f13      	ldr	r3, [r2, #112]	; 0x70
  201b4c:	b10b      	cbz	r3, 201b52 <VectorE0+0x52>
  201b4e:	6f50      	ldr	r0, [r2, #116]	; 0x74
  201b50:	4798      	blx	r3
  exti_serve_irq(pr, 15);
  201b52:	0423      	lsls	r3, r4, #16
  201b54:	d504      	bpl.n	201b60 <VectorE0+0x60>
  201b56:	4a05      	ldr	r2, [pc, #20]	; (201b6c <VectorE0+0x6c>)
  201b58:	6f93      	ldr	r3, [r2, #120]	; 0x78
  201b5a:	b10b      	cbz	r3, 201b60 <VectorE0+0x60>
  201b5c:	6fd0      	ldr	r0, [r2, #124]	; 0x7c
  201b5e:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
}
  201b60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  201b64:	f7fe bc2c 	b.w	2003c0 <_port_irq_epilogue>
  201b68:	40013c00 	.word	0x40013c00
  201b6c:	200008e8 	.word	0x200008e8

00201b70 <VectorDC>:
/**
 * @brief   USART3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART3_HANDLER) {
  201b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
  USART_TypeDef *u = sdp->usart;
  201b74:	4c7f      	ldr	r4, [pc, #508]	; (201d74 <VectorDC+0x204>)
  201b76:	f8d4 8054 	ldr.w	r8, [r4, #84]	; 0x54
  uint32_t cr1 = u->CR1;
  201b7a:	f8d8 5000 	ldr.w	r5, [r8]
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
  201b7e:	f8d8 601c 	ldr.w	r6, [r8, #28]
  u->ICR = isr;

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
  201b82:	0731      	lsls	r1, r6, #28
  u->ICR = isr;
  201b84:	f8c8 6020 	str.w	r6, [r8, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
  201b88:	f040 80ba 	bne.w	201d00 <VectorDC+0x190>
    set_error(sdp, isr);

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
  201b8c:	05f1      	lsls	r1, r6, #23
  201b8e:	f100 80ac 	bmi.w	201cea <VectorDC+0x17a>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
  201b92:	06b2      	lsls	r2, r6, #26
  201b94:	d53a      	bpl.n	201c0c <VectorDC+0x9c>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201b96:	2720      	movs	r7, #32
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  if (ch_queue_notempty(&tqp->queue)) {
  201b98:	f8df a1dc 	ldr.w	sl, [pc, #476]	; 201d78 <VectorDC+0x208>

  tp = (thread_t *)ch_queue_fifo_remove(&tqp->queue);

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
  201b9c:	f04f 0900 	mov.w	r9, #0
  201ba0:	f387 8811 	msr	BASEPRI, r7
    osalSysLockFromISR();
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
  201ba4:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
  201ba8:	f894 605c 	ldrb.w	r6, [r4, #92]	; 0x5c
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
  201bac:	6963      	ldr	r3, [r4, #20]
  201bae:	4016      	ands	r6, r2
  201bb0:	2b00      	cmp	r3, #0
  201bb2:	d072      	beq.n	201c9a <VectorDC+0x12a>
  if (!iqIsFullI(iqp)) {
  201bb4:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
  201bb8:	429a      	cmp	r2, r3
  201bba:	d075      	beq.n	201ca8 <VectorDC+0x138>
    iqp->q_counter++;
  201bbc:	6963      	ldr	r3, [r4, #20]
    *iqp->q_wrptr++ = b;
  201bbe:	1c51      	adds	r1, r2, #1
    iqp->q_counter++;
  201bc0:	3301      	adds	r3, #1
    *iqp->q_wrptr++ = b;
  201bc2:	6221      	str	r1, [r4, #32]
    iqp->q_counter++;
  201bc4:	6163      	str	r3, [r4, #20]
    *iqp->q_wrptr++ = b;
  201bc6:	7016      	strb	r6, [r2, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
  201bc8:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
  201bcc:	429a      	cmp	r2, r3
  201bce:	d301      	bcc.n	201bd4 <VectorDC+0x64>
      iqp->q_wrptr = iqp->q_buffer;
  201bd0:	69a3      	ldr	r3, [r4, #24]
  201bd2:	6223      	str	r3, [r4, #32]
  return (bool)(qp->next != qp);
  201bd4:	68e1      	ldr	r1, [r4, #12]
  201bd6:	4551      	cmp	r1, sl
  201bd8:	d012      	beq.n	201c00 <VectorDC+0x90>
  qp->next       = p->next;
  201bda:	680a      	ldr	r2, [r1, #0]
  } while (pqp->prio >= p->prio);
  201bdc:	4b67      	ldr	r3, [pc, #412]	; (201d7c <VectorDC+0x20c>)
  201bde:	6888      	ldr	r0, [r1, #8]
  qp->next       = p->next;
  201be0:	60e2      	str	r2, [r4, #12]
  qp->next->prev = qp;
  201be2:	f8c2 a004 	str.w	sl, [r2, #4]
  201be6:	f8c1 9024 	str.w	r9, [r1, #36]	; 0x24
  tp->state = CH_STATE_READY;
  201bea:	f881 9020 	strb.w	r9, [r1, #32]
    pqp = pqp->next;
  201bee:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  201bf0:	689a      	ldr	r2, [r3, #8]
  201bf2:	4282      	cmp	r2, r0
  201bf4:	d2fb      	bcs.n	201bee <VectorDC+0x7e>
  p->prev       = pqp->prev;
  201bf6:	685a      	ldr	r2, [r3, #4]
  201bf8:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  201bfc:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  201bfe:	6059      	str	r1, [r3, #4]
  201c00:	f389 8811 	msr	BASEPRI, r9
    osalSysUnlockFromISR();

    isr = u->ISR;
  201c04:	f8d8 601c 	ldr.w	r6, [r8, #28]
  while (isr & USART_ISR_RXNE) {
  201c08:	06b3      	lsls	r3, r6, #26
  201c0a:	d4c9      	bmi.n	201ba0 <VectorDC+0x30>
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
  201c0c:	062f      	lsls	r7, r5, #24
  201c0e:	d534      	bpl.n	201c7a <VectorDC+0x10a>
    while (isr & USART_ISR_TXE) {
  201c10:	0630      	lsls	r0, r6, #24
  201c12:	d532      	bpl.n	201c7a <VectorDC+0x10a>
  201c14:	f04f 0e20 	mov.w	lr, #32
  201c18:	f8df c164 	ldr.w	ip, [pc, #356]	; 201d80 <VectorDC+0x210>
  201c1c:	2700      	movs	r7, #0
  201c1e:	f38e 8811 	msr	BASEPRI, lr
  if (!oqIsEmptyI(oqp)) {
  201c22:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
  201c26:	429a      	cmp	r2, r3
  201c28:	d051      	beq.n	201cce <VectorDC+0x15e>
    oqp->q_counter++;
  201c2a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    b = *oqp->q_rdptr++;
  201c2c:	1c58      	adds	r0, r3, #1
    if (oqp->q_rdptr >= oqp->q_top) {
  201c2e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    oqp->q_counter++;
  201c30:	3101      	adds	r1, #1
    b = *oqp->q_rdptr++;
  201c32:	64a0      	str	r0, [r4, #72]	; 0x48
    if (oqp->q_rdptr >= oqp->q_top) {
  201c34:	4290      	cmp	r0, r2
    oqp->q_counter++;
  201c36:	63a1      	str	r1, [r4, #56]	; 0x38
    b = *oqp->q_rdptr++;
  201c38:	781e      	ldrb	r6, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
  201c3a:	d301      	bcc.n	201c40 <VectorDC+0xd0>
      oqp->q_rdptr = oqp->q_buffer;
  201c3c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  201c3e:	64a3      	str	r3, [r4, #72]	; 0x48
  return (bool)(qp->next != qp);
  201c40:	6b21      	ldr	r1, [r4, #48]	; 0x30
  201c42:	4561      	cmp	r1, ip
  201c44:	d011      	beq.n	201c6a <VectorDC+0xfa>
  qp->next       = p->next;
  201c46:	680b      	ldr	r3, [r1, #0]
  } while (pqp->prio >= p->prio);
  201c48:	6888      	ldr	r0, [r1, #8]
  qp->next       = p->next;
  201c4a:	6323      	str	r3, [r4, #48]	; 0x30
  qp->next->prev = qp;
  201c4c:	f8c3 c004 	str.w	ip, [r3, #4]
  } while (pqp->prio >= p->prio);
  201c50:	4b4a      	ldr	r3, [pc, #296]	; (201d7c <VectorDC+0x20c>)
  201c52:	624f      	str	r7, [r1, #36]	; 0x24
  201c54:	f881 7020 	strb.w	r7, [r1, #32]
    pqp = pqp->next;
  201c58:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  201c5a:	689a      	ldr	r2, [r3, #8]
  201c5c:	4282      	cmp	r2, r0
  201c5e:	d2fb      	bcs.n	201c58 <VectorDC+0xe8>
  p->prev       = pqp->prev;
  201c60:	685a      	ldr	r2, [r3, #4]
  201c62:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  201c66:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  201c68:	6059      	str	r1, [r3, #4]
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
        u->CR1 = cr1 & ~USART_CR1_TXEIE;
        osalSysUnlockFromISR();
        break;
      }
      u->TDR = b;
  201c6a:	f8c8 6028 	str.w	r6, [r8, #40]	; 0x28
  201c6e:	f387 8811 	msr	BASEPRI, r7
      osalSysUnlockFromISR();

      isr = u->ISR;
  201c72:	f8d8 601c 	ldr.w	r6, [r8, #28]
    while (isr & USART_ISR_TXE) {
  201c76:	0633      	lsls	r3, r6, #24
  201c78:	d4d1      	bmi.n	201c1e <VectorDC+0xae>
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
  201c7a:	0669      	lsls	r1, r5, #25
  201c7c:	d501      	bpl.n	201c82 <VectorDC+0x112>
  201c7e:	0672      	lsls	r2, r6, #25
  201c80:	d41a      	bmi.n	201cb8 <VectorDC+0x148>
  201c82:	2320      	movs	r3, #32
  201c84:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  201c88:	4b3e      	ldr	r3, [pc, #248]	; (201d84 <VectorDC+0x214>)
  201c8a:	685b      	ldr	r3, [r3, #4]
  201c8c:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201c90:	d150      	bne.n	201d34 <VectorDC+0x1c4>
  201c92:	f383 8811 	msr	BASEPRI, r3
  uart_lld_serve_interrupt(&UARTD3);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  201c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
  201c9a:	2004      	movs	r0, #4
  201c9c:	f7fe ff90 	bl	200bc0 <chEvtBroadcastFlagsI.constprop.0>
  if (!iqIsFullI(iqp)) {
  201ca0:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
  201ca4:	429a      	cmp	r2, r3
  201ca6:	d189      	bne.n	201bbc <VectorDC+0x4c>
  201ca8:	6963      	ldr	r3, [r4, #20]
  201caa:	2b00      	cmp	r3, #0
  201cac:	d086      	beq.n	201bbc <VectorDC+0x4c>
  201cae:	f44f 6080 	mov.w	r0, #1024	; 0x400
  201cb2:	f7fe ff85 	bl	200bc0 <chEvtBroadcastFlagsI.constprop.0>
}
  201cb6:	e7a3      	b.n	201c00 <VectorDC+0x90>
  201cb8:	2320      	movs	r3, #32
  201cba:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue)) {
  201cbe:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
  201cc2:	429a      	cmp	r2, r3
  201cc4:	d04a      	beq.n	201d5c <VectorDC+0x1ec>
  201cc6:	2300      	movs	r3, #0
  201cc8:	f383 8811 	msr	BASEPRI, r3
}
  201ccc:	e7d9      	b.n	201c82 <VectorDC+0x112>
  if (!oqIsEmptyI(oqp)) {
  201cce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  201cd0:	2a00      	cmp	r2, #0
  201cd2:	d0aa      	beq.n	201c2a <VectorDC+0xba>
  chEvtBroadcastFlagsI(esp, flags);
  201cd4:	2008      	movs	r0, #8
  201cd6:	f7fe ff73 	bl	200bc0 <chEvtBroadcastFlagsI.constprop.0>
        u->CR1 = cr1 & ~USART_CR1_TXEIE;
  201cda:	f025 0380 	bic.w	r3, r5, #128	; 0x80
  201cde:	f8c8 3000 	str.w	r3, [r8]
  201ce2:	2300      	movs	r3, #0
  201ce4:	f383 8811 	msr	BASEPRI, r3
}
  201ce8:	e7c7      	b.n	201c7a <VectorDC+0x10a>
  201cea:	2320      	movs	r3, #32
  201cec:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
  201cf0:	f44f 7000 	mov.w	r0, #512	; 0x200
  201cf4:	f7fe ff64 	bl	200bc0 <chEvtBroadcastFlagsI.constprop.0>
  201cf8:	2300      	movs	r3, #0
  201cfa:	f383 8811 	msr	BASEPRI, r3
}
  201cfe:	e748      	b.n	201b92 <VectorDC+0x22>
    sts |= SD_OVERRUN_ERROR;
  201d00:	f016 0008 	ands.w	r0, r6, #8
  201d04:	bf18      	it	ne
  201d06:	2080      	movne	r0, #128	; 0x80
  if (isr & USART_ISR_PE)
  201d08:	07f2      	lsls	r2, r6, #31
    sts |= SD_PARITY_ERROR;
  201d0a:	bf48      	it	mi
  201d0c:	f040 0020 	orrmi.w	r0, r0, #32
  if (isr & USART_ISR_FE)
  201d10:	07b3      	lsls	r3, r6, #30
  201d12:	f04f 0320 	mov.w	r3, #32
    sts |= SD_FRAMING_ERROR;
  201d16:	bf48      	it	mi
  201d18:	f040 0040 	orrmi.w	r0, r0, #64	; 0x40
  if (isr & USART_ISR_NE)
  201d1c:	0777      	lsls	r7, r6, #29
    sts |= SD_NOISE_ERROR;
  201d1e:	bf48      	it	mi
  201d20:	f440 7080 	orrmi.w	r0, r0, #256	; 0x100
  201d24:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
  201d28:	f7fe ff4a 	bl	200bc0 <chEvtBroadcastFlagsI.constprop.0>
  201d2c:	2300      	movs	r3, #0
  201d2e:	f383 8811 	msr	BASEPRI, r3
}
  201d32:	e72b      	b.n	201b8c <VectorDC+0x1c>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  201d34:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201d38:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201d3c:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201d3e:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  201d40:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  201d44:	4a0d      	ldr	r2, [pc, #52]	; (201d7c <VectorDC+0x20c>)
  201d46:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201d48:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201d4a:	6889      	ldr	r1, [r1, #8]
  201d4c:	6892      	ldr	r2, [r2, #8]
  201d4e:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  201d50:	bf8c      	ite	hi
  201d52:	4a0d      	ldrhi	r2, [pc, #52]	; (201d88 <VectorDC+0x218>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  201d54:	4a0d      	ldrls	r2, [pc, #52]	; (201d8c <VectorDC+0x21c>)
  201d56:	619a      	str	r2, [r3, #24]
  201d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (oqIsEmptyI(&sdp->oqueue)) {
  201d5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  201d5e:	2b00      	cmp	r3, #0
  201d60:	d0b1      	beq.n	201cc6 <VectorDC+0x156>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
      u->CR1 = cr1 & ~USART_CR1_TCIE;
  201d62:	f025 0540 	bic.w	r5, r5, #64	; 0x40
  201d66:	2010      	movs	r0, #16
  201d68:	f7fe ff2a 	bl	200bc0 <chEvtBroadcastFlagsI.constprop.0>
  201d6c:	f8c8 5000 	str.w	r5, [r8]
  201d70:	e7a9      	b.n	201cc6 <VectorDC+0x156>
  201d72:	bf00      	nop
  201d74:	20000858 	.word	0x20000858
  201d78:	20000864 	.word	0x20000864
  201d7c:	20000968 	.word	0x20000968
  201d80:	20000888 	.word	0x20000888
  201d84:	e000ed00 	.word	0xe000ed00
  201d88:	00200303 	.word	0x00200303
  201d8c:	00200306 	.word	0x00200306

00201d90 <VectorA0>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201d90:	2320      	movs	r3, #32
  201d92:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  201d96:	4b0d      	ldr	r3, [pc, #52]	; (201dcc <VectorA0+0x3c>)
  201d98:	685b      	ldr	r3, [r3, #4]
  201d9a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201d9e:	d102      	bne.n	201da6 <VectorA0+0x16>
  201da0:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  201da4:	4770      	bx	lr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  201da6:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201daa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201dae:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201db0:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  201db2:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  201db6:	4a06      	ldr	r2, [pc, #24]	; (201dd0 <VectorA0+0x40>)
  201db8:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201dba:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201dbc:	6889      	ldr	r1, [r1, #8]
  201dbe:	6892      	ldr	r2, [r2, #8]
  201dc0:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  201dc2:	bf8c      	ite	hi
  201dc4:	4a03      	ldrhi	r2, [pc, #12]	; (201dd4 <VectorA0+0x44>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  201dc6:	4a04      	ldrls	r2, [pc, #16]	; (201dd8 <VectorA0+0x48>)
  201dc8:	619a      	str	r2, [r3, #24]
  201dca:	4770      	bx	lr
  201dcc:	e000ed00 	.word	0xe000ed00
  201dd0:	20000968 	.word	0x20000968
  201dd4:	00200303 	.word	0x00200303
  201dd8:	00200306 	.word	0x00200306
  201ddc:	00000000 	.word	0x00000000

00201de0 <VectorA4>:
/**
 * @brief   TIM1-UP, TIM10 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM1_UP_TIM10_HANDLER) {
  201de0:	b508      	push	{r3, lr}
  icu_lld_serve_interrupt(&ICUD10);
#endif
#endif
#if HAL_USE_PWM
#if STM32_PWM_USE_TIM1
  pwm_lld_serve_interrupt(&PWMD1);
  201de2:	f7fe feb5 	bl	200b50 <pwm_lld_serve_interrupt.constprop.0>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201de6:	2320      	movs	r3, #32
  201de8:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  201dec:	4b0d      	ldr	r3, [pc, #52]	; (201e24 <VectorA4+0x44>)
  201dee:	685b      	ldr	r3, [r3, #4]
  201df0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201df4:	d102      	bne.n	201dfc <VectorA4+0x1c>
  201df6:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  201dfa:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  201dfc:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201e00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201e04:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201e06:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  201e08:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  201e0c:	4a06      	ldr	r2, [pc, #24]	; (201e28 <VectorA4+0x48>)
  201e0e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201e10:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201e12:	6889      	ldr	r1, [r1, #8]
  201e14:	6892      	ldr	r2, [r2, #8]
  201e16:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  201e18:	bf8c      	ite	hi
  201e1a:	4a04      	ldrhi	r2, [pc, #16]	; (201e2c <VectorA4+0x4c>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  201e1c:	4a04      	ldrls	r2, [pc, #16]	; (201e30 <VectorA4+0x50>)
  201e1e:	619a      	str	r2, [r3, #24]
  201e20:	bd08      	pop	{r3, pc}
  201e22:	bf00      	nop
  201e24:	e000ed00 	.word	0xe000ed00
  201e28:	20000968 	.word	0x20000968
  201e2c:	00200303 	.word	0x00200303
  201e30:	00200306 	.word	0x00200306
	...

00201e40 <VectorA8>:
  201e40:	2320      	movs	r3, #32
  201e42:	f383 8811 	msr	BASEPRI, r3
  201e46:	4b0d      	ldr	r3, [pc, #52]	; (201e7c <VectorA8+0x3c>)
  201e48:	685b      	ldr	r3, [r3, #4]
  201e4a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201e4e:	d102      	bne.n	201e56 <VectorA8+0x16>
  201e50:	f383 8811 	msr	BASEPRI, r3
  201e54:	4770      	bx	lr
  201e56:	f3ef 8309 	mrs	r3, PSP
  201e5a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  201e5e:	3b20      	subs	r3, #32
  201e60:	61da      	str	r2, [r3, #28]
  201e62:	f383 8809 	msr	PSP, r3
  201e66:	4a06      	ldr	r2, [pc, #24]	; (201e80 <VectorA8+0x40>)
  201e68:	6811      	ldr	r1, [r2, #0]
  201e6a:	6992      	ldr	r2, [r2, #24]
  201e6c:	6889      	ldr	r1, [r1, #8]
  201e6e:	6892      	ldr	r2, [r2, #8]
  201e70:	4291      	cmp	r1, r2
  201e72:	bf8c      	ite	hi
  201e74:	4a03      	ldrhi	r2, [pc, #12]	; (201e84 <VectorA8+0x44>)
  201e76:	4a04      	ldrls	r2, [pc, #16]	; (201e88 <VectorA8+0x48>)
  201e78:	619a      	str	r2, [r3, #24]
  201e7a:	4770      	bx	lr
  201e7c:	e000ed00 	.word	0xe000ed00
  201e80:	20000968 	.word	0x20000968
  201e84:	00200303 	.word	0x00200303
  201e88:	00200306 	.word	0x00200306
  201e8c:	00000000 	.word	0x00000000

00201e90 <VectorAC>:
  201e90:	b508      	push	{r3, lr}
  201e92:	f7fe fe5d 	bl	200b50 <pwm_lld_serve_interrupt.constprop.0>
  201e96:	2320      	movs	r3, #32
  201e98:	f383 8811 	msr	BASEPRI, r3
  201e9c:	4b0d      	ldr	r3, [pc, #52]	; (201ed4 <VectorAC+0x44>)
  201e9e:	685b      	ldr	r3, [r3, #4]
  201ea0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201ea4:	d102      	bne.n	201eac <VectorAC+0x1c>
  201ea6:	f383 8811 	msr	BASEPRI, r3
  201eaa:	bd08      	pop	{r3, pc}
  201eac:	f3ef 8309 	mrs	r3, PSP
  201eb0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  201eb4:	3b20      	subs	r3, #32
  201eb6:	61da      	str	r2, [r3, #28]
  201eb8:	f383 8809 	msr	PSP, r3
  201ebc:	4a06      	ldr	r2, [pc, #24]	; (201ed8 <VectorAC+0x48>)
  201ebe:	6811      	ldr	r1, [r2, #0]
  201ec0:	6992      	ldr	r2, [r2, #24]
  201ec2:	6889      	ldr	r1, [r1, #8]
  201ec4:	6892      	ldr	r2, [r2, #8]
  201ec6:	4291      	cmp	r1, r2
  201ec8:	bf8c      	ite	hi
  201eca:	4a04      	ldrhi	r2, [pc, #16]	; (201edc <VectorAC+0x4c>)
  201ecc:	4a04      	ldrls	r2, [pc, #16]	; (201ee0 <VectorAC+0x50>)
  201ece:	619a      	str	r2, [r3, #24]
  201ed0:	bd08      	pop	{r3, pc}
  201ed2:	bf00      	nop
  201ed4:	e000ed00 	.word	0xe000ed00
  201ed8:	20000968 	.word	0x20000968
  201edc:	00200303 	.word	0x00200303
  201ee0:	00200306 	.word	0x00200306
	...

00201ef0 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
  201ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
  201ef4:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  201ef8:	6933      	ldr	r3, [r6, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
  201efa:	68f2      	ldr	r2, [r6, #12]
  201efc:	4013      	ands	r3, r2
  201efe:	b2da      	uxtb	r2, r3
  timp->SR = ~sr;

  if ((sr & TIM_SR_CC1IF) != 0U)
  201f00:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
  201f02:	ea6f 0202 	mvn.w	r2, r2
  201f06:	6132      	str	r2, [r6, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
  201f08:	d40b      	bmi.n	201f22 <VectorB0+0x32>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201f0a:	2320      	movs	r3, #32
  201f0c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  201f10:	4b2f      	ldr	r3, [pc, #188]	; (201fd0 <VectorB0+0xe0>)
  201f12:	685b      	ldr	r3, [r3, #4]
  201f14:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201f18:	d146      	bne.n	201fa8 <VectorB0+0xb8>
  201f1a:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  201f1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  201f22:	2320      	movs	r3, #32
  201f24:	f383 8811 	msr	BASEPRI, r3
  delta_list_t *dlp;
  systime_t now;
  sysinterval_t delta, nowdelta;

  /* Looping through timers.*/
  dlp = vtlp->dlist.next;
  201f28:	4c2a      	ldr	r4, [pc, #168]	; (201fd4 <VectorB0+0xe4>)
  return (systime_t)STM32_ST_TIM->CNT;
  201f2a:	6a70      	ldr	r0, [r6, #36]	; 0x24
  201f2c:	69e3      	ldr	r3, [r4, #28]
  while (true) {

    /* Getting the system time as reference.*/
    now = chVTGetSystemTimeX();
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
  201f2e:	f104 091c 	add.w	r9, r4, #28
  201f32:	6aa2      	ldr	r2, [r4, #40]	; 0x28

    /* The list scan is limited by the timers header having
       "vtlp->dlist.delta == (sysinterval_t)-1" which is
       greater than all deltas.*/
    if (nowdelta < dlp->delta) {
  201f34:	6899      	ldr	r1, [r3, #8]
  return (sysinterval_t)((systime_t)(end - start));
  201f36:	1a87      	subs	r7, r0, r2
  201f38:	42b9      	cmp	r1, r7
  201f3a:	d823      	bhi.n	201f84 <VectorB0+0x94>
      vtlp->dlist.next = dlp->next;

      /* Calling the associated function and then marking the timer as
         non active.*/
      fn = vtp->func;
      vtp->func = NULL;
  201f3c:	f04f 0800 	mov.w	r8, #0
  201f40:	2520      	movs	r5, #32
  201f42:	e00a      	b.n	201f5a <VectorB0+0x6a>
  201f44:	f388 8811 	msr	BASEPRI, r8
        port_timer_stop_alarm();
      }

      /* The callback is invoked outside the kernel critical zone.*/
      chSysUnlockFromISR();
      fn(vtp->par);
  201f48:	6918      	ldr	r0, [r3, #16]
  201f4a:	47d0      	blx	sl
  201f4c:	f385 8811 	msr	BASEPRI, r5
      chSysLockFromISR();

      /* Next element in the list.*/
      dlp = vtlp->dlist.next;
  201f50:	69e3      	ldr	r3, [r4, #28]
    }
    while (dlp->delta <= nowdelta);
  201f52:	6899      	ldr	r1, [r3, #8]
  201f54:	428f      	cmp	r7, r1
  201f56:	d310      	bcc.n	201f7a <VectorB0+0x8a>
      vtlp->lasttime += dlp->delta;
  201f58:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      dlp->next->prev = &vtlp->dlist;
  201f5a:	6818      	ldr	r0, [r3, #0]
      vtlp->lasttime += dlp->delta;
  201f5c:	440a      	add	r2, r1
      fn = vtp->func;
  201f5e:	f8d3 a00c 	ldr.w	sl, [r3, #12]
      nowdelta -= dlp->delta;
  201f62:	1a7f      	subs	r7, r7, r1
      if (is_vtlist_empty(&vtlp->dlist)) {
  201f64:	4548      	cmp	r0, r9
      vtlp->lasttime += dlp->delta;
  201f66:	62a2      	str	r2, [r4, #40]	; 0x28
      dlp->next->prev = &vtlp->dlist;
  201f68:	f8c0 9004 	str.w	r9, [r0, #4]
      vtlp->dlist.next = dlp->next;
  201f6c:	61e0      	str	r0, [r4, #28]
      vtp->func = NULL;
  201f6e:	f8c3 800c 	str.w	r8, [r3, #12]
      if (is_vtlist_empty(&vtlp->dlist)) {
  201f72:	d1e7      	bne.n	201f44 <VectorB0+0x54>
  STM32_ST_TIM->DIER = 0U;
  201f74:	f8c6 800c 	str.w	r8, [r6, #12]
}
  201f78:	e7e4      	b.n	201f44 <VectorB0+0x54>
  return (systime_t)STM32_ST_TIM->CNT;
  201f7a:	6a70      	ldr	r0, [r6, #36]	; 0x24
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
  201f7c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  201f7e:	1a87      	subs	r7, r0, r2
    if (nowdelta < dlp->delta) {
  201f80:	428f      	cmp	r7, r1
  201f82:	d2dd      	bcs.n	201f40 <VectorB0+0x50>
  }

  /* If the list is empty, nothing else to do.*/
  if (is_vtlist_empty(&vtlp->dlist)) {
  201f84:	454b      	cmp	r3, r9
  201f86:	d00b      	beq.n	201fa0 <VectorB0+0xb0>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtlp->dlist.next->delta -= nowdelta;
  201f88:	6899      	ldr	r1, [r3, #8]
  vtlp->lasttime += nowdelta;
  201f8a:	62a0      	str	r0, [r4, #40]	; 0x28
  vtlp->dlist.next->delta -= nowdelta;
  201f8c:	1a09      	subs	r1, r1, r0
  201f8e:	440a      	add	r2, r1
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
  201f90:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  return systime + (systime_t)interval;
  201f94:	2a02      	cmp	r2, #2
  201f96:	bf2c      	ite	cs
  201f98:	1880      	addcs	r0, r0, r2
  201f9a:	3002      	addcc	r0, #2
  201f9c:	609a      	str	r2, [r3, #8]
  201f9e:	6348      	str	r0, [r1, #52]	; 0x34
  201fa0:	2300      	movs	r3, #0
  201fa2:	f383 8811 	msr	BASEPRI, r3
}
  201fa6:	e7b0      	b.n	201f0a <VectorB0+0x1a>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  201fa8:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201fac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201fb0:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201fb2:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  201fb4:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  201fb8:	4a06      	ldr	r2, [pc, #24]	; (201fd4 <VectorB0+0xe4>)
  201fba:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201fbc:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201fbe:	6889      	ldr	r1, [r1, #8]
  201fc0:	6892      	ldr	r2, [r2, #8]
  201fc2:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  201fc4:	bf8c      	ite	hi
  201fc6:	4a04      	ldrhi	r2, [pc, #16]	; (201fd8 <VectorB0+0xe8>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  201fc8:	4a04      	ldrls	r2, [pc, #16]	; (201fdc <VectorB0+0xec>)
  201fca:	619a      	str	r2, [r3, #24]
  201fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  201fd0:	e000ed00 	.word	0xe000ed00
  201fd4:	20000968 	.word	0x20000968
  201fd8:	00200303 	.word	0x00200303
  201fdc:	00200306 	.word	0x00200306

00201fe0 <VectorB4>:
 * @notapi
 */
void gpt_lld_serve_interrupt(GPTDriver *gptp) {
  uint32_t sr;

  sr  = gptp->tim->SR;
  201fe0:	481f      	ldr	r0, [pc, #124]	; (202060 <VectorB4+0x80>)
  201fe2:	68c2      	ldr	r2, [r0, #12]
/**
 * @brief   TIM3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM3_HANDLER) {
  201fe4:	b508      	push	{r3, lr}
  201fe6:	6913      	ldr	r3, [r2, #16]
  sr &= gptp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  201fe8:	68d1      	ldr	r1, [r2, #12]
  201fea:	400b      	ands	r3, r1
  201fec:	b2d9      	uxtb	r1, r3
  gptp->tim->SR = ~sr;
  if ((sr & STM32_TIM_SR_UIF) != 0) {
  201fee:	07db      	lsls	r3, r3, #31
  gptp->tim->SR = ~sr;
  201ff0:	ea6f 0101 	mvn.w	r1, r1
  201ff4:	6111      	str	r1, [r2, #16]
  if ((sr & STM32_TIM_SR_UIF) != 0) {
  201ff6:	d507      	bpl.n	202008 <VectorB4+0x28>
    _gpt_isr_invoke_cb(gptp);
  201ff8:	7803      	ldrb	r3, [r0, #0]
  201ffa:	2b04      	cmp	r3, #4
  201ffc:	d022      	beq.n	202044 <VectorB4+0x64>
  201ffe:	6843      	ldr	r3, [r0, #4]
  202000:	685b      	ldr	r3, [r3, #4]
  202002:	b10b      	cbz	r3, 202008 <VectorB4+0x28>
  202004:	4816      	ldr	r0, [pc, #88]	; (202060 <VectorB4+0x80>)
  202006:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202008:	2320      	movs	r3, #32
  20200a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20200e:	4b15      	ldr	r3, [pc, #84]	; (202064 <VectorB4+0x84>)
  202010:	685b      	ldr	r3, [r3, #4]
  202012:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202016:	d102      	bne.n	20201e <VectorB4+0x3e>
  202018:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  20201c:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20201e:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202022:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202026:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202028:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20202a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20202e:	4a0e      	ldr	r2, [pc, #56]	; (202068 <VectorB4+0x88>)
  202030:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202032:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202034:	6889      	ldr	r1, [r1, #8]
  202036:	6892      	ldr	r2, [r2, #8]
  202038:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20203a:	bf8c      	ite	hi
  20203c:	4a0b      	ldrhi	r2, [pc, #44]	; (20206c <VectorB4+0x8c>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20203e:	4a0c      	ldrls	r2, [pc, #48]	; (202070 <VectorB4+0x90>)
  202040:	619a      	str	r2, [r3, #24]
  202042:	bd08      	pop	{r3, pc}
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  202044:	2300      	movs	r3, #0
    _gpt_isr_invoke_cb(gptp);
  202046:	2102      	movs	r1, #2
  202048:	7001      	strb	r1, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  20204a:	6013      	str	r3, [r2, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  20204c:	6113      	str	r3, [r2, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  20204e:	68d3      	ldr	r3, [r2, #12]
  202050:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
  202054:	60d3      	str	r3, [r2, #12]
    _gpt_isr_invoke_cb(gptp);
  202056:	6843      	ldr	r3, [r0, #4]
  202058:	685b      	ldr	r3, [r3, #4]
  20205a:	2b00      	cmp	r3, #0
  20205c:	d1d2      	bne.n	202004 <VectorB4+0x24>
  20205e:	e7d3      	b.n	202008 <VectorB4+0x28>
  202060:	20000800 	.word	0x20000800
  202064:	e000ed00 	.word	0xe000ed00
  202068:	20000968 	.word	0x20000968
  20206c:	00200303 	.word	0x00200303
  202070:	00200306 	.word	0x00200306
	...

00202080 <VectorB8>:
  sr  = gptp->tim->SR;
  202080:	481f      	ldr	r0, [pc, #124]	; (202100 <VectorB8+0x80>)
  202082:	68c2      	ldr	r2, [r0, #12]
/**
 * @brief   TIM4 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM4_HANDLER) {
  202084:	b508      	push	{r3, lr}
  202086:	6913      	ldr	r3, [r2, #16]
  sr &= gptp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  202088:	68d1      	ldr	r1, [r2, #12]
  20208a:	400b      	ands	r3, r1
  20208c:	b2d9      	uxtb	r1, r3
  if ((sr & STM32_TIM_SR_UIF) != 0) {
  20208e:	07db      	lsls	r3, r3, #31
  gptp->tim->SR = ~sr;
  202090:	ea6f 0101 	mvn.w	r1, r1
  202094:	6111      	str	r1, [r2, #16]
  if ((sr & STM32_TIM_SR_UIF) != 0) {
  202096:	d507      	bpl.n	2020a8 <VectorB8+0x28>
    _gpt_isr_invoke_cb(gptp);
  202098:	7803      	ldrb	r3, [r0, #0]
  20209a:	2b04      	cmp	r3, #4
  20209c:	d022      	beq.n	2020e4 <VectorB8+0x64>
  20209e:	6843      	ldr	r3, [r0, #4]
  2020a0:	685b      	ldr	r3, [r3, #4]
  2020a2:	b10b      	cbz	r3, 2020a8 <VectorB8+0x28>
  2020a4:	4816      	ldr	r0, [pc, #88]	; (202100 <VectorB8+0x80>)
  2020a6:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2020a8:	2320      	movs	r3, #32
  2020aa:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2020ae:	4b15      	ldr	r3, [pc, #84]	; (202104 <VectorB8+0x84>)
  2020b0:	685b      	ldr	r3, [r3, #4]
  2020b2:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2020b6:	d102      	bne.n	2020be <VectorB8+0x3e>
  2020b8:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  2020bc:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2020be:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2020c2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2020c6:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2020c8:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2020ca:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2020ce:	4a0e      	ldr	r2, [pc, #56]	; (202108 <VectorB8+0x88>)
  2020d0:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2020d2:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2020d4:	6889      	ldr	r1, [r1, #8]
  2020d6:	6892      	ldr	r2, [r2, #8]
  2020d8:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2020da:	bf8c      	ite	hi
  2020dc:	4a0b      	ldrhi	r2, [pc, #44]	; (20210c <VectorB8+0x8c>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2020de:	4a0c      	ldrls	r2, [pc, #48]	; (202110 <VectorB8+0x90>)
  2020e0:	619a      	str	r2, [r3, #24]
  2020e2:	bd08      	pop	{r3, pc}
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  2020e4:	2300      	movs	r3, #0
    _gpt_isr_invoke_cb(gptp);
  2020e6:	2102      	movs	r1, #2
  2020e8:	7001      	strb	r1, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  2020ea:	6013      	str	r3, [r2, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  2020ec:	6113      	str	r3, [r2, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  2020ee:	68d3      	ldr	r3, [r2, #12]
  2020f0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
  2020f4:	60d3      	str	r3, [r2, #12]
    _gpt_isr_invoke_cb(gptp);
  2020f6:	6843      	ldr	r3, [r0, #4]
  2020f8:	685b      	ldr	r3, [r3, #4]
  2020fa:	2b00      	cmp	r3, #0
  2020fc:	d1d2      	bne.n	2020a4 <VectorB8+0x24>
  2020fe:	e7d3      	b.n	2020a8 <VectorB8+0x28>
  202100:	20000810 	.word	0x20000810
  202104:	e000ed00 	.word	0xe000ed00
  202108:	20000968 	.word	0x20000968
  20210c:	00200303 	.word	0x00200303
  202110:	00200306 	.word	0x00200306
	...

00202120 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  202120:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
  202122:	4b14      	ldr	r3, [pc, #80]	; (202174 <Vector6C+0x54>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
  202124:	4814      	ldr	r0, [pc, #80]	; (202178 <Vector6C+0x58>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
  202126:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
  202128:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
  20212a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
  20212e:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
  202130:	b10a      	cbz	r2, 202136 <Vector6C+0x16>
    dma.streams[0].func(dma.streams[0].param, flags);
  202132:	6880      	ldr	r0, [r0, #8]
  202134:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202136:	2320      	movs	r3, #32
  202138:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20213c:	4b0f      	ldr	r3, [pc, #60]	; (20217c <Vector6C+0x5c>)
  20213e:	685b      	ldr	r3, [r3, #4]
  202140:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202144:	d102      	bne.n	20214c <Vector6C+0x2c>
  202146:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20214a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20214c:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202150:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202154:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202156:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202158:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20215c:	4a08      	ldr	r2, [pc, #32]	; (202180 <Vector6C+0x60>)
  20215e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202160:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202162:	6889      	ldr	r1, [r1, #8]
  202164:	6892      	ldr	r2, [r2, #8]
  202166:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202168:	bf8c      	ite	hi
  20216a:	4a06      	ldrhi	r2, [pc, #24]	; (202184 <Vector6C+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20216c:	4a06      	ldrls	r2, [pc, #24]	; (202188 <Vector6C+0x68>)
  20216e:	619a      	str	r2, [r3, #24]
  202170:	bd08      	pop	{r3, pc}
  202172:	bf00      	nop
  202174:	40026000 	.word	0x40026000
  202178:	20000b28 	.word	0x20000b28
  20217c:	e000ed00 	.word	0xe000ed00
  202180:	20000968 	.word	0x20000968
  202184:	00200303 	.word	0x00200303
  202188:	00200306 	.word	0x00200306
  20218c:	00000000 	.word	0x00000000

00202190 <Vector70>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202190:	4b15      	ldr	r3, [pc, #84]	; (2021e8 <Vector70+0x58>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
  202192:	4816      	ldr	r0, [pc, #88]	; (2021ec <Vector70+0x5c>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202194:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
  202196:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202198:	0989      	lsrs	r1, r1, #6
  20219a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  20219e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 6U;
  2021a0:	018c      	lsls	r4, r1, #6
  2021a2:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
  2021a4:	b10a      	cbz	r2, 2021aa <Vector70+0x1a>
    dma.streams[1].func(dma.streams[1].param, flags);
  2021a6:	6900      	ldr	r0, [r0, #16]
  2021a8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2021aa:	2320      	movs	r3, #32
  2021ac:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2021b0:	4b0f      	ldr	r3, [pc, #60]	; (2021f0 <Vector70+0x60>)
  2021b2:	685b      	ldr	r3, [r3, #4]
  2021b4:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2021b8:	d102      	bne.n	2021c0 <Vector70+0x30>
  2021ba:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2021be:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2021c0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2021c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2021c8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2021ca:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2021cc:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2021d0:	4a08      	ldr	r2, [pc, #32]	; (2021f4 <Vector70+0x64>)
  2021d2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2021d4:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2021d6:	6889      	ldr	r1, [r1, #8]
  2021d8:	6892      	ldr	r2, [r2, #8]
  2021da:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2021dc:	bf8c      	ite	hi
  2021de:	4a06      	ldrhi	r2, [pc, #24]	; (2021f8 <Vector70+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2021e0:	4a06      	ldrls	r2, [pc, #24]	; (2021fc <Vector70+0x6c>)
  2021e2:	619a      	str	r2, [r3, #24]
  2021e4:	bd10      	pop	{r4, pc}
  2021e6:	bf00      	nop
  2021e8:	40026000 	.word	0x40026000
  2021ec:	20000b28 	.word	0x20000b28
  2021f0:	e000ed00 	.word	0xe000ed00
  2021f4:	20000968 	.word	0x20000968
  2021f8:	00200303 	.word	0x00200303
  2021fc:	00200306 	.word	0x00200306

00202200 <Vector74>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202200:	4b15      	ldr	r3, [pc, #84]	; (202258 <Vector74+0x58>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
  202202:	4816      	ldr	r0, [pc, #88]	; (20225c <Vector74+0x5c>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202204:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
  202206:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202208:	0c09      	lsrs	r1, r1, #16
  20220a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  20220e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 16U;
  202210:	040c      	lsls	r4, r1, #16
  202212:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
  202214:	b10a      	cbz	r2, 20221a <Vector74+0x1a>
    dma.streams[2].func(dma.streams[2].param, flags);
  202216:	6980      	ldr	r0, [r0, #24]
  202218:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20221a:	2320      	movs	r3, #32
  20221c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202220:	4b0f      	ldr	r3, [pc, #60]	; (202260 <Vector74+0x60>)
  202222:	685b      	ldr	r3, [r3, #4]
  202224:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202228:	d102      	bne.n	202230 <Vector74+0x30>
  20222a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20222e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202230:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202234:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202238:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20223a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20223c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202240:	4a08      	ldr	r2, [pc, #32]	; (202264 <Vector74+0x64>)
  202242:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202244:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202246:	6889      	ldr	r1, [r1, #8]
  202248:	6892      	ldr	r2, [r2, #8]
  20224a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20224c:	bf8c      	ite	hi
  20224e:	4a06      	ldrhi	r2, [pc, #24]	; (202268 <Vector74+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202250:	4a06      	ldrls	r2, [pc, #24]	; (20226c <Vector74+0x6c>)
  202252:	619a      	str	r2, [r3, #24]
  202254:	bd10      	pop	{r4, pc}
  202256:	bf00      	nop
  202258:	40026000 	.word	0x40026000
  20225c:	20000b28 	.word	0x20000b28
  202260:	e000ed00 	.word	0xe000ed00
  202264:	20000968 	.word	0x20000968
  202268:	00200303 	.word	0x00200303
  20226c:	00200306 	.word	0x00200306

00202270 <Vector78>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202270:	4b15      	ldr	r3, [pc, #84]	; (2022c8 <Vector78+0x58>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
  202272:	4816      	ldr	r0, [pc, #88]	; (2022cc <Vector78+0x5c>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202274:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
  202276:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202278:	0d89      	lsrs	r1, r1, #22
  20227a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  20227e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 22U;
  202280:	058c      	lsls	r4, r1, #22
  202282:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
  202284:	b10a      	cbz	r2, 20228a <Vector78+0x1a>
    dma.streams[3].func(dma.streams[3].param, flags);
  202286:	6a00      	ldr	r0, [r0, #32]
  202288:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20228a:	2320      	movs	r3, #32
  20228c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202290:	4b0f      	ldr	r3, [pc, #60]	; (2022d0 <Vector78+0x60>)
  202292:	685b      	ldr	r3, [r3, #4]
  202294:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202298:	d102      	bne.n	2022a0 <Vector78+0x30>
  20229a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20229e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2022a0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2022a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2022a8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2022aa:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2022ac:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2022b0:	4a08      	ldr	r2, [pc, #32]	; (2022d4 <Vector78+0x64>)
  2022b2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2022b4:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2022b6:	6889      	ldr	r1, [r1, #8]
  2022b8:	6892      	ldr	r2, [r2, #8]
  2022ba:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2022bc:	bf8c      	ite	hi
  2022be:	4a06      	ldrhi	r2, [pc, #24]	; (2022d8 <Vector78+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2022c0:	4a06      	ldrls	r2, [pc, #24]	; (2022dc <Vector78+0x6c>)
  2022c2:	619a      	str	r2, [r3, #24]
  2022c4:	bd10      	pop	{r4, pc}
  2022c6:	bf00      	nop
  2022c8:	40026000 	.word	0x40026000
  2022cc:	20000b28 	.word	0x20000b28
  2022d0:	e000ed00 	.word	0xe000ed00
  2022d4:	20000968 	.word	0x20000968
  2022d8:	00200303 	.word	0x00200303
  2022dc:	00200306 	.word	0x00200306

002022e0 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  2022e0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
  2022e2:	4b14      	ldr	r3, [pc, #80]	; (202334 <Vector7C+0x54>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
  2022e4:	4814      	ldr	r0, [pc, #80]	; (202338 <Vector7C+0x58>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
  2022e6:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
  2022e8:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
  2022ea:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
  2022ee:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
  2022f0:	b10a      	cbz	r2, 2022f6 <Vector7C+0x16>
    dma.streams[4].func(dma.streams[4].param, flags);
  2022f2:	6a80      	ldr	r0, [r0, #40]	; 0x28
  2022f4:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2022f6:	2320      	movs	r3, #32
  2022f8:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2022fc:	4b0f      	ldr	r3, [pc, #60]	; (20233c <Vector7C+0x5c>)
  2022fe:	685b      	ldr	r3, [r3, #4]
  202300:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202304:	d102      	bne.n	20230c <Vector7C+0x2c>
  202306:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20230a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20230c:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202310:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202314:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202316:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202318:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20231c:	4a08      	ldr	r2, [pc, #32]	; (202340 <Vector7C+0x60>)
  20231e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202320:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202322:	6889      	ldr	r1, [r1, #8]
  202324:	6892      	ldr	r2, [r2, #8]
  202326:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202328:	bf8c      	ite	hi
  20232a:	4a06      	ldrhi	r2, [pc, #24]	; (202344 <Vector7C+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20232c:	4a06      	ldrls	r2, [pc, #24]	; (202348 <Vector7C+0x68>)
  20232e:	619a      	str	r2, [r3, #24]
  202330:	bd08      	pop	{r3, pc}
  202332:	bf00      	nop
  202334:	40026000 	.word	0x40026000
  202338:	20000b28 	.word	0x20000b28
  20233c:	e000ed00 	.word	0xe000ed00
  202340:	20000968 	.word	0x20000968
  202344:	00200303 	.word	0x00200303
  202348:	00200306 	.word	0x00200306
  20234c:	00000000 	.word	0x00000000

00202350 <Vector80>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
  202350:	4b15      	ldr	r3, [pc, #84]	; (2023a8 <Vector80+0x58>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
  202352:	4816      	ldr	r0, [pc, #88]	; (2023ac <Vector80+0x5c>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
  202354:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
  202356:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
  202358:	0989      	lsrs	r1, r1, #6
  20235a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  20235e:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 6U;
  202360:	018c      	lsls	r4, r1, #6
  202362:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
  202364:	b10a      	cbz	r2, 20236a <Vector80+0x1a>
    dma.streams[5].func(dma.streams[5].param, flags);
  202366:	6b00      	ldr	r0, [r0, #48]	; 0x30
  202368:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20236a:	2320      	movs	r3, #32
  20236c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202370:	4b0f      	ldr	r3, [pc, #60]	; (2023b0 <Vector80+0x60>)
  202372:	685b      	ldr	r3, [r3, #4]
  202374:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202378:	d102      	bne.n	202380 <Vector80+0x30>
  20237a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20237e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202380:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202384:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202388:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20238a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20238c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202390:	4a08      	ldr	r2, [pc, #32]	; (2023b4 <Vector80+0x64>)
  202392:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202394:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202396:	6889      	ldr	r1, [r1, #8]
  202398:	6892      	ldr	r2, [r2, #8]
  20239a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20239c:	bf8c      	ite	hi
  20239e:	4a06      	ldrhi	r2, [pc, #24]	; (2023b8 <Vector80+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2023a0:	4a06      	ldrls	r2, [pc, #24]	; (2023bc <Vector80+0x6c>)
  2023a2:	619a      	str	r2, [r3, #24]
  2023a4:	bd10      	pop	{r4, pc}
  2023a6:	bf00      	nop
  2023a8:	40026000 	.word	0x40026000
  2023ac:	20000b28 	.word	0x20000b28
  2023b0:	e000ed00 	.word	0xe000ed00
  2023b4:	20000968 	.word	0x20000968
  2023b8:	00200303 	.word	0x00200303
  2023bc:	00200306 	.word	0x00200306

002023c0 <Vector84>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
  2023c0:	4b15      	ldr	r3, [pc, #84]	; (202418 <Vector84+0x58>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
  2023c2:	4816      	ldr	r0, [pc, #88]	; (20241c <Vector84+0x5c>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
  2023c4:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
  2023c6:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
  2023c8:	0c09      	lsrs	r1, r1, #16
  2023ca:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  2023ce:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 16U;
  2023d0:	040c      	lsls	r4, r1, #16
  2023d2:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
  2023d4:	b10a      	cbz	r2, 2023da <Vector84+0x1a>
    dma.streams[6].func(dma.streams[6].param, flags);
  2023d6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  2023d8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2023da:	2320      	movs	r3, #32
  2023dc:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2023e0:	4b0f      	ldr	r3, [pc, #60]	; (202420 <Vector84+0x60>)
  2023e2:	685b      	ldr	r3, [r3, #4]
  2023e4:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2023e8:	d102      	bne.n	2023f0 <Vector84+0x30>
  2023ea:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2023ee:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2023f0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2023f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2023f8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2023fa:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2023fc:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202400:	4a08      	ldr	r2, [pc, #32]	; (202424 <Vector84+0x64>)
  202402:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202404:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202406:	6889      	ldr	r1, [r1, #8]
  202408:	6892      	ldr	r2, [r2, #8]
  20240a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20240c:	bf8c      	ite	hi
  20240e:	4a06      	ldrhi	r2, [pc, #24]	; (202428 <Vector84+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202410:	4a06      	ldrls	r2, [pc, #24]	; (20242c <Vector84+0x6c>)
  202412:	619a      	str	r2, [r3, #24]
  202414:	bd10      	pop	{r4, pc}
  202416:	bf00      	nop
  202418:	40026000 	.word	0x40026000
  20241c:	20000b28 	.word	0x20000b28
  202420:	e000ed00 	.word	0xe000ed00
  202424:	20000968 	.word	0x20000968
  202428:	00200303 	.word	0x00200303
  20242c:	00200306 	.word	0x00200306

00202430 <VectorFC>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
  202430:	4b15      	ldr	r3, [pc, #84]	; (202488 <VectorFC+0x58>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
  202432:	4816      	ldr	r0, [pc, #88]	; (20248c <VectorFC+0x5c>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
  202434:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
  202436:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
  202438:	0d89      	lsrs	r1, r1, #22
  20243a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  20243e:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 22U;
  202440:	058c      	lsls	r4, r1, #22
  202442:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
  202444:	b10a      	cbz	r2, 20244a <VectorFC+0x1a>
    dma.streams[7].func(dma.streams[7].param, flags);
  202446:	6c00      	ldr	r0, [r0, #64]	; 0x40
  202448:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20244a:	2320      	movs	r3, #32
  20244c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202450:	4b0f      	ldr	r3, [pc, #60]	; (202490 <VectorFC+0x60>)
  202452:	685b      	ldr	r3, [r3, #4]
  202454:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202458:	d102      	bne.n	202460 <VectorFC+0x30>
  20245a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20245e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202460:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202464:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202468:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20246a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20246c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202470:	4a08      	ldr	r2, [pc, #32]	; (202494 <VectorFC+0x64>)
  202472:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202474:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202476:	6889      	ldr	r1, [r1, #8]
  202478:	6892      	ldr	r2, [r2, #8]
  20247a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20247c:	bf8c      	ite	hi
  20247e:	4a06      	ldrhi	r2, [pc, #24]	; (202498 <VectorFC+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202480:	4a06      	ldrls	r2, [pc, #24]	; (20249c <VectorFC+0x6c>)
  202482:	619a      	str	r2, [r3, #24]
  202484:	bd10      	pop	{r4, pc}
  202486:	bf00      	nop
  202488:	40026000 	.word	0x40026000
  20248c:	20000b28 	.word	0x20000b28
  202490:	e000ed00 	.word	0xe000ed00
  202494:	20000968 	.word	0x20000968
  202498:	00200303 	.word	0x00200303
  20249c:	00200306 	.word	0x00200306

002024a0 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  2024a0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
  2024a2:	4b14      	ldr	r3, [pc, #80]	; (2024f4 <Vector120+0x54>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
  2024a4:	4814      	ldr	r0, [pc, #80]	; (2024f8 <Vector120+0x58>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
  2024a6:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
  2024a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
  2024aa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
  2024ae:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
  2024b0:	b10a      	cbz	r2, 2024b6 <Vector120+0x16>
    dma.streams[8].func(dma.streams[8].param, flags);
  2024b2:	6c80      	ldr	r0, [r0, #72]	; 0x48
  2024b4:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2024b6:	2320      	movs	r3, #32
  2024b8:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2024bc:	4b0f      	ldr	r3, [pc, #60]	; (2024fc <Vector120+0x5c>)
  2024be:	685b      	ldr	r3, [r3, #4]
  2024c0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2024c4:	d102      	bne.n	2024cc <Vector120+0x2c>
  2024c6:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2024ca:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2024cc:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2024d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2024d4:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2024d6:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2024d8:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2024dc:	4a08      	ldr	r2, [pc, #32]	; (202500 <Vector120+0x60>)
  2024de:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2024e0:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2024e2:	6889      	ldr	r1, [r1, #8]
  2024e4:	6892      	ldr	r2, [r2, #8]
  2024e6:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2024e8:	bf8c      	ite	hi
  2024ea:	4a06      	ldrhi	r2, [pc, #24]	; (202504 <Vector120+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2024ec:	4a06      	ldrls	r2, [pc, #24]	; (202508 <Vector120+0x68>)
  2024ee:	619a      	str	r2, [r3, #24]
  2024f0:	bd08      	pop	{r3, pc}
  2024f2:	bf00      	nop
  2024f4:	40026400 	.word	0x40026400
  2024f8:	20000b28 	.word	0x20000b28
  2024fc:	e000ed00 	.word	0xe000ed00
  202500:	20000968 	.word	0x20000968
  202504:	00200303 	.word	0x00200303
  202508:	00200306 	.word	0x00200306
  20250c:	00000000 	.word	0x00000000

00202510 <Vector124>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202510:	4b15      	ldr	r3, [pc, #84]	; (202568 <Vector124+0x58>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
  202512:	4816      	ldr	r0, [pc, #88]	; (20256c <Vector124+0x5c>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202514:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
  202516:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202518:	0989      	lsrs	r1, r1, #6
  20251a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  20251e:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 6U;
  202520:	018c      	lsls	r4, r1, #6
  202522:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
  202524:	b10a      	cbz	r2, 20252a <Vector124+0x1a>
    dma.streams[9].func(dma.streams[9].param, flags);
  202526:	6d00      	ldr	r0, [r0, #80]	; 0x50
  202528:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20252a:	2320      	movs	r3, #32
  20252c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202530:	4b0f      	ldr	r3, [pc, #60]	; (202570 <Vector124+0x60>)
  202532:	685b      	ldr	r3, [r3, #4]
  202534:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202538:	d102      	bne.n	202540 <Vector124+0x30>
  20253a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20253e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202540:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202544:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202548:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20254a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20254c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202550:	4a08      	ldr	r2, [pc, #32]	; (202574 <Vector124+0x64>)
  202552:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202554:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202556:	6889      	ldr	r1, [r1, #8]
  202558:	6892      	ldr	r2, [r2, #8]
  20255a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20255c:	bf8c      	ite	hi
  20255e:	4a06      	ldrhi	r2, [pc, #24]	; (202578 <Vector124+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202560:	4a06      	ldrls	r2, [pc, #24]	; (20257c <Vector124+0x6c>)
  202562:	619a      	str	r2, [r3, #24]
  202564:	bd10      	pop	{r4, pc}
  202566:	bf00      	nop
  202568:	40026400 	.word	0x40026400
  20256c:	20000b28 	.word	0x20000b28
  202570:	e000ed00 	.word	0xe000ed00
  202574:	20000968 	.word	0x20000968
  202578:	00200303 	.word	0x00200303
  20257c:	00200306 	.word	0x00200306

00202580 <Vector128>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202580:	4b15      	ldr	r3, [pc, #84]	; (2025d8 <Vector128+0x58>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
  202582:	4816      	ldr	r0, [pc, #88]	; (2025dc <Vector128+0x5c>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202584:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
  202586:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202588:	0c09      	lsrs	r1, r1, #16
  20258a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  20258e:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 16U;
  202590:	040c      	lsls	r4, r1, #16
  202592:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
  202594:	b10a      	cbz	r2, 20259a <Vector128+0x1a>
    dma.streams[10].func(dma.streams[10].param, flags);
  202596:	6d80      	ldr	r0, [r0, #88]	; 0x58
  202598:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20259a:	2320      	movs	r3, #32
  20259c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2025a0:	4b0f      	ldr	r3, [pc, #60]	; (2025e0 <Vector128+0x60>)
  2025a2:	685b      	ldr	r3, [r3, #4]
  2025a4:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2025a8:	d102      	bne.n	2025b0 <Vector128+0x30>
  2025aa:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2025ae:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2025b0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2025b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2025b8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2025ba:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2025bc:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2025c0:	4a08      	ldr	r2, [pc, #32]	; (2025e4 <Vector128+0x64>)
  2025c2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2025c4:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2025c6:	6889      	ldr	r1, [r1, #8]
  2025c8:	6892      	ldr	r2, [r2, #8]
  2025ca:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2025cc:	bf8c      	ite	hi
  2025ce:	4a06      	ldrhi	r2, [pc, #24]	; (2025e8 <Vector128+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2025d0:	4a06      	ldrls	r2, [pc, #24]	; (2025ec <Vector128+0x6c>)
  2025d2:	619a      	str	r2, [r3, #24]
  2025d4:	bd10      	pop	{r4, pc}
  2025d6:	bf00      	nop
  2025d8:	40026400 	.word	0x40026400
  2025dc:	20000b28 	.word	0x20000b28
  2025e0:	e000ed00 	.word	0xe000ed00
  2025e4:	20000968 	.word	0x20000968
  2025e8:	00200303 	.word	0x00200303
  2025ec:	00200306 	.word	0x00200306

002025f0 <Vector12C>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
  2025f0:	4b15      	ldr	r3, [pc, #84]	; (202648 <Vector12C+0x58>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
  2025f2:	4816      	ldr	r0, [pc, #88]	; (20264c <Vector12C+0x5c>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
  2025f4:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
  2025f6:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
  2025f8:	0d89      	lsrs	r1, r1, #22
  2025fa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  2025fe:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 22U;
  202600:	058c      	lsls	r4, r1, #22
  202602:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
  202604:	b10a      	cbz	r2, 20260a <Vector12C+0x1a>
    dma.streams[11].func(dma.streams[11].param, flags);
  202606:	6e00      	ldr	r0, [r0, #96]	; 0x60
  202608:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20260a:	2320      	movs	r3, #32
  20260c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202610:	4b0f      	ldr	r3, [pc, #60]	; (202650 <Vector12C+0x60>)
  202612:	685b      	ldr	r3, [r3, #4]
  202614:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202618:	d102      	bne.n	202620 <Vector12C+0x30>
  20261a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20261e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202620:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202624:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202628:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20262a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20262c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202630:	4a08      	ldr	r2, [pc, #32]	; (202654 <Vector12C+0x64>)
  202632:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202634:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202636:	6889      	ldr	r1, [r1, #8]
  202638:	6892      	ldr	r2, [r2, #8]
  20263a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20263c:	bf8c      	ite	hi
  20263e:	4a06      	ldrhi	r2, [pc, #24]	; (202658 <Vector12C+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202640:	4a06      	ldrls	r2, [pc, #24]	; (20265c <Vector12C+0x6c>)
  202642:	619a      	str	r2, [r3, #24]
  202644:	bd10      	pop	{r4, pc}
  202646:	bf00      	nop
  202648:	40026400 	.word	0x40026400
  20264c:	20000b28 	.word	0x20000b28
  202650:	e000ed00 	.word	0xe000ed00
  202654:	20000968 	.word	0x20000968
  202658:	00200303 	.word	0x00200303
  20265c:	00200306 	.word	0x00200306

00202660 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  202660:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
  202662:	4b14      	ldr	r3, [pc, #80]	; (2026b4 <Vector130+0x54>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
  202664:	4814      	ldr	r0, [pc, #80]	; (2026b8 <Vector130+0x58>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
  202666:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
  202668:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
  20266a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
  20266e:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
  202670:	b10a      	cbz	r2, 202676 <Vector130+0x16>
    dma.streams[12].func(dma.streams[12].param, flags);
  202672:	6e80      	ldr	r0, [r0, #104]	; 0x68
  202674:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202676:	2320      	movs	r3, #32
  202678:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20267c:	4b0f      	ldr	r3, [pc, #60]	; (2026bc <Vector130+0x5c>)
  20267e:	685b      	ldr	r3, [r3, #4]
  202680:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202684:	d102      	bne.n	20268c <Vector130+0x2c>
  202686:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20268a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20268c:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202690:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202694:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202696:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202698:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20269c:	4a08      	ldr	r2, [pc, #32]	; (2026c0 <Vector130+0x60>)
  20269e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2026a0:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2026a2:	6889      	ldr	r1, [r1, #8]
  2026a4:	6892      	ldr	r2, [r2, #8]
  2026a6:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2026a8:	bf8c      	ite	hi
  2026aa:	4a06      	ldrhi	r2, [pc, #24]	; (2026c4 <Vector130+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2026ac:	4a06      	ldrls	r2, [pc, #24]	; (2026c8 <Vector130+0x68>)
  2026ae:	619a      	str	r2, [r3, #24]
  2026b0:	bd08      	pop	{r3, pc}
  2026b2:	bf00      	nop
  2026b4:	40026400 	.word	0x40026400
  2026b8:	20000b28 	.word	0x20000b28
  2026bc:	e000ed00 	.word	0xe000ed00
  2026c0:	20000968 	.word	0x20000968
  2026c4:	00200303 	.word	0x00200303
  2026c8:	00200306 	.word	0x00200306
  2026cc:	00000000 	.word	0x00000000

002026d0 <Vector150>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
  2026d0:	4b15      	ldr	r3, [pc, #84]	; (202728 <Vector150+0x58>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
  2026d2:	4816      	ldr	r0, [pc, #88]	; (20272c <Vector150+0x5c>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
  2026d4:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
  2026d6:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
  2026d8:	0989      	lsrs	r1, r1, #6
  2026da:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  2026de:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 6U;
  2026e0:	018c      	lsls	r4, r1, #6
  2026e2:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
  2026e4:	b10a      	cbz	r2, 2026ea <Vector150+0x1a>
    dma.streams[13].func(dma.streams[13].param, flags);
  2026e6:	6f00      	ldr	r0, [r0, #112]	; 0x70
  2026e8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2026ea:	2320      	movs	r3, #32
  2026ec:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2026f0:	4b0f      	ldr	r3, [pc, #60]	; (202730 <Vector150+0x60>)
  2026f2:	685b      	ldr	r3, [r3, #4]
  2026f4:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2026f8:	d102      	bne.n	202700 <Vector150+0x30>
  2026fa:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2026fe:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202700:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202704:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202708:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20270a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20270c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202710:	4a08      	ldr	r2, [pc, #32]	; (202734 <Vector150+0x64>)
  202712:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202714:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202716:	6889      	ldr	r1, [r1, #8]
  202718:	6892      	ldr	r2, [r2, #8]
  20271a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20271c:	bf8c      	ite	hi
  20271e:	4a06      	ldrhi	r2, [pc, #24]	; (202738 <Vector150+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202720:	4a06      	ldrls	r2, [pc, #24]	; (20273c <Vector150+0x6c>)
  202722:	619a      	str	r2, [r3, #24]
  202724:	bd10      	pop	{r4, pc}
  202726:	bf00      	nop
  202728:	40026400 	.word	0x40026400
  20272c:	20000b28 	.word	0x20000b28
  202730:	e000ed00 	.word	0xe000ed00
  202734:	20000968 	.word	0x20000968
  202738:	00200303 	.word	0x00200303
  20273c:	00200306 	.word	0x00200306

00202740 <Vector154>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
  202740:	4b15      	ldr	r3, [pc, #84]	; (202798 <Vector154+0x58>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
  202742:	4816      	ldr	r0, [pc, #88]	; (20279c <Vector154+0x5c>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
  202744:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
  202746:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
  202748:	0c09      	lsrs	r1, r1, #16
  20274a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  20274e:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 16U;
  202750:	040c      	lsls	r4, r1, #16
  202752:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
  202754:	b10a      	cbz	r2, 20275a <Vector154+0x1a>
    dma.streams[14].func(dma.streams[14].param, flags);
  202756:	6f80      	ldr	r0, [r0, #120]	; 0x78
  202758:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20275a:	2320      	movs	r3, #32
  20275c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202760:	4b0f      	ldr	r3, [pc, #60]	; (2027a0 <Vector154+0x60>)
  202762:	685b      	ldr	r3, [r3, #4]
  202764:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202768:	d102      	bne.n	202770 <Vector154+0x30>
  20276a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20276e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202770:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202774:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202778:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20277a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20277c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202780:	4a08      	ldr	r2, [pc, #32]	; (2027a4 <Vector154+0x64>)
  202782:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202784:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202786:	6889      	ldr	r1, [r1, #8]
  202788:	6892      	ldr	r2, [r2, #8]
  20278a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20278c:	bf8c      	ite	hi
  20278e:	4a06      	ldrhi	r2, [pc, #24]	; (2027a8 <Vector154+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202790:	4a06      	ldrls	r2, [pc, #24]	; (2027ac <Vector154+0x6c>)
  202792:	619a      	str	r2, [r3, #24]
  202794:	bd10      	pop	{r4, pc}
  202796:	bf00      	nop
  202798:	40026400 	.word	0x40026400
  20279c:	20000b28 	.word	0x20000b28
  2027a0:	e000ed00 	.word	0xe000ed00
  2027a4:	20000968 	.word	0x20000968
  2027a8:	00200303 	.word	0x00200303
  2027ac:	00200306 	.word	0x00200306

002027b0 <Vector158>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
  2027b0:	4b15      	ldr	r3, [pc, #84]	; (202808 <Vector158+0x58>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
  2027b2:	4816      	ldr	r0, [pc, #88]	; (20280c <Vector158+0x5c>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
  2027b4:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
  2027b6:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
  2027b8:	0d89      	lsrs	r1, r1, #22
  2027ba:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  2027be:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 22U;
  2027c0:	058c      	lsls	r4, r1, #22
  2027c2:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
  2027c4:	b112      	cbz	r2, 2027cc <Vector158+0x1c>
    dma.streams[15].func(dma.streams[15].param, flags);
  2027c6:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
  2027ca:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2027cc:	2320      	movs	r3, #32
  2027ce:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2027d2:	4b0f      	ldr	r3, [pc, #60]	; (202810 <Vector158+0x60>)
  2027d4:	685b      	ldr	r3, [r3, #4]
  2027d6:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2027da:	d102      	bne.n	2027e2 <Vector158+0x32>
  2027dc:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2027e0:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2027e2:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2027e6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2027ea:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2027ec:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2027ee:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2027f2:	4a08      	ldr	r2, [pc, #32]	; (202814 <Vector158+0x64>)
  2027f4:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2027f6:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2027f8:	6889      	ldr	r1, [r1, #8]
  2027fa:	6892      	ldr	r2, [r2, #8]
  2027fc:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2027fe:	bf8c      	ite	hi
  202800:	4a05      	ldrhi	r2, [pc, #20]	; (202818 <Vector158+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202802:	4a06      	ldrls	r2, [pc, #24]	; (20281c <Vector158+0x6c>)
  202804:	619a      	str	r2, [r3, #24]
  202806:	bd10      	pop	{r4, pc}
  202808:	40026400 	.word	0x40026400
  20280c:	20000b28 	.word	0x20000b28
  202810:	e000ed00 	.word	0xe000ed00
  202814:	20000968 	.word	0x20000968
  202818:	00200303 	.word	0x00200303
  20281c:	00200306 	.word	0x00200306

00202820 <__early_init>:

static void stm32_gpio_init(void) {

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  rccResetAHB1(STM32_GPIO_EN_MASK);
  202820:	4a9d      	ldr	r2, [pc, #628]	; (202a98 <__early_init+0x278>)
  202822:	f240 70ff 	movw	r0, #2047	; 0x7ff
  202826:	499d      	ldr	r1, [pc, #628]	; (202a9c <__early_init+0x27c>)
  gpiop->OTYPER  = config->otyper;
  202828:	2300      	movs	r3, #0
  20282a:	f8df c274 	ldr.w	ip, [pc, #628]	; 202aa0 <__early_init+0x280>
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
  20282e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  rccResetAHB1(STM32_GPIO_EN_MASK);
  202832:	6914      	ldr	r4, [r2, #16]
  gpiop->OTYPER  = config->otyper;
  202834:	f8df a26c 	ldr.w	sl, [pc, #620]	; 202aa4 <__early_init+0x284>
  rccResetAHB1(STM32_GPIO_EN_MASK);
  202838:	4304      	orrs	r4, r0
  gpiop->OTYPER  = config->otyper;
  20283a:	f8df 926c 	ldr.w	r9, [pc, #620]	; 202aa8 <__early_init+0x288>
  20283e:	f8df 826c 	ldr.w	r8, [pc, #620]	; 202aac <__early_init+0x28c>
  rccResetAHB1(STM32_GPIO_EN_MASK);
  202842:	6114      	str	r4, [r2, #16]
  202844:	6914      	ldr	r4, [r2, #16]
  gpiop->OTYPER  = config->otyper;
  202846:	f8df e268 	ldr.w	lr, [pc, #616]	; 202ab0 <__early_init+0x290>
  rccResetAHB1(STM32_GPIO_EN_MASK);
  20284a:	4021      	ands	r1, r4
  gpiop->OTYPER  = config->otyper;
  20284c:	4f99      	ldr	r7, [pc, #612]	; (202ab4 <__early_init+0x294>)
  20284e:	4e9a      	ldr	r6, [pc, #616]	; (202ab8 <__early_init+0x298>)
  rccResetAHB1(STM32_GPIO_EN_MASK);
  202850:	6111      	str	r1, [r2, #16]
  202852:	6911      	ldr	r1, [r2, #16]
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
  202854:	6b11      	ldr	r1, [r2, #48]	; 0x30
  gpiop->OTYPER  = config->otyper;
  202856:	4d99      	ldr	r5, [pc, #612]	; (202abc <__early_init+0x29c>)
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
  202858:	4301      	orrs	r1, r0
  gpiop->OTYPER  = config->otyper;
  20285a:	4c99      	ldr	r4, [pc, #612]	; (202ac0 <__early_init+0x2a0>)
  20285c:	f8df b264 	ldr.w	fp, [pc, #612]	; 202ac4 <__early_init+0x2a4>
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
  202860:	6311      	str	r1, [r2, #48]	; 0x30
  202862:	6d11      	ldr	r1, [r2, #80]	; 0x50
  202864:	4301      	orrs	r1, r0
  gpiop->PUPDR   = config->pupdr;
  202866:	4898      	ldr	r0, [pc, #608]	; (202ac8 <__early_init+0x2a8>)
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
  202868:	6511      	str	r1, [r2, #80]	; 0x50
  20286a:	6d11      	ldr	r1, [r2, #80]	; 0x50
  gpiop->OSPEEDR = config->ospeedr;
  20286c:	f04f 31ff 	mov.w	r1, #4294967295
  gpiop->OTYPER  = config->otyper;
  202870:	f8ca 3004 	str.w	r3, [sl, #4]
  gpiop->OSPEEDR = config->ospeedr;
  202874:	f8ca 1008 	str.w	r1, [sl, #8]
  gpiop->ODR     = config->odr;
  202878:	f64f 71ff 	movw	r1, #65535	; 0xffff
  gpiop->PUPDR   = config->pupdr;
  20287c:	f8ca 000c 	str.w	r0, [sl, #12]
  gpiop->AFRL    = config->afrl;
  202880:	4892      	ldr	r0, [pc, #584]	; (202acc <__early_init+0x2ac>)
  gpiop->ODR     = config->odr;
  202882:	f8ca 1014 	str.w	r1, [sl, #20]
  gpiop->AFRL    = config->afrl;
  202886:	f8ca 0020 	str.w	r0, [sl, #32]
  gpiop->AFRH    = config->afrh;
  20288a:	4891      	ldr	r0, [pc, #580]	; (202ad0 <__early_init+0x2b0>)
  20288c:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202890:	4890      	ldr	r0, [pc, #576]	; (202ad4 <__early_init+0x2b4>)
  202892:	f8ca 0000 	str.w	r0, [sl]
  gpiop->OSPEEDR = config->ospeedr;
  202896:	f04f 3aff 	mov.w	sl, #4294967295
  gpiop->OTYPER  = config->otyper;
  20289a:	f8c9 3004 	str.w	r3, [r9, #4]
  gpiop->OSPEEDR = config->ospeedr;
  20289e:	f8c9 a008 	str.w	sl, [r9, #8]
  gpiop->PUPDR   = config->pupdr;
  2028a2:	f10a 4a8a 	add.w	sl, sl, #1157627904	; 0x45000000
  gpiop->OTYPER  = config->otyper;
  2028a6:	488c      	ldr	r0, [pc, #560]	; (202ad8 <__early_init+0x2b8>)
  gpiop->PUPDR   = config->pupdr;
  2028a8:	f10a 1a55 	add.w	sl, sl, #5570645	; 0x550055
  2028ac:	f50a 5aa8 	add.w	sl, sl, #5376	; 0x1500
  2028b0:	f8c9 a00c 	str.w	sl, [r9, #12]
  gpiop->ODR     = config->odr;
  2028b4:	f64b 7a7e 	movw	sl, #49022	; 0xbf7e
  2028b8:	f8c9 a014 	str.w	sl, [r9, #20]
  gpiop->AFRH    = config->afrh;
  2028bc:	f44f 0a30 	mov.w	sl, #11534336	; 0xb00000
  gpiop->AFRL    = config->afrl;
  2028c0:	f8c9 3020 	str.w	r3, [r9, #32]
  gpiop->AFRH    = config->afrh;
  2028c4:	f8c9 a024 	str.w	sl, [r9, #36]	; 0x24
  gpiop->MODER   = config->moder;
  2028c8:	f8df a210 	ldr.w	sl, [pc, #528]	; 202adc <__early_init+0x2bc>
  2028cc:	f8c9 a000 	str.w	sl, [r9]
  gpiop->OSPEEDR = config->ospeedr;
  2028d0:	f06f 4970 	mvn.w	r9, #4026531840	; 0xf0000000
  gpiop->OTYPER  = config->otyper;
  2028d4:	f8c8 3004 	str.w	r3, [r8, #4]
  gpiop->OSPEEDR = config->ospeedr;
  2028d8:	f8c8 9008 	str.w	r9, [r8, #8]
  gpiop->PUPDR   = config->pupdr;
  2028dc:	f8df 9200 	ldr.w	r9, [pc, #512]	; 202ae0 <__early_init+0x2c0>
  2028e0:	f8c8 900c 	str.w	r9, [r8, #12]
  gpiop->AFRL    = config->afrl;
  2028e4:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 202ae4 <__early_init+0x2c4>
  gpiop->ODR     = config->odr;
  2028e8:	f8c8 1014 	str.w	r1, [r8, #20]
  gpiop->AFRL    = config->afrl;
  2028ec:	f8c8 9020 	str.w	r9, [r8, #32]
  gpiop->MODER   = config->moder;
  2028f0:	f640 2908 	movw	r9, #2568	; 0xa08
  gpiop->AFRH    = config->afrh;
  2028f4:	f8c8 3024 	str.w	r3, [r8, #36]	; 0x24
  gpiop->MODER   = config->moder;
  2028f8:	f8c8 9000 	str.w	r9, [r8]
  gpiop->OSPEEDR = config->ospeedr;
  2028fc:	f46f 1840 	mvn.w	r8, #3145728	; 0x300000
  gpiop->OTYPER  = config->otyper;
  202900:	f8ce 3004 	str.w	r3, [lr, #4]
  gpiop->OSPEEDR = config->ospeedr;
  202904:	f8ce 8008 	str.w	r8, [lr, #8]
  gpiop->PUPDR   = config->pupdr;
  202908:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 202ae8 <__early_init+0x2c8>
  20290c:	f8ce 800c 	str.w	r8, [lr, #12]
  gpiop->AFRH    = config->afrh;
  202910:	f04f 0877 	mov.w	r8, #119	; 0x77
  gpiop->ODR     = config->odr;
  202914:	f8ce 1014 	str.w	r1, [lr, #20]
  gpiop->AFRL    = config->afrl;
  202918:	f8ce 3020 	str.w	r3, [lr, #32]
  gpiop->AFRH    = config->afrh;
  20291c:	f8ce 8024 	str.w	r8, [lr, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202920:	f44f 2820 	mov.w	r8, #655360	; 0xa0000
  202924:	f8ce 8000 	str.w	r8, [lr]
  gpiop->OSPEEDR = config->ospeedr;
  202928:	f8df e1c0 	ldr.w	lr, [pc, #448]	; 202aec <__early_init+0x2cc>
  gpiop->OTYPER  = config->otyper;
  20292c:	f8cc 3004 	str.w	r3, [ip, #4]
  gpiop->OSPEEDR = config->ospeedr;
  202930:	f8cc e008 	str.w	lr, [ip, #8]
  gpiop->PUPDR   = config->pupdr;
  202934:	f04f 3e55 	mov.w	lr, #1431655765	; 0x55555555
  202938:	f8cc e00c 	str.w	lr, [ip, #12]
  gpiop->ODR     = config->odr;
  20293c:	f8cc 1014 	str.w	r1, [ip, #20]
  gpiop->AFRL    = config->afrl;
  202940:	f8cc 3020 	str.w	r3, [ip, #32]
  gpiop->AFRH    = config->afrh;
  202944:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202948:	f8cc 3000 	str.w	r3, [ip]
  gpiop->OSPEEDR = config->ospeedr;
  20294c:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 202af0 <__early_init+0x2d0>
  gpiop->OTYPER  = config->otyper;
  202950:	607b      	str	r3, [r7, #4]
  gpiop->OSPEEDR = config->ospeedr;
  202952:	f8c7 c008 	str.w	ip, [r7, #8]
  gpiop->PUPDR   = config->pupdr;
  202956:	f8c7 e00c 	str.w	lr, [r7, #12]
  gpiop->ODR     = config->odr;
  20295a:	6179      	str	r1, [r7, #20]
  gpiop->AFRL    = config->afrl;
  20295c:	623b      	str	r3, [r7, #32]
  gpiop->AFRH    = config->afrh;
  20295e:	627b      	str	r3, [r7, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202960:	603b      	str	r3, [r7, #0]
  gpiop->OSPEEDR = config->ospeedr;
  202962:	4f64      	ldr	r7, [pc, #400]	; (202af4 <__early_init+0x2d4>)
  gpiop->OTYPER  = config->otyper;
  202964:	6073      	str	r3, [r6, #4]
  gpiop->OSPEEDR = config->ospeedr;
  202966:	60b7      	str	r7, [r6, #8]
  gpiop->PUPDR   = config->pupdr;
  202968:	4f63      	ldr	r7, [pc, #396]	; (202af8 <__early_init+0x2d8>)
  20296a:	60f7      	str	r7, [r6, #12]
  gpiop->AFRH    = config->afrh;
  20296c:	4f63      	ldr	r7, [pc, #396]	; (202afc <__early_init+0x2dc>)
  gpiop->ODR     = config->odr;
  20296e:	6171      	str	r1, [r6, #20]
  gpiop->AFRL    = config->afrl;
  202970:	6233      	str	r3, [r6, #32]
  gpiop->AFRH    = config->afrh;
  202972:	6277      	str	r7, [r6, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202974:	f04f 6708 	mov.w	r7, #142606336	; 0x8800000
  202978:	6037      	str	r7, [r6, #0]
  gpiop->OSPEEDR = config->ospeedr;
  20297a:	260f      	movs	r6, #15
  gpiop->OTYPER  = config->otyper;
  20297c:	606b      	str	r3, [r5, #4]
  gpiop->OSPEEDR = config->ospeedr;
  20297e:	60ae      	str	r6, [r5, #8]
  gpiop->PUPDR   = config->pupdr;
  202980:	4e5f      	ldr	r6, [pc, #380]	; (202b00 <__early_init+0x2e0>)
  202982:	60ee      	str	r6, [r5, #12]
  gpiop->ODR     = config->odr;
  202984:	6169      	str	r1, [r5, #20]
  gpiop->AFRL    = config->afrl;
  202986:	622b      	str	r3, [r5, #32]
  gpiop->AFRH    = config->afrh;
  202988:	626b      	str	r3, [r5, #36]	; 0x24
  gpiop->MODER   = config->moder;
  20298a:	602b      	str	r3, [r5, #0]
  gpiop->OTYPER  = config->otyper;
  20298c:	6063      	str	r3, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
  20298e:	60a3      	str	r3, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
  202990:	f8c4 e00c 	str.w	lr, [r4, #12]
  gpiop->ODR     = config->odr;
  202994:	6161      	str	r1, [r4, #20]
  gpiop->AFRL    = config->afrl;
  202996:	6223      	str	r3, [r4, #32]
  gpiop->AFRH    = config->afrh;
  202998:	6263      	str	r3, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
  20299a:	6023      	str	r3, [r4, #0]
  gpiop->OTYPER  = config->otyper;
  20299c:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
  20299e:	6083      	str	r3, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
  2029a0:	f8c0 e00c 	str.w	lr, [r0, #12]
  gpiop->ODR     = config->odr;
  2029a4:	6141      	str	r1, [r0, #20]
  gpiop->AFRL    = config->afrl;
  2029a6:	6203      	str	r3, [r0, #32]
  gpiop->AFRH    = config->afrh;
  2029a8:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
  2029aa:	6003      	str	r3, [r0, #0]
  gpiop->OTYPER  = config->otyper;
  2029ac:	f8cb 3004 	str.w	r3, [fp, #4]
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enabled.*/
#if defined(HAL_USE_RTC) && defined(RCC_APB1ENR_RTCEN)
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCEN;
  2029b0:	4854      	ldr	r0, [pc, #336]	; (202b04 <__early_init+0x2e4>)
  gpiop->OSPEEDR = config->ospeedr;
  2029b2:	f8cb 3008 	str.w	r3, [fp, #8]
  gpiop->PUPDR   = config->pupdr;
  2029b6:	f8cb e00c 	str.w	lr, [fp, #12]
  gpiop->ODR     = config->odr;
  2029ba:	f8cb 1014 	str.w	r1, [fp, #20]
#else
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
#endif

  /* PWR initialization.*/
  PWR->CR1 = STM32_VOS;
  2029be:	f44f 4140 	mov.w	r1, #49152	; 0xc000
  gpiop->AFRL    = config->afrl;
  2029c2:	f8cb 3020 	str.w	r3, [fp, #32]
  gpiop->AFRH    = config->afrh;
  2029c6:	f8cb 3024 	str.w	r3, [fp, #36]	; 0x24
  gpiop->MODER   = config->moder;
  2029ca:	f8cb 3000 	str.w	r3, [fp]
  2029ce:	4b4e      	ldr	r3, [pc, #312]	; (202b08 <__early_init+0x2e8>)
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCEN;
  2029d0:	6410      	str	r0, [r2, #64]	; 0x40
  PWR->CR1 = STM32_VOS;
  2029d2:	6019      	str	r1, [r3, #0]

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
  2029d4:	6813      	ldr	r3, [r2, #0]
  2029d6:	f043 0301 	orr.w	r3, r3, #1
  2029da:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
  2029dc:	6813      	ldr	r3, [r2, #0]
  2029de:	079d      	lsls	r5, r3, #30
  2029e0:	d5fc      	bpl.n	2029dc <__early_init+0x1bc>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
  2029e2:	6893      	ldr	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
  2029e4:	492c      	ldr	r1, [pc, #176]	; (202a98 <__early_init+0x278>)
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
  2029e6:	f023 0303 	bic.w	r3, r3, #3
  2029ea:	6093      	str	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
  2029ec:	688b      	ldr	r3, [r1, #8]
  2029ee:	f013 030c 	ands.w	r3, r3, #12
  2029f2:	d1fb      	bne.n	2029ec <__early_init+0x1cc>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
  2029f4:	6808      	ldr	r0, [r1, #0]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
  2029f6:	4a28      	ldr	r2, [pc, #160]	; (202a98 <__early_init+0x278>)
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
  2029f8:	f000 00f9 	and.w	r0, r0, #249	; 0xf9
  2029fc:	6008      	str	r0, [r1, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
  2029fe:	608b      	str	r3, [r1, #8]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
  202a00:	680b      	ldr	r3, [r1, #0]
  202a02:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
  202a06:	600b      	str	r3, [r1, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
  202a08:	6813      	ldr	r3, [r2, #0]
  202a0a:	039c      	lsls	r4, r3, #14
  202a0c:	d5fc      	bpl.n	202a08 <__early_init+0x1e8>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
  202a0e:	4b3f      	ldr	r3, [pc, #252]	; (202b0c <__early_init+0x2ec>)
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;

  /* Synchronization with voltage regulator stabilization.*/
  while ((PWR->CSR1 & PWR_CSR1_VOSRDY) == 0)
  202a10:	493d      	ldr	r1, [pc, #244]	; (202b08 <__early_init+0x2e8>)
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
  202a12:	6053      	str	r3, [r2, #4]
  RCC->CR |= RCC_CR_PLLON;
  202a14:	6813      	ldr	r3, [r2, #0]
  202a16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  202a1a:	6013      	str	r3, [r2, #0]
  while ((PWR->CSR1 & PWR_CSR1_VOSRDY) == 0)
  202a1c:	684b      	ldr	r3, [r1, #4]
  202a1e:	0458      	lsls	r0, r3, #17
  202a20:	d5fc      	bpl.n	202a1c <__early_init+0x1fc>
    ;                           /* Waits until power regulator is stable.   */

#if STM32_OVERDRIVE_REQUIRED
  /* Overdrive activation performed after activating the PLL in order to save
     time as recommended in RM in "Entering Over-drive mode" paragraph.*/
  PWR->CR1 |= PWR_CR1_ODEN;
  202a22:	680b      	ldr	r3, [r1, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODRDY))
  202a24:	4a38      	ldr	r2, [pc, #224]	; (202b08 <__early_init+0x2e8>)
  PWR->CR1 |= PWR_CR1_ODEN;
  202a26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  202a2a:	600b      	str	r3, [r1, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODRDY))
  202a2c:	6853      	ldr	r3, [r2, #4]
  202a2e:	03d9      	lsls	r1, r3, #15
  202a30:	d5fc      	bpl.n	202a2c <__early_init+0x20c>
      ;
  PWR->CR1 |= PWR_CR1_ODSWEN;
  202a32:	6813      	ldr	r3, [r2, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODSWRDY))
  202a34:	4934      	ldr	r1, [pc, #208]	; (202b08 <__early_init+0x2e8>)
  PWR->CR1 |= PWR_CR1_ODSWEN;
  202a36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  202a3a:	6013      	str	r3, [r2, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODSWRDY))
  202a3c:	684b      	ldr	r3, [r1, #4]
  202a3e:	039a      	lsls	r2, r3, #14
  202a40:	d5fc      	bpl.n	202a3c <__early_init+0x21c>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
  202a42:	4a15      	ldr	r2, [pc, #84]	; (202a98 <__early_init+0x278>)
  202a44:	6813      	ldr	r3, [r2, #0]
  202a46:	019b      	lsls	r3, r3, #6
  202a48:	d5fc      	bpl.n	202a44 <__early_init+0x224>
    dckcfgr1 |= STM32_SAI1SEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
    dckcfgr1 |= RCC_DCKCFGR1_TIMPRE;
#endif
    RCC->DCKCFGR1 = dckcfgr1;
  202a4a:	f240 1301 	movw	r3, #257	; 0x101
  RCC->CFGR = STM32_MCO2SEL | STM32_MCO2PRE | STM32_MCO1PRE | STM32_I2SSRC |
  202a4e:	4c30      	ldr	r4, [pc, #192]	; (202b10 <__early_init+0x2f0>)
  }

  /* Peripheral clock sources.*/
  RCC->DCKCFGR2 = STM32_SDMMC2SEL | STM32_SDMMC1SEL | STM32_CK48MSEL  |
  202a50:	2000      	movs	r0, #0
                  STM32_UART8SEL  | STM32_UART7SEL  | STM32_USART6SEL |
                  STM32_UART5SEL  | STM32_UART4SEL  | STM32_USART3SEL |
                  STM32_USART2SEL | STM32_USART1SEL;

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  202a52:	4930      	ldr	r1, [pc, #192]	; (202b14 <__early_init+0x2f4>)
  RCC->CFGR = STM32_MCO2SEL | STM32_MCO2PRE | STM32_MCO1PRE | STM32_I2SSRC |
  202a54:	6094      	str	r4, [r2, #8]
    RCC->DCKCFGR1 = dckcfgr1;
  202a56:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  FLASH->ACR = FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  202a5a:	f240 3307 	movw	r3, #775	; 0x307
  RCC->DCKCFGR2 = STM32_SDMMC2SEL | STM32_SDMMC1SEL | STM32_CK48MSEL  |
  202a5e:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
  FLASH->ACR = FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  202a62:	600b      	str	r3, [r1, #0]
  while ((FLASH->ACR & FLASH_ACR_LATENCY_Msk) !=
  202a64:	680b      	ldr	r3, [r1, #0]
  202a66:	f003 030f 	and.w	r3, r3, #15
  202a6a:	2b07      	cmp	r3, #7
  202a6c:	d1fa      	bne.n	202a64 <__early_init+0x244>
         (STM32_FLASHBITS & FLASH_ACR_LATENCY_Msk)) {
  }

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
  202a6e:	4a0a      	ldr	r2, [pc, #40]	; (202a98 <__early_init+0x278>)
  202a70:	6893      	ldr	r3, [r2, #8]
  202a72:	f043 0302 	orr.w	r3, r3, #2
  202a76:	6093      	str	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
  202a78:	6893      	ldr	r3, [r2, #8]
  202a7a:	f003 030c 	and.w	r3, r3, #12
  202a7e:	2b08      	cmp	r3, #8
  202a80:	d1fa      	bne.n	202a78 <__early_init+0x258>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, true);
  202a82:	6c53      	ldr	r3, [r2, #68]	; 0x44
  202a84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  202a88:	6453      	str	r3, [r2, #68]	; 0x44
  202a8a:	6e53      	ldr	r3, [r2, #100]	; 0x64
  202a8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  202a90:	6653      	str	r3, [r2, #100]	; 0x64
  202a92:	6e53      	ldr	r3, [r2, #100]	; 0x64

  stm32_gpio_init();
  stm32_clock_init();
}
  202a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  202a98:	40023800 	.word	0x40023800
  202a9c:	fffff800 	.word	0xfffff800
  202aa0:	40021000 	.word	0x40021000
  202aa4:	40020000 	.word	0x40020000
  202aa8:	40020400 	.word	0x40020400
  202aac:	40020800 	.word	0x40020800
  202ab0:	40020c00 	.word	0x40020c00
  202ab4:	40021400 	.word	0x40021400
  202ab8:	40021800 	.word	0x40021800
  202abc:	40021c00 	.word	0x40021c00
  202ac0:	40022000 	.word	0x40022000
  202ac4:	40022800 	.word	0x40022800
  202ac8:	40005551 	.word	0x40005551
  202acc:	b0000bb0 	.word	0xb0000bb0
  202ad0:	000aaa0a 	.word	0x000aaa0a
  202ad4:	2aae8028 	.word	0x2aae8028
  202ad8:	40022400 	.word	0x40022400
  202adc:	18004001 	.word	0x18004001
  202ae0:	01555051 	.word	0x01555051
  202ae4:	00bb00b0 	.word	0x00bb00b0
  202ae8:	55505555 	.word	0x55505555
  202aec:	cffffff3 	.word	0xcffffff3
  202af0:	003fcfff 	.word	0x003fcfff
  202af4:	3cccf000 	.word	0x3cccf000
  202af8:	51155555 	.word	0x51155555
  202afc:	00b0b000 	.word	0x00b0b000
  202b00:	55555550 	.word	0x55555550
  202b04:	10000400 	.word	0x10000400
  202b08:	40007000 	.word	0x40007000
  202b0c:	09406c08 	.word	0x09406c08
  202b10:	30999400 	.word	0x30999400
  202b14:	40023c00 	.word	0x40023c00
	...

00202b20 <chSchDoReschedule>:
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoReschedule(void) {
  thread_t *otp = currp;
  202b20:	4a0f      	ldr	r2, [pc, #60]	; (202b60 <chSchDoReschedule+0x40>)
  tp->state = CH_STATE_READY;
  202b22:	f04f 0c00 	mov.w	ip, #0
  ch_priority_queue_t *p = pqp->next;
  202b26:	6810      	ldr	r0, [r2, #0]
  return (thread_t *)ch_pqueue_insert_ahead(&ch.rlist.pqueue,
  202b28:	4613      	mov	r3, r2
  thread_t *otp = currp;
  202b2a:	6991      	ldr	r1, [r2, #24]
void chSchDoReschedule(void) {
  202b2c:	b510      	push	{r4, lr}
  pqp->next       = p->next;
  202b2e:	6804      	ldr	r4, [r0, #0]

  /* Picks the first thread from the ready queue and makes it current.*/
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  currp->state = CH_STATE_CURRENT;
  202b30:	f04f 0e01 	mov.w	lr, #1
  pqp->next->prev = pqp;
  202b34:	6062      	str	r2, [r4, #4]
  pqp->next       = p->next;
  202b36:	6014      	str	r4, [r2, #0]
  202b38:	f880 e020 	strb.w	lr, [r0, #32]

  /* Handling idle-leave hook.*/
  if (otp->hdr.pqueue.prio == IDLEPRIO) {
  202b3c:	688c      	ldr	r4, [r1, #8]
  tp->state = CH_STATE_READY;
  202b3e:	f881 c020 	strb.w	ip, [r1, #32]
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  202b42:	6190      	str	r0, [r2, #24]
    pqp = pqp->next;
  202b44:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio > p->prio);
  202b46:	689a      	ldr	r2, [r3, #8]
  202b48:	4294      	cmp	r4, r2
  202b4a:	d3fb      	bcc.n	202b44 <chSchDoReschedule+0x24>
  p->prev       = pqp->prev;
  202b4c:	685a      	ldr	r2, [r3, #4]
  otp = chSchReadyAheadI(otp);
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(currp, otp);
}
  202b4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  202b52:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  202b56:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  202b58:	6059      	str	r1, [r3, #4]
  chSysSwitch(currp, otp);
  202b5a:	f7fd bbc1 	b.w	2002e0 <_port_switch>
  202b5e:	bf00      	nop
  202b60:	20000968 	.word	0x20000968
	...

00202b70 <chThdExit>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202b70:	2320      	movs	r3, #32
void chThdExit(msg_t msg) {
  202b72:	b570      	push	{r4, r5, r6, lr}
  202b74:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = currp;
  202b78:	4e1a      	ldr	r6, [pc, #104]	; (202be4 <chThdExit+0x74>)
  202b7a:	69b1      	ldr	r1, [r6, #24]
  while (ch_list_notempty(&tp->waiting)) {
  202b7c:	f101 0c28 	add.w	ip, r1, #40	; 0x28
  return (bool)(lp->next != lp);
  202b80:	6a8d      	ldr	r5, [r1, #40]	; 0x28
  tp->u.exitcode = msg;
  202b82:	6248      	str	r0, [r1, #36]	; 0x24
  while (ch_list_notempty(&tp->waiting)) {
  202b84:	4565      	cmp	r5, ip
  202b86:	d013      	beq.n	202bb0 <chThdExit+0x40>
  tp->state = CH_STATE_READY;
  202b88:	f04f 0e00 	mov.w	lr, #0
  lp->next = p->next;
  202b8c:	462c      	mov	r4, r5
  } while (pqp->prio >= p->prio);
  202b8e:	4b15      	ldr	r3, [pc, #84]	; (202be4 <chThdExit+0x74>)
  lp->next = p->next;
  202b90:	682d      	ldr	r5, [r5, #0]
  } while (pqp->prio >= p->prio);
  202b92:	68a0      	ldr	r0, [r4, #8]
  lp->next = p->next;
  202b94:	628d      	str	r5, [r1, #40]	; 0x28
  202b96:	f884 e020 	strb.w	lr, [r4, #32]
    pqp = pqp->next;
  202b9a:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  202b9c:	689a      	ldr	r2, [r3, #8]
  202b9e:	4282      	cmp	r2, r0
  202ba0:	d2fb      	bcs.n	202b9a <chThdExit+0x2a>
  p->prev       = pqp->prev;
  202ba2:	685a      	ldr	r2, [r3, #4]
  202ba4:	4565      	cmp	r5, ip
  202ba6:	e9c4 3200 	strd	r3, r2, [r4]
  p->prev->next = p;
  202baa:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
  202bac:	605c      	str	r4, [r3, #4]
  202bae:	d1ed      	bne.n	202b8c <chThdExit+0x1c>
  if ((tp->refs == (trefs_t)0) &&
  202bb0:	f891 3022 	ldrb.w	r3, [r1, #34]	; 0x22
  202bb4:	b93b      	cbnz	r3, 202bc6 <chThdExit+0x56>
  202bb6:	f891 3021 	ldrb.w	r3, [r1, #33]	; 0x21
  202bba:	079b      	lsls	r3, r3, #30
  202bbc:	d103      	bne.n	202bc6 <chThdExit+0x56>
    REG_REMOVE(tp);
  202bbe:	e9d1 3204 	ldrd	r3, r2, [r1, #16]
  202bc2:	6113      	str	r3, [r2, #16]
  202bc4:	615a      	str	r2, [r3, #20]
  ch_priority_queue_t *p = pqp->next;
  202bc6:	6830      	ldr	r0, [r6, #0]
  otp->state = newstate;
  202bc8:	230f      	movs	r3, #15
  currp->state = CH_STATE_CURRENT;
  202bca:	2201      	movs	r2, #1
  otp->state = newstate;
  202bcc:	f881 3020 	strb.w	r3, [r1, #32]
  pqp->next       = p->next;
  202bd0:	6803      	ldr	r3, [r0, #0]
  pqp->next->prev = pqp;
  202bd2:	605e      	str	r6, [r3, #4]
  pqp->next       = p->next;
  202bd4:	6033      	str	r3, [r6, #0]
  currp->state = CH_STATE_CURRENT;
  202bd6:	f880 2020 	strb.w	r2, [r0, #32]
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  202bda:	61b0      	str	r0, [r6, #24]
}
  202bdc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  chSysSwitch(currp, otp);
  202be0:	f7fd bb7e 	b.w	2002e0 <_port_switch>
  202be4:	20000968 	.word	0x20000968
	...

00202bf0 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202bf0:	f3ef 8309 	mrs	r3, PSP
    psp += sizeof (struct port_extctx);
  202bf4:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202bf6:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202bfa:	2300      	movs	r3, #0
  202bfc:	f383 8811 	msr	BASEPRI, r3
}
  202c00:	4770      	bx	lr
  202c02:	bf00      	nop
	...

00202c10 <main>:
  rccResetAHB1(~STM32_GPIO_EN_MASK);
  202c10:	4b25      	ldr	r3, [pc, #148]	; (202ca8 <main+0x98>)
    uint8_t arg = 5;
  202c12:	2105      	movs	r1, #5
  202c14:	4a25      	ldr	r2, [pc, #148]	; (202cac <main+0x9c>)
  rccResetAHB2(~0);
  202c16:	f04f 34ff 	mov.w	r4, #4294967295
{
  202c1a:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  202c1e:	b08b      	sub	sp, #44	; 0x2c
    uint8_t arg = 5;
  202c20:	f88d 100f 	strb.w	r1, [sp, #15]
  202c24:	2100      	movs	r1, #0
  rccResetAHB1(~STM32_GPIO_EN_MASK);
  202c26:	6918      	ldr	r0, [r3, #16]
  202c28:	4302      	orrs	r2, r0
  PWR->CR1 |= PWR_CR1_DBP;
  202c2a:	4821      	ldr	r0, [pc, #132]	; (202cb0 <main+0xa0>)
  rccResetAHB1(~STM32_GPIO_EN_MASK);
  202c2c:	611a      	str	r2, [r3, #16]
  202c2e:	691a      	ldr	r2, [r3, #16]
  202c30:	f3c2 020a 	ubfx	r2, r2, #0, #11
  202c34:	611a      	str	r2, [r3, #16]
  202c36:	691a      	ldr	r2, [r3, #16]
  rccResetAHB2(~0);
  202c38:	695a      	ldr	r2, [r3, #20]
  202c3a:	615c      	str	r4, [r3, #20]
  202c3c:	695a      	ldr	r2, [r3, #20]
  202c3e:	6159      	str	r1, [r3, #20]
  202c40:	695a      	ldr	r2, [r3, #20]
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
  202c42:	6a1a      	ldr	r2, [r3, #32]
  202c44:	f062 5280 	orn	r2, r2, #268435456	; 0x10000000
  202c48:	621a      	str	r2, [r3, #32]
  202c4a:	6a1a      	ldr	r2, [r3, #32]
  202c4c:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
  202c50:	621a      	str	r2, [r3, #32]
  202c52:	6a1a      	ldr	r2, [r3, #32]
  rccResetAPB2(~0);
  202c54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  202c56:	625c      	str	r4, [r3, #36]	; 0x24
  202c58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  202c5a:	6259      	str	r1, [r3, #36]	; 0x24
  202c5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  PWR->CR1 |= PWR_CR1_DBP;
  202c5e:	6802      	ldr	r2, [r0, #0]
  202c60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  202c64:	6002      	str	r2, [r0, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
  202c66:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  202c68:	f402 7240 	and.w	r2, r2, #768	; 0x300
  202c6c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
  202c70:	d003      	beq.n	202c7a <main+0x6a>
    RCC->BDCR = RCC_BDCR_BDRST;
  202c72:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  202c76:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
  202c78:	6719      	str	r1, [r3, #112]	; 0x70
  RCC->BDCR |= STM32_LSEDRV | RCC_BDCR_LSEON;
  202c7a:	4a0b      	ldr	r2, [pc, #44]	; (202ca8 <main+0x98>)
  202c7c:	6f13      	ldr	r3, [r2, #112]	; 0x70
  202c7e:	f043 0319 	orr.w	r3, r3, #25
  202c82:	6713      	str	r3, [r2, #112]	; 0x70
  while ((RCC->BDCR & RCC_BDCR_LSERDY) == 0)
  202c84:	6f13      	ldr	r3, [r2, #112]	; 0x70
  202c86:	079b      	lsls	r3, r3, #30
  202c88:	d5fc      	bpl.n	202c84 <main+0x74>
  PWR->CSR1 &= ~PWR_CSR1_BRE;
  202c8a:	4c09      	ldr	r4, [pc, #36]	; (202cb0 <main+0xa0>)
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma.allocated_mask = 0U;
  202c8c:	2100      	movs	r1, #0
  202c8e:	4809      	ldr	r0, [pc, #36]	; (202cb4 <main+0xa4>)
  202c90:	6862      	ldr	r2, [r4, #4]
  202c92:	4b09      	ldr	r3, [pc, #36]	; (202cb8 <main+0xa8>)
  202c94:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  202c98:	6062      	str	r2, [r4, #4]
  202c9a:	4602      	mov	r2, r0
  202c9c:	6001      	str	r1, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
  202c9e:	f103 04c0 	add.w	r4, r3, #192	; 0xc0
  dma.allocated_mask = 0U;
  202ca2:	4806      	ldr	r0, [pc, #24]	; (202cbc <main+0xac>)
  202ca4:	e00e      	b.n	202cc4 <main+0xb4>
  202ca6:	bf00      	nop
  202ca8:	40023800 	.word	0x40023800
  202cac:	fffff800 	.word	0xfffff800
  202cb0:	40007000 	.word	0x40007000
  202cb4:	20000b28 	.word	0x20000b28
  202cb8:	08004000 	.word	0x08004000
  202cbc:	40026010 	.word	0x40026010
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
  202cc0:	f853 0c0c 	ldr.w	r0, [r3, #-12]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
  202cc4:	330c      	adds	r3, #12
  202cc6:	3208      	adds	r2, #8
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
  202cc8:	6001      	str	r1, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
  202cca:	429c      	cmp	r4, r3
    dma.streams[i].func = NULL;
  202ccc:	f842 1c04 	str.w	r1, [r2, #-4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
  202cd0:	d1f6      	bne.n	202cc0 <main+0xb0>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
  202cd2:	f04f 32ff 	mov.w	r2, #4294967295
  202cd6:	4cc6      	ldr	r4, [pc, #792]	; (202ff0 <main+0x3e0>)
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
  202cd8:	48c6      	ldr	r0, [pc, #792]	; (202ff4 <main+0x3e4>)

#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202cda:	2160      	movs	r1, #96	; 0x60
  202cdc:	4bc6      	ldr	r3, [pc, #792]	; (202ff8 <main+0x3e8>)
  DMA1->LIFCR = 0xFFFFFFFFU;
  202cde:	60a2      	str	r2, [r4, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
  202ce0:	60e2      	str	r2, [r4, #12]
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202ce2:	f44f 7480 	mov.w	r4, #256	; 0x100
  DMA2->LIFCR = 0xFFFFFFFFU;
  202ce6:	6082      	str	r2, [r0, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
  202ce8:	60c2      	str	r2, [r0, #12]
  202cea:	2240      	movs	r2, #64	; 0x40
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202cec:	f883 1306 	strb.w	r1, [r3, #774]	; 0x306
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202cf0:	2080      	movs	r0, #128	; 0x80
  202cf2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202cf6:	601a      	str	r2, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202cf8:	f44f 7200 	mov.w	r2, #512	; 0x200
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202cfc:	f883 1307 	strb.w	r1, [r3, #775]	; 0x307
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d00:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202d04:	6018      	str	r0, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202d06:	f883 1308 	strb.w	r1, [r3, #776]	; 0x308
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d0a:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202d0e:	601c      	str	r4, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202d10:	f883 1309 	strb.w	r1, [r3, #777]	; 0x309
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d14:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202d18:	601a      	str	r2, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202d1e:	f883 130a 	strb.w	r1, [r3, #778]	; 0x30a
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d22:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202d26:	601a      	str	r2, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d28:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202d2c:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d30:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202d34:	601a      	str	r2, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202d36:	2270      	movs	r2, #112	; 0x70
  202d38:	f883 1328 	strb.w	r1, [r3, #808]	; 0x328
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d3c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  202d40:	f8c3 4184 	str.w	r4, [r3, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202d44:	605c      	str	r4, [r3, #4]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d46:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202d4a:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d4e:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202d52:	601c      	str	r4, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d54:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202d58:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d5c:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202d60:	6019      	str	r1, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d62:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202d66:	f883 231a 	strb.w	r2, [r3, #794]	; 0x31a
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d6a:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202d6e:	601c      	str	r4, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d70:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202d74:	f883 231b 	strb.w	r2, [r3, #795]	; 0x31b
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d78:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202d7c:	6019      	str	r1, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d7e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202d82:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d86:	4f9d      	ldr	r7, [pc, #628]	; (202ffc <main+0x3ec>)
  202d88:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202d8c:	601c      	str	r4, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202d8e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d92:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202d96:	6019      	str	r1, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202d98:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202d9c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
  202da0:	22c0      	movs	r2, #192	; 0xc0
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202da2:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202da6:	6019      	str	r1, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202da8:	1839      	adds	r1, r7, r0
  202daa:	f883 2327 	strb.w	r2, [r3, #807]	; 0x327
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202dae:	463a      	mov	r2, r7
  202db0:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202db4:	6058      	str	r0, [r3, #4]
    _pal_init_event(i);
  202db6:	2300      	movs	r3, #0
  202db8:	e9c2 3300 	strd	r3, r3, [r2]
  for (i = 0; i < 16; i++) {
  202dbc:	3208      	adds	r2, #8
  202dbe:	4291      	cmp	r1, r2
  202dc0:	d1fa      	bne.n	202db8 <main+0x1a8>
  sdp->vmt = &vmt;
  202dc2:	4e8f      	ldr	r6, [pc, #572]	; (203000 <main+0x3f0>)
  gptp->state  = GPT_STOP;
  202dc4:	f04f 0c01 	mov.w	ip, #1
  202dc8:	4d8e      	ldr	r5, [pc, #568]	; (203004 <main+0x3f4>)
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  202dca:	f04f 3eff 	mov.w	lr, #4294967295
  qp->next = qp;
  202dce:	f106 040c 	add.w	r4, r6, #12
 *
 * @init
 */
void pwmObjectInit(PWMDriver *pwmp) {

  pwmp->state    = PWM_STOP;
  202dd2:	f8df 8234 	ldr.w	r8, [pc, #564]	; 203008 <main+0x3f8>
  202dd6:	498d      	ldr	r1, [pc, #564]	; (20300c <main+0x3fc>)
  202dd8:	4630      	mov	r0, r6
  GPTD3.tim = STM32_TIM3;
  202dda:	4a8d      	ldr	r2, [pc, #564]	; (203010 <main+0x400>)
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
  mp->object_size = size;
  mp->align = align;
  202ddc:	f04f 0a04 	mov.w	sl, #4
  iqp->q_counter = 0;
  202de0:	6173      	str	r3, [r6, #20]
  202de2:	60ca      	str	r2, [r1, #12]
  iqp->q_buffer  = bp;
  202de4:	4a8b      	ldr	r2, [pc, #556]	; (203014 <main+0x404>)
  gptp->config = NULL;
  202de6:	604b      	str	r3, [r1, #4]
  202de8:	61b2      	str	r2, [r6, #24]
  gptp->state  = GPT_STOP;
  202dea:	f881 c000 	strb.w	ip, [r1]
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {

  spip->state = SPI_STOP;
  202dee:	498a      	ldr	r1, [pc, #552]	; (203018 <main+0x408>)
  gptp->config = NULL;
  202df0:	606b      	str	r3, [r5, #4]
  gptp->state  = GPT_STOP;
  202df2:	f885 c000 	strb.w	ip, [r5]
  202df6:	f101 090c 	add.w	r9, r1, #12
  pwmp->config   = NULL;
  202dfa:	f8c8 3004 	str.w	r3, [r8, #4]
  pwmp->enabled  = 0;
  202dfe:	f8c8 300c 	str.w	r3, [r8, #12]
  sdp->state = SD_STOP;
  202e02:	f886 c008 	strb.w	ip, [r6, #8]
  oqp->q_link    = link;
  202e06:	6536      	str	r6, [r6, #80]	; 0x50
  pwmp->state    = PWM_STOP;
  202e08:	f888 c000 	strb.w	ip, [r8]
  ch_memcore.basemem = __heap_base__;
  202e0c:	f8df b20c 	ldr.w	fp, [pc, #524]	; 20301c <main+0x40c>
  qp->prev = qp;
  202e10:	e9c6 4403 	strd	r4, r4, [r6, #12]
  qp->next = qp;
  202e14:	f106 0430 	add.w	r4, r6, #48	; 0x30
  qp->prev = qp;
  202e18:	e9c6 440c 	strd	r4, r4, [r6, #48]	; 0x30
  GPTD4.tim = STM32_TIM4;
  202e1c:	4c80      	ldr	r4, [pc, #512]	; (203020 <main+0x410>)
  202e1e:	60ec      	str	r4, [r5, #12]
  PWMD1.channels = STM32_TIM1_CHANNELS;
  202e20:	2406      	movs	r4, #6
  ST_ENABLE_STOP();
  202e22:	4d80      	ldr	r5, [pc, #512]	; (203024 <main+0x414>)
  202e24:	f888 4010 	strb.w	r4, [r8, #16]
  PWMD1.tim = STM32_TIM1;
  202e28:	4c7f      	ldr	r4, [pc, #508]	; (203028 <main+0x418>)
  iqp->q_wrptr   = bp;
  202e2a:	e9c6 2208 	strd	r2, r2, [r6, #32]
  202e2e:	f8c8 4018 	str.w	r4, [r8, #24]
  iqp->q_top     = bp + size;
  202e32:	3210      	adds	r2, #16
  sdp->vmt = &vmt;
  202e34:	4c7d      	ldr	r4, [pc, #500]	; (20302c <main+0x41c>)
  202e36:	61f2      	str	r2, [r6, #28]
  202e38:	f840 4b04 	str.w	r4, [r0], #4
  oqp->q_buffer  = bp;
  202e3c:	4a7c      	ldr	r2, [pc, #496]	; (203030 <main+0x420>)
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
  202e3e:	6070      	str	r0, [r6, #4]
  oqp->q_counter = size;
  202e40:	2010      	movs	r0, #16
  oqp->q_buffer  = bp;
  202e42:	63f2      	str	r2, [r6, #60]	; 0x3c
  oqp->q_counter = size;
  202e44:	63b0      	str	r0, [r6, #56]	; 0x38
  oqp->q_notify  = onfy;
  202e46:	487b      	ldr	r0, [pc, #492]	; (203034 <main+0x424>)
  pqp->next = pqp;
  202e48:	4c7b      	ldr	r4, [pc, #492]	; (203038 <main+0x428>)
  202e4a:	64f0      	str	r0, [r6, #76]	; 0x4c
  SD3.usart = USART3;
  202e4c:	487b      	ldr	r0, [pc, #492]	; (20303c <main+0x42c>)
  oqp->q_wrptr   = bp;
  202e4e:	e9c6 2211 	strd	r2, r2, [r6, #68]	; 0x44
  oqp->q_top     = bp + size;
  202e52:	3210      	adds	r2, #16
  202e54:	6432      	str	r2, [r6, #64]	; 0x40
  ST_ENABLE_CLOCK();
  202e56:	4a7a      	ldr	r2, [pc, #488]	; (203040 <main+0x430>)
  iqp->q_link    = link;
  202e58:	e9c6 360a 	strd	r3, r6, [r6, #40]	; 0x28
  202e5c:	6570      	str	r0, [r6, #84]	; 0x54
  202e5e:	f881 c000 	strb.w	ip, [r1]
  202e62:	6c10      	ldr	r0, [r2, #64]	; 0x40
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
  mp->owner = NULL;
  202e64:	614b      	str	r3, [r1, #20]
  202e66:	ea40 000c 	orr.w	r0, r0, ip
  spip->config = NULL;
#if SPI_USE_WAIT == TRUE
  spip->thread = NULL;
  202e6a:	e9c1 3301 	strd	r3, r3, [r1, #4]

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
  SPID1.dmarx     = NULL;
  SPID1.dmatx     = NULL;
  202e6e:	e9c1 3308 	strd	r3, r3, [r1, #32]
  202e72:	6410      	str	r0, [r2, #64]	; 0x40
  202e74:	6e10      	ldr	r0, [r2, #96]	; 0x60
  202e76:	ea40 000c 	orr.w	r0, r0, ip
  202e7a:	6610      	str	r0, [r2, #96]	; 0x60
  202e7c:	6e12      	ldr	r2, [r2, #96]	; 0x60
  qp->next = qp;
  202e7e:	4a71      	ldr	r2, [pc, #452]	; (203044 <main+0x434>)
  pqp->prio = (tprio_t)0;
  202e80:	e9c4 4301 	strd	r4, r3, [r4, #4]
  ST_ENABLE_STOP();
  202e84:	68a8      	ldr	r0, [r5, #8]
  202e86:	ea40 000c 	orr.w	r0, r0, ip
  ch.rlist.older = (thread_t *)&ch.rlist;
  202e8a:	e9c4 4404 	strd	r4, r4, [r4, #16]
  202e8e:	60a8      	str	r0, [r5, #8]
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
  202e90:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
  202e94:	4d6c      	ldr	r5, [pc, #432]	; (203048 <main+0x438>)
  qp->prev = qp;
  202e96:	e9c1 9903 	strd	r9, r9, [r1, #12]
  SD3.clock = STM32_USART3CLK;
  202e9a:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 20304c <main+0x43c>
  202e9e:	f8c6 9058 	str.w	r9, [r6, #88]	; 0x58
  SPID1.spi       = SPI1;
  202ea2:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 203050 <main+0x440>
  202ea6:	f8c1 901c 	str.w	r9, [r1, #28]
  SPID1.rxdmamode = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_STREAM) |
  202eaa:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 203054 <main+0x444>
  202eae:	f8c1 9028 	str.w	r9, [r1, #40]	; 0x28
                    STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_STREAM) |
  202eb2:	f109 0930 	add.w	r9, r9, #48	; 0x30
  202eb6:	f8c1 902c 	str.w	r9, [r1, #44]	; 0x2c
  202eba:	216b      	movs	r1, #107	; 0x6b
  tmp->cumulative = (rttime_t)0;
  202ebc:	46d1      	mov	r9, sl
  202ebe:	6281      	str	r1, [r0, #40]	; 0x28
  ch.vtlist.dlist.next = &ch.vtlist.dlist;
  202ec0:	f104 011c 	add.w	r1, r4, #28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  202ec4:	f8c0 e02c 	str.w	lr, [r0, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
  202ec8:	6183      	str	r3, [r0, #24]
  STM32_ST_TIM->CCR[0] = 0;
  202eca:	6343      	str	r3, [r0, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
  202ecc:	60c3      	str	r3, [r0, #12]
  STM32_ST_TIM->CR2    = 0;
  202ece:	6043      	str	r3, [r0, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
  202ed0:	f8c0 c014 	str.w	ip, [r0, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
  202ed4:	f8c0 c000 	str.w	ip, [r0]
  pqp->next = pqp;
  202ed8:	6024      	str	r4, [r4, #0]
  ch.vtlist.dlist.prev = &ch.vtlist.dlist;
  202eda:	e9c4 1107 	strd	r1, r1, [r4, #28]
  qp->next = qp;
  202ede:	f105 010c 	add.w	r1, r5, #12
  202ee2:	616b      	str	r3, [r5, #20]
  202ee4:	6093      	str	r3, [r2, #8]
  mp->next = NULL;
  202ee6:	6153      	str	r3, [r2, #20]
  202ee8:	62d3      	str	r3, [r2, #44]	; 0x2c
  ch.vtlist.lasttime = (systime_t)0;
  202eea:	62a3      	str	r3, [r4, #40]	; 0x28
  mp->align = align;
  202eec:	f8c2 a01c 	str.w	sl, [r2, #28]
  202ef0:	f8c2 a034 	str.w	sl, [r2, #52]	; 0x34
  ch.tm.offset = (rtcnt_t)0;
  202ef4:	6763      	str	r3, [r4, #116]	; 0x74
  ch.vtlist.dlist.delta = (sysinterval_t)-1;
  202ef6:	f8c4 e024 	str.w	lr, [r4, #36]	; 0x24
  tmp->best       = (rtcnt_t)-1;
  202efa:	f8cd e010 	str.w	lr, [sp, #16]
  qp->prev = qp;
  202efe:	e9c5 1103 	strd	r1, r1, [r5, #12]
  mp->provider = provider;
  202f02:	4955      	ldr	r1, [pc, #340]	; (203058 <main+0x448>)
  202f04:	6211      	str	r1, [r2, #32]
  202f06:	6391      	str	r1, [r2, #56]	; 0x38
  202f08:	4954      	ldr	r1, [pc, #336]	; (20305c <main+0x44c>)
  202f0a:	f8cb 1000 	str.w	r1, [fp]
  ch_memcore.topmem  = __heap_end__;
  202f0e:	4954      	ldr	r1, [pc, #336]	; (203060 <main+0x450>)
  202f10:	f8cb 1004 	str.w	r1, [fp, #4]
  202f14:	4953      	ldr	r1, [pc, #332]	; (203064 <main+0x454>)
  202f16:	6029      	str	r1, [r5, #0]
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {

  dlp->next = (dyn_element_t *)dlp;
  202f18:	f102 0110 	add.w	r1, r2, #16
  202f1c:	6111      	str	r1, [r2, #16]
  mp->object_size = size;
  202f1e:	2114      	movs	r1, #20
  202f20:	6191      	str	r1, [r2, #24]
  202f22:	f102 0124 	add.w	r1, r2, #36	; 0x24
  202f26:	6251      	str	r1, [r2, #36]	; 0x24
  202f28:	f102 0128 	add.w	r1, r2, #40	; 0x28
  202f2c:	6291      	str	r1, [r2, #40]	; 0x28
  202f2e:	211c      	movs	r1, #28
  202f30:	6311      	str	r1, [r2, #48]	; 0x30
  202f32:	f102 013c 	add.w	r1, r2, #60	; 0x3c
  202f36:	63d1      	str	r1, [r2, #60]	; 0x3c
  202f38:	f102 0140 	add.w	r1, r2, #64	; 0x40
  202f3c:	6411      	str	r1, [r2, #64]	; 0x40
  202f3e:	f102 0144 	add.w	r1, r2, #68	; 0x44
  H_NEXT(&default_heap.header) = NULL;
  H_PAGES(&default_heap.header) = 0;
  202f42:	e9c5 3301 	strd	r3, r3, [r5, #4]
  202f46:	e9c2 2200 	strd	r2, r2, [r2]
  tmp->last       = (rtcnt_t)0;
  202f4a:	e9cd 3305 	strd	r3, r3, [sp, #20]
  202f4e:	6451      	str	r1, [r2, #68]	; 0x44
  tmp->n          = (ucnt_t)0;
  202f50:	ad04      	add	r5, sp, #16
  202f52:	9307      	str	r3, [sp, #28]
  tmp->cumulative = (rttime_t)0;
  202f54:	2200      	movs	r2, #0
  202f56:	2300      	movs	r3, #0
  202f58:	e9cd 2308 	strd	r2, r3, [sp, #32]
    chTMStartMeasurementX(&tm);
  202f5c:	4628      	mov	r0, r5
  202f5e:	f7fd fb9f 	bl	2006a0 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
  202f62:	f7fd fba5 	bl	2006b0 <chTMStopMeasurementX>
  } while (i > 0U);
  202f66:	f1b9 0901 	subs.w	r9, r9, #1
  202f6a:	d1f7      	bne.n	202f5c <main+0x34c>
  ch.tm.offset = tm.best;
  202f6c:	9b04      	ldr	r3, [sp, #16]
  tp->refs            = (trefs_t)1;
  202f6e:	2201      	movs	r2, #1
  REG_INSERT(tp);
  202f70:	493d      	ldr	r1, [pc, #244]	; (203068 <main+0x458>)
  202f72:	f04f 0a20 	mov.w	sl, #32
  202f76:	6763      	str	r3, [r4, #116]	; 0x74
  tp->hdr.pqueue.prio = prio;
  202f78:	2380      	movs	r3, #128	; 0x80
  REG_INSERT(tp);
  202f7a:	f8d4 c014 	ldr.w	ip, [r4, #20]
  qp->next = qp;
  202f7e:	f101 002c 	add.w	r0, r1, #44	; 0x2c
  tp->hdr.pqueue.prio = prio;
  202f82:	63a3      	str	r3, [r4, #56]	; 0x38
  tp->realprio        = prio;
  202f84:	66e3      	str	r3, [r4, #108]	; 0x6c
  lp->next = lp;
  202f86:	f101 0328 	add.w	r3, r1, #40	; 0x28
  tp->name            = name;
  202f8a:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 20306c <main+0x45c>
  tp->flags           = CH_FLAG_MODE_STATIC;
  202f8e:	f884 9051 	strb.w	r9, [r4, #81]	; 0x51
  REG_INSERT(tp);
  202f92:	6424      	str	r4, [r4, #64]	; 0x40
  202f94:	f8c4 c044 	str.w	ip, [r4, #68]	; 0x44
  tp->refs            = (trefs_t)1;
  202f98:	f884 2052 	strb.w	r2, [r4, #82]	; 0x52
  tp->name            = name;
  202f9c:	f8c4 e048 	str.w	lr, [r4, #72]	; 0x48
  tp->epending        = (eventmask_t)0;
  202fa0:	e9c4 9919 	strd	r9, r9, [r4, #100]	; 0x64
  REG_INSERT(tp);
  202fa4:	f8cc 1010 	str.w	r1, [ip, #16]
  202fa8:	65a3      	str	r3, [r4, #88]	; 0x58
#elif CH_CFG_USE_DYNAMIC == TRUE
  currp->wabase = NULL;
#endif

  /* Setting up the caller as current thread.*/
  currp->state = CH_STATE_CURRENT;
  202faa:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
  currp->wabase = NULL;
  202fae:	f8c4 904c 	str.w	r9, [r4, #76]	; 0x4c
  currp = _thread_init(&ch.mainthread, (const char *)&ch_debug, NORMALPRIO);
  202fb2:	e9c4 1105 	strd	r1, r1, [r4, #20]
  qp->prev = qp;
  202fb6:	e9c4 0017 	strd	r0, r0, [r4, #92]	; 0x5c
  202fba:	f38a 8811 	msr	BASEPRI, sl
  __ASM volatile ("cpsie i" : : : "memory");
  202fbe:	b662      	cpsie	i
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  202fc0:	4b2b      	ldr	r3, [pc, #172]	; (203070 <main+0x460>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  202fc2:	f64f 0eff 	movw	lr, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
  202fc6:	482b      	ldr	r0, [pc, #172]	; (203074 <main+0x464>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  202fc8:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  DWT->LAR = 0xC5ACCE55U;
  202fcc:	492a      	ldr	r1, [pc, #168]	; (203078 <main+0x468>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  202fce:	ea0c 0c0e 	and.w	ip, ip, lr
  reg_value  =  (reg_value                                   |
  202fd2:	ea4c 0000 	orr.w	r0, ip, r0
  SCB->AIRCR =  reg_value;
  202fd6:	60d8      	str	r0, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
  202fd8:	f8d3 00fc 	ldr.w	r0, [r3, #252]	; 0xfc
  202fdc:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
  202fe0:	f8c3 00fc 	str.w	r0, [r3, #252]	; 0xfc
  DWT->LAR = 0xC5ACCE55U;
  202fe4:	4825      	ldr	r0, [pc, #148]	; (20307c <main+0x46c>)
  202fe6:	f8c1 0fb0 	str.w	r0, [r1, #4016]	; 0xfb0
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
  202fea:	6808      	ldr	r0, [r1, #0]
  202fec:	4310      	orrs	r0, r2
  202fee:	e047      	b.n	203080 <main+0x470>
  202ff0:	40026000 	.word	0x40026000
  202ff4:	40026400 	.word	0x40026400
  202ff8:	e000e100 	.word	0xe000e100
  202ffc:	200008e8 	.word	0x200008e8
  203000:	20000858 	.word	0x20000858
  203004:	20000810 	.word	0x20000810
  203008:	20000828 	.word	0x20000828
  20300c:	20000800 	.word	0x20000800
  203010:	40000400 	.word	0x40000400
  203014:	20000e84 	.word	0x20000e84
  203018:	200008b8 	.word	0x200008b8
  20301c:	20000b00 	.word	0x20000b00
  203020:	40000800 	.word	0x40000800
  203024:	e0042000 	.word	0xe0042000
  203028:	40010000 	.word	0x40010000
  20302c:	0800444c 	.word	0x0800444c
  203030:	20000e94 	.word	0x20000e94
  203034:	00200611 	.word	0x00200611
  203038:	20000968 	.word	0x20000968
  20303c:	40004800 	.word	0x40004800
  203040:	40023800 	.word	0x40023800
  203044:	200009e0 	.word	0x200009e0
  203048:	20000b0c 	.word	0x20000b0c
  20304c:	0337f980 	.word	0x0337f980
  203050:	40013000 	.word	0x40013000
  203054:	06010016 	.word	0x06010016
  203058:	00200741 	.word	0x00200741
  20305c:	20020088 	.word	0x20020088
  203060:	20080000 	.word	0x20080000
  203064:	00200701 	.word	0x00200701
  203068:	20000998 	.word	0x20000998
  20306c:	080040b4 	.word	0x080040b4
  203070:	e000ed00 	.word	0xe000ed00
  203074:	05fa0300 	.word	0x05fa0300
  203078:	e0001000 	.word	0xe0001000
  20307c:	c5acce55 	.word	0xc5acce55
  203080:	6008      	str	r0, [r1, #0]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  203082:	2110      	movs	r1, #16
  203084:	77d9      	strb	r1, [r3, #31]
  203086:	f883 a022 	strb.w	sl, [r3, #34]	; 0x22
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20308a:	f389 8811 	msr	BASEPRI, r9
  __ASM volatile ("cpsie i" : : : "memory");
  20308e:	b662      	cpsie	i
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  203090:	f38a 8811 	msr	BASEPRI, sl
  tp->wabase = tdp->wbase;
  203094:	4bac      	ldr	r3, [pc, #688]	; (203348 <main+0x738>)
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  203096:	f103 016c 	add.w	r1, r3, #108	; 0x6c
  REG_INSERT(tp);
  20309a:	f103 0090 	add.w	r0, r3, #144	; 0x90
  tp->hdr.pqueue.prio = prio;
  20309e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  2030a2:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
  2030a6:	49a9      	ldr	r1, [pc, #676]	; (20334c <main+0x73c>)
  tp->realprio        = prio;
  2030a8:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  2030ac:	66d9      	str	r1, [r3, #108]	; 0x6c
  2030ae:	49a8      	ldr	r1, [pc, #672]	; (203350 <main+0x740>)
  tp->refs            = (trefs_t)1;
  2030b0:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  2030b4:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  tp->state           = CH_STATE_WTSTART;
  2030b8:	2102      	movs	r1, #2
  REG_INSERT(tp);
  2030ba:	6962      	ldr	r2, [r4, #20]
  tp->state           = CH_STATE_WTSTART;
  2030bc:	f8a3 10b0 	strh.w	r1, [r3, #176]	; 0xb0
  tp->name            = name;
  2030c0:	49a4      	ldr	r1, [pc, #656]	; (203354 <main+0x744>)
  REG_INSERT(tp);
  2030c2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  tp->wabase = tdp->wbase;
  2030c6:	f8c3 30ac 	str.w	r3, [r3, #172]	; 0xac
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  2030ca:	f8c3 9070 	str.w	r9, [r3, #112]	; 0x70
  REG_INSERT(tp);
  2030ce:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
  tp->name            = name;
  2030d2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
  tp->epending        = (eventmask_t)0;
  2030d6:	e9c3 9931 	strd	r9, r9, [r3, #196]	; 0xc4
  REG_INSERT(tp);
  2030da:	6110      	str	r0, [r2, #16]
  qp->next = qp;
  2030dc:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
  2030e0:	6160      	str	r0, [r4, #20]
  qp->prev = qp;
  2030e2:	e9c3 222f 	strd	r2, r2, [r3, #188]	; 0xbc
  lp->next = lp;
  2030e6:	f103 02b8 	add.w	r2, r3, #184	; 0xb8
  2030ea:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
  chSchWakeupS(tp, MSG_OK);
  2030ee:	f7fe fa7f 	bl	2015f0 <chSchWakeupS.constprop.0>
  2030f2:	f389 8811 	msr	BASEPRI, r9
  2030f6:	f38a 8811 	msr	BASEPRI, sl
  if (sdp->state == SD_STOP) {
  2030fa:	7a33      	ldrb	r3, [r6, #8]
  2030fc:	2b01      	cmp	r3, #1
  2030fe:	f000 82ce 	beq.w	20369e <main+0xa8e>
    brr = (uint32_t)(sdp->clock / config->speed);
  203102:	6db3      	ldr	r3, [r6, #88]	; 0x58
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  203104:	f04f 0940 	mov.w	r9, #64	; 0x40
    brr = (uint32_t)(sdp->clock / config->speed);
  203108:	4a93      	ldr	r2, [pc, #588]	; (203358 <main+0x748>)
  u->CR3 = config->cr3 | USART_CR3_EIE;
  20310a:	2401      	movs	r4, #1
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
  20310c:	f240 112d 	movw	r1, #301	; 0x12d
  sdp->state = SD_READY;
  203110:	f04f 0a02 	mov.w	sl, #2
    brr = (uint32_t)(sdp->clock / config->speed);
  203114:	fba2 2303 	umull	r2, r3, r2, r3
  203118:	f04f 0b00 	mov.w	fp, #0
  20311c:	0c1a      	lsrs	r2, r3, #16
  USART_TypeDef *u = sdp->usart;
  20311e:	6d73      	ldr	r3, [r6, #84]	; 0x54
  u->BRR = brr;
  203120:	60da      	str	r2, [r3, #12]
  u->ICR = 0xFFFFFFFFU;
  203122:	f04f 32ff 	mov.w	r2, #4294967295
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  203126:	f8c3 9004 	str.w	r9, [r3, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
  20312a:	609c      	str	r4, [r3, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
  20312c:	6019      	str	r1, [r3, #0]
  u->ICR = 0xFFFFFFFFU;
  20312e:	621a      	str	r2, [r3, #32]
  203130:	f886 a008 	strb.w	sl, [r6, #8]
    sdp->rxmask = 0xFF;
  203134:	f886 205c 	strb.w	r2, [r6, #92]	; 0x5c
  203138:	f38b 8811 	msr	BASEPRI, fp
  palSetPadMode( GPIOD, 8, PAL_MODE_ALTERNATE(7) );
  20313c:	4887      	ldr	r0, [pc, #540]	; (20335c <main+0x74c>)
  20313e:	f240 3282 	movw	r2, #898	; 0x382
  203142:	f44f 7180 	mov.w	r1, #256	; 0x100
    palSetLineMode(LINE_LED1, PAL_MODE_OUTPUT_PUSHPULL);
  203146:	4e86      	ldr	r6, [pc, #536]	; (203360 <main+0x750>)
  203148:	f7fd f962 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode( GPIOD, 9, PAL_MODE_ALTERNATE(7) );
  20314c:	f240 3282 	movw	r2, #898	; 0x382
  203150:	f44f 7100 	mov.w	r1, #512	; 0x200
  203154:	f7fd f95c 	bl	200410 <_pal_lld_setgroupmode>
    palSetPadMode( GPIOC, 6, PAL_MODE_ALTERNATE(2) );
  203158:	4649      	mov	r1, r9
  20315a:	f44f 7281 	mov.w	r2, #258	; 0x102
  20315e:	f5a0 6080 	sub.w	r0, r0, #1024	; 0x400
  203162:	f7fd f955 	bl	200410 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_LED1, PAL_MODE_OUTPUT_PUSHPULL);
  203166:	4630      	mov	r0, r6
  203168:	4621      	mov	r1, r4
  20316a:	4622      	mov	r2, r4
  20316c:	f7fd f950 	bl	200410 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_LED2, PAL_MODE_OUTPUT_PUSHPULL);
  203170:	4622      	mov	r2, r4
  203172:	2180      	movs	r1, #128	; 0x80
  203174:	f7fd f94c 	bl	200410 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_LED3, PAL_MODE_OUTPUT_PUSHPULL);
  203178:	4622      	mov	r2, r4
  20317a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  20317e:	f7fd f947 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB8_GPIO_Port,DB8_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  203182:	f506 6000 	add.w	r0, r6, #2048	; 0x800
  203186:	4622      	mov	r2, r4
  203188:	4621      	mov	r1, r4
  20318a:	f7fd f941 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB9_GPIO_Port,DB9_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  20318e:	4622      	mov	r2, r4
  203190:	4651      	mov	r1, sl
  203192:	f7fd f93d 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB10_GPIO_Port,DB10_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  203196:	4622      	mov	r2, r4
  203198:	2104      	movs	r1, #4
  20319a:	f7fd f939 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB11_GPIO_Port,DB11_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  20319e:	4622      	mov	r2, r4
  2031a0:	2108      	movs	r1, #8
  2031a2:	f7fd f935 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB12_GPIO_Port,DB12_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2031a6:	4622      	mov	r2, r4
  2031a8:	2110      	movs	r1, #16
  2031aa:	f7fd f931 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB13_GPIO_Port,DB13_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2031ae:	4622      	mov	r2, r4
  2031b0:	2120      	movs	r1, #32
  2031b2:	f7fd f92d 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB14_GPIO_Port,DB14_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2031b6:	4622      	mov	r2, r4
  2031b8:	4649      	mov	r1, r9
  2031ba:	f7fd f929 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB15_GPIO_Port,DB15_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2031be:	4622      	mov	r2, r4
  2031c0:	2180      	movs	r1, #128	; 0x80
  2031c2:	f7fd f925 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(CS_GPIO_Port,CS_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2031c6:	4630      	mov	r0, r6
  2031c8:	4622      	mov	r2, r4
  2031ca:	2110      	movs	r1, #16
  2031cc:	f7fd f920 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(RESET_GPIO_Port,RESET_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2031d0:	4622      	mov	r2, r4
  2031d2:	2120      	movs	r1, #32
    RESET_Hi;
  2031d4:	2620      	movs	r6, #32
  palSetPadMode(RESET_GPIO_Port,RESET_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2031d6:	f7fd f91b 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(RS_GPIO_Port,RS_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2031da:	4622      	mov	r2, r4
  2031dc:	4649      	mov	r1, r9
  2031de:	f7fd f917 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(WR_GPIO_Port,WR_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2031e2:	4622      	mov	r2, r4
  2031e4:	4651      	mov	r1, sl
  2031e6:	f7fd f913 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(RD_GPIO_Port,RD_Pin,PAL_MODE_OUTPUT_PUSHPULL);	
  2031ea:	4622      	mov	r2, r4
  2031ec:	2104      	movs	r1, #4
  2031ee:	f7fd f90f 	bl	200410 <_pal_lld_setgroupmode>
    RESET_Hi;
  2031f2:	8306      	strh	r6, [r0, #24]
	TFT_Send_Cmd(0x01);        //Software Reset
  2031f4:	4620      	mov	r0, r4
  2031f6:	f7fd ffa3 	bl	201140 <TFT_Send_Cmd>
  2031fa:	f386 8811 	msr	BASEPRI, r6
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
  2031fe:	4959      	ldr	r1, [pc, #356]	; (203364 <main+0x754>)
  203200:	2008      	movs	r0, #8
  203202:	f7fd fd1d 	bl	200c40 <chSchGoSleepTimeoutS>
  203206:	f38b 8811 	msr	BASEPRI, fp
	TFT_Send_Cmd(0xC0);		//?????? ???????? ?????? ?????
  20320a:	20c0      	movs	r0, #192	; 0xc0
		MAX_X = 319;
  20320c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 203368 <main+0x758>
	TFT_Send_Cmd(0xC0);		//?????? ???????? ?????? ?????
  203210:	f7fd ff96 	bl	201140 <TFT_Send_Cmd>
	TFT_Write_Data(0x25);	
  203214:	2025      	movs	r0, #37	; 0x25
  203216:	f7fd ffb3 	bl	201180 <TFT_Write_Data>
	TFT_Send_Cmd(0xC1);		//????????? step up ???????????????
  20321a:	20c1      	movs	r0, #193	; 0xc1
  20321c:	f7fd ff90 	bl	201140 <TFT_Send_Cmd>
	TFT_Write_Data(0x11);
  203220:	2011      	movs	r0, #17
  203222:	f7fd ffad 	bl	201180 <TFT_Write_Data>
	TFT_Send_Cmd(0xC5);		//????????????? ???????????? ????????? VCOMH - VCOML = 5.2V
  203226:	20c5      	movs	r0, #197	; 0xc5
  203228:	f7fd ff8a 	bl	201140 <TFT_Send_Cmd>
	TFT_Write_Data(0x2B);	        //VCOMH = 3.825
  20322c:	202b      	movs	r0, #43	; 0x2b
  20322e:	f7fd ffa7 	bl	201180 <TFT_Write_Data>
	TFT_Write_Data(0x2B);  	//VCOML = -1.375
  203232:	202b      	movs	r0, #43	; 0x2b
  203234:	f7fd ffa4 	bl	201180 <TFT_Write_Data>
	TFT_Send_Cmd(0xC7);		//?? Vcom ?? ???? ???, ? ??? ?? ?????? offset ??? ????
  203238:	20c7      	movs	r0, #199	; 0xc7
  20323a:	f7fd ff81 	bl	201140 <TFT_Send_Cmd>
	TFT_Write_Data(0x86);        //VML=58 VMH=58
  20323e:	2086      	movs	r0, #134	; 0x86
  203240:	f7fd ff9e 	bl	201180 <TFT_Write_Data>
  TFT_Send_Cmd(0x36);
  203244:	2036      	movs	r0, #54	; 0x36
  203246:	f7fd ff7b 	bl	201140 <TFT_Send_Cmd>
		case 1: TFT_Write_Data(0x28);
  20324a:	2028      	movs	r0, #40	; 0x28
  20324c:	f7fd ff98 	bl	201180 <TFT_Write_Data>
		MAX_X = 319;
  203250:	f240 133f 	movw	r3, #319	; 0x13f
		MAX_Y = 239;
  203254:	22ef      	movs	r2, #239	; 0xef
	TFT_Send_Cmd(0x3A);		//???? ??????? ????? ???????????? 16 ??????
  203256:	203a      	movs	r0, #58	; 0x3a
		MAX_X = 319;
  203258:	f8c9 3000 	str.w	r3, [r9]
		MAX_Y = 239;
  20325c:	4b43      	ldr	r3, [pc, #268]	; (20336c <main+0x75c>)
  20325e:	601a      	str	r2, [r3, #0]
	TFT_Send_Cmd(0x3A);		//???? ??????? ????? ???????????? 16 ??????
  203260:	f7fd ff6e 	bl	201140 <TFT_Send_Cmd>
	TFT_Write_Data(0x05);
  203264:	2005      	movs	r0, #5
  203266:	f7fd ff8b 	bl	201180 <TFT_Write_Data>
	TFT_Send_Cmd(0xB1);
  20326a:	20b1      	movs	r0, #177	; 0xb1
  20326c:	f7fd ff68 	bl	201140 <TFT_Send_Cmd>
	TFT_Write_Data(0x00);
  203270:	4658      	mov	r0, fp
  203272:	f7fd ff85 	bl	201180 <TFT_Write_Data>
	TFT_Write_Data(0x18);	 //Frame Rate 79Hz
  203276:	2018      	movs	r0, #24
  203278:	f7fd ff82 	bl	201180 <TFT_Write_Data>
	TFT_Send_Cmd(0xB6);
  20327c:	20b6      	movs	r0, #182	; 0xb6
  20327e:	f7fd ff5f 	bl	201140 <TFT_Send_Cmd>
	TFT_Write_Data(0x0A);
  203282:	200a      	movs	r0, #10
  203284:	f7fd ff7c 	bl	201180 <TFT_Write_Data>
	TFT_Write_Data(0x82);//??????? ??? ?????????? ?????????? ???? ???????? ????? - 1, ?????? - 0,
  203288:	2082      	movs	r0, #130	; 0x82
  20328a:	f7fd ff79 	bl	201180 <TFT_Write_Data>
	TFT_Write_Data(0x27);
  20328e:	2027      	movs	r0, #39	; 0x27
  203290:	f7fd ff76 	bl	201180 <TFT_Write_Data>
	TFT_Send_Cmd(0x11);
  203294:	2011      	movs	r0, #17
  203296:	f7fd ff53 	bl	201140 <TFT_Send_Cmd>
  20329a:	f386 8811 	msr	BASEPRI, r6
  20329e:	4934      	ldr	r1, [pc, #208]	; (203370 <main+0x760>)
  2032a0:	2008      	movs	r0, #8
  2032a2:	f7fd fccd 	bl	200c40 <chSchGoSleepTimeoutS>
  2032a6:	f38b 8811 	msr	BASEPRI, fp
	TFT_Send_Cmd(0x29);
  2032aa:	2029      	movs	r0, #41	; 0x29
  2032ac:	f7fd ff48 	bl	201140 <TFT_Send_Cmd>
  menu1=malloc(sizeof(node_t));
  2032b0:	4630      	mov	r0, r6
  2032b2:	f000 fa35 	bl	203720 <malloc>
  menu1->text="Motor Forward";
  2032b6:	4a2f      	ldr	r2, [pc, #188]	; (203374 <main+0x764>)
  menu1->prev=NULL;
  2032b8:	f8c0 b008 	str.w	fp, [r0, #8]
  menu1->text="Motor Forward";
  2032bc:	6002      	str	r2, [r0, #0]
  menu1->parent=NULL;
  2032be:	f8c0 b010 	str.w	fp, [r0, #16]
  menu1->text="Motor Forward";
  2032c2:	9000      	str	r0, [sp, #0]
  menu1->next=malloc(sizeof(node_t));
  2032c4:	4630      	mov	r0, r6
  2032c6:	f000 fa2b 	bl	203720 <malloc>
  2032ca:	9b00      	ldr	r3, [sp, #0]
  2032cc:	9001      	str	r0, [sp, #4]
  2032ce:	60d8      	str	r0, [r3, #12]
  menu1->child=malloc(sizeof(node_t));
  2032d0:	4630      	mov	r0, r6
  2032d2:	f000 fa25 	bl	203720 <malloc>
  menu1->cmd=1;
  2032d6:	9b00      	ldr	r3, [sp, #0]
  menu1->child=malloc(sizeof(node_t));
  2032d8:	4601      	mov	r1, r0
  menu2->next=malloc(sizeof(node_t));
  2032da:	4630      	mov	r0, r6
  menu1->cmd=1;
  2032dc:	711c      	strb	r4, [r3, #4]
  menu1->y_pos=40;
  2032de:	2628      	movs	r6, #40	; 0x28
  2032e0:	2414      	movs	r4, #20
  menu2->child=NULL;
  2032e2:	9a01      	ldr	r2, [sp, #4]
  menu1->child=malloc(sizeof(node_t));
  2032e4:	6159      	str	r1, [r3, #20]
  menu2->prev=menu1;
  2032e6:	6093      	str	r3, [r2, #8]
  menu1->y_pos=40;
  2032e8:	9301      	str	r3, [sp, #4]
  menu2->text="Motor Speed";
  2032ea:	9200      	str	r2, [sp, #0]
  menu1->y_pos=40;
  2032ec:	e9c3 4606 	strd	r4, r6, [r3, #24]
  menu1_1->text="Menu 1_1";
  2032f0:	4e21      	ldr	r6, [pc, #132]	; (203378 <main+0x768>)
  menu1_1->child=NULL;
  2032f2:	e9c1 3b04 	strd	r3, fp, [r1, #16]
  menu1_1->next=NULL;
  2032f6:	e9c1 bb02 	strd	fp, fp, [r1, #8]
  menu1_1->text="Menu 1_1";
  2032fa:	600e      	str	r6, [r1, #0]
  menu2->text="Motor Speed";
  2032fc:	491f      	ldr	r1, [pc, #124]	; (20337c <main+0x76c>)
  menu2->parent=NULL;
  2032fe:	e9c2 bb04 	strd	fp, fp, [r2, #16]
  menu2->text="Motor Speed";
  203302:	6011      	str	r1, [r2, #0]
  menu2->next=malloc(sizeof(node_t));
  203304:	f000 fa0c 	bl	203720 <malloc>
  menu2->cmd=2;
  203308:	9a00      	ldr	r2, [sp, #0]
  current=menu1;
  20330a:	9b01      	ldr	r3, [sp, #4]
  menu2->x_pos=20;
  20330c:	6194      	str	r4, [r2, #24]
  menu3->x_pos=20;
  20330e:	6184      	str	r4, [r0, #24]
  current=menu1;
  203310:	4c1b      	ldr	r4, [pc, #108]	; (203380 <main+0x770>)
  menu2->cmd=2;
  203312:	f882 a004 	strb.w	sl, [r2, #4]
  current=menu1;
  203316:	6023      	str	r3, [r4, #0]
  menu2->y_pos=100;
  203318:	2364      	movs	r3, #100	; 0x64
  menu2->next=malloc(sizeof(node_t));
  20331a:	60d0      	str	r0, [r2, #12]
  menu2->y_pos=100;
  20331c:	61d3      	str	r3, [r2, #28]
  menu3->text="Motor Stop";
  20331e:	4b19      	ldr	r3, [pc, #100]	; (203384 <main+0x774>)
  203320:	6003      	str	r3, [r0, #0]
  menu3->cmd=3;
  203322:	2303      	movs	r3, #3
  203324:	7103      	strb	r3, [r0, #4]
  menu3->y_pos=160;
  203326:	23a0      	movs	r3, #160	; 0xa0
  menu3->parent=NULL;
  203328:	e9c0 bb04 	strd	fp, fp, [r0, #16]
  menu3->prev=menu2;
  20332c:	e9c0 2b02 	strd	r2, fp, [r0, #8]
  menu3->y_pos=160;
  203330:	61c3      	str	r3, [r0, #28]
  Menu_Disp();
  203332:	f7fe f8ed 	bl	201510 <Menu_Disp>
    TFT_Draw_String(current->x_pos,current->y_pos, RED, WHITE, current->text, 2);
  203336:	6823      	ldr	r3, [r4, #0]
  203338:	f8d3 a000 	ldr.w	sl, [r3]
  20333c:	e9d3 6b06 	ldrd	r6, fp, [r3, #24]
	while(*string)
  203340:	f89a 3000 	ldrb.w	r3, [sl]
  203344:	bb53      	cbnz	r3, 20339c <main+0x78c>
  203346:	e03c      	b.n	2033c2 <main+0x7b2>
  203348:	20000a28 	.word	0x20000a28
  20334c:	00200621 	.word	0x00200621
  203350:	002002f1 	.word	0x002002f1
  203354:	08003fb8 	.word	0x08003fb8
  203358:	91a2b3c5 	.word	0x91a2b3c5
  20335c:	40020c00 	.word	0x40020c00
  203360:	40020400 	.word	0x40020400
  203364:	000f4240 	.word	0x000f4240
  203368:	20000820 	.word	0x20000820
  20336c:	20000824 	.word	0x20000824
  203370:	0001d4c0 	.word	0x0001d4c0
  203374:	08003fc0 	.word	0x08003fc0
  203378:	08003fd0 	.word	0x08003fd0
  20337c:	08003fdc 	.word	0x08003fdc
  203380:	20000b08 	.word	0x20000b08
  203384:	08003fe8 	.word	0x08003fe8
		x += FONT_X*size;     
  203388:	4630      	mov	r0, r6
		TFT_Draw_Char(x, y, color, phone,*string, size);
  20338a:	f44f 4278 	mov.w	r2, #63488	; 0xf800
  20338e:	4659      	mov	r1, fp
		x += FONT_X*size;     
  203390:	3610      	adds	r6, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203392:	f7fe f885 	bl	2014a0 <TFT_Draw_Char.constprop.0>
	while(*string)
  203396:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
  20339a:	b193      	cbz	r3, 2033c2 <main+0x7b2>
		if((x + FONT_X) > MAX_X)
  20339c:	f106 0208 	add.w	r2, r6, #8
  2033a0:	f8d9 1000 	ldr.w	r1, [r9]
			x = 1;
  2033a4:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  2033a6:	428a      	cmp	r2, r1
  2033a8:	d9ee      	bls.n	203388 <main+0x778>
			y = y + FONT_X*size;
  2033aa:	f10b 0b10 	add.w	fp, fp, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2033ae:	f44f 4278 	mov.w	r2, #63488	; 0xf800
			y = y + FONT_X*size;
  2033b2:	2611      	movs	r6, #17
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2033b4:	4659      	mov	r1, fp
  2033b6:	f7fe f873 	bl	2014a0 <TFT_Draw_Char.constprop.0>
	while(*string)
  2033ba:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
  2033be:	2b00      	cmp	r3, #0
  2033c0:	d1ec      	bne.n	20339c <main+0x78c>
  uint8_t arg = 5;
  2033c2:	f04f 0a05 	mov.w	sl, #5
  palSetPadMode(UP_GPIO_Port, UP_Pin, PAL_MODE_INPUT_PULLDOWN);
  2033c6:	2240      	movs	r2, #64	; 0x40
  2033c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  2033cc:	48b9      	ldr	r0, [pc, #740]	; (2036b4 <main+0xaa4>)
  uint8_t arg = 5;
  2033ce:	f88d a010 	strb.w	sl, [sp, #16]
  2033d2:	f04f 0920 	mov.w	r9, #32
  palSetPadMode(UP_GPIO_Port, UP_Pin, PAL_MODE_INPUT_PULLDOWN);
  2033d6:	f7fd f81b 	bl	200410 <_pal_lld_setgroupmode>
  2033da:	f389 8811 	msr	BASEPRI, r9
  palEnablePadEvent(UP_GPIO_Port, UP_Pin, PAL_EVENT_MODE_RISING_EDGE);
  2033de:	2201      	movs	r2, #1
  2033e0:	210a      	movs	r1, #10
  2033e2:	f7fd f885 	bl	2004f0 <_pal_lld_enablepadevent>
  2033e6:	2600      	movs	r6, #0
  2033e8:	f386 8811 	msr	BASEPRI, r6
  2033ec:	f389 8811 	msr	BASEPRI, r9
  pep->cb = cb;
  2033f0:	4bb1      	ldr	r3, [pc, #708]	; (2036b8 <main+0xaa8>)
  pep->arg = arg;
  2033f2:	657d      	str	r5, [r7, #84]	; 0x54
  pep->cb = cb;
  2033f4:	653b      	str	r3, [r7, #80]	; 0x50
  2033f6:	f386 8811 	msr	BASEPRI, r6
  palSetPadMode(DOWN_GPIO_Port, DOWN_Pin, PAL_MODE_INPUT_PULLDOWN);
  2033fa:	2240      	movs	r2, #64	; 0x40
  2033fc:	2108      	movs	r1, #8
  2033fe:	48ad      	ldr	r0, [pc, #692]	; (2036b4 <main+0xaa4>)
  203400:	f7fd f806 	bl	200410 <_pal_lld_setgroupmode>
  203404:	f389 8811 	msr	BASEPRI, r9
  palEnablePadEvent(DOWN_GPIO_Port, DOWN_Pin, PAL_EVENT_MODE_RISING_EDGE);
  203408:	2201      	movs	r2, #1
  20340a:	2103      	movs	r1, #3
  20340c:	f7fd f870 	bl	2004f0 <_pal_lld_enablepadevent>
  203410:	f386 8811 	msr	BASEPRI, r6
  203414:	f389 8811 	msr	BASEPRI, r9
  203418:	4ba8      	ldr	r3, [pc, #672]	; (2036bc <main+0xaac>)
  pep->arg = arg;
  20341a:	61fd      	str	r5, [r7, #28]
  pep->cb = cb;
  20341c:	61bb      	str	r3, [r7, #24]
  20341e:	f386 8811 	msr	BASEPRI, r6
  palSetPadMode(LEFT_GPIO_Port, LEFT_Pin, PAL_MODE_INPUT_PULLDOWN);
  203422:	2240      	movs	r2, #64	; 0x40
  203424:	2101      	movs	r1, #1
  203426:	48a6      	ldr	r0, [pc, #664]	; (2036c0 <main+0xab0>)
  203428:	f7fc fff2 	bl	200410 <_pal_lld_setgroupmode>
  20342c:	f389 8811 	msr	BASEPRI, r9
  palEnablePadEvent(LEFT_GPIO_Port, LEFT_Pin, PAL_EVENT_MODE_RISING_EDGE);
  203430:	2201      	movs	r2, #1
  203432:	4631      	mov	r1, r6
  203434:	f7fd f85c 	bl	2004f0 <_pal_lld_enablepadevent>
  203438:	f386 8811 	msr	BASEPRI, r6
  20343c:	f389 8811 	msr	BASEPRI, r9
  203440:	4ba0      	ldr	r3, [pc, #640]	; (2036c4 <main+0xab4>)
  pep->arg = arg;
  203442:	607d      	str	r5, [r7, #4]
  pep->cb = cb;
  203444:	603b      	str	r3, [r7, #0]
  203446:	f386 8811 	msr	BASEPRI, r6
  palSetPadMode(RIGHT_GPIO_Port, RIGHT_Pin, PAL_MODE_INPUT_PULLDOWN);
  20344a:	2240      	movs	r2, #64	; 0x40
  20344c:	4649      	mov	r1, r9
  20344e:	4899      	ldr	r0, [pc, #612]	; (2036b4 <main+0xaa4>)
  203450:	f7fc ffde 	bl	200410 <_pal_lld_setgroupmode>
  203454:	f389 8811 	msr	BASEPRI, r9
  palEnablePadEvent(RIGHT_GPIO_Port, RIGHT_Pin, PAL_EVENT_MODE_RISING_EDGE);
  203458:	2201      	movs	r2, #1
  20345a:	4651      	mov	r1, sl
  20345c:	f7fd f848 	bl	2004f0 <_pal_lld_enablepadevent>
  203460:	f386 8811 	msr	BASEPRI, r6
  203464:	f389 8811 	msr	BASEPRI, r9
  203468:	4b97      	ldr	r3, [pc, #604]	; (2036c8 <main+0xab8>)
  pep->arg = arg;
  20346a:	62fd      	str	r5, [r7, #44]	; 0x2c
  pep->cb = cb;
  20346c:	62bb      	str	r3, [r7, #40]	; 0x28
  20346e:	f386 8811 	msr	BASEPRI, r6
  palSetPadMode(IN2_PORT,IN2_PIN,PAL_MODE_OUTPUT_PUSHPULL);
  203472:	4890      	ldr	r0, [pc, #576]	; (2036b4 <main+0xaa4>)
  203474:	2201      	movs	r2, #1
  203476:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  20347a:	f7fc ffc9 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(IN1_PORT,IN1_PIN,PAL_MODE_OUTPUT_PUSHPULL);
  20347e:	f5a0 6080 	sub.w	r0, r0, #1024	; 0x400
  203482:	2201      	movs	r2, #1
  203484:	f44f 7100 	mov.w	r1, #512	; 0x200
  203488:	f7fc ffc2 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(ENA_PORT,ENA_PIN,  PAL_MODE_ALTERNATE(1) );
  20348c:	2282      	movs	r2, #130	; 0x82
  20348e:	f44f 6100 	mov.w	r1, #2048	; 0x800
  203492:	f7fc ffbd 	bl	200410 <_pal_lld_setgroupmode>
  203496:	f389 8811 	msr	BASEPRI, r9
  gptp->config = config;
  20349a:	f8df a230 	ldr.w	sl, [pc, #560]	; 2036cc <main+0xabc>
  gptp->state = GPT_READY;
  20349e:	2502      	movs	r5, #2
  gptp->config = config;
  2034a0:	4b8b      	ldr	r3, [pc, #556]	; (2036d0 <main+0xac0>)
  gpt_lld_start(gptp);
  2034a2:	4650      	mov	r0, sl
  gptp->config = config;
  2034a4:	f8ca 3004 	str.w	r3, [sl, #4]
  gpt_lld_start(gptp);
  2034a8:	f7fd f85a 	bl	200560 <gpt_lld_start>
  gptp->state = GPT_READY;
  2034ac:	f88a 5000 	strb.w	r5, [sl]
  2034b0:	f386 8811 	msr	BASEPRI, r6
  2034b4:	f389 8811 	msr	BASEPRI, r9
  gptp->config = config;
  2034b8:	4a86      	ldr	r2, [pc, #536]	; (2036d4 <main+0xac4>)
  2034ba:	4b87      	ldr	r3, [pc, #540]	; (2036d8 <main+0xac8>)
  2034bc:	4693      	mov	fp, r2
  gpt_lld_start(gptp);
  2034be:	4610      	mov	r0, r2
  gptp->config = config;
  2034c0:	6053      	str	r3, [r2, #4]
  gpt_lld_start(gptp);
  2034c2:	f7fd f84d 	bl	200560 <gpt_lld_start>
  gptp->state = GPT_READY;
  2034c6:	f88b 5000 	strb.w	r5, [fp]
  2034ca:	f386 8811 	msr	BASEPRI, r6
  2034ce:	f389 8811 	msr	BASEPRI, r9
  gptp->state = GPT_CONTINUOUS;
  2034d2:	2103      	movs	r1, #3
  2034d4:	f8da 3004 	ldr.w	r3, [sl, #4]
  2034d8:	f88a 1000 	strb.w	r1, [sl]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  2034dc:	f241 3187 	movw	r1, #4999	; 0x1387
  if (NULL != gptp->config->callback)
  2034e0:	685a      	ldr	r2, [r3, #4]
  2034e2:	f8da 300c 	ldr.w	r3, [sl, #12]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  2034e6:	62d9      	str	r1, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  2034e8:	2101      	movs	r1, #1
  2034ea:	6159      	str	r1, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  2034ec:	625e      	str	r6, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  2034ee:	611e      	str	r6, [r3, #16]
  if (NULL != gptp->config->callback)
  2034f0:	b11a      	cbz	r2, 2034fa <main+0x8ea>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  2034f2:	68da      	ldr	r2, [r3, #12]
  2034f4:	f042 0201 	orr.w	r2, r2, #1
  2034f8:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  2034fa:	2285      	movs	r2, #133	; 0x85
  2034fc:	2500      	movs	r5, #0
  2034fe:	601a      	str	r2, [r3, #0]
  203500:	f385 8811 	msr	BASEPRI, r5
    palSetPadMode(GPIOB, 8u, PAL_MODE_INPUT);
  203504:	f44f 7180 	mov.w	r1, #256	; 0x100
  203508:	462a      	mov	r2, r5
  20350a:	4874      	ldr	r0, [pc, #464]	; (2036dc <main+0xacc>)
  20350c:	2620      	movs	r6, #32
  20350e:	f7fc ff7f 	bl	200410 <_pal_lld_setgroupmode>
  203512:	f386 8811 	msr	BASEPRI, r6
    palEnablePadEvent(GPIOB, 8u, PAL_EVENT_MODE_BOTH_EDGES);
  203516:	2203      	movs	r2, #3
  203518:	2108      	movs	r1, #8
  20351a:	f7fc ffe9 	bl	2004f0 <_pal_lld_enablepadevent>
  20351e:	f385 8811 	msr	BASEPRI, r5
  203522:	f386 8811 	msr	BASEPRI, r6
  203526:	4b6e      	ldr	r3, [pc, #440]	; (2036e0 <main+0xad0>)
  203528:	643b      	str	r3, [r7, #64]	; 0x40
  pep->arg = arg;
  20352a:	f10d 030f 	add.w	r3, sp, #15
  20352e:	647b      	str	r3, [r7, #68]	; 0x44
  203530:	f385 8811 	msr	BASEPRI, r5
    palSetPadMode(GPIOB, 9u, PAL_MODE_INPUT);
  203534:	f44f 7100 	mov.w	r1, #512	; 0x200
  203538:	462a      	mov	r2, r5
  20353a:	4868      	ldr	r0, [pc, #416]	; (2036dc <main+0xacc>)
  20353c:	f7fc ff68 	bl	200410 <_pal_lld_setgroupmode>
  Reg1.P=72;
  203540:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 2036e4 <main+0xad4>
  203544:	4b68      	ldr	r3, [pc, #416]	; (2036e8 <main+0xad8>)
  203546:	f8df 91a4 	ldr.w	r9, [pc, #420]	; 2036ec <main+0xadc>
  20354a:	f8ca 3000 	str.w	r3, [sl]
  Reg1.D=20 ;
  20354e:	2314      	movs	r3, #20
  203550:	4f67      	ldr	r7, [pc, #412]	; (2036f0 <main+0xae0>)
  203552:	f8aa 3004 	strh.w	r3, [sl, #4]
  Reg1.Max_Summ_Error=MAX_I_Reg;
  203556:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  20355a:	4e66      	ldr	r6, [pc, #408]	; (2036f4 <main+0xae4>)
          chThdCreateStatic(menuThread, sizeof(menuThread), NORMALPRIO+2, menu, NULL);
  20355c:	f8df b198 	ldr.w	fp, [pc, #408]	; 2036f8 <main+0xae8>
  Reg1.Summ_Error=0;
  203560:	f8ca 5008 	str.w	r5, [sl, #8]
  Reg1.Last_Process_Value=0;
  203564:	f8ca 5010 	str.w	r5, [sl, #16]
  Reg1.Max_Summ_Error=MAX_I_Reg;
  203568:	f8ca 300c 	str.w	r3, [sl, #12]
      if(up_flag==1 )
  20356c:	f899 3000 	ldrb.w	r3, [r9]
  203570:	2b01      	cmp	r3, #1
  203572:	d05b      	beq.n	20362c <main+0xa1c>
      if(down_flag==1 )
  203574:	4b61      	ldr	r3, [pc, #388]	; (2036fc <main+0xaec>)
  203576:	781b      	ldrb	r3, [r3, #0]
  203578:	2b01      	cmp	r3, #1
  20357a:	d067      	beq.n	20364c <main+0xa3c>
      if(right_flag==1 )
  20357c:	783b      	ldrb	r3, [r7, #0]
  20357e:	2b01      	cmp	r3, #1
  203580:	d073      	beq.n	20366a <main+0xa5a>
      if(left_flag==1)
  203582:	7833      	ldrb	r3, [r6, #0]
  203584:	2b01      	cmp	r3, #1
  203586:	d07e      	beq.n	203686 <main+0xa76>
      if(tim_flag==1)
  203588:	4b5d      	ldr	r3, [pc, #372]	; (203700 <main+0xaf0>)
  20358a:	781b      	ldrb	r3, [r3, #0]
  20358c:	2b01      	cmp	r3, #1
  20358e:	d1ed      	bne.n	20356c <main+0x95c>
        sdWrite(uart3, (uint8_t *)&holl_speed, 2);
  203590:	f04f 33ff 	mov.w	r3, #4294967295
  203594:	2202      	movs	r2, #2
  203596:	495b      	ldr	r1, [pc, #364]	; (203704 <main+0xaf4>)
  203598:	485b      	ldr	r0, [pc, #364]	; (203708 <main+0xaf8>)
  20359a:	f7fd fc19 	bl	200dd0 <oqWriteTimeout>
        PID_Reg(Reg1,speed*2,holl_speed);
  20359e:	4b59      	ldr	r3, [pc, #356]	; (203704 <main+0xaf4>)
  2035a0:	f9b3 0000 	ldrsh.w	r0, [r3]
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  2035a4:	f9ba 3000 	ldrsh.w	r3, [sl]
  e=zadanie-measure;
  2035a8:	f1c0 0c0a 	rsb	ip, r0, #10
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  2035ac:	e9da 1202 	ldrd	r1, r2, [sl, #8]
  2035b0:	fb0c f303 	mul.w	r3, ip, r3
  I_Temp=parm.Summ_Error+e;
  2035b4:	4461      	add	r1, ip
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  2035b6:	4291      	cmp	r1, r2
  2035b8:	bfa8      	it	ge
  2035ba:	4611      	movge	r1, r2
  2035bc:	f9ba 2002 	ldrsh.w	r2, [sl, #2]
  2035c0:	fb02 3301 	mla	r3, r2, r1, r3
  D_Temp=parm.Last_Process_Value-measure;
  2035c4:	f8da 2010 	ldr.w	r2, [sl, #16]
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  2035c8:	f9ba 1004 	ldrsh.w	r1, [sl, #4]
  D_Temp=parm.Last_Process_Value-measure;
  2035cc:	1a12      	subs	r2, r2, r0
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  2035ce:	fb01 3202 	mla	r2, r1, r2, r3
  if(input>MAX_VALUE)
  2035d2:	f242 7310 	movw	r3, #10000	; 0x2710
  2035d6:	429a      	cmp	r2, r3
  2035d8:	dc04      	bgt.n	2035e4 <main+0x9d4>
  Motor_Speed(input);
  2035da:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
  2035de:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
  pwmEnableChannel( &PWMD1, 1, PWM_PERCENTAGE_TO_WIDTH(&PWMD1,speed) );
  2035e2:	b21b      	sxth	r3, r3
  2035e4:	f8d8 2008 	ldr.w	r2, [r8, #8]
  2035e8:	fb02 f303 	mul.w	r3, r2, r3
  2035ec:	4a47      	ldr	r2, [pc, #284]	; (20370c <main+0xafc>)
  2035ee:	fba2 2303 	umull	r2, r3, r2, r3
  2035f2:	2220      	movs	r2, #32
  2035f4:	0b5b      	lsrs	r3, r3, #13
  2035f6:	f382 8811 	msr	BASEPRI, r2

  osalSysLock();

  osalDbgAssert(pwmp->state == PWM_READY, "not ready");

  pwmEnableChannelI(pwmp, channel, width);
  2035fa:	f8d8 200c 	ldr.w	r2, [r8, #12]
  2035fe:	f042 0202 	orr.w	r2, r2, #2
  203602:	f8c8 200c 	str.w	r2, [r8, #12]
    pwmp->tim->CCR[channel] = width;
  203606:	f8d8 2018 	ldr.w	r2, [r8, #24]
  20360a:	6393      	str	r3, [r2, #56]	; 0x38
  20360c:	f385 8811 	msr	BASEPRI, r5
        chThdCreateStatic(tftThread, sizeof(tftThread), NORMALPRIO+1, tft, (void*)&holl_speed);
  203610:	4b3c      	ldr	r3, [pc, #240]	; (203704 <main+0xaf4>)
  203612:	2181      	movs	r1, #129	; 0x81
  203614:	4a3e      	ldr	r2, [pc, #248]	; (203710 <main+0xb00>)
  203616:	483f      	ldr	r0, [pc, #252]	; (203714 <main+0xb04>)
  203618:	f7fe f81a 	bl	201650 <chThdCreateStatic.constprop.0.isra.0>
        holl_speed=0;
  20361c:	4b39      	ldr	r3, [pc, #228]	; (203704 <main+0xaf4>)
  20361e:	801d      	strh	r5, [r3, #0]
        tim_flag=0;
  203620:	4b37      	ldr	r3, [pc, #220]	; (203700 <main+0xaf0>)
  203622:	701d      	strb	r5, [r3, #0]
      if(up_flag==1 )
  203624:	f899 3000 	ldrb.w	r3, [r9]
  203628:	2b01      	cmp	r3, #1
  20362a:	d1a3      	bne.n	203574 <main+0x964>
        if(current->prev!=NULL)
  20362c:	6823      	ldr	r3, [r4, #0]
  20362e:	689b      	ldr	r3, [r3, #8]
  203630:	b133      	cbz	r3, 203640 <main+0xa30>
          current=current->prev;
  203632:	6023      	str	r3, [r4, #0]
          chThdCreateStatic(menuThread, sizeof(menuThread), NORMALPRIO+2, menu, NULL);
  203634:	465a      	mov	r2, fp
  203636:	2300      	movs	r3, #0
  203638:	2182      	movs	r1, #130	; 0x82
  20363a:	4837      	ldr	r0, [pc, #220]	; (203718 <main+0xb08>)
  20363c:	f7fe f808 	bl	201650 <chThdCreateStatic.constprop.0.isra.0>
      if(down_flag==1 )
  203640:	4b2e      	ldr	r3, [pc, #184]	; (2036fc <main+0xaec>)
        up_flag=0;
  203642:	f889 5000 	strb.w	r5, [r9]
      if(down_flag==1 )
  203646:	781b      	ldrb	r3, [r3, #0]
  203648:	2b01      	cmp	r3, #1
  20364a:	d197      	bne.n	20357c <main+0x96c>
        if(current->next!=NULL)
  20364c:	6823      	ldr	r3, [r4, #0]
  20364e:	68db      	ldr	r3, [r3, #12]
  203650:	b133      	cbz	r3, 203660 <main+0xa50>
          current=current->next;
  203652:	6023      	str	r3, [r4, #0]
          chThdCreateStatic(menuThread, sizeof(menuThread), NORMALPRIO+2, menu, NULL);
  203654:	465a      	mov	r2, fp
  203656:	2300      	movs	r3, #0
  203658:	2182      	movs	r1, #130	; 0x82
  20365a:	482f      	ldr	r0, [pc, #188]	; (203718 <main+0xb08>)
  20365c:	f7fd fff8 	bl	201650 <chThdCreateStatic.constprop.0.isra.0>
        down_flag=0;
  203660:	4b26      	ldr	r3, [pc, #152]	; (2036fc <main+0xaec>)
  203662:	701d      	strb	r5, [r3, #0]
      if(right_flag==1 )
  203664:	783b      	ldrb	r3, [r7, #0]
  203666:	2b01      	cmp	r3, #1
  203668:	d18b      	bne.n	203582 <main+0x972>
        if(current->child!=NULL)
  20366a:	6823      	ldr	r3, [r4, #0]
  20366c:	695b      	ldr	r3, [r3, #20]
  20366e:	b133      	cbz	r3, 20367e <main+0xa6e>
          current=current->child;
  203670:	6023      	str	r3, [r4, #0]
          chThdCreateStatic(menuThread, sizeof(menuThread), NORMALPRIO+2, menu, NULL);
  203672:	465a      	mov	r2, fp
  203674:	2300      	movs	r3, #0
  203676:	2182      	movs	r1, #130	; 0x82
  203678:	4827      	ldr	r0, [pc, #156]	; (203718 <main+0xb08>)
  20367a:	f7fd ffe9 	bl	201650 <chThdCreateStatic.constprop.0.isra.0>
      if(left_flag==1)
  20367e:	7833      	ldrb	r3, [r6, #0]
        right_flag=0;
  203680:	703d      	strb	r5, [r7, #0]
      if(left_flag==1)
  203682:	2b01      	cmp	r3, #1
  203684:	d180      	bne.n	203588 <main+0x978>
        if(current->parent!=NULL)
  203686:	6823      	ldr	r3, [r4, #0]
  203688:	691b      	ldr	r3, [r3, #16]
  20368a:	b133      	cbz	r3, 20369a <main+0xa8a>
          current=current->parent;
  20368c:	6023      	str	r3, [r4, #0]
          chThdCreateStatic(menuThread, sizeof(menuThread), NORMALPRIO+2, menu, NULL);
  20368e:	465a      	mov	r2, fp
  203690:	2300      	movs	r3, #0
  203692:	2182      	movs	r1, #130	; 0x82
  203694:	4820      	ldr	r0, [pc, #128]	; (203718 <main+0xb08>)
  203696:	f7fd ffdb 	bl	201650 <chThdCreateStatic.constprop.0.isra.0>
        left_flag=0;
  20369a:	7035      	strb	r5, [r6, #0]
  20369c:	e774      	b.n	203588 <main+0x978>
      rccEnableUSART3(true);
  20369e:	4b1f      	ldr	r3, [pc, #124]	; (20371c <main+0xb0c>)
  2036a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  2036a2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
  2036a6:	641a      	str	r2, [r3, #64]	; 0x40
  2036a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  2036aa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
  2036ae:	661a      	str	r2, [r3, #96]	; 0x60
  2036b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  2036b2:	e526      	b.n	203102 <main+0x4f2>
  2036b4:	40021400 	.word	0x40021400
  2036b8:	00200a11 	.word	0x00200a11
  2036bc:	00200a61 	.word	0x00200a61
  2036c0:	40020800 	.word	0x40020800
  2036c4:	00200ab1 	.word	0x00200ab1
  2036c8:	00200b01 	.word	0x00200b01
  2036cc:	20000800 	.word	0x20000800
  2036d0:	20020000 	.word	0x20020000
  2036d4:	20000810 	.word	0x20000810
  2036d8:	20020010 	.word	0x20020010
  2036dc:	40020400 	.word	0x40020400
  2036e0:	00200781 	.word	0x00200781
  2036e4:	20000844 	.word	0x20000844
  2036e8:	00d20048 	.word	0x00d20048
  2036ec:	20001171 	.word	0x20001171
  2036f0:	20000e80 	.word	0x20000e80
  2036f4:	20000bb0 	.word	0x20000bb0
  2036f8:	00201591 	.word	0x00201591
  2036fc:	20000bac 	.word	0x20000bac
  203700:	20001170 	.word	0x20001170
  203704:	20000bae 	.word	0x20000bae
  203708:	20000888 	.word	0x20000888
  20370c:	d1b71759 	.word	0xd1b71759
  203710:	002016d1 	.word	0x002016d1
  203714:	20000ea8 	.word	0x20000ea8
  203718:	20000bb8 	.word	0x20000bb8
  20371c:	40023800 	.word	0x40023800

00203720 <malloc>:
  203720:	4b02      	ldr	r3, [pc, #8]	; (20372c <malloc+0xc>)
  203722:	4601      	mov	r1, r0
  203724:	6818      	ldr	r0, [r3, #0]
  203726:	f000 b863 	b.w	2037f0 <_malloc_r>
  20372a:	bf00      	nop
  20372c:	20020020 	.word	0x20020020

00203730 <memcpy>:
  203730:	440a      	add	r2, r1
  203732:	4291      	cmp	r1, r2
  203734:	f100 33ff 	add.w	r3, r0, #4294967295
  203738:	d100      	bne.n	20373c <memcpy+0xc>
  20373a:	4770      	bx	lr
  20373c:	b510      	push	{r4, lr}
  20373e:	f811 4b01 	ldrb.w	r4, [r1], #1
  203742:	f803 4f01 	strb.w	r4, [r3, #1]!
  203746:	4291      	cmp	r1, r2
  203748:	d1f9      	bne.n	20373e <memcpy+0xe>
  20374a:	bd10      	pop	{r4, pc}

0020374c <memset>:
  20374c:	4402      	add	r2, r0
  20374e:	4603      	mov	r3, r0
  203750:	4293      	cmp	r3, r2
  203752:	d100      	bne.n	203756 <memset+0xa>
  203754:	4770      	bx	lr
  203756:	f803 1b01 	strb.w	r1, [r3], #1
  20375a:	e7f9      	b.n	203750 <memset+0x4>

0020375c <_free_r>:
  20375c:	b538      	push	{r3, r4, r5, lr}
  20375e:	4605      	mov	r5, r0
  203760:	2900      	cmp	r1, #0
  203762:	d041      	beq.n	2037e8 <_free_r+0x8c>
  203764:	f851 3c04 	ldr.w	r3, [r1, #-4]
  203768:	1f0c      	subs	r4, r1, #4
  20376a:	2b00      	cmp	r3, #0
  20376c:	bfb8      	it	lt
  20376e:	18e4      	addlt	r4, r4, r3
  203770:	f000 f8c8 	bl	203904 <__malloc_lock>
  203774:	4a1d      	ldr	r2, [pc, #116]	; (2037ec <_free_r+0x90>)
  203776:	6813      	ldr	r3, [r2, #0]
  203778:	b933      	cbnz	r3, 203788 <_free_r+0x2c>
  20377a:	6063      	str	r3, [r4, #4]
  20377c:	6014      	str	r4, [r2, #0]
  20377e:	4628      	mov	r0, r5
  203780:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  203784:	f000 b8c4 	b.w	203910 <__malloc_unlock>
  203788:	42a3      	cmp	r3, r4
  20378a:	d908      	bls.n	20379e <_free_r+0x42>
  20378c:	6820      	ldr	r0, [r4, #0]
  20378e:	1821      	adds	r1, r4, r0
  203790:	428b      	cmp	r3, r1
  203792:	bf01      	itttt	eq
  203794:	6819      	ldreq	r1, [r3, #0]
  203796:	685b      	ldreq	r3, [r3, #4]
  203798:	1809      	addeq	r1, r1, r0
  20379a:	6021      	streq	r1, [r4, #0]
  20379c:	e7ed      	b.n	20377a <_free_r+0x1e>
  20379e:	461a      	mov	r2, r3
  2037a0:	685b      	ldr	r3, [r3, #4]
  2037a2:	b10b      	cbz	r3, 2037a8 <_free_r+0x4c>
  2037a4:	42a3      	cmp	r3, r4
  2037a6:	d9fa      	bls.n	20379e <_free_r+0x42>
  2037a8:	6811      	ldr	r1, [r2, #0]
  2037aa:	1850      	adds	r0, r2, r1
  2037ac:	42a0      	cmp	r0, r4
  2037ae:	d10b      	bne.n	2037c8 <_free_r+0x6c>
  2037b0:	6820      	ldr	r0, [r4, #0]
  2037b2:	4401      	add	r1, r0
  2037b4:	1850      	adds	r0, r2, r1
  2037b6:	4283      	cmp	r3, r0
  2037b8:	6011      	str	r1, [r2, #0]
  2037ba:	d1e0      	bne.n	20377e <_free_r+0x22>
  2037bc:	6818      	ldr	r0, [r3, #0]
  2037be:	685b      	ldr	r3, [r3, #4]
  2037c0:	6053      	str	r3, [r2, #4]
  2037c2:	4401      	add	r1, r0
  2037c4:	6011      	str	r1, [r2, #0]
  2037c6:	e7da      	b.n	20377e <_free_r+0x22>
  2037c8:	d902      	bls.n	2037d0 <_free_r+0x74>
  2037ca:	230c      	movs	r3, #12
  2037cc:	602b      	str	r3, [r5, #0]
  2037ce:	e7d6      	b.n	20377e <_free_r+0x22>
  2037d0:	6820      	ldr	r0, [r4, #0]
  2037d2:	1821      	adds	r1, r4, r0
  2037d4:	428b      	cmp	r3, r1
  2037d6:	bf04      	itt	eq
  2037d8:	6819      	ldreq	r1, [r3, #0]
  2037da:	685b      	ldreq	r3, [r3, #4]
  2037dc:	6063      	str	r3, [r4, #4]
  2037de:	bf04      	itt	eq
  2037e0:	1809      	addeq	r1, r1, r0
  2037e2:	6021      	streq	r1, [r4, #0]
  2037e4:	6054      	str	r4, [r2, #4]
  2037e6:	e7ca      	b.n	20377e <_free_r+0x22>
  2037e8:	bd38      	pop	{r3, r4, r5, pc}
  2037ea:	bf00      	nop
  2037ec:	20001174 	.word	0x20001174

002037f0 <_malloc_r>:
  2037f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  2037f2:	1ccd      	adds	r5, r1, #3
  2037f4:	f025 0503 	bic.w	r5, r5, #3
  2037f8:	3508      	adds	r5, #8
  2037fa:	2d0c      	cmp	r5, #12
  2037fc:	bf38      	it	cc
  2037fe:	250c      	movcc	r5, #12
  203800:	2d00      	cmp	r5, #0
  203802:	4606      	mov	r6, r0
  203804:	db01      	blt.n	20380a <_malloc_r+0x1a>
  203806:	42a9      	cmp	r1, r5
  203808:	d903      	bls.n	203812 <_malloc_r+0x22>
  20380a:	230c      	movs	r3, #12
  20380c:	6033      	str	r3, [r6, #0]
  20380e:	2000      	movs	r0, #0
  203810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  203812:	f000 f877 	bl	203904 <__malloc_lock>
  203816:	4921      	ldr	r1, [pc, #132]	; (20389c <_malloc_r+0xac>)
  203818:	680a      	ldr	r2, [r1, #0]
  20381a:	4614      	mov	r4, r2
  20381c:	b99c      	cbnz	r4, 203846 <_malloc_r+0x56>
  20381e:	4f20      	ldr	r7, [pc, #128]	; (2038a0 <_malloc_r+0xb0>)
  203820:	683b      	ldr	r3, [r7, #0]
  203822:	b923      	cbnz	r3, 20382e <_malloc_r+0x3e>
  203824:	4621      	mov	r1, r4
  203826:	4630      	mov	r0, r6
  203828:	f000 f83c 	bl	2038a4 <_sbrk_r>
  20382c:	6038      	str	r0, [r7, #0]
  20382e:	4629      	mov	r1, r5
  203830:	4630      	mov	r0, r6
  203832:	f000 f837 	bl	2038a4 <_sbrk_r>
  203836:	1c43      	adds	r3, r0, #1
  203838:	d123      	bne.n	203882 <_malloc_r+0x92>
  20383a:	230c      	movs	r3, #12
  20383c:	6033      	str	r3, [r6, #0]
  20383e:	4630      	mov	r0, r6
  203840:	f000 f866 	bl	203910 <__malloc_unlock>
  203844:	e7e3      	b.n	20380e <_malloc_r+0x1e>
  203846:	6823      	ldr	r3, [r4, #0]
  203848:	1b5b      	subs	r3, r3, r5
  20384a:	d417      	bmi.n	20387c <_malloc_r+0x8c>
  20384c:	2b0b      	cmp	r3, #11
  20384e:	d903      	bls.n	203858 <_malloc_r+0x68>
  203850:	6023      	str	r3, [r4, #0]
  203852:	441c      	add	r4, r3
  203854:	6025      	str	r5, [r4, #0]
  203856:	e004      	b.n	203862 <_malloc_r+0x72>
  203858:	6863      	ldr	r3, [r4, #4]
  20385a:	42a2      	cmp	r2, r4
  20385c:	bf0c      	ite	eq
  20385e:	600b      	streq	r3, [r1, #0]
  203860:	6053      	strne	r3, [r2, #4]
  203862:	4630      	mov	r0, r6
  203864:	f000 f854 	bl	203910 <__malloc_unlock>
  203868:	f104 000b 	add.w	r0, r4, #11
  20386c:	1d23      	adds	r3, r4, #4
  20386e:	f020 0007 	bic.w	r0, r0, #7
  203872:	1ac2      	subs	r2, r0, r3
  203874:	d0cc      	beq.n	203810 <_malloc_r+0x20>
  203876:	1a1b      	subs	r3, r3, r0
  203878:	50a3      	str	r3, [r4, r2]
  20387a:	e7c9      	b.n	203810 <_malloc_r+0x20>
  20387c:	4622      	mov	r2, r4
  20387e:	6864      	ldr	r4, [r4, #4]
  203880:	e7cc      	b.n	20381c <_malloc_r+0x2c>
  203882:	1cc4      	adds	r4, r0, #3
  203884:	f024 0403 	bic.w	r4, r4, #3
  203888:	42a0      	cmp	r0, r4
  20388a:	d0e3      	beq.n	203854 <_malloc_r+0x64>
  20388c:	1a21      	subs	r1, r4, r0
  20388e:	4630      	mov	r0, r6
  203890:	f000 f808 	bl	2038a4 <_sbrk_r>
  203894:	3001      	adds	r0, #1
  203896:	d1dd      	bne.n	203854 <_malloc_r+0x64>
  203898:	e7cf      	b.n	20383a <_malloc_r+0x4a>
  20389a:	bf00      	nop
  20389c:	20001174 	.word	0x20001174
  2038a0:	20001178 	.word	0x20001178

002038a4 <_sbrk_r>:
  2038a4:	b538      	push	{r3, r4, r5, lr}
  2038a6:	4d06      	ldr	r5, [pc, #24]	; (2038c0 <_sbrk_r+0x1c>)
  2038a8:	2300      	movs	r3, #0
  2038aa:	4604      	mov	r4, r0
  2038ac:	4608      	mov	r0, r1
  2038ae:	602b      	str	r3, [r5, #0]
  2038b0:	f000 fb6e 	bl	203f90 <_sbrk>
  2038b4:	1c43      	adds	r3, r0, #1
  2038b6:	d102      	bne.n	2038be <_sbrk_r+0x1a>
  2038b8:	682b      	ldr	r3, [r5, #0]
  2038ba:	b103      	cbz	r3, 2038be <_sbrk_r+0x1a>
  2038bc:	6023      	str	r3, [r4, #0]
  2038be:	bd38      	pop	{r3, r4, r5, pc}
  2038c0:	2000117c 	.word	0x2000117c

002038c4 <siprintf>:
  2038c4:	b40e      	push	{r1, r2, r3}
  2038c6:	b500      	push	{lr}
  2038c8:	b09c      	sub	sp, #112	; 0x70
  2038ca:	ab1d      	add	r3, sp, #116	; 0x74
  2038cc:	9002      	str	r0, [sp, #8]
  2038ce:	9006      	str	r0, [sp, #24]
  2038d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  2038d4:	4809      	ldr	r0, [pc, #36]	; (2038fc <siprintf+0x38>)
  2038d6:	9107      	str	r1, [sp, #28]
  2038d8:	9104      	str	r1, [sp, #16]
  2038da:	4909      	ldr	r1, [pc, #36]	; (203900 <siprintf+0x3c>)
  2038dc:	f853 2b04 	ldr.w	r2, [r3], #4
  2038e0:	9105      	str	r1, [sp, #20]
  2038e2:	6800      	ldr	r0, [r0, #0]
  2038e4:	9301      	str	r3, [sp, #4]
  2038e6:	a902      	add	r1, sp, #8
  2038e8:	f000 f874 	bl	2039d4 <_svfiprintf_r>
  2038ec:	9b02      	ldr	r3, [sp, #8]
  2038ee:	2200      	movs	r2, #0
  2038f0:	701a      	strb	r2, [r3, #0]
  2038f2:	b01c      	add	sp, #112	; 0x70
  2038f4:	f85d eb04 	ldr.w	lr, [sp], #4
  2038f8:	b003      	add	sp, #12
  2038fa:	4770      	bx	lr
  2038fc:	20020020 	.word	0x20020020
  203900:	ffff0208 	.word	0xffff0208

00203904 <__malloc_lock>:
  203904:	4801      	ldr	r0, [pc, #4]	; (20390c <__malloc_lock+0x8>)
  203906:	f000 baf9 	b.w	203efc <__retarget_lock_acquire_recursive>
  20390a:	bf00      	nop
  20390c:	20001180 	.word	0x20001180

00203910 <__malloc_unlock>:
  203910:	4801      	ldr	r0, [pc, #4]	; (203918 <__malloc_unlock+0x8>)
  203912:	f000 baf4 	b.w	203efe <__retarget_lock_release_recursive>
  203916:	bf00      	nop
  203918:	20001180 	.word	0x20001180

0020391c <__ssputs_r>:
  20391c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  203920:	688e      	ldr	r6, [r1, #8]
  203922:	429e      	cmp	r6, r3
  203924:	4682      	mov	sl, r0
  203926:	460c      	mov	r4, r1
  203928:	4690      	mov	r8, r2
  20392a:	461f      	mov	r7, r3
  20392c:	d838      	bhi.n	2039a0 <__ssputs_r+0x84>
  20392e:	898a      	ldrh	r2, [r1, #12]
  203930:	f412 6f90 	tst.w	r2, #1152	; 0x480
  203934:	d032      	beq.n	20399c <__ssputs_r+0x80>
  203936:	6825      	ldr	r5, [r4, #0]
  203938:	6909      	ldr	r1, [r1, #16]
  20393a:	eba5 0901 	sub.w	r9, r5, r1
  20393e:	6965      	ldr	r5, [r4, #20]
  203940:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  203944:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  203948:	3301      	adds	r3, #1
  20394a:	444b      	add	r3, r9
  20394c:	106d      	asrs	r5, r5, #1
  20394e:	429d      	cmp	r5, r3
  203950:	bf38      	it	cc
  203952:	461d      	movcc	r5, r3
  203954:	0553      	lsls	r3, r2, #21
  203956:	d531      	bpl.n	2039bc <__ssputs_r+0xa0>
  203958:	4629      	mov	r1, r5
  20395a:	f7ff ff49 	bl	2037f0 <_malloc_r>
  20395e:	4606      	mov	r6, r0
  203960:	b950      	cbnz	r0, 203978 <__ssputs_r+0x5c>
  203962:	230c      	movs	r3, #12
  203964:	f8ca 3000 	str.w	r3, [sl]
  203968:	89a3      	ldrh	r3, [r4, #12]
  20396a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  20396e:	81a3      	strh	r3, [r4, #12]
  203970:	f04f 30ff 	mov.w	r0, #4294967295
  203974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  203978:	6921      	ldr	r1, [r4, #16]
  20397a:	464a      	mov	r2, r9
  20397c:	f7ff fed8 	bl	203730 <memcpy>
  203980:	89a3      	ldrh	r3, [r4, #12]
  203982:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  203986:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  20398a:	81a3      	strh	r3, [r4, #12]
  20398c:	6126      	str	r6, [r4, #16]
  20398e:	6165      	str	r5, [r4, #20]
  203990:	444e      	add	r6, r9
  203992:	eba5 0509 	sub.w	r5, r5, r9
  203996:	6026      	str	r6, [r4, #0]
  203998:	60a5      	str	r5, [r4, #8]
  20399a:	463e      	mov	r6, r7
  20399c:	42be      	cmp	r6, r7
  20399e:	d900      	bls.n	2039a2 <__ssputs_r+0x86>
  2039a0:	463e      	mov	r6, r7
  2039a2:	6820      	ldr	r0, [r4, #0]
  2039a4:	4632      	mov	r2, r6
  2039a6:	4641      	mov	r1, r8
  2039a8:	f000 faaa 	bl	203f00 <memmove>
  2039ac:	68a3      	ldr	r3, [r4, #8]
  2039ae:	1b9b      	subs	r3, r3, r6
  2039b0:	60a3      	str	r3, [r4, #8]
  2039b2:	6823      	ldr	r3, [r4, #0]
  2039b4:	4433      	add	r3, r6
  2039b6:	6023      	str	r3, [r4, #0]
  2039b8:	2000      	movs	r0, #0
  2039ba:	e7db      	b.n	203974 <__ssputs_r+0x58>
  2039bc:	462a      	mov	r2, r5
  2039be:	f000 fab9 	bl	203f34 <_realloc_r>
  2039c2:	4606      	mov	r6, r0
  2039c4:	2800      	cmp	r0, #0
  2039c6:	d1e1      	bne.n	20398c <__ssputs_r+0x70>
  2039c8:	6921      	ldr	r1, [r4, #16]
  2039ca:	4650      	mov	r0, sl
  2039cc:	f7ff fec6 	bl	20375c <_free_r>
  2039d0:	e7c7      	b.n	203962 <__ssputs_r+0x46>
	...

002039d4 <_svfiprintf_r>:
  2039d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  2039d8:	4698      	mov	r8, r3
  2039da:	898b      	ldrh	r3, [r1, #12]
  2039dc:	061b      	lsls	r3, r3, #24
  2039de:	b09d      	sub	sp, #116	; 0x74
  2039e0:	4607      	mov	r7, r0
  2039e2:	460d      	mov	r5, r1
  2039e4:	4614      	mov	r4, r2
  2039e6:	d50e      	bpl.n	203a06 <_svfiprintf_r+0x32>
  2039e8:	690b      	ldr	r3, [r1, #16]
  2039ea:	b963      	cbnz	r3, 203a06 <_svfiprintf_r+0x32>
  2039ec:	2140      	movs	r1, #64	; 0x40
  2039ee:	f7ff feff 	bl	2037f0 <_malloc_r>
  2039f2:	6028      	str	r0, [r5, #0]
  2039f4:	6128      	str	r0, [r5, #16]
  2039f6:	b920      	cbnz	r0, 203a02 <_svfiprintf_r+0x2e>
  2039f8:	230c      	movs	r3, #12
  2039fa:	603b      	str	r3, [r7, #0]
  2039fc:	f04f 30ff 	mov.w	r0, #4294967295
  203a00:	e0d1      	b.n	203ba6 <_svfiprintf_r+0x1d2>
  203a02:	2340      	movs	r3, #64	; 0x40
  203a04:	616b      	str	r3, [r5, #20]
  203a06:	2300      	movs	r3, #0
  203a08:	9309      	str	r3, [sp, #36]	; 0x24
  203a0a:	2320      	movs	r3, #32
  203a0c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  203a10:	f8cd 800c 	str.w	r8, [sp, #12]
  203a14:	2330      	movs	r3, #48	; 0x30
  203a16:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 203bc0 <_svfiprintf_r+0x1ec>
  203a1a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  203a1e:	f04f 0901 	mov.w	r9, #1
  203a22:	4623      	mov	r3, r4
  203a24:	469a      	mov	sl, r3
  203a26:	f813 2b01 	ldrb.w	r2, [r3], #1
  203a2a:	b10a      	cbz	r2, 203a30 <_svfiprintf_r+0x5c>
  203a2c:	2a25      	cmp	r2, #37	; 0x25
  203a2e:	d1f9      	bne.n	203a24 <_svfiprintf_r+0x50>
  203a30:	ebba 0b04 	subs.w	fp, sl, r4
  203a34:	d00b      	beq.n	203a4e <_svfiprintf_r+0x7a>
  203a36:	465b      	mov	r3, fp
  203a38:	4622      	mov	r2, r4
  203a3a:	4629      	mov	r1, r5
  203a3c:	4638      	mov	r0, r7
  203a3e:	f7ff ff6d 	bl	20391c <__ssputs_r>
  203a42:	3001      	adds	r0, #1
  203a44:	f000 80aa 	beq.w	203b9c <_svfiprintf_r+0x1c8>
  203a48:	9a09      	ldr	r2, [sp, #36]	; 0x24
  203a4a:	445a      	add	r2, fp
  203a4c:	9209      	str	r2, [sp, #36]	; 0x24
  203a4e:	f89a 3000 	ldrb.w	r3, [sl]
  203a52:	2b00      	cmp	r3, #0
  203a54:	f000 80a2 	beq.w	203b9c <_svfiprintf_r+0x1c8>
  203a58:	2300      	movs	r3, #0
  203a5a:	f04f 32ff 	mov.w	r2, #4294967295
  203a5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
  203a62:	f10a 0a01 	add.w	sl, sl, #1
  203a66:	9304      	str	r3, [sp, #16]
  203a68:	9307      	str	r3, [sp, #28]
  203a6a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  203a6e:	931a      	str	r3, [sp, #104]	; 0x68
  203a70:	4654      	mov	r4, sl
  203a72:	2205      	movs	r2, #5
  203a74:	f814 1b01 	ldrb.w	r1, [r4], #1
  203a78:	4851      	ldr	r0, [pc, #324]	; (203bc0 <_svfiprintf_r+0x1ec>)
  203a7a:	f7fc fc49 	bl	200310 <memchr>
  203a7e:	9a04      	ldr	r2, [sp, #16]
  203a80:	b9d8      	cbnz	r0, 203aba <_svfiprintf_r+0xe6>
  203a82:	06d0      	lsls	r0, r2, #27
  203a84:	bf44      	itt	mi
  203a86:	2320      	movmi	r3, #32
  203a88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
  203a8c:	0711      	lsls	r1, r2, #28
  203a8e:	bf44      	itt	mi
  203a90:	232b      	movmi	r3, #43	; 0x2b
  203a92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
  203a96:	f89a 3000 	ldrb.w	r3, [sl]
  203a9a:	2b2a      	cmp	r3, #42	; 0x2a
  203a9c:	d015      	beq.n	203aca <_svfiprintf_r+0xf6>
  203a9e:	9a07      	ldr	r2, [sp, #28]
  203aa0:	4654      	mov	r4, sl
  203aa2:	2000      	movs	r0, #0
  203aa4:	f04f 0c0a 	mov.w	ip, #10
  203aa8:	4621      	mov	r1, r4
  203aaa:	f811 3b01 	ldrb.w	r3, [r1], #1
  203aae:	3b30      	subs	r3, #48	; 0x30
  203ab0:	2b09      	cmp	r3, #9
  203ab2:	d94e      	bls.n	203b52 <_svfiprintf_r+0x17e>
  203ab4:	b1b0      	cbz	r0, 203ae4 <_svfiprintf_r+0x110>
  203ab6:	9207      	str	r2, [sp, #28]
  203ab8:	e014      	b.n	203ae4 <_svfiprintf_r+0x110>
  203aba:	eba0 0308 	sub.w	r3, r0, r8
  203abe:	fa09 f303 	lsl.w	r3, r9, r3
  203ac2:	4313      	orrs	r3, r2
  203ac4:	9304      	str	r3, [sp, #16]
  203ac6:	46a2      	mov	sl, r4
  203ac8:	e7d2      	b.n	203a70 <_svfiprintf_r+0x9c>
  203aca:	9b03      	ldr	r3, [sp, #12]
  203acc:	1d19      	adds	r1, r3, #4
  203ace:	681b      	ldr	r3, [r3, #0]
  203ad0:	9103      	str	r1, [sp, #12]
  203ad2:	2b00      	cmp	r3, #0
  203ad4:	bfbb      	ittet	lt
  203ad6:	425b      	neglt	r3, r3
  203ad8:	f042 0202 	orrlt.w	r2, r2, #2
  203adc:	9307      	strge	r3, [sp, #28]
  203ade:	9307      	strlt	r3, [sp, #28]
  203ae0:	bfb8      	it	lt
  203ae2:	9204      	strlt	r2, [sp, #16]
  203ae4:	7823      	ldrb	r3, [r4, #0]
  203ae6:	2b2e      	cmp	r3, #46	; 0x2e
  203ae8:	d10c      	bne.n	203b04 <_svfiprintf_r+0x130>
  203aea:	7863      	ldrb	r3, [r4, #1]
  203aec:	2b2a      	cmp	r3, #42	; 0x2a
  203aee:	d135      	bne.n	203b5c <_svfiprintf_r+0x188>
  203af0:	9b03      	ldr	r3, [sp, #12]
  203af2:	1d1a      	adds	r2, r3, #4
  203af4:	681b      	ldr	r3, [r3, #0]
  203af6:	9203      	str	r2, [sp, #12]
  203af8:	2b00      	cmp	r3, #0
  203afa:	bfb8      	it	lt
  203afc:	f04f 33ff 	movlt.w	r3, #4294967295
  203b00:	3402      	adds	r4, #2
  203b02:	9305      	str	r3, [sp, #20]
  203b04:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 203bc4 <_svfiprintf_r+0x1f0>
  203b08:	7821      	ldrb	r1, [r4, #0]
  203b0a:	2203      	movs	r2, #3
  203b0c:	4650      	mov	r0, sl
  203b0e:	f7fc fbff 	bl	200310 <memchr>
  203b12:	b140      	cbz	r0, 203b26 <_svfiprintf_r+0x152>
  203b14:	2340      	movs	r3, #64	; 0x40
  203b16:	eba0 000a 	sub.w	r0, r0, sl
  203b1a:	fa03 f000 	lsl.w	r0, r3, r0
  203b1e:	9b04      	ldr	r3, [sp, #16]
  203b20:	4303      	orrs	r3, r0
  203b22:	3401      	adds	r4, #1
  203b24:	9304      	str	r3, [sp, #16]
  203b26:	f814 1b01 	ldrb.w	r1, [r4], #1
  203b2a:	4827      	ldr	r0, [pc, #156]	; (203bc8 <_svfiprintf_r+0x1f4>)
  203b2c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  203b30:	2206      	movs	r2, #6
  203b32:	f7fc fbed 	bl	200310 <memchr>
  203b36:	2800      	cmp	r0, #0
  203b38:	d038      	beq.n	203bac <_svfiprintf_r+0x1d8>
  203b3a:	4b24      	ldr	r3, [pc, #144]	; (203bcc <_svfiprintf_r+0x1f8>)
  203b3c:	bb1b      	cbnz	r3, 203b86 <_svfiprintf_r+0x1b2>
  203b3e:	9b03      	ldr	r3, [sp, #12]
  203b40:	3307      	adds	r3, #7
  203b42:	f023 0307 	bic.w	r3, r3, #7
  203b46:	3308      	adds	r3, #8
  203b48:	9303      	str	r3, [sp, #12]
  203b4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  203b4c:	4433      	add	r3, r6
  203b4e:	9309      	str	r3, [sp, #36]	; 0x24
  203b50:	e767      	b.n	203a22 <_svfiprintf_r+0x4e>
  203b52:	fb0c 3202 	mla	r2, ip, r2, r3
  203b56:	460c      	mov	r4, r1
  203b58:	2001      	movs	r0, #1
  203b5a:	e7a5      	b.n	203aa8 <_svfiprintf_r+0xd4>
  203b5c:	2300      	movs	r3, #0
  203b5e:	3401      	adds	r4, #1
  203b60:	9305      	str	r3, [sp, #20]
  203b62:	4619      	mov	r1, r3
  203b64:	f04f 0c0a 	mov.w	ip, #10
  203b68:	4620      	mov	r0, r4
  203b6a:	f810 2b01 	ldrb.w	r2, [r0], #1
  203b6e:	3a30      	subs	r2, #48	; 0x30
  203b70:	2a09      	cmp	r2, #9
  203b72:	d903      	bls.n	203b7c <_svfiprintf_r+0x1a8>
  203b74:	2b00      	cmp	r3, #0
  203b76:	d0c5      	beq.n	203b04 <_svfiprintf_r+0x130>
  203b78:	9105      	str	r1, [sp, #20]
  203b7a:	e7c3      	b.n	203b04 <_svfiprintf_r+0x130>
  203b7c:	fb0c 2101 	mla	r1, ip, r1, r2
  203b80:	4604      	mov	r4, r0
  203b82:	2301      	movs	r3, #1
  203b84:	e7f0      	b.n	203b68 <_svfiprintf_r+0x194>
  203b86:	ab03      	add	r3, sp, #12
  203b88:	9300      	str	r3, [sp, #0]
  203b8a:	462a      	mov	r2, r5
  203b8c:	4b10      	ldr	r3, [pc, #64]	; (203bd0 <_svfiprintf_r+0x1fc>)
  203b8e:	a904      	add	r1, sp, #16
  203b90:	4638      	mov	r0, r7
  203b92:	f3af 8000 	nop.w
  203b96:	1c42      	adds	r2, r0, #1
  203b98:	4606      	mov	r6, r0
  203b9a:	d1d6      	bne.n	203b4a <_svfiprintf_r+0x176>
  203b9c:	89ab      	ldrh	r3, [r5, #12]
  203b9e:	065b      	lsls	r3, r3, #25
  203ba0:	f53f af2c 	bmi.w	2039fc <_svfiprintf_r+0x28>
  203ba4:	9809      	ldr	r0, [sp, #36]	; 0x24
  203ba6:	b01d      	add	sp, #116	; 0x74
  203ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  203bac:	ab03      	add	r3, sp, #12
  203bae:	9300      	str	r3, [sp, #0]
  203bb0:	462a      	mov	r2, r5
  203bb2:	4b07      	ldr	r3, [pc, #28]	; (203bd0 <_svfiprintf_r+0x1fc>)
  203bb4:	a904      	add	r1, sp, #16
  203bb6:	4638      	mov	r0, r7
  203bb8:	f000 f87a 	bl	203cb0 <_printf_i>
  203bbc:	e7eb      	b.n	203b96 <_svfiprintf_r+0x1c2>
  203bbe:	bf00      	nop
  203bc0:	08004474 	.word	0x08004474
  203bc4:	0800447a 	.word	0x0800447a
  203bc8:	0800447e 	.word	0x0800447e
  203bcc:	00000000 	.word	0x00000000
  203bd0:	0020391d 	.word	0x0020391d

00203bd4 <_printf_common>:
  203bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  203bd8:	4616      	mov	r6, r2
  203bda:	4699      	mov	r9, r3
  203bdc:	688a      	ldr	r2, [r1, #8]
  203bde:	690b      	ldr	r3, [r1, #16]
  203be0:	f8dd 8020 	ldr.w	r8, [sp, #32]
  203be4:	4293      	cmp	r3, r2
  203be6:	bfb8      	it	lt
  203be8:	4613      	movlt	r3, r2
  203bea:	6033      	str	r3, [r6, #0]
  203bec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  203bf0:	4607      	mov	r7, r0
  203bf2:	460c      	mov	r4, r1
  203bf4:	b10a      	cbz	r2, 203bfa <_printf_common+0x26>
  203bf6:	3301      	adds	r3, #1
  203bf8:	6033      	str	r3, [r6, #0]
  203bfa:	6823      	ldr	r3, [r4, #0]
  203bfc:	0699      	lsls	r1, r3, #26
  203bfe:	bf42      	ittt	mi
  203c00:	6833      	ldrmi	r3, [r6, #0]
  203c02:	3302      	addmi	r3, #2
  203c04:	6033      	strmi	r3, [r6, #0]
  203c06:	6825      	ldr	r5, [r4, #0]
  203c08:	f015 0506 	ands.w	r5, r5, #6
  203c0c:	d106      	bne.n	203c1c <_printf_common+0x48>
  203c0e:	f104 0a19 	add.w	sl, r4, #25
  203c12:	68e3      	ldr	r3, [r4, #12]
  203c14:	6832      	ldr	r2, [r6, #0]
  203c16:	1a9b      	subs	r3, r3, r2
  203c18:	42ab      	cmp	r3, r5
  203c1a:	dc26      	bgt.n	203c6a <_printf_common+0x96>
  203c1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
  203c20:	1e13      	subs	r3, r2, #0
  203c22:	6822      	ldr	r2, [r4, #0]
  203c24:	bf18      	it	ne
  203c26:	2301      	movne	r3, #1
  203c28:	0692      	lsls	r2, r2, #26
  203c2a:	d42b      	bmi.n	203c84 <_printf_common+0xb0>
  203c2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  203c30:	4649      	mov	r1, r9
  203c32:	4638      	mov	r0, r7
  203c34:	47c0      	blx	r8
  203c36:	3001      	adds	r0, #1
  203c38:	d01e      	beq.n	203c78 <_printf_common+0xa4>
  203c3a:	6823      	ldr	r3, [r4, #0]
  203c3c:	68e5      	ldr	r5, [r4, #12]
  203c3e:	6832      	ldr	r2, [r6, #0]
  203c40:	f003 0306 	and.w	r3, r3, #6
  203c44:	2b04      	cmp	r3, #4
  203c46:	bf08      	it	eq
  203c48:	1aad      	subeq	r5, r5, r2
  203c4a:	68a3      	ldr	r3, [r4, #8]
  203c4c:	6922      	ldr	r2, [r4, #16]
  203c4e:	bf0c      	ite	eq
  203c50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  203c54:	2500      	movne	r5, #0
  203c56:	4293      	cmp	r3, r2
  203c58:	bfc4      	itt	gt
  203c5a:	1a9b      	subgt	r3, r3, r2
  203c5c:	18ed      	addgt	r5, r5, r3
  203c5e:	2600      	movs	r6, #0
  203c60:	341a      	adds	r4, #26
  203c62:	42b5      	cmp	r5, r6
  203c64:	d11a      	bne.n	203c9c <_printf_common+0xc8>
  203c66:	2000      	movs	r0, #0
  203c68:	e008      	b.n	203c7c <_printf_common+0xa8>
  203c6a:	2301      	movs	r3, #1
  203c6c:	4652      	mov	r2, sl
  203c6e:	4649      	mov	r1, r9
  203c70:	4638      	mov	r0, r7
  203c72:	47c0      	blx	r8
  203c74:	3001      	adds	r0, #1
  203c76:	d103      	bne.n	203c80 <_printf_common+0xac>
  203c78:	f04f 30ff 	mov.w	r0, #4294967295
  203c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  203c80:	3501      	adds	r5, #1
  203c82:	e7c6      	b.n	203c12 <_printf_common+0x3e>
  203c84:	18e1      	adds	r1, r4, r3
  203c86:	1c5a      	adds	r2, r3, #1
  203c88:	2030      	movs	r0, #48	; 0x30
  203c8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  203c8e:	4422      	add	r2, r4
  203c90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  203c94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  203c98:	3302      	adds	r3, #2
  203c9a:	e7c7      	b.n	203c2c <_printf_common+0x58>
  203c9c:	2301      	movs	r3, #1
  203c9e:	4622      	mov	r2, r4
  203ca0:	4649      	mov	r1, r9
  203ca2:	4638      	mov	r0, r7
  203ca4:	47c0      	blx	r8
  203ca6:	3001      	adds	r0, #1
  203ca8:	d0e6      	beq.n	203c78 <_printf_common+0xa4>
  203caa:	3601      	adds	r6, #1
  203cac:	e7d9      	b.n	203c62 <_printf_common+0x8e>
	...

00203cb0 <_printf_i>:
  203cb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
  203cb4:	7e0f      	ldrb	r7, [r1, #24]
  203cb6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  203cb8:	2f78      	cmp	r7, #120	; 0x78
  203cba:	4691      	mov	r9, r2
  203cbc:	4680      	mov	r8, r0
  203cbe:	460c      	mov	r4, r1
  203cc0:	469a      	mov	sl, r3
  203cc2:	f101 0243 	add.w	r2, r1, #67	; 0x43
  203cc6:	d807      	bhi.n	203cd8 <_printf_i+0x28>
  203cc8:	2f62      	cmp	r7, #98	; 0x62
  203cca:	d80a      	bhi.n	203ce2 <_printf_i+0x32>
  203ccc:	2f00      	cmp	r7, #0
  203cce:	f000 80d8 	beq.w	203e82 <_printf_i+0x1d2>
  203cd2:	2f58      	cmp	r7, #88	; 0x58
  203cd4:	f000 80a3 	beq.w	203e1e <_printf_i+0x16e>
  203cd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
  203cdc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
  203ce0:	e03a      	b.n	203d58 <_printf_i+0xa8>
  203ce2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
  203ce6:	2b15      	cmp	r3, #21
  203ce8:	d8f6      	bhi.n	203cd8 <_printf_i+0x28>
  203cea:	a101      	add	r1, pc, #4	; (adr r1, 203cf0 <_printf_i+0x40>)
  203cec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
  203cf0:	00203d49 	.word	0x00203d49
  203cf4:	00203d5d 	.word	0x00203d5d
  203cf8:	00203cd9 	.word	0x00203cd9
  203cfc:	00203cd9 	.word	0x00203cd9
  203d00:	00203cd9 	.word	0x00203cd9
  203d04:	00203cd9 	.word	0x00203cd9
  203d08:	00203d5d 	.word	0x00203d5d
  203d0c:	00203cd9 	.word	0x00203cd9
  203d10:	00203cd9 	.word	0x00203cd9
  203d14:	00203cd9 	.word	0x00203cd9
  203d18:	00203cd9 	.word	0x00203cd9
  203d1c:	00203e69 	.word	0x00203e69
  203d20:	00203d8d 	.word	0x00203d8d
  203d24:	00203e4b 	.word	0x00203e4b
  203d28:	00203cd9 	.word	0x00203cd9
  203d2c:	00203cd9 	.word	0x00203cd9
  203d30:	00203e8b 	.word	0x00203e8b
  203d34:	00203cd9 	.word	0x00203cd9
  203d38:	00203d8d 	.word	0x00203d8d
  203d3c:	00203cd9 	.word	0x00203cd9
  203d40:	00203cd9 	.word	0x00203cd9
  203d44:	00203e53 	.word	0x00203e53
  203d48:	682b      	ldr	r3, [r5, #0]
  203d4a:	1d1a      	adds	r2, r3, #4
  203d4c:	681b      	ldr	r3, [r3, #0]
  203d4e:	602a      	str	r2, [r5, #0]
  203d50:	f104 0542 	add.w	r5, r4, #66	; 0x42
  203d54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  203d58:	2301      	movs	r3, #1
  203d5a:	e0a3      	b.n	203ea4 <_printf_i+0x1f4>
  203d5c:	6820      	ldr	r0, [r4, #0]
  203d5e:	6829      	ldr	r1, [r5, #0]
  203d60:	0606      	lsls	r6, r0, #24
  203d62:	f101 0304 	add.w	r3, r1, #4
  203d66:	d50a      	bpl.n	203d7e <_printf_i+0xce>
  203d68:	680e      	ldr	r6, [r1, #0]
  203d6a:	602b      	str	r3, [r5, #0]
  203d6c:	2e00      	cmp	r6, #0
  203d6e:	da03      	bge.n	203d78 <_printf_i+0xc8>
  203d70:	232d      	movs	r3, #45	; 0x2d
  203d72:	4276      	negs	r6, r6
  203d74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  203d78:	485e      	ldr	r0, [pc, #376]	; (203ef4 <_printf_i+0x244>)
  203d7a:	230a      	movs	r3, #10
  203d7c:	e019      	b.n	203db2 <_printf_i+0x102>
  203d7e:	680e      	ldr	r6, [r1, #0]
  203d80:	602b      	str	r3, [r5, #0]
  203d82:	f010 0f40 	tst.w	r0, #64	; 0x40
  203d86:	bf18      	it	ne
  203d88:	b236      	sxthne	r6, r6
  203d8a:	e7ef      	b.n	203d6c <_printf_i+0xbc>
  203d8c:	682b      	ldr	r3, [r5, #0]
  203d8e:	6820      	ldr	r0, [r4, #0]
  203d90:	1d19      	adds	r1, r3, #4
  203d92:	6029      	str	r1, [r5, #0]
  203d94:	0601      	lsls	r1, r0, #24
  203d96:	d501      	bpl.n	203d9c <_printf_i+0xec>
  203d98:	681e      	ldr	r6, [r3, #0]
  203d9a:	e002      	b.n	203da2 <_printf_i+0xf2>
  203d9c:	0646      	lsls	r6, r0, #25
  203d9e:	d5fb      	bpl.n	203d98 <_printf_i+0xe8>
  203da0:	881e      	ldrh	r6, [r3, #0]
  203da2:	4854      	ldr	r0, [pc, #336]	; (203ef4 <_printf_i+0x244>)
  203da4:	2f6f      	cmp	r7, #111	; 0x6f
  203da6:	bf0c      	ite	eq
  203da8:	2308      	moveq	r3, #8
  203daa:	230a      	movne	r3, #10
  203dac:	2100      	movs	r1, #0
  203dae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
  203db2:	6865      	ldr	r5, [r4, #4]
  203db4:	60a5      	str	r5, [r4, #8]
  203db6:	2d00      	cmp	r5, #0
  203db8:	bfa2      	ittt	ge
  203dba:	6821      	ldrge	r1, [r4, #0]
  203dbc:	f021 0104 	bicge.w	r1, r1, #4
  203dc0:	6021      	strge	r1, [r4, #0]
  203dc2:	b90e      	cbnz	r6, 203dc8 <_printf_i+0x118>
  203dc4:	2d00      	cmp	r5, #0
  203dc6:	d04d      	beq.n	203e64 <_printf_i+0x1b4>
  203dc8:	4615      	mov	r5, r2
  203dca:	fbb6 f1f3 	udiv	r1, r6, r3
  203dce:	fb03 6711 	mls	r7, r3, r1, r6
  203dd2:	5dc7      	ldrb	r7, [r0, r7]
  203dd4:	f805 7d01 	strb.w	r7, [r5, #-1]!
  203dd8:	4637      	mov	r7, r6
  203dda:	42bb      	cmp	r3, r7
  203ddc:	460e      	mov	r6, r1
  203dde:	d9f4      	bls.n	203dca <_printf_i+0x11a>
  203de0:	2b08      	cmp	r3, #8
  203de2:	d10b      	bne.n	203dfc <_printf_i+0x14c>
  203de4:	6823      	ldr	r3, [r4, #0]
  203de6:	07de      	lsls	r6, r3, #31
  203de8:	d508      	bpl.n	203dfc <_printf_i+0x14c>
  203dea:	6923      	ldr	r3, [r4, #16]
  203dec:	6861      	ldr	r1, [r4, #4]
  203dee:	4299      	cmp	r1, r3
  203df0:	bfde      	ittt	le
  203df2:	2330      	movle	r3, #48	; 0x30
  203df4:	f805 3c01 	strble.w	r3, [r5, #-1]
  203df8:	f105 35ff 	addle.w	r5, r5, #4294967295
  203dfc:	1b52      	subs	r2, r2, r5
  203dfe:	6122      	str	r2, [r4, #16]
  203e00:	f8cd a000 	str.w	sl, [sp]
  203e04:	464b      	mov	r3, r9
  203e06:	aa03      	add	r2, sp, #12
  203e08:	4621      	mov	r1, r4
  203e0a:	4640      	mov	r0, r8
  203e0c:	f7ff fee2 	bl	203bd4 <_printf_common>
  203e10:	3001      	adds	r0, #1
  203e12:	d14c      	bne.n	203eae <_printf_i+0x1fe>
  203e14:	f04f 30ff 	mov.w	r0, #4294967295
  203e18:	b004      	add	sp, #16
  203e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  203e1e:	4835      	ldr	r0, [pc, #212]	; (203ef4 <_printf_i+0x244>)
  203e20:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
  203e24:	6829      	ldr	r1, [r5, #0]
  203e26:	6823      	ldr	r3, [r4, #0]
  203e28:	f851 6b04 	ldr.w	r6, [r1], #4
  203e2c:	6029      	str	r1, [r5, #0]
  203e2e:	061d      	lsls	r5, r3, #24
  203e30:	d514      	bpl.n	203e5c <_printf_i+0x1ac>
  203e32:	07df      	lsls	r7, r3, #31
  203e34:	bf44      	itt	mi
  203e36:	f043 0320 	orrmi.w	r3, r3, #32
  203e3a:	6023      	strmi	r3, [r4, #0]
  203e3c:	b91e      	cbnz	r6, 203e46 <_printf_i+0x196>
  203e3e:	6823      	ldr	r3, [r4, #0]
  203e40:	f023 0320 	bic.w	r3, r3, #32
  203e44:	6023      	str	r3, [r4, #0]
  203e46:	2310      	movs	r3, #16
  203e48:	e7b0      	b.n	203dac <_printf_i+0xfc>
  203e4a:	6823      	ldr	r3, [r4, #0]
  203e4c:	f043 0320 	orr.w	r3, r3, #32
  203e50:	6023      	str	r3, [r4, #0]
  203e52:	2378      	movs	r3, #120	; 0x78
  203e54:	4828      	ldr	r0, [pc, #160]	; (203ef8 <_printf_i+0x248>)
  203e56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  203e5a:	e7e3      	b.n	203e24 <_printf_i+0x174>
  203e5c:	0659      	lsls	r1, r3, #25
  203e5e:	bf48      	it	mi
  203e60:	b2b6      	uxthmi	r6, r6
  203e62:	e7e6      	b.n	203e32 <_printf_i+0x182>
  203e64:	4615      	mov	r5, r2
  203e66:	e7bb      	b.n	203de0 <_printf_i+0x130>
  203e68:	682b      	ldr	r3, [r5, #0]
  203e6a:	6826      	ldr	r6, [r4, #0]
  203e6c:	6961      	ldr	r1, [r4, #20]
  203e6e:	1d18      	adds	r0, r3, #4
  203e70:	6028      	str	r0, [r5, #0]
  203e72:	0635      	lsls	r5, r6, #24
  203e74:	681b      	ldr	r3, [r3, #0]
  203e76:	d501      	bpl.n	203e7c <_printf_i+0x1cc>
  203e78:	6019      	str	r1, [r3, #0]
  203e7a:	e002      	b.n	203e82 <_printf_i+0x1d2>
  203e7c:	0670      	lsls	r0, r6, #25
  203e7e:	d5fb      	bpl.n	203e78 <_printf_i+0x1c8>
  203e80:	8019      	strh	r1, [r3, #0]
  203e82:	2300      	movs	r3, #0
  203e84:	6123      	str	r3, [r4, #16]
  203e86:	4615      	mov	r5, r2
  203e88:	e7ba      	b.n	203e00 <_printf_i+0x150>
  203e8a:	682b      	ldr	r3, [r5, #0]
  203e8c:	1d1a      	adds	r2, r3, #4
  203e8e:	602a      	str	r2, [r5, #0]
  203e90:	681d      	ldr	r5, [r3, #0]
  203e92:	6862      	ldr	r2, [r4, #4]
  203e94:	2100      	movs	r1, #0
  203e96:	4628      	mov	r0, r5
  203e98:	f7fc fa3a 	bl	200310 <memchr>
  203e9c:	b108      	cbz	r0, 203ea2 <_printf_i+0x1f2>
  203e9e:	1b40      	subs	r0, r0, r5
  203ea0:	6060      	str	r0, [r4, #4]
  203ea2:	6863      	ldr	r3, [r4, #4]
  203ea4:	6123      	str	r3, [r4, #16]
  203ea6:	2300      	movs	r3, #0
  203ea8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  203eac:	e7a8      	b.n	203e00 <_printf_i+0x150>
  203eae:	6923      	ldr	r3, [r4, #16]
  203eb0:	462a      	mov	r2, r5
  203eb2:	4649      	mov	r1, r9
  203eb4:	4640      	mov	r0, r8
  203eb6:	47d0      	blx	sl
  203eb8:	3001      	adds	r0, #1
  203eba:	d0ab      	beq.n	203e14 <_printf_i+0x164>
  203ebc:	6823      	ldr	r3, [r4, #0]
  203ebe:	079b      	lsls	r3, r3, #30
  203ec0:	d413      	bmi.n	203eea <_printf_i+0x23a>
  203ec2:	68e0      	ldr	r0, [r4, #12]
  203ec4:	9b03      	ldr	r3, [sp, #12]
  203ec6:	4298      	cmp	r0, r3
  203ec8:	bfb8      	it	lt
  203eca:	4618      	movlt	r0, r3
  203ecc:	e7a4      	b.n	203e18 <_printf_i+0x168>
  203ece:	2301      	movs	r3, #1
  203ed0:	4632      	mov	r2, r6
  203ed2:	4649      	mov	r1, r9
  203ed4:	4640      	mov	r0, r8
  203ed6:	47d0      	blx	sl
  203ed8:	3001      	adds	r0, #1
  203eda:	d09b      	beq.n	203e14 <_printf_i+0x164>
  203edc:	3501      	adds	r5, #1
  203ede:	68e3      	ldr	r3, [r4, #12]
  203ee0:	9903      	ldr	r1, [sp, #12]
  203ee2:	1a5b      	subs	r3, r3, r1
  203ee4:	42ab      	cmp	r3, r5
  203ee6:	dcf2      	bgt.n	203ece <_printf_i+0x21e>
  203ee8:	e7eb      	b.n	203ec2 <_printf_i+0x212>
  203eea:	2500      	movs	r5, #0
  203eec:	f104 0619 	add.w	r6, r4, #25
  203ef0:	e7f5      	b.n	203ede <_printf_i+0x22e>
  203ef2:	bf00      	nop
  203ef4:	08004485 	.word	0x08004485
  203ef8:	08004496 	.word	0x08004496

00203efc <__retarget_lock_acquire_recursive>:
  203efc:	4770      	bx	lr

00203efe <__retarget_lock_release_recursive>:
  203efe:	4770      	bx	lr

00203f00 <memmove>:
  203f00:	4288      	cmp	r0, r1
  203f02:	b510      	push	{r4, lr}
  203f04:	eb01 0402 	add.w	r4, r1, r2
  203f08:	d902      	bls.n	203f10 <memmove+0x10>
  203f0a:	4284      	cmp	r4, r0
  203f0c:	4623      	mov	r3, r4
  203f0e:	d807      	bhi.n	203f20 <memmove+0x20>
  203f10:	1e43      	subs	r3, r0, #1
  203f12:	42a1      	cmp	r1, r4
  203f14:	d008      	beq.n	203f28 <memmove+0x28>
  203f16:	f811 2b01 	ldrb.w	r2, [r1], #1
  203f1a:	f803 2f01 	strb.w	r2, [r3, #1]!
  203f1e:	e7f8      	b.n	203f12 <memmove+0x12>
  203f20:	4402      	add	r2, r0
  203f22:	4601      	mov	r1, r0
  203f24:	428a      	cmp	r2, r1
  203f26:	d100      	bne.n	203f2a <memmove+0x2a>
  203f28:	bd10      	pop	{r4, pc}
  203f2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  203f2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
  203f32:	e7f7      	b.n	203f24 <memmove+0x24>

00203f34 <_realloc_r>:
  203f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  203f36:	4607      	mov	r7, r0
  203f38:	4614      	mov	r4, r2
  203f3a:	460e      	mov	r6, r1
  203f3c:	b921      	cbnz	r1, 203f48 <_realloc_r+0x14>
  203f3e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  203f42:	4611      	mov	r1, r2
  203f44:	f7ff bc54 	b.w	2037f0 <_malloc_r>
  203f48:	b922      	cbnz	r2, 203f54 <_realloc_r+0x20>
  203f4a:	f7ff fc07 	bl	20375c <_free_r>
  203f4e:	4625      	mov	r5, r4
  203f50:	4628      	mov	r0, r5
  203f52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  203f54:	f000 f814 	bl	203f80 <_malloc_usable_size_r>
  203f58:	42a0      	cmp	r0, r4
  203f5a:	d20f      	bcs.n	203f7c <_realloc_r+0x48>
  203f5c:	4621      	mov	r1, r4
  203f5e:	4638      	mov	r0, r7
  203f60:	f7ff fc46 	bl	2037f0 <_malloc_r>
  203f64:	4605      	mov	r5, r0
  203f66:	2800      	cmp	r0, #0
  203f68:	d0f2      	beq.n	203f50 <_realloc_r+0x1c>
  203f6a:	4631      	mov	r1, r6
  203f6c:	4622      	mov	r2, r4
  203f6e:	f7ff fbdf 	bl	203730 <memcpy>
  203f72:	4631      	mov	r1, r6
  203f74:	4638      	mov	r0, r7
  203f76:	f7ff fbf1 	bl	20375c <_free_r>
  203f7a:	e7e9      	b.n	203f50 <_realloc_r+0x1c>
  203f7c:	4635      	mov	r5, r6
  203f7e:	e7e7      	b.n	203f50 <_realloc_r+0x1c>

00203f80 <_malloc_usable_size_r>:
  203f80:	f851 3c04 	ldr.w	r3, [r1, #-4]
  203f84:	1f18      	subs	r0, r3, #4
  203f86:	2b00      	cmp	r3, #0
  203f88:	bfbc      	itt	lt
  203f8a:	580b      	ldrlt	r3, [r1, r0]
  203f8c:	18c0      	addlt	r0, r0, r3
  203f8e:	4770      	bx	lr

00203f90 <_sbrk>:
  203f90:	4a04      	ldr	r2, [pc, #16]	; (203fa4 <_sbrk+0x14>)
  203f92:	4905      	ldr	r1, [pc, #20]	; (203fa8 <_sbrk+0x18>)
  203f94:	6813      	ldr	r3, [r2, #0]
  203f96:	2b00      	cmp	r3, #0
  203f98:	bf08      	it	eq
  203f9a:	460b      	moveq	r3, r1
  203f9c:	4418      	add	r0, r3
  203f9e:	6010      	str	r0, [r2, #0]
  203fa0:	4618      	mov	r0, r3
  203fa2:	4770      	bx	lr
  203fa4:	20001184 	.word	0x20001184
  203fa8:	20001188 	.word	0x20001188
