

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Wed Oct 11 09:31:40 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    11   000000                     
    12                           ; Generated 23/03/2023 GMT
    13                           ; 
    14                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC18F4550 Definitions
    44                           ; 
    45                           ; SFR Addresses
    46   000000                     
    47                           ; #config settings
    48                           
    49                           	psect	cinit
    50   007FF2                     __pcinit:
    51                           	callstack 0
    52   007FF2                     start_initialization:
    53                           	callstack 0
    54   007FF2                     __initialization:
    55                           	callstack 0
    56   007FF2                     end_of_initialization:
    57                           	callstack 0
    58   007FF2                     __end_of__initialization:
    59                           	callstack 0
    60   007FF2  0100               	movlb	0
    61   007FF4  EFFC  F03F         	goto	_main	;jump to C main() function
    62                           
    63                           	psect	cstackCOMRAM
    64   000000                     __pcstackCOMRAM:
    65                           	callstack 0
    66   000000                     
    67                           ; 1 bytes @ 0x0
    68 ;;
    69 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    70 ;;
    71 ;; *************** function _main *****************
    72 ;; Defined at:
    73 ;;		line 16 in file "main.c"
    74 ;; Parameters:    Size  Location     Type
    75 ;;		None
    76 ;; Auto vars:     Size  Location     Type
    77 ;;		None
    78 ;; Return value:  Size  Location     Type
    79 ;;                  1    wreg      void 
    80 ;; Registers used:
    81 ;;		None
    82 ;; Tracked objects:
    83 ;;		On entry : 0/0
    84 ;;		On exit  : 0/0
    85 ;;		Unchanged: 0/0
    86 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    87 ;;      Params:         0       0       0       0       0       0       0       0       0
    88 ;;      Locals:         0       0       0       0       0       0       0       0       0
    89 ;;      Temps:          0       0       0       0       0       0       0       0       0
    90 ;;      Totals:         0       0       0       0       0       0       0       0       0
    91 ;;Total ram usage:        0 bytes
    92 ;; This function calls:
    93 ;;		Nothing
    94 ;; This function is called by:
    95 ;;		Startup code after reset
    96 ;; This function uses a non-reentrant model
    97 ;;
    98                           
    99                           	psect	text0
   100   007FF8                     __ptext0:
   101                           	callstack 0
   102   007FF8                     _main:
   103                           	callstack 31
   104   007FF8                     l5:
   105   007FF8  EFFC  F03F         	goto	l5
   106   007FFC  EF00  F000         	goto	start
   107   008000                     __end_of_main:
   108                           	callstack 0
   109   000000                     
   110                           	psect	rparam
   111   000000                     
   112                           	psect	config
   113                           
   114                           ;Config register CONFIG1L @ 0x300000
   115                           ;	PLL Prescaler Selection bits
   116                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   117                           ;	System Clock Postscaler Selection bits
   118                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   119                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   120                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   121   300000                     	org	3145728
   122   300000  00                 	db	0
   123                           
   124                           ;Config register CONFIG1H @ 0x300001
   125                           ;	Oscillator Selection bits
   126                           ;	FOSC = EC_EC, EC oscillator, CLKO function on RA6 (EC)
   127                           ;	Fail-Safe Clock Monitor Enable bit
   128                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   129                           ;	Internal/External Oscillator Switchover bit
   130                           ;	IESO = OFF, Oscillator Switchover mode disabled
   131   300001                     	org	3145729
   132   300001  05                 	db	5
   133                           
   134                           ;Config register CONFIG2L @ 0x300002
   135                           ;	Power-up Timer Enable bit
   136                           ;	PWRT = OFF, PWRT disabled
   137                           ;	Brown-out Reset Enable bits
   138                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   139                           ;	Brown-out Reset Voltage bits
   140                           ;	BORV = 3, Minimum setting 2.05V
   141                           ;	USB Voltage Regulator Enable bit
   142                           ;	VREGEN = OFF, USB voltage regulator disabled
   143   300002                     	org	3145730
   144   300002  1F                 	db	31
   145                           
   146                           ;Config register CONFIG2H @ 0x300003
   147                           ;	Watchdog Timer Enable bit
   148                           ;	WDT = ON, WDT enabled
   149                           ;	Watchdog Timer Postscale Select bits
   150                           ;	WDTPS = 32768, 1:32768
   151   300003                     	org	3145731
   152   300003  1F                 	db	31
   153                           
   154                           ; Padding undefined space
   155   300004                     	org	3145732
   156   300004  FF                 	db	255
   157                           
   158                           ;Config register CONFIG3H @ 0x300005
   159                           ;	CCP2 MUX bit
   160                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   161                           ;	PORTB A/D Enable bit
   162                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   163                           ;	Low-Power Timer 1 Oscillator Enable bit
   164                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   165                           ;	MCLR Pin Enable bit
   166                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   167   300005                     	org	3145733
   168   300005  83                 	db	131
   169                           
   170                           ;Config register CONFIG4L @ 0x300006
   171                           ;	Stack Full/Underflow Reset Enable bit
   172                           ;	STVREN = ON, Stack full/underflow will cause Reset
   173                           ;	Single-Supply ICSP Enable bit
   174                           ;	LVP = ON, Single-Supply ICSP enabled
   175                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   176                           ;	ICPRT = OFF, ICPORT disabled
   177                           ;	Extended Instruction Set Enable bit
   178                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   179                           ;	Background Debugger Enable bit
   180                           ;	DEBUG = 0x1, unprogrammed default
   181   300006                     	org	3145734
   182   300006  85                 	db	133
   183                           
   184                           ; Padding undefined space
   185   300007                     	org	3145735
   186   300007  FF                 	db	255
   187                           
   188                           ;Config register CONFIG5L @ 0x300008
   189                           ;	Code Protection bit
   190                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   191                           ;	Code Protection bit
   192                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   193                           ;	Code Protection bit
   194                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   195                           ;	Code Protection bit
   196                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   197   300008                     	org	3145736
   198   300008  0F                 	db	15
   199                           
   200                           ;Config register CONFIG5H @ 0x300009
   201                           ;	Boot Block Code Protection bit
   202                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   203                           ;	Data EEPROM Code Protection bit
   204                           ;	CPD = OFF, Data EEPROM is not code-protected
   205   300009                     	org	3145737
   206   300009  C0                 	db	192
   207                           
   208                           ;Config register CONFIG6L @ 0x30000A
   209                           ;	Write Protection bit
   210                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   211                           ;	Write Protection bit
   212                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   213                           ;	Write Protection bit
   214                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   215                           ;	Write Protection bit
   216                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   217   30000A                     	org	3145738
   218   30000A  0F                 	db	15
   219                           
   220                           ;Config register CONFIG6H @ 0x30000B
   221                           ;	Configuration Register Write Protection bit
   222                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   223                           ;	Boot Block Write Protection bit
   224                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   225                           ;	Data EEPROM Write Protection bit
   226                           ;	WRTD = OFF, Data EEPROM is not write-protected
   227   30000B                     	org	3145739
   228   30000B  E0                 	db	224
   229                           
   230                           ;Config register CONFIG7L @ 0x30000C
   231                           ;	Table Read Protection bit
   232                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   233                           ;	Table Read Protection bit
   234                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   235                           ;	Table Read Protection bit
   236                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   237                           ;	Table Read Protection bit
   238                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   239   30000C                     	org	3145740
   240   30000C  0F                 	db	15
   241                           
   242                           ;Config register CONFIG7H @ 0x30000D
   243                           ;	Boot Block Table Read Protection bit
   244                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   245   30000D                     	org	3145741
   246   30000D  40                 	db	64
   247                           tosu	equ	0xFFF
   248                           tosh	equ	0xFFE
   249                           tosl	equ	0xFFD
   250                           stkptr	equ	0xFFC
   251                           pclatu	equ	0xFFB
   252                           pclath	equ	0xFFA
   253                           pcl	equ	0xFF9
   254                           tblptru	equ	0xFF8
   255                           tblptrh	equ	0xFF7
   256                           tblptrl	equ	0xFF6
   257                           tablat	equ	0xFF5
   258                           prodh	equ	0xFF4
   259                           prodl	equ	0xFF3
   260                           indf0	equ	0xFEF
   261                           postinc0	equ	0xFEE
   262                           postdec0	equ	0xFED
   263                           preinc0	equ	0xFEC
   264                           plusw0	equ	0xFEB
   265                           fsr0h	equ	0xFEA
   266                           fsr0l	equ	0xFE9
   267                           wreg	equ	0xFE8
   268                           indf1	equ	0xFE7
   269                           postinc1	equ	0xFE6
   270                           postdec1	equ	0xFE5
   271                           preinc1	equ	0xFE4
   272                           plusw1	equ	0xFE3
   273                           fsr1h	equ	0xFE2
   274                           fsr1l	equ	0xFE1
   275                           bsr	equ	0xFE0
   276                           indf2	equ	0xFDF
   277                           postinc2	equ	0xFDE
   278                           postdec2	equ	0xFDD
   279                           preinc2	equ	0xFDC
   280                           plusw2	equ	0xFDB
   281                           fsr2h	equ	0xFDA
   282                           fsr2l	equ	0xFD9
   283                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFR           A0      0       0      21        0.0%
BIGRAM             7FF      0       0      22        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Wed Oct 11 09:31:40 2023

                      l5 7FF8                        l6 7FF8                     _main 7FF8  
                   start 0000             ___param_bank 0000                    ?_main 0000  
        __initialization 7FF2             __end_of_main 8000                   ??_main 0000  
          __activetblptr 0000                   isa$std 0001               __accesstop 0060  
__end_of__initialization 7FF2            ___rparam_used 0001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FF2  
                __ramtop 0800                  __ptext0 7FF8     end_of_initialization 7FF2  
    start_initialization 7FF2                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
