OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/pinarizmir/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/top_module_project5/runs/RUN_2025.05.29_18.32.50/tmp/routing/23-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 10.0
[INFO]: Setting input delay to: 10.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top_module_project5
Die area:                 ( 0 0 ) ( 1000000 1000000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     102708
Number of terminals:      48
Number of snets:          2
Number of nets:           2106

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 331.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 100000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 584048.
[INFO DRT-0033] mcon shape region query size = 1228872.
[INFO DRT-0033] met1 shape region query size = 213549.
[INFO DRT-0033] via shape region query size = 12600.
[INFO DRT-0033] met2 shape region query size = 7560.
[INFO DRT-0033] via2 shape region query size = 10080.
[INFO DRT-0033] met3 shape region query size = 7606.
[INFO DRT-0033] via3 shape region query size = 10080.
[INFO DRT-0033] met4 shape region query size = 2646.
[INFO DRT-0033] via4 shape region query size = 98.
[INFO DRT-0033] met5 shape region query size = 126.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1111 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 313 unique inst patterns.
[INFO DRT-0084]   Complete 5339 groups.
#scanned instances     = 102708
#unique  instances     = 331
#stdCellGenAp          = 9100
#stdCellValidPlanarAp  = 103
#stdCellValidViaAp     = 6384
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 6378
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:08, memory = 375.05 (MB), peak = 397.60 (MB)

Number of guides:     32831

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 144 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 144 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8061.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 9445.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 5732.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 442.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 205.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 13998 vertical wires in 3 frboxes and 9887 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 666 vertical wires in 3 frboxes and 1963 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 467.40 (MB), peak = 621.59 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.91 (MB), peak = 621.59 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 761.58 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 1106.32 (MB).
    Completing 30% with 368 violations.
    elapsed time = 00:00:05, memory = 1310.38 (MB).
    Completing 40% with 368 violations.
    elapsed time = 00:00:08, memory = 1310.38 (MB).
    Completing 50% with 368 violations.
    elapsed time = 00:00:11, memory = 1310.38 (MB).
    Completing 60% with 757 violations.
    elapsed time = 00:00:14, memory = 1323.71 (MB).
    Completing 70% with 757 violations.
    elapsed time = 00:00:18, memory = 1323.71 (MB).
    Completing 80% with 1024 violations.
    elapsed time = 00:00:21, memory = 1323.71 (MB).
    Completing 90% with 1024 violations.
    elapsed time = 00:00:23, memory = 1323.71 (MB).
    Completing 100% with 1351 violations.
    elapsed time = 00:00:26, memory = 1323.71 (MB).
[INFO DRT-0199]   Number of violations = 1627.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing       14    153     27      2      0
Min Hole             0      2      0      0      0
Recheck              0    206     46      4     20
Short                0   1085     68      0      0
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:26, memory = 1323.71 (MB), peak = 1323.71 (MB)
Total wire length = 1571181 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 745438 um.
Total wire length on LAYER met2 = 704586 um.
Total wire length on LAYER met3 = 42543 um.
Total wire length on LAYER met4 = 78613 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25871.
Up-via summary (total 25871):

------------------------
 FR_MASTERSLICE        0
            li1     9935
           met1    15074
           met2      460
           met3      402
           met4        0
------------------------
                   25871


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1627 violations.
    elapsed time = 00:00:01, memory = 1323.71 (MB).
    Completing 20% with 1627 violations.
    elapsed time = 00:00:04, memory = 1323.71 (MB).
    Completing 30% with 1370 violations.
    elapsed time = 00:00:05, memory = 1323.71 (MB).
    Completing 40% with 1370 violations.
    elapsed time = 00:00:08, memory = 1323.71 (MB).
    Completing 50% with 1370 violations.
    elapsed time = 00:00:10, memory = 1323.71 (MB).
    Completing 60% with 1100 violations.
    elapsed time = 00:00:12, memory = 1323.71 (MB).
    Completing 70% with 1100 violations.
    elapsed time = 00:00:15, memory = 1323.71 (MB).
    Completing 80% with 852 violations.
    elapsed time = 00:00:17, memory = 1325.52 (MB).
    Completing 90% with 852 violations.
    elapsed time = 00:00:19, memory = 1325.52 (MB).
    Completing 100% with 607 violations.
    elapsed time = 00:00:23, memory = 1325.52 (MB).
[INFO DRT-0199]   Number of violations = 648.
Viol/Layer        mcon   met1   met2
Cut Spacing          3      0      0
Metal Spacing        0     27      9
Recheck              0     27     14
Short                0    550     18
[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:23, memory = 1325.52 (MB), peak = 1325.52 (MB)
Total wire length = 1571322 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 745363 um.
Total wire length on LAYER met2 = 704762 um.
Total wire length on LAYER met3 = 42511 um.
Total wire length on LAYER met4 = 78685 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 26407.
Up-via summary (total 26407):

------------------------
 FR_MASTERSLICE        0
            li1     9934
           met1    15592
           met2      480
           met3      401
           met4        0
------------------------
                   26407


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 648 violations.
    elapsed time = 00:00:00, memory = 1325.52 (MB).
    Completing 20% with 648 violations.
    elapsed time = 00:00:02, memory = 1325.52 (MB).
    Completing 30% with 623 violations.
    elapsed time = 00:00:03, memory = 1325.52 (MB).
    Completing 40% with 623 violations.
    elapsed time = 00:00:04, memory = 1325.52 (MB).
    Completing 50% with 623 violations.
    elapsed time = 00:00:05, memory = 1325.52 (MB).
    Completing 60% with 548 violations.
    elapsed time = 00:00:07, memory = 1325.52 (MB).
    Completing 70% with 548 violations.
    elapsed time = 00:00:08, memory = 1325.52 (MB).
    Completing 80% with 494 violations.
    elapsed time = 00:00:09, memory = 1325.52 (MB).
    Completing 90% with 494 violations.
    elapsed time = 00:00:11, memory = 1325.52 (MB).
    Completing 100% with 437 violations.
    elapsed time = 00:00:12, memory = 1325.52 (MB).
[INFO DRT-0199]   Number of violations = 458.
Viol/Layer        met1   met2
Metal Spacing       15      1
Recheck             15      8
Short              403     16
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:12, memory = 1325.52 (MB), peak = 1325.52 (MB)
Total wire length = 1571246 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 745344 um.
Total wire length on LAYER met2 = 704741 um.
Total wire length on LAYER met3 = 42502 um.
Total wire length on LAYER met4 = 78658 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 26440.
Up-via summary (total 26440):

------------------------
 FR_MASTERSLICE        0
            li1     9934
           met1    15637
           met2      472
           met3      397
           met4        0
------------------------
                   26440


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 458 violations.
    elapsed time = 00:00:00, memory = 1325.52 (MB).
    Completing 20% with 458 violations.
    elapsed time = 00:00:02, memory = 1325.52 (MB).
    Completing 30% with 345 violations.
    elapsed time = 00:00:02, memory = 1325.52 (MB).
    Completing 40% with 345 violations.
    elapsed time = 00:00:03, memory = 1325.52 (MB).
    Completing 50% with 345 violations.
    elapsed time = 00:00:03, memory = 1325.52 (MB).
    Completing 60% with 212 violations.
    elapsed time = 00:00:04, memory = 1325.52 (MB).
    Completing 70% with 212 violations.
    elapsed time = 00:00:05, memory = 1325.52 (MB).
    Completing 80% with 138 violations.
    elapsed time = 00:00:05, memory = 1325.52 (MB).
    Completing 90% with 138 violations.
    elapsed time = 00:00:07, memory = 1325.52 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:08, memory = 1325.52 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1   met2   met3
Recheck              7      4      1
Short                5      0      0
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:08, memory = 1325.52 (MB), peak = 1325.52 (MB)
Total wire length = 1571267 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 744265 um.
Total wire length on LAYER met2 = 704936 um.
Total wire length on LAYER met3 = 43397 um.
Total wire length on LAYER met4 = 78667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 27156.
Up-via summary (total 27156):

------------------------
 FR_MASTERSLICE        0
            li1     9934
           met1    16168
           met2      653
           met3      401
           met4        0
------------------------
                   27156


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 1325.52 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 1325.52 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 1325.52 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 1325.52 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 1325.52 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 1325.52 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 1325.52 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1325.52 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1325.52 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1325.52 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.52 (MB), peak = 1325.52 (MB)
Total wire length = 1571270 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 744261 um.
Total wire length on LAYER met2 = 704940 um.
Total wire length on LAYER met3 = 43402 um.
Total wire length on LAYER met4 = 78667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 27159.
Up-via summary (total 27159):

------------------------
 FR_MASTERSLICE        0
            li1     9934
           met1    16169
           met2      655
           met3      401
           met4        0
------------------------
                   27159


[INFO DRT-0198] Complete detail routing.
Total wire length = 1571270 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 744261 um.
Total wire length on LAYER met2 = 704940 um.
Total wire length on LAYER met3 = 43402 um.
Total wire length on LAYER met4 = 78667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 27159.
Up-via summary (total 27159):

------------------------
 FR_MASTERSLICE        0
            li1     9934
           met1    16169
           met2      655
           met3      401
           met4        0
------------------------
                   27159


[INFO DRT-0267] cpu time = 00:02:20, elapsed time = 00:01:11, memory = 1325.52 (MB), peak = 1325.52 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/top_module_project5/runs/RUN_2025.05.29_18.32.50/results/routing/top_module_project5.odb'…
Writing netlist to '/openlane/designs/top_module_project5/runs/RUN_2025.05.29_18.32.50/results/routing/top_module_project5.nl.v'…
Writing powered netlist to '/openlane/designs/top_module_project5/runs/RUN_2025.05.29_18.32.50/results/routing/top_module_project5.pnl.v'…
Writing layout to '/openlane/designs/top_module_project5/runs/RUN_2025.05.29_18.32.50/results/routing/top_module_project5.def'…
