
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./bp_me/src/v/cce/bp_cce_pending.v Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: /**</pre>
<pre style="margin:0; padding:0 ">   2:  *</pre>
<pre style="margin:0; padding:0 ">   3:  * Name:</pre>
<pre style="margin:0; padding:0 ">   4:  *   bp_cce_pending.v</pre>
<pre style="margin:0; padding:0 ">   5:  *</pre>
<pre style="margin:0; padding:0 ">   6:  * Description:</pre>
<pre style="margin:0; padding:0 ">   7:  *   This module contains the pending bits.</pre>
<pre style="margin:0; padding:0 ">   8:  *</pre>
<pre style="margin:0; padding:0 ">   9:  *   The pending bits are stored in flops and may be read asynchronously.</pre>
<pre style="margin:0; padding:0 ">  10:  *</pre>
<pre style="margin:0; padding:0 ">  11:  *   Write to Read forwarding is supported.</pre>
<pre style="margin:0; padding:0 ">  12:  *</pre>
<pre style="margin:0; padding:0 ">  13:  *   Pending bits are actually small counters. The pending bit is unset if the count is 0, and</pre>
<pre style="margin:0; padding:0 ">  14:  *   set if the count is > 0.</pre>
<pre style="margin:0; padding:0 ">  15:  *</pre>
<pre style="margin:0; padding:0 ">  16:  * TODO: pending bit count can over/underflow. This can cause problems if we can't rely on hardware</pre>
<pre style="margin:0; padding:0 ">  17:  *       to properly set initial values to 0. This can be fixed in microcode, however, by reading</pre>
<pre style="margin:0; padding:0 ">  18:  *       and writing pending bits, adjusting each count to be 0.</pre>
<pre style="margin:0; padding:0 ">  19:  *</pre>
<pre style="margin:0; padding:0 ">  20:  */</pre>
<pre style="margin:0; padding:0 ">  21: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22: module bp_cce_pending</pre>
<pre style="margin:0; padding:0 ">  23:   import bp_common_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  24:   import bp_cce_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   #(parameter num_way_groups_p            = "inv"</pre>
<pre style="margin:0; padding:0 ">  26: </pre>
<pre style="margin:0; padding:0 ">  27:     // Default parameters</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:     , parameter width_p                   = 2</pre>
<pre style="margin:0; padding:0 ">  29: </pre>
<pre style="margin:0; padding:0 ">  30:     // Derived parameters</pre>
<pre style="margin:0; padding:0 ">  31:     , localparam lg_num_way_groups_lp     = `BSG_SAFE_CLOG2(num_way_groups_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32: </pre>
<pre style="margin:0; padding:0 ">  33:   )</pre>
<pre style="margin:0; padding:0 ">  34:   (input                                                          clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:    , input                                                        reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36: </pre>
<pre style="margin:0; padding:0 ">  37:    , input                                                        w_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:    , input [lg_num_way_groups_lp-1:0]                             w_way_group_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:    , input                                                        pending_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40: </pre>
<pre style="margin:0; padding:0 ">  41:    , input                                                        r_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:    , input [lg_num_way_groups_lp-1:0]                             r_way_group_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43: </pre>
<pre style="margin:0; padding:0 ">  44:    , output logic                                                 pending_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:    , output logic                                                 pending_v_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46: </pre>
<pre style="margin:0; padding:0 ">  47:   );</pre>
<pre style="margin:0; padding:0 ">  48: </pre>
<pre style="margin:0; padding:0 ">  49:   // pending bits</pre>
<pre style="margin:0; padding:0 ">  50:   logic [num_way_groups_p-1:0][width_p-1:0] pending_bits_r, pending_bits_n;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51: </pre>
<pre style="margin:0; padding:0 ">  52:   always_ff @(posedge clk_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:     if (reset_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:       pending_bits_r <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:       pending_bits_r <= pending_bits_n;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     end</pre>
<pre style="margin:0; padding:0 ">  58:   end</pre>
<pre style="margin:0; padding:0 ">  59: </pre>
<pre style="margin:0; padding:0 ">  60:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:     if (reset_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:       pending_bits_n = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:       pending_bits_n = pending_bits_r;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:       if (w_v_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:         if (pending_i) begin // increment count</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:           pending_bits_n[w_way_group_i] = pending_bits_r[w_way_group_i] + 'd1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:         end else begin // decrement count</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:           pending_bits_n[w_way_group_i] = pending_bits_r[w_way_group_i] - 'd1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:         end</pre>
<pre style="margin:0; padding:0 ">  71:       end</pre>
<pre style="margin:0; padding:0 ">  72:     end</pre>
<pre style="margin:0; padding:0 ">  73:   end</pre>
<pre style="margin:0; padding:0 ">  74: </pre>
<pre style="margin:0; padding:0 ">  75:   // Pending bit output</pre>
<pre style="margin:0; padding:0 ">  76:   // Normally, the output is determined by the read way group and comes from the flopped values</pre>
<pre style="margin:0; padding:0 ">  77:   // If reading from the same way group that is being written, output the next value</pre>
<pre style="margin:0; padding:0 ">  78:   assign pending_o = (r_v_i & w_v_i & (w_way_group_i == r_way_group_i))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:     ? ~(pending_bits_n[r_way_group_i] == 0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:     : ~(pending_bits_r[r_way_group_i] == 0);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81: </pre>
<pre style="margin:0; padding:0 ">  82:   // Output is valid if read signal is asserted</pre>
<pre style="margin:0; padding:0 ">  83:   assign pending_v_o = r_v_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84: </pre>
<pre style="margin:0; padding:0 ">  85: endmodule</pre>
<pre style="margin:0; padding:0 ">  86: </pre>
</body>
</html>
