GPLCVER_2.10a of 10/12/04 (Linux-elf).
Copyright (c) 1991-2004 Pragmatic C Software Corp.
  All Rights reserved.  Licensed under the GNU General Public License (GPL).
  See the 'COPYING' file for details.  NO WARRANTY provided.
Today is Fri Dec 29 17:15:31 2006.
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT1_D.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT1_L.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT1.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT2_D.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT2_L.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT2.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT3_D.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT3_L.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT3.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT4_D.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT4_L.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT4.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT5_D.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT5_L.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT5.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT6_D.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT6_L.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/LUT6.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/VCC.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/GND.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/INV.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/IBUF.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/OBUF.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/MUXCY.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/FDCE.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/FDE.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/MUXF5.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/FDP.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/FDR.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/FDC.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/FD.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v"
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(557) ERROR** [1044] instance/gate "SETUP_ALL" type "localparam" connection list expected - = read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(664) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(665) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(666) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(667) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(668) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(669) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(670) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(671) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(672) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(673) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(674) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(675) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(676) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(677) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(678) ERROR** [1116] expression terminal expected - : read
**/opt/Xilinx/verilog/src/unisims/RAMB4_S1_S1.v(679) ERROR** [1116] expression terminal expected - : read
Compiling source file "/opt/Xilinx/verilog/src/unisims/MULT_AND.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/XORCY.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/FDC_1.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/BUFGP.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/BUFG.v"
Compiling source file "/opt/Xilinx/verilog/src/unisims/MUXF6.v"
Compiling source file "fpga_synthesis.v"
  Unable to begin simulation.
  There were 17 error(s), 0 warning(s), and 0 inform(s).
End of GPLCVER_2.10a at Fri Dec 29 17:15:31 2006 (elapsed 0.1 seconds).
