git clone --depth 1 --no-tags https://github.com/dave18/MiSTER-SuperJacob.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258240353
git clone --depth 1 --no-tags https://github.com/hrvach/Galaksija_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260540097
git clone --depth 1 --no-tags https://github.com/tangshi706/Design-Compiler-DC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258698437
git clone --depth 1 --no-tags https://github.com/Flians/JEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265187051
git clone --depth 1 --no-tags https://github.com/bjrjk/MIPS-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259551164
git clone --depth 1 --no-tags https://github.com/zzhang681/EE271Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259149847
git clone --depth 1 --no-tags https://github.com/TheLeopardsH/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262935881
git clone --depth 1 --no-tags https://github.com/twlostow/pb560-lcd-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261034780
git clone --depth 1 --no-tags https://github.com/brown9804/Verilog_Different_Arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256658702
git clone --depth 1 --no-tags https://github.com/iamthy/lab4_BHT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264824111
git clone --depth 1 --no-tags https://github.com/patrickschaumont/aes-accelerator-nios2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263466057
git clone --depth 1 --no-tags https://github.com/james750267/RISC_Processor_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262746547
git clone --depth 1 --no-tags https://github.com/akita11/FSd1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258045321
git clone --depth 1 --no-tags https://github.com/Bennyaw/SimpleProcessor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257530950
git clone --depth 1 --no-tags https://github.com/jpsety/sensitivity_attack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257389277
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Xilinx-Mealy-Machine-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256993544
git clone --depth 1 --no-tags https://github.com/Kiran760043/Ripple-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258914087
git clone --depth 1 --no-tags https://github.com/DelboyJay/TM1638_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264927553
git clone --depth 1 --no-tags https://github.com/Crimsonninja/elen613.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261920634
git clone --depth 1 --no-tags https://github.com/Vishvas286/syrk-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261085673
git clone --depth 1 --no-tags https://github.com/Aria39/bubble-sorting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261068307
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8PID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257419186
git clone --depth 1 --no-tags https://github.com/muhammadhamzach/RISCV_Verilog_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257575096
git clone --depth 1 --no-tags https://github.com/jalcim/logilib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265709135
git clone --depth 1 --no-tags https://github.com/adumont/ad6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264854528
git clone --depth 1 --no-tags https://github.com/codefuturedalao/WHUMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263364417
git clone --depth 1 --no-tags https://github.com/eisl-nctu/pyramid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265141675
git clone --depth 1 --no-tags https://github.com/nisaruj/undertale-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264677285
git clone --depth 1 --no-tags https://github.com/ilyajob05/verilog_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261154041
git clone --depth 1 --no-tags https://github.com/rishabh-jain97/FIR_Filters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260323202
git clone --depth 1 --no-tags https://github.com/TimKammerer/Basys3Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261617132
git clone --depth 1 --no-tags https://github.com/vandelvan/Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261494836
git clone --depth 1 --no-tags https://github.com/ahedayat/Brent-Kung-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263637508
git clone --depth 1 --no-tags https://github.com/Long-ThanhLe/FloatingPointIEEE754.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263303471
git clone --depth 1 --no-tags https://github.com/mchanchee/mini-self-driving-car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265435397
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Mealy-Macine-FSM-Detect-101010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256765459
git clone --depth 1 --no-tags https://github.com/Bucknalla/i2c-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261772788
git clone --depth 1 --no-tags https://github.com/rithvik2811/SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262356552
git clone --depth 1 --no-tags https://github.com/tetofonta/fpga_simple_logic_analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259298711
git clone --depth 1 --no-tags https://github.com/KevinWang96/UART_Verilog_Based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260635153
git clone --depth 1 --no-tags https://github.com/SnrNotHere16/BreakoutVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262561141
git clone --depth 1 --no-tags https://github.com/Arashhs/Logic-Circuits-Course-Final-Project-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259150967
git clone --depth 1 --no-tags https://github.com/dearmrlv/NAND-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262493996
git clone --depth 1 --no-tags https://github.com/Ang-Andrew/brimstone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257265203
git clone --depth 1 --no-tags https://github.com/IquanKoxinga/encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257434455
git clone --depth 1 --no-tags https://github.com/vsilchuk/Verilog_HDL_university_tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260354451
git clone --depth 1 --no-tags https://github.com/lixuf/CPU_mips32_Single_cycle_base_on_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257764742
git clone --depth 1 --no-tags https://github.com/baina23/Three-level-SW-scoring-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257847762
git clone --depth 1 --no-tags https://github.com/Tahoora78/Colleg-s-LogicProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258023454
git clone --depth 1 --no-tags https://github.com/vipinkmenon/connect6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259087319
git clone --depth 1 --no-tags https://github.com/Walskor/ComputerOrganizationAndDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259179868
git clone --depth 1 --no-tags https://github.com/vsilchuk/Verilog_HDL_VGA_BAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260361371
git clone --depth 1 --no-tags https://github.com/swappad/booth-wallace-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265062632
git clone --depth 1 --no-tags https://github.com/ishaan40/Graphics-Renderer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265919162
git clone --depth 1 --no-tags https://github.com/leevick/axis_file_loader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259314057
git clone --depth 1 --no-tags https://github.com/t-dasun/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264418319
git clone --depth 1 --no-tags https://github.com/Nandakishore-Menon/Verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264502280
git clone --depth 1 --no-tags https://github.com/gokulnathsj/8-bit-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265340372
git clone --depth 1 --no-tags https://github.com/combofish/basic-veirlog-IP-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261469009
git clone --depth 1 --no-tags https://github.com/gshimabuko/NIOSII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264571824
git clone --depth 1 --no-tags https://github.com/JagrutJadhav/FPGA-8-Bit-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263666696
git clone --depth 1 --no-tags https://github.com/leevick/ipv4_header_parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259313772
git clone --depth 1 --no-tags https://github.com/fliptech/Audipus_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262679204
git clone --depth 1 --no-tags https://github.com/ShivanshRakesh/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262039364
git clone --depth 1 --no-tags https://github.com/Kiran760043/Sign-Magnitude-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263493396
git clone --depth 1 --no-tags https://github.com/jasommer/verilog_iterative_division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260021395
git clone --depth 1 --no-tags https://github.com/rishabh-jain97/Alarm_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260313380
git clone --depth 1 --no-tags https://github.com/yanquantan/FPGA-Snake-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265103396
git clone --depth 1 --no-tags https://github.com/pranavanantharam/FIFO-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264456191
git clone --depth 1 --no-tags https://github.com/rabeeaatif/Elevator-Operating-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264329927
git clone --depth 1 --no-tags https://github.com/Jennifer-Zheng/ROB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264294135
git clone --depth 1 --no-tags https://github.com/glitchy-boy-mahyar/CA_CA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263404614
git clone --depth 1 --no-tags https://github.com/4teko7/DigitalSystemsAssignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260217694
git clone --depth 1 --no-tags https://github.com/supleed2/ELEC40006-P1-CW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265538754
git clone --depth 1 --no-tags https://github.com/ranjan-yadav/Universal-Ansynchronous-Reciever-Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257575649
git clone --depth 1 --no-tags https://github.com/sfyip/crypto1_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258185412
git clone --depth 1 --no-tags https://github.com/Madhurya1304/Spread-Spectrum-Correlator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258129959
git clone --depth 1 --no-tags https://github.com/rishabh-jain97/Shift_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260328973
git clone --depth 1 --no-tags https://github.com/rishabh-jain97/full_adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261842294
git clone --depth 1 --no-tags https://github.com/krulikovskyi/DSTU-Strumok.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259998775
git clone --depth 1 --no-tags https://github.com/christasa/CTrivialMIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259397297
git clone --depth 1 --no-tags https://github.com/YanxingLiu/8-bits-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263777273
git clone --depth 1 --no-tags https://github.com/Amulya-Prabakhar/Calculator2-DesignVerification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264589589
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Detect-sequence-0110-with-overlap-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256698840
git clone --depth 1 --no-tags https://github.com/mr103/SoC-Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258355038
git clone --depth 1 --no-tags https://github.com/tinatian1118/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257209763
git clone --depth 1 --no-tags https://github.com/DylanEtris/EE480_P4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257417257
git clone --depth 1 --no-tags https://github.com/splAcharya/8BitProcessorCircuit_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265681700
git clone --depth 1 --no-tags https://github.com/hannahbrooks/ece241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259201862
git clone --depth 1 --no-tags https://github.com/briansune/Kintex7-GSI-SSRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261610367
git clone --depth 1 --no-tags https://github.com/dengyanuoapp/Ise602.3phrase.motoro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264219152
git clone --depth 1 --no-tags https://github.com/patjgibson/alarm_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262196136
git clone --depth 1 --no-tags https://github.com/wyt2000/COD-2020-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258396740
git clone --depth 1 --no-tags https://github.com/vipinkmenon/zyMouse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258960959
git clone --depth 1 --no-tags https://github.com/eckelsjd-rose-old/csse232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258923932
git clone --depth 1 --no-tags https://github.com/jshaker000/Pipelined_FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260132148
git clone --depth 1 --no-tags https://github.com/ZYChimne/CPU-implement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257493045
git clone --depth 1 --no-tags https://github.com/krishnakanthkm/Pipelined-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262744468
