
GSM_Module_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009388  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000604  08009558  08009558  00019558  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b5c  08009b5c  00020224  2**0
                  CONTENTS
  4 .ARM          00000008  08009b5c  08009b5c  00019b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b64  08009b64  00020224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b64  08009b64  00019b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b68  08009b68  00019b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  08009b6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  20000224  08009d90  00020224  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005a4  08009d90  000205a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a18e  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000321d  00000000  00000000  0003a3e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001328  00000000  00000000  0003d600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001208  00000000  00000000  0003e928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025c3b  00000000  00000000  0003fb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018aec  00000000  00000000  0006576b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2212  00000000  00000000  0007e257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00160469  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062a0  00000000  00000000  001604bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000224 	.word	0x20000224
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009540 	.word	0x08009540

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000228 	.word	0x20000228
 800020c:	08009540 	.word	0x08009540

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <CONV_ADC_VOLTAGE_TO_TEMPERATURE>:
/**
  * @brief CONV_ADC_VOLTAGE_TO_TEMPERATURE
  * @param VALUE READ FROM ADC CONVERTER
  * @retval TEMPERATURE VALUE IN CELSIUS DEGREES
  */
float CONV_ADC_VOLTAGE_TO_TEMPERATURE(uint16_t adc_read_value){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	80fb      	strh	r3, [r7, #6]

	float voltage = (ADC_REFERENCE_VOLTAGE*adc_read_value)/ADC_RESOLUTION;
 8000f8a:	88fb      	ldrh	r3, [r7, #6]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff fae9 	bl	8000564 <__aeabi_i2d>
 8000f92:	a31a      	add	r3, pc, #104	; (adr r3, 8000ffc <CONV_ADC_VOLTAGE_TO_TEMPERATURE+0x7c>)
 8000f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f98:	f7ff fb4e 	bl	8000638 <__aeabi_dmul>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	4610      	mov	r0, r2
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	f04f 0200 	mov.w	r2, #0
 8000fa8:	4b13      	ldr	r3, [pc, #76]	; (8000ff8 <CONV_ADC_VOLTAGE_TO_TEMPERATURE+0x78>)
 8000faa:	f7ff fc6f 	bl	800088c <__aeabi_ddiv>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	4610      	mov	r0, r2
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	f7ff fe17 	bl	8000be8 <__aeabi_d2f>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	60fb      	str	r3, [r7, #12]
	float temperature = voltage/VOLTAGE_RISE;
 8000fbe:	68f8      	ldr	r0, [r7, #12]
 8000fc0:	f7ff fae2 	bl	8000588 <__aeabi_f2d>
 8000fc4:	a30a      	add	r3, pc, #40	; (adr r3, 8000ff0 <CONV_ADC_VOLTAGE_TO_TEMPERATURE+0x70>)
 8000fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fca:	f7ff fc5f 	bl	800088c <__aeabi_ddiv>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	4610      	mov	r0, r2
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	f7ff fe07 	bl	8000be8 <__aeabi_d2f>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	60bb      	str	r3, [r7, #8]
	return temperature;
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	ee07 3a90 	vmov	s15, r3
}
 8000fe4:	eeb0 0a67 	vmov.f32	s0, s15
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	47ae147b 	.word	0x47ae147b
 8000ff4:	3f847ae1 	.word	0x3f847ae1
 8000ff8:	40b00000 	.word	0x40b00000
 8000ffc:	66666666 	.word	0x66666666
 8001000:	400a6666 	.word	0x400a6666

08001004 <PARSE_SMS_MESSAGE>:
/**
  * @brief PARSES MESSAGE SENT BY SIM800L WHEN SMS IS RECEIVED TO GET
  * INFORMATIONS ABOUT SENDER AND COMMAND SENT
  * @param POINTER TO MESSAGE SENT BY SIM800L
  */
void PARSE_SMS_MESSAGE(char* message){
 8001004:	b580      	push	{r7, lr}
 8001006:	b098      	sub	sp, #96	; 0x60
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]

	uint8_t counter = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	char *ptr_to_phone_number;
	char *ptr_to_command;

	//SAVING SENDER PHONE NUMBER
	ptr_to_phone_number = strstr(message, cmd_phone_number_prefix);
 8001012:	4b3f      	ldr	r3, [pc, #252]	; (8001110 <PARSE_SMS_MESSAGE+0x10c>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4619      	mov	r1, r3
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f006 f85b 	bl	80070d4 <strstr>
 800101e:	65b8      	str	r0, [r7, #88]	; 0x58
	if(ptr_to_phone_number != NULL){
 8001020:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001022:	2b00      	cmp	r3, #0
 8001024:	d023      	beq.n	800106e <PARSE_SMS_MESSAGE+0x6a>

		ptr_to_phone_number += PHONE_NUMBER_PREFIX_OFFSET;
 8001026:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001028:	3306      	adds	r3, #6
 800102a:	65bb      	str	r3, [r7, #88]	; 0x58

		while(*ptr_to_phone_number != '"'){
 800102c:	e010      	b.n	8001050 <PARSE_SMS_MESSAGE+0x4c>
			sender_phone_number[counter] = *ptr_to_phone_number;
 800102e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001032:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001034:	7812      	ldrb	r2, [r2, #0]
 8001036:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800103a:	440b      	add	r3, r1
 800103c:	f803 2c20 	strb.w	r2, [r3, #-32]
			counter++;
 8001040:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001044:	3301      	adds	r3, #1
 8001046:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			ptr_to_phone_number++;
 800104a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800104c:	3301      	adds	r3, #1
 800104e:	65bb      	str	r3, [r7, #88]	; 0x58
		while(*ptr_to_phone_number != '"'){
 8001050:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	2b22      	cmp	r3, #34	; 0x22
 8001056:	d1ea      	bne.n	800102e <PARSE_SMS_MESSAGE+0x2a>
		}
		sender_phone_number[counter] = '\0';
 8001058:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800105c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001060:	4413      	add	r3, r2
 8001062:	2200      	movs	r2, #0
 8001064:	f803 2c20 	strb.w	r2, [r3, #-32]
		counter = 0;
 8001068:	2300      	movs	r3, #0
 800106a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	//SAVING SENDER COMMAND
	ptr_to_command = strstr(message, cmd_prefix);
 800106e:	4b29      	ldr	r3, [pc, #164]	; (8001114 <PARSE_SMS_MESSAGE+0x110>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4619      	mov	r1, r3
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f006 f82d 	bl	80070d4 <strstr>
 800107a:	6578      	str	r0, [r7, #84]	; 0x54

		if(ptr_to_command != NULL){
 800107c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800107e:	2b00      	cmp	r3, #0
 8001080:	d024      	beq.n	80010cc <PARSE_SMS_MESSAGE+0xc8>
		ptr_to_command += COMMAND_CODE_OFFSET;
 8001082:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001084:	3305      	adds	r3, #5
 8001086:	657b      	str	r3, [r7, #84]	; 0x54

		while(*ptr_to_command != '.' && (counter<49)){
 8001088:	e010      	b.n	80010ac <PARSE_SMS_MESSAGE+0xa8>
			sender_command[counter] = *ptr_to_command;
 800108a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800108e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001090:	7812      	ldrb	r2, [r2, #0]
 8001092:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001096:	440b      	add	r3, r1
 8001098:	f803 2c54 	strb.w	r2, [r3, #-84]
			counter++;
 800109c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80010a0:	3301      	adds	r3, #1
 80010a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			ptr_to_command++;
 80010a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80010a8:	3301      	adds	r3, #1
 80010aa:	657b      	str	r3, [r7, #84]	; 0x54
		while(*ptr_to_command != '.' && (counter<49)){
 80010ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b2e      	cmp	r3, #46	; 0x2e
 80010b2:	d003      	beq.n	80010bc <PARSE_SMS_MESSAGE+0xb8>
 80010b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80010b8:	2b30      	cmp	r3, #48	; 0x30
 80010ba:	d9e6      	bls.n	800108a <PARSE_SMS_MESSAGE+0x86>
		}
		sender_command[counter] = '\0';
 80010bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80010c0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80010c4:	4413      	add	r3, r2
 80010c6:	2200      	movs	r2, #0
 80010c8:	f803 2c54 	strb.w	r2, [r3, #-84]
	}
	//EXECUTING COMMAND
	EXECUTE_COMMAND(sender_command);
 80010cc:	f107 030c 	add.w	r3, r7, #12
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 f827 	bl	8001124 <EXECUTE_COMMAND>
	//DISPLAYING INFORMATIONS ABOUT SENDER AND COMMAND ON LCD
	sprintf(message_to_display_on_lcd, "Message from number: %s, || %s", sender_phone_number, sender_command);
 80010d6:	f107 030c 	add.w	r3, r7, #12
 80010da:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80010de:	490e      	ldr	r1, [pc, #56]	; (8001118 <PARSE_SMS_MESSAGE+0x114>)
 80010e0:	480e      	ldr	r0, [pc, #56]	; (800111c <PARSE_SMS_MESSAGE+0x118>)
 80010e2:	f005 ffc5 	bl	8007070 <siprintf>
	set_msg_to_print_on_lcd(message_to_display_on_lcd);
 80010e6:	480d      	ldr	r0, [pc, #52]	; (800111c <PARSE_SMS_MESSAGE+0x118>)
 80010e8:	f000 f998 	bl	800141c <set_msg_to_print_on_lcd>
	print_on_lcd();
 80010ec:	f000 f9b4 	bl	8001458 <print_on_lcd>
	//SENDING THE SAME MESSAGE VIA UART TO THE COMPUTER
	HAL_UART_Transmit(&huart2, (uint8_t*)message_to_display_on_lcd, strlen(message_to_display_on_lcd), HAL_MAX_DELAY);
 80010f0:	480a      	ldr	r0, [pc, #40]	; (800111c <PARSE_SMS_MESSAGE+0x118>)
 80010f2:	f7ff f88d 	bl	8000210 <strlen>
 80010f6:	4603      	mov	r3, r0
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	f04f 33ff 	mov.w	r3, #4294967295
 80010fe:	4907      	ldr	r1, [pc, #28]	; (800111c <PARSE_SMS_MESSAGE+0x118>)
 8001100:	4807      	ldr	r0, [pc, #28]	; (8001120 <PARSE_SMS_MESSAGE+0x11c>)
 8001102:	f004 fb90 	bl	8005826 <HAL_UART_Transmit>
}
 8001106:	bf00      	nop
 8001108:	3760      	adds	r7, #96	; 0x60
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000004 	.word	0x20000004
 8001114:	20000008 	.word	0x20000008
 8001118:	08009584 	.word	0x08009584
 800111c:	20000240 	.word	0x20000240
 8001120:	2000054c 	.word	0x2000054c

08001124 <EXECUTE_COMMAND>:

/**
  * @brief EXECUTES COMMAND SENT VIA SMS(HELPER FUNCTION USED IN PARSE_SMS_MESSAGE)
  * @param POINTER TO COMMAND MESSAGE
  */
void EXECUTE_COMMAND(char* command){
 8001124:	b590      	push	{r4, r7, lr}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]

	if(strncmp(command, cmd_turn_on_led, strlen(cmd_turn_on_led)) == 0 ){
 800112c:	4b14      	ldr	r3, [pc, #80]	; (8001180 <EXECUTE_COMMAND+0x5c>)
 800112e:	681c      	ldr	r4, [r3, #0]
 8001130:	4b13      	ldr	r3, [pc, #76]	; (8001180 <EXECUTE_COMMAND+0x5c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff f86b 	bl	8000210 <strlen>
 800113a:	4603      	mov	r3, r0
 800113c:	461a      	mov	r2, r3
 800113e:	4621      	mov	r1, r4
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f005 ffb5 	bl	80070b0 <strncmp>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d102      	bne.n	8001152 <EXECUTE_COMMAND+0x2e>
		turn_on_led();
 800114c:	f000 f81c 	bl	8001188 <turn_on_led>
	}else if(strncmp(command, cmd_turn_off_led, strlen(cmd_turn_off_led)) == 0 ){
		turn_off_led();
	}

}
 8001150:	e011      	b.n	8001176 <EXECUTE_COMMAND+0x52>
	}else if(strncmp(command, cmd_turn_off_led, strlen(cmd_turn_off_led)) == 0 ){
 8001152:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <EXECUTE_COMMAND+0x60>)
 8001154:	681c      	ldr	r4, [r3, #0]
 8001156:	4b0b      	ldr	r3, [pc, #44]	; (8001184 <EXECUTE_COMMAND+0x60>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff f858 	bl	8000210 <strlen>
 8001160:	4603      	mov	r3, r0
 8001162:	461a      	mov	r2, r3
 8001164:	4621      	mov	r1, r4
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f005 ffa2 	bl	80070b0 <strncmp>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d101      	bne.n	8001176 <EXECUTE_COMMAND+0x52>
		turn_off_led();
 8001172:	f000 f815 	bl	80011a0 <turn_off_led>
}
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	bd90      	pop	{r4, r7, pc}
 800117e:	bf00      	nop
 8001180:	2000000c 	.word	0x2000000c
 8001184:	20000010 	.word	0x20000010

08001188 <turn_on_led>:


//FUNCTIONS WHICH CAN BE EXECUTED
void turn_on_led(void){
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800118c:	2201      	movs	r2, #1
 800118e:	2120      	movs	r1, #32
 8001190:	4802      	ldr	r0, [pc, #8]	; (800119c <turn_on_led+0x14>)
 8001192:	f002 f9a1 	bl	80034d8 <HAL_GPIO_WritePin>
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40020000 	.word	0x40020000

080011a0 <turn_off_led>:

void turn_off_led(void){
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2120      	movs	r1, #32
 80011a8:	4802      	ldr	r0, [pc, #8]	; (80011b4 <turn_off_led+0x14>)
 80011aa:	f002 f995 	bl	80034d8 <HAL_GPIO_WritePin>
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40020000 	.word	0x40020000

080011b8 <lcd16x2_i2c_sendCommand>:
#define LCD_I2C_SLAVE_ADDRESS_0  0x4E
#define LCD_I2C_SLAVE_ADDRESS_1  0x7E

/* Private functions */
static void lcd16x2_i2c_sendCommand(uint8_t command)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af02      	add	r7, sp, #8
 80011be:	4603      	mov	r3, r0
 80011c0:	71fb      	strb	r3, [r7, #7]
  const uint8_t command_0_3 = (0xF0 & (command<<4));
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	011b      	lsls	r3, r3, #4
 80011c6:	73fb      	strb	r3, [r7, #15]
  const uint8_t command_4_7 = (0xF0 & command);
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	f023 030f 	bic.w	r3, r3, #15
 80011ce:	73bb      	strb	r3, [r7, #14]
  uint8_t i2cData[4] =
 80011d0:	7bbb      	ldrb	r3, [r7, #14]
 80011d2:	f043 030c 	orr.w	r3, r3, #12
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	723b      	strb	r3, [r7, #8]
 80011da:	7bbb      	ldrb	r3, [r7, #14]
 80011dc:	f043 0308 	orr.w	r3, r3, #8
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	727b      	strb	r3, [r7, #9]
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
 80011e6:	f043 030c 	orr.w	r3, r3, #12
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	72bb      	strb	r3, [r7, #10]
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
 80011f0:	f043 0308 	orr.w	r3, r3, #8
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	72fb      	strb	r3, [r7, #11]
      command_4_7 | LCD_EN | LCD_BK_LIGHT,
      command_4_7 | LCD_BK_LIGHT,
      command_0_3 | LCD_EN | LCD_BK_LIGHT,
      command_0_3 | LCD_BK_LIGHT,
  };
  HAL_I2C_Master_Transmit(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS, i2cData, 4, 200);
 80011f8:	4b07      	ldr	r3, [pc, #28]	; (8001218 <lcd16x2_i2c_sendCommand+0x60>)
 80011fa:	6818      	ldr	r0, [r3, #0]
 80011fc:	4b07      	ldr	r3, [pc, #28]	; (800121c <lcd16x2_i2c_sendCommand+0x64>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	b299      	uxth	r1, r3
 8001202:	f107 0208 	add.w	r2, r7, #8
 8001206:	23c8      	movs	r3, #200	; 0xc8
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	2304      	movs	r3, #4
 800120c:	f002 fadc 	bl	80037c8 <HAL_I2C_Master_Transmit>
}
 8001210:	bf00      	nop
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	200002a4 	.word	0x200002a4
 800121c:	200002a8 	.word	0x200002a8

08001220 <lcd16x2_i2c_sendData>:

static void lcd16x2_i2c_sendData(uint8_t data)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af02      	add	r7, sp, #8
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
  const uint8_t data_0_3 = (0xF0 & (data<<4));
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	011b      	lsls	r3, r3, #4
 800122e:	73fb      	strb	r3, [r7, #15]
  const uint8_t data_4_7 = (0xF0 & data);
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	f023 030f 	bic.w	r3, r3, #15
 8001236:	73bb      	strb	r3, [r7, #14]
  uint8_t i2cData[4] =
 8001238:	7bbb      	ldrb	r3, [r7, #14]
 800123a:	f043 030d 	orr.w	r3, r3, #13
 800123e:	b2db      	uxtb	r3, r3
 8001240:	723b      	strb	r3, [r7, #8]
 8001242:	7bbb      	ldrb	r3, [r7, #14]
 8001244:	f043 0309 	orr.w	r3, r3, #9
 8001248:	b2db      	uxtb	r3, r3
 800124a:	727b      	strb	r3, [r7, #9]
 800124c:	7bfb      	ldrb	r3, [r7, #15]
 800124e:	f043 030d 	orr.w	r3, r3, #13
 8001252:	b2db      	uxtb	r3, r3
 8001254:	72bb      	strb	r3, [r7, #10]
 8001256:	7bfb      	ldrb	r3, [r7, #15]
 8001258:	f043 0309 	orr.w	r3, r3, #9
 800125c:	b2db      	uxtb	r3, r3
 800125e:	72fb      	strb	r3, [r7, #11]
      data_4_7 | LCD_EN | LCD_BK_LIGHT | LCD_RS,
      data_4_7 | LCD_BK_LIGHT | LCD_RS,
      data_0_3 | LCD_EN | LCD_BK_LIGHT | LCD_RS,
      data_0_3 | LCD_BK_LIGHT | LCD_RS,
  };
  HAL_I2C_Master_Transmit(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS, i2cData, 4, 200);
 8001260:	4b07      	ldr	r3, [pc, #28]	; (8001280 <lcd16x2_i2c_sendData+0x60>)
 8001262:	6818      	ldr	r0, [r3, #0]
 8001264:	4b07      	ldr	r3, [pc, #28]	; (8001284 <lcd16x2_i2c_sendData+0x64>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	b299      	uxth	r1, r3
 800126a:	f107 0208 	add.w	r2, r7, #8
 800126e:	23c8      	movs	r3, #200	; 0xc8
 8001270:	9300      	str	r3, [sp, #0]
 8001272:	2304      	movs	r3, #4
 8001274:	f002 faa8 	bl	80037c8 <HAL_I2C_Master_Transmit>
}
 8001278:	bf00      	nop
 800127a:	3710      	adds	r7, #16
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	200002a4 	.word	0x200002a4
 8001284:	200002a8 	.word	0x200002a8

08001288 <lcd16x2_i2c_init>:
/**
 * @brief Initialise LCD16x2
 * @param[in] *pI2cHandle - pointer to HAL I2C handle
 */
bool lcd16x2_i2c_init(I2C_HandleTypeDef *pI2cHandle)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  HAL_Delay(50);
 8001290:	2032      	movs	r0, #50	; 0x32
 8001292:	f001 f909 	bl	80024a8 <HAL_Delay>
  lcd16x2_i2cHandle = pI2cHandle;
 8001296:	4a30      	ldr	r2, [pc, #192]	; (8001358 <lcd16x2_i2c_init+0xd0>)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6013      	str	r3, [r2, #0]
  if(HAL_I2C_IsDeviceReady(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS_0, 5, 500) != HAL_OK)
 800129c:	4b2e      	ldr	r3, [pc, #184]	; (8001358 <lcd16x2_i2c_init+0xd0>)
 800129e:	6818      	ldr	r0, [r3, #0]
 80012a0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012a4:	2205      	movs	r2, #5
 80012a6:	214e      	movs	r1, #78	; 0x4e
 80012a8:	f002 fb8c 	bl	80039c4 <HAL_I2C_IsDeviceReady>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d010      	beq.n	80012d4 <lcd16x2_i2c_init+0x4c>
  {
    if(HAL_I2C_IsDeviceReady(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS_1, 5, 500) != HAL_OK)
 80012b2:	4b29      	ldr	r3, [pc, #164]	; (8001358 <lcd16x2_i2c_init+0xd0>)
 80012b4:	6818      	ldr	r0, [r3, #0]
 80012b6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012ba:	2205      	movs	r2, #5
 80012bc:	217e      	movs	r1, #126	; 0x7e
 80012be:	f002 fb81 	bl	80039c4 <HAL_I2C_IsDeviceReady>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <lcd16x2_i2c_init+0x44>
    {
      return false;
 80012c8:	2300      	movs	r3, #0
 80012ca:	e040      	b.n	800134e <lcd16x2_i2c_init+0xc6>
    }
    else
    {
      LCD_I2C_SLAVE_ADDRESS = LCD_I2C_SLAVE_ADDRESS_1;
 80012cc:	4b23      	ldr	r3, [pc, #140]	; (800135c <lcd16x2_i2c_init+0xd4>)
 80012ce:	227e      	movs	r2, #126	; 0x7e
 80012d0:	701a      	strb	r2, [r3, #0]
 80012d2:	e002      	b.n	80012da <lcd16x2_i2c_init+0x52>
    }
  }
  else
  {
    LCD_I2C_SLAVE_ADDRESS = LCD_I2C_SLAVE_ADDRESS_0;
 80012d4:	4b21      	ldr	r3, [pc, #132]	; (800135c <lcd16x2_i2c_init+0xd4>)
 80012d6:	224e      	movs	r2, #78	; 0x4e
 80012d8:	701a      	strb	r2, [r3, #0]
  }
  //Initialise LCD for 4-bit operation
  //1. Wait at least 15ms
  HAL_Delay(45);
 80012da:	202d      	movs	r0, #45	; 0x2d
 80012dc:	f001 f8e4 	bl	80024a8 <HAL_Delay>
  //2. Attentions sequence
  lcd16x2_i2c_sendCommand(0x30);
 80012e0:	2030      	movs	r0, #48	; 0x30
 80012e2:	f7ff ff69 	bl	80011b8 <lcd16x2_i2c_sendCommand>
  HAL_Delay(5);
 80012e6:	2005      	movs	r0, #5
 80012e8:	f001 f8de 	bl	80024a8 <HAL_Delay>
  lcd16x2_i2c_sendCommand(0x30);
 80012ec:	2030      	movs	r0, #48	; 0x30
 80012ee:	f7ff ff63 	bl	80011b8 <lcd16x2_i2c_sendCommand>
  HAL_Delay(1);
 80012f2:	2001      	movs	r0, #1
 80012f4:	f001 f8d8 	bl	80024a8 <HAL_Delay>
  lcd16x2_i2c_sendCommand(0x30);
 80012f8:	2030      	movs	r0, #48	; 0x30
 80012fa:	f7ff ff5d 	bl	80011b8 <lcd16x2_i2c_sendCommand>
  HAL_Delay(8);
 80012fe:	2008      	movs	r0, #8
 8001300:	f001 f8d2 	bl	80024a8 <HAL_Delay>
  lcd16x2_i2c_sendCommand(0x20);
 8001304:	2020      	movs	r0, #32
 8001306:	f7ff ff57 	bl	80011b8 <lcd16x2_i2c_sendCommand>
  HAL_Delay(8);
 800130a:	2008      	movs	r0, #8
 800130c:	f001 f8cc 	bl	80024a8 <HAL_Delay>

  lcd16x2_i2c_sendCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 8001310:	2028      	movs	r0, #40	; 0x28
 8001312:	f7ff ff51 	bl	80011b8 <lcd16x2_i2c_sendCommand>
  HAL_Delay(1);
 8001316:	2001      	movs	r0, #1
 8001318:	f001 f8c6 	bl	80024a8 <HAL_Delay>
  lcd16x2_i2c_sendCommand(LCD_DISPLAYCONTROL);
 800131c:	2008      	movs	r0, #8
 800131e:	f7ff ff4b 	bl	80011b8 <lcd16x2_i2c_sendCommand>
  HAL_Delay(1);
 8001322:	2001      	movs	r0, #1
 8001324:	f001 f8c0 	bl	80024a8 <HAL_Delay>
  lcd16x2_i2c_sendCommand(LCD_CLEARDISPLAY);
 8001328:	2001      	movs	r0, #1
 800132a:	f7ff ff45 	bl	80011b8 <lcd16x2_i2c_sendCommand>
  HAL_Delay(3);
 800132e:	2003      	movs	r0, #3
 8001330:	f001 f8ba 	bl	80024a8 <HAL_Delay>
  lcd16x2_i2c_sendCommand(0x04 | LCD_ENTRY_ID);
 8001334:	2006      	movs	r0, #6
 8001336:	f7ff ff3f 	bl	80011b8 <lcd16x2_i2c_sendCommand>
  HAL_Delay(1);
 800133a:	2001      	movs	r0, #1
 800133c:	f001 f8b4 	bl	80024a8 <HAL_Delay>
  lcd16x2_i2c_sendCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_D);
 8001340:	200c      	movs	r0, #12
 8001342:	f7ff ff39 	bl	80011b8 <lcd16x2_i2c_sendCommand>
  HAL_Delay(3);
 8001346:	2003      	movs	r0, #3
 8001348:	f001 f8ae 	bl	80024a8 <HAL_Delay>

  return true;
 800134c:	2301      	movs	r3, #1
}
 800134e:	4618      	mov	r0, r3
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	200002a4 	.word	0x200002a4
 800135c:	200002a8 	.word	0x200002a8

08001360 <lcd16x2_i2c_setCursor>:
 * @brief Set cursor position
 * @param[in] row - 0 or 1 for line1 or line2
 * @param[in] col - 0 - 15 (16 columns LCD)
 */
void lcd16x2_i2c_setCursor(uint8_t row, uint8_t col)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	460a      	mov	r2, r1
 800136a:	71fb      	strb	r3, [r7, #7]
 800136c:	4613      	mov	r3, r2
 800136e:	71bb      	strb	r3, [r7, #6]
  uint8_t maskData;
  maskData = (col)&0x0F;
 8001370:	79bb      	ldrb	r3, [r7, #6]
 8001372:	f003 030f 	and.w	r3, r3, #15
 8001376:	73fb      	strb	r3, [r7, #15]
  if(row==0)
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d108      	bne.n	8001390 <lcd16x2_i2c_setCursor+0x30>
  {
    maskData |= (0x80);
 800137e:	7bfb      	ldrb	r3, [r7, #15]
 8001380:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001384:	73fb      	strb	r3, [r7, #15]
    lcd16x2_i2c_sendCommand(maskData);
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff ff15 	bl	80011b8 <lcd16x2_i2c_sendCommand>
  else
  {
    maskData |= (0xc0);
    lcd16x2_i2c_sendCommand(maskData);
  }
}
 800138e:	e007      	b.n	80013a0 <lcd16x2_i2c_setCursor+0x40>
    maskData |= (0xc0);
 8001390:	7bfb      	ldrb	r3, [r7, #15]
 8001392:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001396:	73fb      	strb	r3, [r7, #15]
    lcd16x2_i2c_sendCommand(maskData);
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff ff0c 	bl	80011b8 <lcd16x2_i2c_sendCommand>
}
 80013a0:	bf00      	nop
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <lcd16x2_i2c_clear>:

/**
 * @brief Display clear
 */
void lcd16x2_i2c_clear(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  lcd16x2_i2c_sendCommand(LCD_CLEARDISPLAY);
 80013ac:	2001      	movs	r0, #1
 80013ae:	f7ff ff03 	bl	80011b8 <lcd16x2_i2c_sendCommand>
  HAL_Delay(3);
 80013b2:	2003      	movs	r0, #3
 80013b4:	f001 f878 	bl	80024a8 <HAL_Delay>
}
 80013b8:	bf00      	nop
 80013ba:	bd80      	pop	{r7, pc}

080013bc <lcd16x2_i2c_printf>:

/**
 * @brief Print to display
 */
void lcd16x2_i2c_printf(const char* str, ...)
{
 80013bc:	b40f      	push	{r0, r1, r2, r3}
 80013be:	b590      	push	{r4, r7, lr}
 80013c0:	b089      	sub	sp, #36	; 0x24
 80013c2:	af00      	add	r7, sp, #0
  char stringArray[20];
  va_list args;
  va_start(args, str);
 80013c4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80013c8:	607b      	str	r3, [r7, #4]
  vsprintf(stringArray, str, args);
 80013ca:	f107 0308 	add.w	r3, r7, #8
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80013d2:	4618      	mov	r0, r3
 80013d4:	f005 feac 	bl	8007130 <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 80013d8:	2300      	movs	r3, #0
 80013da:	77fb      	strb	r3, [r7, #31]
 80013dc:	e00b      	b.n	80013f6 <lcd16x2_i2c_printf+0x3a>
  {
    lcd16x2_i2c_sendData((uint8_t)stringArray[i]);
 80013de:	7ffb      	ldrb	r3, [r7, #31]
 80013e0:	f107 0220 	add.w	r2, r7, #32
 80013e4:	4413      	add	r3, r2
 80013e6:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff ff18 	bl	8001220 <lcd16x2_i2c_sendData>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 80013f0:	7ffb      	ldrb	r3, [r7, #31]
 80013f2:	3301      	adds	r3, #1
 80013f4:	77fb      	strb	r3, [r7, #31]
 80013f6:	7ffc      	ldrb	r4, [r7, #31]
 80013f8:	f107 0308 	add.w	r3, r7, #8
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7fe ff07 	bl	8000210 <strlen>
 8001402:	4603      	mov	r3, r0
 8001404:	429c      	cmp	r4, r3
 8001406:	d202      	bcs.n	800140e <lcd16x2_i2c_printf+0x52>
 8001408:	7ffb      	ldrb	r3, [r7, #31]
 800140a:	2b0f      	cmp	r3, #15
 800140c:	d9e7      	bls.n	80013de <lcd16x2_i2c_printf+0x22>
  }
}
 800140e:	bf00      	nop
 8001410:	3724      	adds	r7, #36	; 0x24
 8001412:	46bd      	mov	sp, r7
 8001414:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001418:	b004      	add	sp, #16
 800141a:	4770      	bx	lr

0800141c <set_msg_to_print_on_lcd>:

/**
  * @brief STORES MESSAGE WHICH SHOULD BE DISPLAYED ON LCD TO THE GLOBAL VARIABLE(STRUCTURE)
  * @param POINTER TO MESSAGE WHICH SHOULD BE DISPLAYED ON LCD
  */
void set_msg_to_print_on_lcd(const char *msg_to_display_on_lcd){
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]

    memcpy(msg_to_display_copy, msg_to_display_on_lcd, strlen(msg_to_display_on_lcd));
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f7fe fef3 	bl	8000210 <strlen>
 800142a:	4603      	mov	r3, r0
 800142c:	461a      	mov	r2, r3
 800142e:	6879      	ldr	r1, [r7, #4]
 8001430:	4807      	ldr	r0, [pc, #28]	; (8001450 <set_msg_to_print_on_lcd+0x34>)
 8001432:	f005 f99d 	bl	8006770 <memcpy>
    message_to_display_on_LCD.lcd_msg_length = strlen(msg_to_display_on_lcd);
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f7fe feea 	bl	8000210 <strlen>
 800143c:	4603      	mov	r3, r0
 800143e:	4a05      	ldr	r2, [pc, #20]	; (8001454 <set_msg_to_print_on_lcd+0x38>)
 8001440:	6053      	str	r3, [r2, #4]
    message_to_display_on_LCD.ptr_to_LCD_msg = msg_to_display_on_lcd;
 8001442:	4a04      	ldr	r2, [pc, #16]	; (8001454 <set_msg_to_print_on_lcd+0x38>)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6013      	str	r3, [r2, #0]

}
 8001448:	bf00      	nop
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	200002c8 	.word	0x200002c8
 8001454:	200002ac 	.word	0x200002ac

08001458 <print_on_lcd>:

/**
  * @brief DISPLAYING MESSAGE ON LCD. FUNCTION SHIFTS MESSAGE ON LCD UNTILL
  * WHOLE MESSAGE IS DISPLAYED. SHIFTING IS EXECUTED IN TIMER INTERRUPT CALLBACK
  */
void print_on_lcd(void){
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0

	//ENABLING TIMER IN IT MODE TO SHIFT MESSAGE LETTERS ON LCD
    HAL_TIM_Base_Start_IT(&htim3);
 800145c:	4834      	ldr	r0, [pc, #208]	; (8001530 <print_on_lcd+0xd8>)
 800145e:	f003 fb4d 	bl	8004afc <HAL_TIM_Base_Start_IT>
    if(lcd_state == LCD_FREE){
 8001462:	4b34      	ldr	r3, [pc, #208]	; (8001534 <print_on_lcd+0xdc>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	b2db      	uxtb	r3, r3
 8001468:	2b01      	cmp	r3, #1
 800146a:	d121      	bne.n	80014b0 <print_on_lcd+0x58>

        lcd_state = LCD_BUSY;
 800146c:	4b31      	ldr	r3, [pc, #196]	; (8001534 <print_on_lcd+0xdc>)
 800146e:	2200      	movs	r2, #0
 8001470:	701a      	strb	r2, [r3, #0]

        lcd16x2_i2c_clear();
 8001472:	f7ff ff99 	bl	80013a8 <lcd16x2_i2c_clear>
		lcd16x2_i2c_setCursor(0, 0);
 8001476:	2100      	movs	r1, #0
 8001478:	2000      	movs	r0, #0
 800147a:	f7ff ff71 	bl	8001360 <lcd16x2_i2c_setCursor>
		lcd16x2_i2c_printf(lcd_message_marker);
 800147e:	4b2e      	ldr	r3, [pc, #184]	; (8001538 <print_on_lcd+0xe0>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff ff9a 	bl	80013bc <lcd16x2_i2c_printf>
		lcd16x2_i2c_setCursor(1, 0);
 8001488:	2100      	movs	r1, #0
 800148a:	2001      	movs	r0, #1
 800148c:	f7ff ff68 	bl	8001360 <lcd16x2_i2c_setCursor>
		lcd16x2_i2c_printf(message_to_display_on_LCD.ptr_to_LCD_msg);
 8001490:	4b2a      	ldr	r3, [pc, #168]	; (800153c <print_on_lcd+0xe4>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff ff91 	bl	80013bc <lcd16x2_i2c_printf>

        message_to_display_on_LCD.ptr_to_LCD_msg++;
 800149a:	4b28      	ldr	r3, [pc, #160]	; (800153c <print_on_lcd+0xe4>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	3301      	adds	r3, #1
 80014a0:	4a26      	ldr	r2, [pc, #152]	; (800153c <print_on_lcd+0xe4>)
 80014a2:	6013      	str	r3, [r2, #0]
        message_to_display_on_LCD.lcd_msg_length--;
 80014a4:	4b25      	ldr	r3, [pc, #148]	; (800153c <print_on_lcd+0xe4>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	3b01      	subs	r3, #1
 80014aa:	4a24      	ldr	r2, [pc, #144]	; (800153c <print_on_lcd+0xe4>)
 80014ac:	6053      	str	r3, [r2, #4]

            //DISABLING TIMER AFTER WHOLE MESSAGE HAS BEEN DISPLAYED
            HAL_TIM_Base_Stop_IT(&htim3);
        }
    }
}
 80014ae:	e03c      	b.n	800152a <print_on_lcd+0xd2>
        if(message_to_display_on_LCD.lcd_msg_length >= LCD_CHARS_PER_ROW && *(message_to_display_on_LCD.ptr_to_LCD_msg) != '\0'){
 80014b0:	4b22      	ldr	r3, [pc, #136]	; (800153c <print_on_lcd+0xe4>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	2b0f      	cmp	r3, #15
 80014b6:	d918      	bls.n	80014ea <print_on_lcd+0x92>
 80014b8:	4b20      	ldr	r3, [pc, #128]	; (800153c <print_on_lcd+0xe4>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d013      	beq.n	80014ea <print_on_lcd+0x92>
        	lcd16x2_i2c_setCursor(1, 0);
 80014c2:	2100      	movs	r1, #0
 80014c4:	2001      	movs	r0, #1
 80014c6:	f7ff ff4b 	bl	8001360 <lcd16x2_i2c_setCursor>
    		lcd16x2_i2c_printf(message_to_display_on_LCD.ptr_to_LCD_msg);
 80014ca:	4b1c      	ldr	r3, [pc, #112]	; (800153c <print_on_lcd+0xe4>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff ff74 	bl	80013bc <lcd16x2_i2c_printf>
            message_to_display_on_LCD.ptr_to_LCD_msg++;
 80014d4:	4b19      	ldr	r3, [pc, #100]	; (800153c <print_on_lcd+0xe4>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	3301      	adds	r3, #1
 80014da:	4a18      	ldr	r2, [pc, #96]	; (800153c <print_on_lcd+0xe4>)
 80014dc:	6013      	str	r3, [r2, #0]
            message_to_display_on_LCD.lcd_msg_length--;
 80014de:	4b17      	ldr	r3, [pc, #92]	; (800153c <print_on_lcd+0xe4>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	3b01      	subs	r3, #1
 80014e4:	4a15      	ldr	r2, [pc, #84]	; (800153c <print_on_lcd+0xe4>)
 80014e6:	6053      	str	r3, [r2, #4]
}
 80014e8:	e01f      	b.n	800152a <print_on_lcd+0xd2>
            message_to_display_on_LCD.lcd_msg_length = 0;
 80014ea:	4b14      	ldr	r3, [pc, #80]	; (800153c <print_on_lcd+0xe4>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	605a      	str	r2, [r3, #4]
            message_to_display_on_LCD.ptr_to_LCD_msg = NULL;
 80014f0:	4b12      	ldr	r3, [pc, #72]	; (800153c <print_on_lcd+0xe4>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
            memset(msg_to_display_copy, 0, strlen(msg_to_display_copy));
 80014f6:	4812      	ldr	r0, [pc, #72]	; (8001540 <print_on_lcd+0xe8>)
 80014f8:	f7fe fe8a 	bl	8000210 <strlen>
 80014fc:	4603      	mov	r3, r0
 80014fe:	461a      	mov	r2, r3
 8001500:	2100      	movs	r1, #0
 8001502:	480f      	ldr	r0, [pc, #60]	; (8001540 <print_on_lcd+0xe8>)
 8001504:	f005 f942 	bl	800678c <memset>
            lcd_state = LCD_FREE;
 8001508:	4b0a      	ldr	r3, [pc, #40]	; (8001534 <print_on_lcd+0xdc>)
 800150a:	2201      	movs	r2, #1
 800150c:	701a      	strb	r2, [r3, #0]
			lcd16x2_i2c_clear();
 800150e:	f7ff ff4b 	bl	80013a8 <lcd16x2_i2c_clear>
			lcd16x2_i2c_setCursor(0, 0);
 8001512:	2100      	movs	r1, #0
 8001514:	2000      	movs	r0, #0
 8001516:	f7ff ff23 	bl	8001360 <lcd16x2_i2c_setCursor>
			lcd16x2_i2c_printf(lcd_message_no_events);
 800151a:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <print_on_lcd+0xec>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff ff4c 	bl	80013bc <lcd16x2_i2c_printf>
            HAL_TIM_Base_Stop_IT(&htim3);
 8001524:	4802      	ldr	r0, [pc, #8]	; (8001530 <print_on_lcd+0xd8>)
 8001526:	f003 fb59 	bl	8004bdc <HAL_TIM_Base_Stop_IT>
}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	200003c8 	.word	0x200003c8
 8001534:	2000001c 	.word	0x2000001c
 8001538:	20000014 	.word	0x20000014
 800153c:	200002ac 	.word	0x200002ac
 8001540:	200002c8 	.word	0x200002c8
 8001544:	20000018 	.word	0x20000018

08001548 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800154c:	f000 ff3a 	bl	80023c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001550:	f000 f846 	bl	80015e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001554:	f000 f984 	bl	8001860 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001558:	f000 f906 	bl	8001768 <MX_TIM3_Init>
  MX_TIM2_Init();
 800155c:	f000 f8ac 	bl	80016b8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001560:	f000 f954 	bl	800180c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001564:	f000 f928 	bl	80017b8 <MX_USART1_UART_Init>
  I2C1_INIT();
 8001568:	f000 fb5a 	bl	8001c20 <I2C1_INIT>



  /* USER CODE BEGIN 2 */
  lcd16x2_i2c_init(&hi2c1);
 800156c:	4817      	ldr	r0, [pc, #92]	; (80015cc <main+0x84>)
 800156e:	f7ff fe8b 	bl	8001288 <lcd16x2_i2c_init>
  HAL_Delay(500);
 8001572:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001576:	f000 ff97 	bl	80024a8 <HAL_Delay>

  ADC1_Init();
 800157a:	f000 faff 	bl	8001b7c <ADC1_Init>

  HAL_ADC_Start_IT(&hadc1);
 800157e:	4814      	ldr	r0, [pc, #80]	; (80015d0 <main+0x88>)
 8001580:	f000 fffa 	bl	8002578 <HAL_ADC_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 8001584:	2100      	movs	r1, #0
 8001586:	4813      	ldr	r0, [pc, #76]	; (80015d4 <main+0x8c>)
 8001588:	f003 fb58 	bl	8004c3c <HAL_TIM_PWM_Start_IT>

  //SETTING SIM800L MODULE IN RECEIVING MODE
  check_module_info(&huart1);
 800158c:	4812      	ldr	r0, [pc, #72]	; (80015d8 <main+0x90>)
 800158e:	f000 fb7d 	bl	8001c8c <check_module_info>
  HAL_Delay(100);
 8001592:	2064      	movs	r0, #100	; 0x64
 8001594:	f000 ff88 	bl	80024a8 <HAL_Delay>
  EnorDi_command_echo(&huart1, DISABLE);
 8001598:	2100      	movs	r1, #0
 800159a:	480f      	ldr	r0, [pc, #60]	; (80015d8 <main+0x90>)
 800159c:	f000 fc00 	bl	8001da0 <EnorDi_command_echo>
  HAL_Delay(100);
 80015a0:	2064      	movs	r0, #100	; 0x64
 80015a2:	f000 ff81 	bl	80024a8 <HAL_Delay>
  set_text_mode(&huart1);
 80015a6:	480c      	ldr	r0, [pc, #48]	; (80015d8 <main+0x90>)
 80015a8:	f000 fb88 	bl	8001cbc <set_text_mode>
  HAL_Delay(100);
 80015ac:	2064      	movs	r0, #100	; 0x64
 80015ae:	f000 ff7b 	bl	80024a8 <HAL_Delay>
  set_sms_recieve_format(&huart1);
 80015b2:	4809      	ldr	r0, [pc, #36]	; (80015d8 <main+0x90>)
 80015b4:	f000 fb9a 	bl	8001cec <set_sms_recieve_format>
  HAL_Delay(100);
 80015b8:	2064      	movs	r0, #100	; 0x64
 80015ba:	f000 ff75 	bl	80024a8 <HAL_Delay>

  HAL_UART_Receive_IT(&huart1, &uart1_rcv_buffer, USART_BUFFER_SIZE);
 80015be:	2201      	movs	r2, #1
 80015c0:	4906      	ldr	r1, [pc, #24]	; (80015dc <main+0x94>)
 80015c2:	4805      	ldr	r0, [pc, #20]	; (80015d8 <main+0x90>)
 80015c4:	f004 f9c1 	bl	800594a <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015c8:	e7fe      	b.n	80015c8 <main+0x80>
 80015ca:	bf00      	nop
 80015cc:	20000374 	.word	0x20000374
 80015d0:	20000410 	.word	0x20000410
 80015d4:	20000504 	.word	0x20000504
 80015d8:	20000458 	.word	0x20000458
 80015dc:	2000032c 	.word	0x2000032c

080015e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b094      	sub	sp, #80	; 0x50
 80015e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015e6:	f107 031c 	add.w	r3, r7, #28
 80015ea:	2234      	movs	r2, #52	; 0x34
 80015ec:	2100      	movs	r1, #0
 80015ee:	4618      	mov	r0, r3
 80015f0:	f005 f8cc 	bl	800678c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015f4:	f107 0308 	add.w	r3, r7, #8
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
 80015fc:	605a      	str	r2, [r3, #4]
 80015fe:	609a      	str	r2, [r3, #8]
 8001600:	60da      	str	r2, [r3, #12]
 8001602:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001604:	2300      	movs	r3, #0
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	4b29      	ldr	r3, [pc, #164]	; (80016b0 <SystemClock_Config+0xd0>)
 800160a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160c:	4a28      	ldr	r2, [pc, #160]	; (80016b0 <SystemClock_Config+0xd0>)
 800160e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001612:	6413      	str	r3, [r2, #64]	; 0x40
 8001614:	4b26      	ldr	r3, [pc, #152]	; (80016b0 <SystemClock_Config+0xd0>)
 8001616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800161c:	607b      	str	r3, [r7, #4]
 800161e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001620:	2300      	movs	r3, #0
 8001622:	603b      	str	r3, [r7, #0]
 8001624:	4b23      	ldr	r3, [pc, #140]	; (80016b4 <SystemClock_Config+0xd4>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800162c:	4a21      	ldr	r2, [pc, #132]	; (80016b4 <SystemClock_Config+0xd4>)
 800162e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001632:	6013      	str	r3, [r2, #0]
 8001634:	4b1f      	ldr	r3, [pc, #124]	; (80016b4 <SystemClock_Config+0xd4>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800163c:	603b      	str	r3, [r7, #0]
 800163e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001640:	2302      	movs	r3, #2
 8001642:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001644:	2301      	movs	r3, #1
 8001646:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001648:	2310      	movs	r3, #16
 800164a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800164c:	2302      	movs	r3, #2
 800164e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001650:	2300      	movs	r3, #0
 8001652:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001654:	2310      	movs	r3, #16
 8001656:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001658:	23c0      	movs	r3, #192	; 0xc0
 800165a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800165c:	2302      	movs	r3, #2
 800165e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001660:	2302      	movs	r3, #2
 8001662:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001664:	2302      	movs	r3, #2
 8001666:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001668:	f107 031c 	add.w	r3, r7, #28
 800166c:	4618      	mov	r0, r3
 800166e:	f002 ff57 	bl	8004520 <HAL_RCC_OscConfig>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001678:	f000 fb02 	bl	8001c80 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800167c:	230f      	movs	r3, #15
 800167e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001680:	2302      	movs	r3, #2
 8001682:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001688:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800168c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800168e:	2300      	movs	r3, #0
 8001690:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001692:	f107 0308 	add.w	r3, r7, #8
 8001696:	2101      	movs	r1, #1
 8001698:	4618      	mov	r0, r3
 800169a:	f002 fccb 	bl	8004034 <HAL_RCC_ClockConfig>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80016a4:	f000 faec 	bl	8001c80 <Error_Handler>
  }
}
 80016a8:	bf00      	nop
 80016aa:	3750      	adds	r7, #80	; 0x50
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40007000 	.word	0x40007000

080016b8 <MX_TIM2_Init>:
  * @brief TIM1 INITIALIZATION, TIM1 IS USED TO TRIGGER ADC CONVERSION
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b08a      	sub	sp, #40	; 0x28
 80016bc:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM1_Init 0 */

	  /* USER CODE END TIM1_Init 0 */

	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016be:	f107 0320 	add.w	r3, r7, #32
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sOcConfig = {0};
 80016c8:	1d3b      	adds	r3, r7, #4
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	605a      	str	r2, [r3, #4]
 80016d0:	609a      	str	r2, [r3, #8]
 80016d2:	60da      	str	r2, [r3, #12]
 80016d4:	611a      	str	r2, [r3, #16]
 80016d6:	615a      	str	r2, [r3, #20]
 80016d8:	619a      	str	r2, [r3, #24]

	  /* USER CODE BEGIN TIM1_Init 1 */

	  /* USER CODE END TIM1_Init 1 */
	  htim2.Instance = TIM2;
 80016da:	4b22      	ldr	r3, [pc, #136]	; (8001764 <MX_TIM2_Init+0xac>)
 80016dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016e0:	601a      	str	r2, [r3, #0]
	  htim2.Init.Prescaler = 4999;
 80016e2:	4b20      	ldr	r3, [pc, #128]	; (8001764 <MX_TIM2_Init+0xac>)
 80016e4:	f241 3287 	movw	r2, #4999	; 0x1387
 80016e8:	605a      	str	r2, [r3, #4]
	  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ea:	4b1e      	ldr	r3, [pc, #120]	; (8001764 <MX_TIM2_Init+0xac>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
	  htim2.Init.Period = 20000;
 80016f0:	4b1c      	ldr	r3, [pc, #112]	; (8001764 <MX_TIM2_Init+0xac>)
 80016f2:	f644 6220 	movw	r2, #20000	; 0x4e20
 80016f6:	60da      	str	r2, [r3, #12]
	  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f8:	4b1a      	ldr	r3, [pc, #104]	; (8001764 <MX_TIM2_Init+0xac>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]
	  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016fe:	4b19      	ldr	r3, [pc, #100]	; (8001764 <MX_TIM2_Init+0xac>)
 8001700:	2200      	movs	r2, #0
 8001702:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001704:	4817      	ldr	r0, [pc, #92]	; (8001764 <MX_TIM2_Init+0xac>)
 8001706:	f003 f9a9 	bl	8004a5c <HAL_TIM_Base_Init>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM2_Init+0x5c>
	  {
	    Error_Handler();
 8001710:	f000 fab6 	bl	8001c80 <Error_Handler>
	  }

	  sOcConfig.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001714:	2300      	movs	r3, #0
 8001716:	61bb      	str	r3, [r7, #24]
	  sOcConfig.OCMode = TIM_OCMODE_PWM1;
 8001718:	2360      	movs	r3, #96	; 0x60
 800171a:	607b      	str	r3, [r7, #4]
	  sOcConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 800171c:	2300      	movs	r3, #0
 800171e:	60fb      	str	r3, [r7, #12]
	  sOcConfig.Pulse = 10000;
 8001720:	f242 7310 	movw	r3, #10000	; 0x2710
 8001724:	60bb      	str	r3, [r7, #8]

	  if(HAL_TIM_OC_ConfigChannel(&htim2, &sOcConfig, TIM_CHANNEL_1) != HAL_OK){
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	2200      	movs	r2, #0
 800172a:	4619      	mov	r1, r3
 800172c:	480d      	ldr	r0, [pc, #52]	; (8001764 <MX_TIM2_Init+0xac>)
 800172e:	f003 fca3 	bl	8005078 <HAL_TIM_OC_ConfigChannel>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_TIM2_Init+0x84>
		  Error_Handler();
 8001738:	f000 faa2 	bl	8001c80 <Error_Handler>
	  }

	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800173c:	2320      	movs	r3, #32
 800173e:	623b      	str	r3, [r7, #32]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001740:	2300      	movs	r3, #0
 8001742:	627b      	str	r3, [r7, #36]	; 0x24
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001744:	f107 0320 	add.w	r3, r7, #32
 8001748:	4619      	mov	r1, r3
 800174a:	4806      	ldr	r0, [pc, #24]	; (8001764 <MX_TIM2_Init+0xac>)
 800174c:	f003 ff8e 	bl	800566c <HAL_TIMEx_MasterConfigSynchronization>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM2_Init+0xa2>
	  {
	    Error_Handler();
 8001756:	f000 fa93 	bl	8001c80 <Error_Handler>
	  }
}
 800175a:	bf00      	nop
 800175c:	3728      	adds	r7, #40	; 0x28
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000504 	.word	0x20000504

08001768 <MX_TIM3_Init>:
  * MESSAGE ON LCD
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0

  htim3.Instance = TIM3;
 800176c:	4b10      	ldr	r3, [pc, #64]	; (80017b0 <MX_TIM3_Init+0x48>)
 800176e:	4a11      	ldr	r2, [pc, #68]	; (80017b4 <MX_TIM3_Init+0x4c>)
 8001770:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4999;
 8001772:	4b0f      	ldr	r3, [pc, #60]	; (80017b0 <MX_TIM3_Init+0x48>)
 8001774:	f241 3287 	movw	r2, #4999	; 0x1387
 8001778:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800177a:	4b0d      	ldr	r3, [pc, #52]	; (80017b0 <MX_TIM3_Init+0x48>)
 800177c:	2200      	movs	r2, #0
 800177e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4000;
 8001780:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <MX_TIM3_Init+0x48>)
 8001782:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001786:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001788:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <MX_TIM3_Init+0x48>)
 800178a:	2200      	movs	r2, #0
 800178c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800178e:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <MX_TIM3_Init+0x48>)
 8001790:	2200      	movs	r2, #0
 8001792:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001794:	4806      	ldr	r0, [pc, #24]	; (80017b0 <MX_TIM3_Init+0x48>)
 8001796:	f003 f961 	bl	8004a5c <HAL_TIM_Base_Init>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_TIM3_Init+0x3c>
  {
    Error_Handler();
 80017a0:	f000 fa6e 	bl	8001c80 <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim3);
 80017a4:	4802      	ldr	r0, [pc, #8]	; (80017b0 <MX_TIM3_Init+0x48>)
 80017a6:	f000 fb91 	bl	8001ecc <HAL_TIM_MspPostInit>

}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	200003c8 	.word	0x200003c8
 80017b4:	40000400 	.word	0x40000400

080017b8 <MX_USART1_UART_Init>:
  * @brief USART1 INITIALIZATION. UART1 IS USED TO COMMUNICATION WITH SIM800L
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017bc:	4b11      	ldr	r3, [pc, #68]	; (8001804 <MX_USART1_UART_Init+0x4c>)
 80017be:	4a12      	ldr	r2, [pc, #72]	; (8001808 <MX_USART1_UART_Init+0x50>)
 80017c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80017c2:	4b10      	ldr	r3, [pc, #64]	; (8001804 <MX_USART1_UART_Init+0x4c>)
 80017c4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80017c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017ca:	4b0e      	ldr	r3, [pc, #56]	; (8001804 <MX_USART1_UART_Init+0x4c>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017d0:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <MX_USART1_UART_Init+0x4c>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017d6:	4b0b      	ldr	r3, [pc, #44]	; (8001804 <MX_USART1_UART_Init+0x4c>)
 80017d8:	2200      	movs	r2, #0
 80017da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017dc:	4b09      	ldr	r3, [pc, #36]	; (8001804 <MX_USART1_UART_Init+0x4c>)
 80017de:	220c      	movs	r2, #12
 80017e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017e2:	4b08      	ldr	r3, [pc, #32]	; (8001804 <MX_USART1_UART_Init+0x4c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e8:	4b06      	ldr	r3, [pc, #24]	; (8001804 <MX_USART1_UART_Init+0x4c>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017ee:	4805      	ldr	r0, [pc, #20]	; (8001804 <MX_USART1_UART_Init+0x4c>)
 80017f0:	f003 ffcc 	bl	800578c <HAL_UART_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80017fa:	f000 fa41 	bl	8001c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000458 	.word	0x20000458
 8001808:	40011000 	.word	0x40011000

0800180c <MX_USART2_UART_Init>:
  * VIA SERIAL INTERFACE
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001810:	4b11      	ldr	r3, [pc, #68]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001812:	4a12      	ldr	r2, [pc, #72]	; (800185c <MX_USART2_UART_Init+0x50>)
 8001814:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001818:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800181c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800181e:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800182a:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001830:	4b09      	ldr	r3, [pc, #36]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001832:	220c      	movs	r2, #12
 8001834:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001836:	4b08      	ldr	r3, [pc, #32]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800183c:	4b06      	ldr	r3, [pc, #24]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 800183e:	2200      	movs	r2, #0
 8001840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001842:	4805      	ldr	r0, [pc, #20]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001844:	f003 ffa2 	bl	800578c <HAL_UART_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800184e:	f000 fa17 	bl	8001c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	2000054c 	.word	0x2000054c
 800185c:	40004400 	.word	0x40004400

08001860 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b088      	sub	sp, #32
 8001864:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001866:	f107 030c 	add.w	r3, r7, #12
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]
 8001870:	609a      	str	r2, [r3, #8]
 8001872:	60da      	str	r2, [r3, #12]
 8001874:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	60bb      	str	r3, [r7, #8]
 800187a:	4b1d      	ldr	r3, [pc, #116]	; (80018f0 <MX_GPIO_Init+0x90>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	4a1c      	ldr	r2, [pc, #112]	; (80018f0 <MX_GPIO_Init+0x90>)
 8001880:	f043 0304 	orr.w	r3, r3, #4
 8001884:	6313      	str	r3, [r2, #48]	; 0x30
 8001886:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <MX_GPIO_Init+0x90>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	f003 0304 	and.w	r3, r3, #4
 800188e:	60bb      	str	r3, [r7, #8]
 8001890:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	607b      	str	r3, [r7, #4]
 8001896:	4b16      	ldr	r3, [pc, #88]	; (80018f0 <MX_GPIO_Init+0x90>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	4a15      	ldr	r2, [pc, #84]	; (80018f0 <MX_GPIO_Init+0x90>)
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	6313      	str	r3, [r2, #48]	; 0x30
 80018a2:	4b13      	ldr	r3, [pc, #76]	; (80018f0 <MX_GPIO_Init+0x90>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	607b      	str	r3, [r7, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	603b      	str	r3, [r7, #0]
 80018b2:	4b0f      	ldr	r3, [pc, #60]	; (80018f0 <MX_GPIO_Init+0x90>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	4a0e      	ldr	r2, [pc, #56]	; (80018f0 <MX_GPIO_Init+0x90>)
 80018b8:	f043 0302 	orr.w	r3, r3, #2
 80018bc:	6313      	str	r3, [r2, #48]	; 0x30
 80018be:	4b0c      	ldr	r3, [pc, #48]	; (80018f0 <MX_GPIO_Init+0x90>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	603b      	str	r3, [r7, #0]
 80018c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80018ca:	2320      	movs	r3, #32
 80018cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ce:	2301      	movs	r3, #1
 80018d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018da:	f107 030c 	add.w	r3, r7, #12
 80018de:	4619      	mov	r1, r3
 80018e0:	4804      	ldr	r0, [pc, #16]	; (80018f4 <MX_GPIO_Init+0x94>)
 80018e2:	f001 fc65 	bl	80031b0 <HAL_GPIO_Init>

}
 80018e6:	bf00      	nop
 80018e8:	3720      	adds	r7, #32
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40023800 	.word	0x40023800
 80018f4:	40020000 	.word	0x40020000

080018f8 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

/**
  * @brief RECEIVING DATA FROM SIM800L MODULE
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1){
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a3c      	ldr	r2, [pc, #240]	; (80019f8 <HAL_UART_RxCpltCallback+0x100>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d171      	bne.n	80019ee <HAL_UART_RxCpltCallback+0xf6>

		if(count_dummy == 0 ){
 800190a:	4b3c      	ldr	r3, [pc, #240]	; (80019fc <HAL_UART_RxCpltCallback+0x104>)
 800190c:	881b      	ldrh	r3, [r3, #0]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d109      	bne.n	8001926 <HAL_UART_RxCpltCallback+0x2e>
			uint8_t dummy_read = uart1_rcv_buffer;
 8001912:	4b3b      	ldr	r3, [pc, #236]	; (8001a00 <HAL_UART_RxCpltCallback+0x108>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	737b      	strb	r3, [r7, #13]
			count_dummy++;
 8001918:	4b38      	ldr	r3, [pc, #224]	; (80019fc <HAL_UART_RxCpltCallback+0x104>)
 800191a:	881b      	ldrh	r3, [r3, #0]
 800191c:	3301      	adds	r3, #1
 800191e:	b29a      	uxth	r2, r3
 8001920:	4b36      	ldr	r3, [pc, #216]	; (80019fc <HAL_UART_RxCpltCallback+0x104>)
 8001922:	801a      	strh	r2, [r3, #0]
 8001924:	e05e      	b.n	80019e4 <HAL_UART_RxCpltCallback+0xec>
		}else{

			count++;
 8001926:	4b37      	ldr	r3, [pc, #220]	; (8001a04 <HAL_UART_RxCpltCallback+0x10c>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	3301      	adds	r3, #1
 800192c:	b29a      	uxth	r2, r3
 800192e:	4b35      	ldr	r3, [pc, #212]	; (8001a04 <HAL_UART_RxCpltCallback+0x10c>)
 8001930:	801a      	strh	r2, [r3, #0]

			if(count > 3){
 8001932:	4b34      	ldr	r3, [pc, #208]	; (8001a04 <HAL_UART_RxCpltCallback+0x10c>)
 8001934:	881b      	ldrh	r3, [r3, #0]
 8001936:	2b03      	cmp	r3, #3
 8001938:	d954      	bls.n	80019e4 <HAL_UART_RxCpltCallback+0xec>

				if((uart1_rcv_buffer != '\r') && (uart1_rcv_buffer != '.')){
 800193a:	4b31      	ldr	r3, [pc, #196]	; (8001a00 <HAL_UART_RxCpltCallback+0x108>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b0d      	cmp	r3, #13
 8001940:	d011      	beq.n	8001966 <HAL_UART_RxCpltCallback+0x6e>
 8001942:	4b2f      	ldr	r3, [pc, #188]	; (8001a00 <HAL_UART_RxCpltCallback+0x108>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	2b2e      	cmp	r3, #46	; 0x2e
 8001948:	d00d      	beq.n	8001966 <HAL_UART_RxCpltCallback+0x6e>
					uart1_rcvd_msg_char[count_uart1] = (char)uart1_rcv_buffer;
 800194a:	4b2f      	ldr	r3, [pc, #188]	; (8001a08 <HAL_UART_RxCpltCallback+0x110>)
 800194c:	881b      	ldrh	r3, [r3, #0]
 800194e:	461a      	mov	r2, r3
 8001950:	4b2b      	ldr	r3, [pc, #172]	; (8001a00 <HAL_UART_RxCpltCallback+0x108>)
 8001952:	7819      	ldrb	r1, [r3, #0]
 8001954:	4b2d      	ldr	r3, [pc, #180]	; (8001a0c <HAL_UART_RxCpltCallback+0x114>)
 8001956:	5499      	strb	r1, [r3, r2]
					count_uart1++;
 8001958:	4b2b      	ldr	r3, [pc, #172]	; (8001a08 <HAL_UART_RxCpltCallback+0x110>)
 800195a:	881b      	ldrh	r3, [r3, #0]
 800195c:	3301      	adds	r3, #1
 800195e:	b29a      	uxth	r2, r3
 8001960:	4b29      	ldr	r3, [pc, #164]	; (8001a08 <HAL_UART_RxCpltCallback+0x110>)
 8001962:	801a      	strh	r2, [r3, #0]
 8001964:	e03e      	b.n	80019e4 <HAL_UART_RxCpltCallback+0xec>
				}else{

					if((count_uart1 > 3) && (uart1_rcv_buffer != '.')){
 8001966:	4b28      	ldr	r3, [pc, #160]	; (8001a08 <HAL_UART_RxCpltCallback+0x110>)
 8001968:	881b      	ldrh	r3, [r3, #0]
 800196a:	2b03      	cmp	r3, #3
 800196c:	d911      	bls.n	8001992 <HAL_UART_RxCpltCallback+0x9a>
 800196e:	4b24      	ldr	r3, [pc, #144]	; (8001a00 <HAL_UART_RxCpltCallback+0x108>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	2b2e      	cmp	r3, #46	; 0x2e
 8001974:	d00d      	beq.n	8001992 <HAL_UART_RxCpltCallback+0x9a>

						uart1_rcvd_msg_char[count_uart1] = (char)uart1_rcv_buffer;
 8001976:	4b24      	ldr	r3, [pc, #144]	; (8001a08 <HAL_UART_RxCpltCallback+0x110>)
 8001978:	881b      	ldrh	r3, [r3, #0]
 800197a:	461a      	mov	r2, r3
 800197c:	4b20      	ldr	r3, [pc, #128]	; (8001a00 <HAL_UART_RxCpltCallback+0x108>)
 800197e:	7819      	ldrb	r1, [r3, #0]
 8001980:	4b22      	ldr	r3, [pc, #136]	; (8001a0c <HAL_UART_RxCpltCallback+0x114>)
 8001982:	5499      	strb	r1, [r3, r2]
						count_uart1++;
 8001984:	4b20      	ldr	r3, [pc, #128]	; (8001a08 <HAL_UART_RxCpltCallback+0x110>)
 8001986:	881b      	ldrh	r3, [r3, #0]
 8001988:	3301      	adds	r3, #1
 800198a:	b29a      	uxth	r2, r3
 800198c:	4b1e      	ldr	r3, [pc, #120]	; (8001a08 <HAL_UART_RxCpltCallback+0x110>)
 800198e:	801a      	strh	r2, [r3, #0]
 8001990:	e028      	b.n	80019e4 <HAL_UART_RxCpltCallback+0xec>

					}else{
						uart1_rcvd_msg_char[count_uart1] = '\0';
 8001992:	4b1d      	ldr	r3, [pc, #116]	; (8001a08 <HAL_UART_RxCpltCallback+0x110>)
 8001994:	881b      	ldrh	r3, [r3, #0]
 8001996:	461a      	mov	r2, r3
 8001998:	4b1c      	ldr	r3, [pc, #112]	; (8001a0c <HAL_UART_RxCpltCallback+0x114>)
 800199a:	2100      	movs	r1, #0
 800199c:	5499      	strb	r1, [r3, r2]
						uint16_t length = strlen(uart1_rcvd_msg_char);
 800199e:	481b      	ldr	r0, [pc, #108]	; (8001a0c <HAL_UART_RxCpltCallback+0x114>)
 80019a0:	f7fe fc36 	bl	8000210 <strlen>
 80019a4:	4603      	mov	r3, r0
 80019a6:	81fb      	strh	r3, [r7, #14]

						HAL_UART_Transmit(&huart2, (uint8_t*)uart1_rcvd_msg_char, length, 200);
 80019a8:	89fa      	ldrh	r2, [r7, #14]
 80019aa:	23c8      	movs	r3, #200	; 0xc8
 80019ac:	4917      	ldr	r1, [pc, #92]	; (8001a0c <HAL_UART_RxCpltCallback+0x114>)
 80019ae:	4818      	ldr	r0, [pc, #96]	; (8001a10 <HAL_UART_RxCpltCallback+0x118>)
 80019b0:	f003 ff39 	bl	8005826 <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart2, (uint8_t*)NL_msg, 2, 2);
 80019b4:	2302      	movs	r3, #2
 80019b6:	2202      	movs	r2, #2
 80019b8:	4916      	ldr	r1, [pc, #88]	; (8001a14 <HAL_UART_RxCpltCallback+0x11c>)
 80019ba:	4815      	ldr	r0, [pc, #84]	; (8001a10 <HAL_UART_RxCpltCallback+0x118>)
 80019bc:	f003 ff33 	bl	8005826 <HAL_UART_Transmit>

						if(count>10){
 80019c0:	4b10      	ldr	r3, [pc, #64]	; (8001a04 <HAL_UART_RxCpltCallback+0x10c>)
 80019c2:	881b      	ldrh	r3, [r3, #0]
 80019c4:	2b0a      	cmp	r3, #10
 80019c6:	d902      	bls.n	80019ce <HAL_UART_RxCpltCallback+0xd6>
									PARSE_SMS_MESSAGE(uart1_rcvd_msg_char);
 80019c8:	4810      	ldr	r0, [pc, #64]	; (8001a0c <HAL_UART_RxCpltCallback+0x114>)
 80019ca:	f7ff fb1b 	bl	8001004 <PARSE_SMS_MESSAGE>
						}

						count_uart1 = 0;
 80019ce:	4b0e      	ldr	r3, [pc, #56]	; (8001a08 <HAL_UART_RxCpltCallback+0x110>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	801a      	strh	r2, [r3, #0]
						count = 0;
 80019d4:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <HAL_UART_RxCpltCallback+0x10c>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	801a      	strh	r2, [r3, #0]
						memset(&uart1_rcvd_msg_char, 0, sizeof(uart1_rcvd_msg_char));
 80019da:	2232      	movs	r2, #50	; 0x32
 80019dc:	2100      	movs	r1, #0
 80019de:	480b      	ldr	r0, [pc, #44]	; (8001a0c <HAL_UART_RxCpltCallback+0x114>)
 80019e0:	f004 fed4 	bl	800678c <memset>

				}

			}
		}
		HAL_UART_Receive_IT(&huart1, &uart1_rcv_buffer, USART_BUFFER_SIZE);
 80019e4:	2201      	movs	r2, #1
 80019e6:	4906      	ldr	r1, [pc, #24]	; (8001a00 <HAL_UART_RxCpltCallback+0x108>)
 80019e8:	480b      	ldr	r0, [pc, #44]	; (8001a18 <HAL_UART_RxCpltCallback+0x120>)
 80019ea:	f003 ffae 	bl	800594a <HAL_UART_Receive_IT>
	}

}
 80019ee:	bf00      	nop
 80019f0:	3710      	adds	r7, #16
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40011000 	.word	0x40011000
 80019fc:	200002b8 	.word	0x200002b8
 8001a00:	2000032c 	.word	0x2000032c
 8001a04:	200002b4 	.word	0x200002b4
 8001a08:	200002b6 	.word	0x200002b6
 8001a0c:	200004d0 	.word	0x200004d0
 8001a10:	2000054c 	.word	0x2000054c
 8001a14:	08009760 	.word	0x08009760
 8001a18:	20000458 	.word	0x20000458

08001a1c <HAL_ADC_ConvCpltCallback>:

/**
  * @brief CONVERSION OF TEMPERATURE, SIGNALIZATION OF EXCEEDING TEMPERATURE VIA SMS
  */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001a1c:	b590      	push	{r4, r7, lr}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]

	uint32_t adc_value = HAL_ADC_GetValue(&hadc1);
 8001a24:	4843      	ldr	r0, [pc, #268]	; (8001b34 <HAL_ADC_ConvCpltCallback+0x118>)
 8001a26:	f000 ffc6 	bl	80029b6 <HAL_ADC_GetValue>
 8001a2a:	60f8      	str	r0, [r7, #12]
	float temperature = CONV_ADC_VOLTAGE_TO_TEMPERATURE(adc_value);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff faa5 	bl	8000f80 <CONV_ADC_VOLTAGE_TO_TEMPERATURE>
 8001a36:	ed87 0a02 	vstr	s0, [r7, #8]

	sprintf(temp_message, "Temp val: %f\n\r", temperature);
 8001a3a:	68b8      	ldr	r0, [r7, #8]
 8001a3c:	f7fe fda4 	bl	8000588 <__aeabi_f2d>
 8001a40:	4602      	mov	r2, r0
 8001a42:	460b      	mov	r3, r1
 8001a44:	493c      	ldr	r1, [pc, #240]	; (8001b38 <HAL_ADC_ConvCpltCallback+0x11c>)
 8001a46:	483d      	ldr	r0, [pc, #244]	; (8001b3c <HAL_ADC_ConvCpltCallback+0x120>)
 8001a48:	f005 fb12 	bl	8007070 <siprintf>

	if(temperature_status == CORRECT_TEMPERATURE){
 8001a4c:	4b3c      	ldr	r3, [pc, #240]	; (8001b40 <HAL_ADC_ConvCpltCallback+0x124>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d12e      	bne.n	8001ab2 <HAL_ADC_ConvCpltCallback+0x96>

		if(temperature >= MAX_THRESHOLD_TEMPERATURE){
 8001a54:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a58:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8001b44 <HAL_ADC_ConvCpltCallback+0x128>
 8001a5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a64:	db57      	blt.n	8001b16 <HAL_ADC_ConvCpltCallback+0xfa>
			temperature_status = INCORRECT_TEMPERATURE;
 8001a66:	4b36      	ldr	r3, [pc, #216]	; (8001b40 <HAL_ADC_ConvCpltCallback+0x124>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, (uint8_t*)sms_msg_temperature_exceeded, strlen(sms_msg_temperature_exceeded), HAL_MAX_DELAY);
 8001a6c:	4b36      	ldr	r3, [pc, #216]	; (8001b48 <HAL_ADC_ConvCpltCallback+0x12c>)
 8001a6e:	681c      	ldr	r4, [r3, #0]
 8001a70:	4b35      	ldr	r3, [pc, #212]	; (8001b48 <HAL_ADC_ConvCpltCallback+0x12c>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7fe fbcb 	bl	8000210 <strlen>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a82:	4621      	mov	r1, r4
 8001a84:	4831      	ldr	r0, [pc, #196]	; (8001b4c <HAL_ADC_ConvCpltCallback+0x130>)
 8001a86:	f003 fece 	bl	8005826 <HAL_UART_Transmit>
			// SYGNALIZATION OF EXCEEDING TEMPERATURE ON LCD
			set_msg_to_print_on_lcd(sms_msg_temperature_exceeded);
 8001a8a:	4b2f      	ldr	r3, [pc, #188]	; (8001b48 <HAL_ADC_ConvCpltCallback+0x12c>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff fcc4 	bl	800141c <set_msg_to_print_on_lcd>
			print_on_lcd();
 8001a94:	f7ff fce0 	bl	8001458 <print_on_lcd>
			// SYGNALIZATION OF EXCEEDING TEMPERATURE VIA SMS
			sms_send(&huart1, sms_msg_temperature_exceeded);
 8001a98:	4b2b      	ldr	r3, [pc, #172]	; (8001b48 <HAL_ADC_ConvCpltCallback+0x12c>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	482c      	ldr	r0, [pc, #176]	; (8001b50 <HAL_ADC_ConvCpltCallback+0x134>)
 8001aa0:	f000 f93c 	bl	8001d1c <sms_send>
			//SETTING SMI800L MODULE BACK TO RECEIVE MODE
			set_text_mode(&huart1);
 8001aa4:	482a      	ldr	r0, [pc, #168]	; (8001b50 <HAL_ADC_ConvCpltCallback+0x134>)
 8001aa6:	f000 f909 	bl	8001cbc <set_text_mode>
			set_sms_recieve_format(&huart1);
 8001aaa:	4829      	ldr	r0, [pc, #164]	; (8001b50 <HAL_ADC_ConvCpltCallback+0x134>)
 8001aac:	f000 f91e 	bl	8001cec <set_sms_recieve_format>
 8001ab0:	e031      	b.n	8001b16 <HAL_ADC_ConvCpltCallback+0xfa>
		}

	}else if(temperature_status == INCORRECT_TEMPERATURE){
 8001ab2:	4b23      	ldr	r3, [pc, #140]	; (8001b40 <HAL_ADC_ConvCpltCallback+0x124>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d12d      	bne.n	8001b16 <HAL_ADC_ConvCpltCallback+0xfa>

		if(temperature <= MIN_THRESHOLD_TEMPERATURE){
 8001aba:	edd7 7a02 	vldr	s15, [r7, #8]
 8001abe:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8001ac2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aca:	d824      	bhi.n	8001b16 <HAL_ADC_ConvCpltCallback+0xfa>
			temperature_status = CORRECT_TEMPERATURE;
 8001acc:	4b1c      	ldr	r3, [pc, #112]	; (8001b40 <HAL_ADC_ConvCpltCallback+0x124>)
 8001ace:	2201      	movs	r2, #1
 8001ad0:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, (uint8_t*)sms_msg_temperature_correct, strlen(sms_msg_temperature_correct), HAL_MAX_DELAY);
 8001ad2:	4b20      	ldr	r3, [pc, #128]	; (8001b54 <HAL_ADC_ConvCpltCallback+0x138>)
 8001ad4:	681c      	ldr	r4, [r3, #0]
 8001ad6:	4b1f      	ldr	r3, [pc, #124]	; (8001b54 <HAL_ADC_ConvCpltCallback+0x138>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fb98 	bl	8000210 <strlen>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae8:	4621      	mov	r1, r4
 8001aea:	4818      	ldr	r0, [pc, #96]	; (8001b4c <HAL_ADC_ConvCpltCallback+0x130>)
 8001aec:	f003 fe9b 	bl	8005826 <HAL_UART_Transmit>
			// SYGNALIZATION OF COMING BACK TO CORRECT TEMPERATURE ON LCD
			set_msg_to_print_on_lcd(sms_msg_temperature_correct);
 8001af0:	4b18      	ldr	r3, [pc, #96]	; (8001b54 <HAL_ADC_ConvCpltCallback+0x138>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff fc91 	bl	800141c <set_msg_to_print_on_lcd>
			print_on_lcd();
 8001afa:	f7ff fcad 	bl	8001458 <print_on_lcd>
			// SYGNALIZATION OF COMING BACK TO CORRECT TEMPERATURE VIA SMS
			sms_send(&huart1, sms_msg_temperature_correct);
 8001afe:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <HAL_ADC_ConvCpltCallback+0x138>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4619      	mov	r1, r3
 8001b04:	4812      	ldr	r0, [pc, #72]	; (8001b50 <HAL_ADC_ConvCpltCallback+0x134>)
 8001b06:	f000 f909 	bl	8001d1c <sms_send>
			//SETTING SMI800L MODULE BACK TO RECEIVE MODE
			set_text_mode(&huart1);
 8001b0a:	4811      	ldr	r0, [pc, #68]	; (8001b50 <HAL_ADC_ConvCpltCallback+0x134>)
 8001b0c:	f000 f8d6 	bl	8001cbc <set_text_mode>
			set_sms_recieve_format(&huart1);
 8001b10:	480f      	ldr	r0, [pc, #60]	; (8001b50 <HAL_ADC_ConvCpltCallback+0x134>)
 8001b12:	f000 f8eb 	bl	8001cec <set_sms_recieve_format>
		}

	}

	HAL_UART_Transmit(&huart2, (uint8_t*)temp_message, strlen(temp_message), HAL_MAX_DELAY);
 8001b16:	4809      	ldr	r0, [pc, #36]	; (8001b3c <HAL_ADC_ConvCpltCallback+0x120>)
 8001b18:	f7fe fb7a 	bl	8000210 <strlen>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	f04f 33ff 	mov.w	r3, #4294967295
 8001b24:	4905      	ldr	r1, [pc, #20]	; (8001b3c <HAL_ADC_ConvCpltCallback+0x120>)
 8001b26:	4809      	ldr	r0, [pc, #36]	; (8001b4c <HAL_ADC_ConvCpltCallback+0x130>)
 8001b28:	f003 fe7d 	bl	8005826 <HAL_UART_Transmit>
}
 8001b2c:	bf00      	nop
 8001b2e:	3714      	adds	r7, #20
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd90      	pop	{r4, r7, pc}
 8001b34:	20000410 	.word	0x20000410
 8001b38:	08009688 	.word	0x08009688
 8001b3c:	2000049c 	.word	0x2000049c
 8001b40:	20000000 	.word	0x20000000
 8001b44:	42040000 	.word	0x42040000
 8001b48:	20000020 	.word	0x20000020
 8001b4c:	2000054c 	.word	0x2000054c
 8001b50:	20000458 	.word	0x20000458
 8001b54:	20000024 	.word	0x20000024

08001b58 <HAL_TIM_PeriodElapsedCallback>:


/**
  * @brief TIMER CALLBACK USED AS A HELPER FUNCTION TO DISPLAY MESSAGES ON LCD
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM3){
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a04      	ldr	r2, [pc, #16]	; (8001b78 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d101      	bne.n	8001b6e <HAL_TIM_PeriodElapsedCallback+0x16>

		print_on_lcd();
 8001b6a:	f7ff fc75 	bl	8001458 <print_on_lcd>
	}
}
 8001b6e:	bf00      	nop
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40000400 	.word	0x40000400

08001b7c <ADC1_Init>:

static void ADC1_Init(void){
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN ADC1_Init 0 */

	  /* USER CODE END ADC1_Init 0 */

	  ADC_ChannelConfTypeDef sConfig = {0};
 8001b82:	463b      	mov	r3, r7
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
	  /* USER CODE BEGIN ADC1_Init 1 */

	  /* USER CODE END ADC1_Init 1 */
	  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	  */
	  hadc1.Instance = ADC1;
 8001b8e:	4b22      	ldr	r3, [pc, #136]	; (8001c18 <ADC1_Init+0x9c>)
 8001b90:	4a22      	ldr	r2, [pc, #136]	; (8001c1c <ADC1_Init+0xa0>)
 8001b92:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b94:	4b20      	ldr	r3, [pc, #128]	; (8001c18 <ADC1_Init+0x9c>)
 8001b96:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001b9a:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b9c:	4b1e      	ldr	r3, [pc, #120]	; (8001c18 <ADC1_Init+0x9c>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = DISABLE;
 8001ba2:	4b1d      	ldr	r3, [pc, #116]	; (8001c18 <ADC1_Init+0x9c>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ba8:	4b1b      	ldr	r3, [pc, #108]	; (8001c18 <ADC1_Init+0x9c>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bae:	4b1a      	ldr	r3, [pc, #104]	; (8001c18 <ADC1_Init+0x9c>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001bb6:	4b18      	ldr	r3, [pc, #96]	; (8001c18 <ADC1_Init+0x9c>)
 8001bb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bbc:	62da      	str	r2, [r3, #44]	; 0x2c
	  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8001bbe:	4b16      	ldr	r3, [pc, #88]	; (8001c18 <ADC1_Init+0x9c>)
 8001bc0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001bc4:	629a      	str	r2, [r3, #40]	; 0x28
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bc6:	4b14      	ldr	r3, [pc, #80]	; (8001c18 <ADC1_Init+0x9c>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 1;
 8001bcc:	4b12      	ldr	r3, [pc, #72]	; (8001c18 <ADC1_Init+0x9c>)
 8001bce:	2201      	movs	r2, #1
 8001bd0:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001bd2:	4b11      	ldr	r3, [pc, #68]	; (8001c18 <ADC1_Init+0x9c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001bda:	4b0f      	ldr	r3, [pc, #60]	; (8001c18 <ADC1_Init+0x9c>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	615a      	str	r2, [r3, #20]
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001be0:	480d      	ldr	r0, [pc, #52]	; (8001c18 <ADC1_Init+0x9c>)
 8001be2:	f000 fc85 	bl	80024f0 <HAL_ADC_Init>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <ADC1_Init+0x74>
	  {
	    Error_Handler();
 8001bec:	f000 f848 	bl	8001c80 <Error_Handler>
	  }
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_0;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bfc:	463b      	mov	r3, r7
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4805      	ldr	r0, [pc, #20]	; (8001c18 <ADC1_Init+0x9c>)
 8001c02:	f000 fef9 	bl	80029f8 <HAL_ADC_ConfigChannel>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <ADC1_Init+0x94>
	  {
	    Error_Handler();
 8001c0c:	f000 f838 	bl	8001c80 <Error_Handler>
	  }
	  /* USER CODE BEGIN ADC1_Init 2 */

	  /* USER CODE END ADC1_Init 2 */
}
 8001c10:	bf00      	nop
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	20000410 	.word	0x20000410
 8001c1c:	40012000 	.word	0x40012000

08001c20 <I2C1_INIT>:

static void I2C1_INIT(void){
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0

	hi2c1.Instance = I2C1;
 8001c24:	4b13      	ldr	r3, [pc, #76]	; (8001c74 <I2C1_INIT+0x54>)
 8001c26:	4a14      	ldr	r2, [pc, #80]	; (8001c78 <I2C1_INIT+0x58>)
 8001c28:	601a      	str	r2, [r3, #0]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c2a:	4b12      	ldr	r3, [pc, #72]	; (8001c74 <I2C1_INIT+0x54>)
 8001c2c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c30:	611a      	str	r2, [r3, #16]
	hi2c1.Init.ClockSpeed = 100000;
 8001c32:	4b10      	ldr	r3, [pc, #64]	; (8001c74 <I2C1_INIT+0x54>)
 8001c34:	4a11      	ldr	r2, [pc, #68]	; (8001c7c <I2C1_INIT+0x5c>)
 8001c36:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c38:	4b0e      	ldr	r3, [pc, #56]	; (8001c74 <I2C1_INIT+0x54>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8001c3e:	4b0d      	ldr	r3, [pc, #52]	; (8001c74 <I2C1_INIT+0x54>)
 8001c40:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c44:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001c46:	4b0b      	ldr	r3, [pc, #44]	; (8001c74 <I2C1_INIT+0x54>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.OwnAddress2 = 0;
 8001c4c:	4b09      	ldr	r3, [pc, #36]	; (8001c74 <I2C1_INIT+0x54>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c52:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <I2C1_INIT+0x54>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c58:	4b06      	ldr	r3, [pc, #24]	; (8001c74 <I2C1_INIT+0x54>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	621a      	str	r2, [r3, #32]

	if(HAL_I2C_Init(&hi2c1) != HAL_OK){
 8001c5e:	4805      	ldr	r0, [pc, #20]	; (8001c74 <I2C1_INIT+0x54>)
 8001c60:	f001 fc6e 	bl	8003540 <HAL_I2C_Init>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <I2C1_INIT+0x4e>
		Error_Handler();
 8001c6a:	f000 f809 	bl	8001c80 <Error_Handler>
	}

}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20000374 	.word	0x20000374
 8001c78:	40005400 	.word	0x40005400
 8001c7c:	000186a0 	.word	0x000186a0

08001c80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c84:	b672      	cpsid	i
}
 8001c86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c88:	e7fe      	b.n	8001c88 <Error_Handler+0x8>
	...

08001c8c <check_module_info>:
#include <string.h>
#include "sim800l.h"

extern UART_HandleTypeDef huart2;

void check_module_info(UART_HandleTypeDef *huart){
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]

	uint16_t length = strlen(auto_baud_init_cmd);
 8001c94:	4b08      	ldr	r3, [pc, #32]	; (8001cb8 <check_module_info+0x2c>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7fe fab9 	bl	8000210 <strlen>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	81fb      	strh	r3, [r7, #14]
	HAL_UART_Transmit(huart, (uint8_t*)auto_baud_init_cmd, length, 5);
 8001ca2:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <check_module_info+0x2c>)
 8001ca4:	6819      	ldr	r1, [r3, #0]
 8001ca6:	89fa      	ldrh	r2, [r7, #14]
 8001ca8:	2305      	movs	r3, #5
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f003 fdbb 	bl	8005826 <HAL_UART_Transmit>

}
 8001cb0:	bf00      	nop
 8001cb2:	3710      	adds	r7, #16
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	20000028 	.word	0x20000028

08001cbc <set_text_mode>:
	uint16_t length = strlen(get_sim_number_cmd);
	HAL_UART_Transmit(huart, (uint8_t*)get_sim_number_cmd, length, 10);

}

void set_text_mode(UART_HandleTypeDef *huart){
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]

	uint16_t length = strlen(set_text_mode_cmd);
 8001cc4:	4b08      	ldr	r3, [pc, #32]	; (8001ce8 <set_text_mode+0x2c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7fe faa1 	bl	8000210 <strlen>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	81fb      	strh	r3, [r7, #14]
	HAL_UART_Transmit(huart, (uint8_t*)set_text_mode_cmd, length, 10);
 8001cd2:	4b05      	ldr	r3, [pc, #20]	; (8001ce8 <set_text_mode+0x2c>)
 8001cd4:	6819      	ldr	r1, [r3, #0]
 8001cd6:	89fa      	ldrh	r2, [r7, #14]
 8001cd8:	230a      	movs	r3, #10
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f003 fda3 	bl	8005826 <HAL_UART_Transmit>

}
 8001ce0:	bf00      	nop
 8001ce2:	3710      	adds	r7, #16
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000034 	.word	0x20000034

08001cec <set_sms_recieve_format>:

void set_sms_recieve_format(UART_HandleTypeDef *huart){
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]

	uint16_t length = strlen(set_sms_recieve_format_cmd);
 8001cf4:	4b08      	ldr	r3, [pc, #32]	; (8001d18 <set_sms_recieve_format+0x2c>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7fe fa89 	bl	8000210 <strlen>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	81fb      	strh	r3, [r7, #14]
	HAL_UART_Transmit(huart, (uint8_t*)set_sms_recieve_format_cmd, length, 20);
 8001d02:	4b05      	ldr	r3, [pc, #20]	; (8001d18 <set_sms_recieve_format+0x2c>)
 8001d04:	6819      	ldr	r1, [r3, #0]
 8001d06:	89fa      	ldrh	r2, [r7, #14]
 8001d08:	2314      	movs	r3, #20
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f003 fd8b 	bl	8005826 <HAL_UART_Transmit>

}
 8001d10:	bf00      	nop
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000038 	.word	0x20000038

08001d1c <sms_send>:

void sms_send(UART_HandleTypeDef *huart, const char *message){
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	6039      	str	r1, [r7, #0]

	uint16_t length = strlen(sms_prepare_sending_cmd);
 8001d26:	4b1b      	ldr	r3, [pc, #108]	; (8001d94 <sms_send+0x78>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7fe fa70 	bl	8000210 <strlen>
 8001d30:	4603      	mov	r3, r0
 8001d32:	81fb      	strh	r3, [r7, #14]
	HAL_UART_Transmit(huart, (uint8_t*)sms_prepare_sending_cmd, length, 35);
 8001d34:	4b17      	ldr	r3, [pc, #92]	; (8001d94 <sms_send+0x78>)
 8001d36:	6819      	ldr	r1, [r3, #0]
 8001d38:	89fa      	ldrh	r2, [r7, #14]
 8001d3a:	2323      	movs	r3, #35	; 0x23
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f003 fd72 	bl	8005826 <HAL_UART_Transmit>
	HAL_Delay(15);
 8001d42:	200f      	movs	r0, #15
 8001d44:	f000 fbb0 	bl	80024a8 <HAL_Delay>

	length = strlen(message);
 8001d48:	6838      	ldr	r0, [r7, #0]
 8001d4a:	f7fe fa61 	bl	8000210 <strlen>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	81fb      	strh	r3, [r7, #14]
	HAL_UART_Transmit(huart, (uint8_t*)message, length, 20);
 8001d52:	89fa      	ldrh	r2, [r7, #14]
 8001d54:	2314      	movs	r3, #20
 8001d56:	6839      	ldr	r1, [r7, #0]
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f003 fd64 	bl	8005826 <HAL_UART_Transmit>
	HAL_Delay(10);
 8001d5e:	200a      	movs	r0, #10
 8001d60:	f000 fba2 	bl	80024a8 <HAL_Delay>


	HAL_UART_Transmit(huart, &sms_copy_symbol_msg, sizeof(sms_copy_symbol_msg), 20);
 8001d64:	2314      	movs	r3, #20
 8001d66:	2201      	movs	r2, #1
 8001d68:	490b      	ldr	r1, [pc, #44]	; (8001d98 <sms_send+0x7c>)
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f003 fd5b 	bl	8005826 <HAL_UART_Transmit>

	length = strlen(sms_send_carriage_return);
 8001d70:	4b0a      	ldr	r3, [pc, #40]	; (8001d9c <sms_send+0x80>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7fe fa4b 	bl	8000210 <strlen>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	81fb      	strh	r3, [r7, #14]
	HAL_UART_Transmit(huart, (uint8_t*)sms_send_carriage_return, length, 20);
 8001d7e:	4b07      	ldr	r3, [pc, #28]	; (8001d9c <sms_send+0x80>)
 8001d80:	6819      	ldr	r1, [r3, #0]
 8001d82:	89fa      	ldrh	r2, [r7, #14]
 8001d84:	2314      	movs	r3, #20
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f003 fd4d 	bl	8005826 <HAL_UART_Transmit>

}
 8001d8c:	bf00      	nop
 8001d8e:	3710      	adds	r7, #16
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	2000003c 	.word	0x2000003c
 8001d98:	20000040 	.word	0x20000040
 8001d9c:	20000044 	.word	0x20000044

08001da0 <EnorDi_command_echo>:
	HAL_UART_Transmit(huart, (uint8_t*)set_sms_send_format_cmd, length, 20);

}


void EnorDi_command_echo(UART_HandleTypeDef *huart,  uint8_t EnorDi){
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	460b      	mov	r3, r1
 8001daa:	70fb      	strb	r3, [r7, #3]

	uint16_t length = strlen(enable_command_echo);
 8001dac:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <EnorDi_command_echo+0x4c>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7fe fa2d 	bl	8000210 <strlen>
 8001db6:	4603      	mov	r3, r0
 8001db8:	81fb      	strh	r3, [r7, #14]

	if(EnorDi == ENABLE){
 8001dba:	78fb      	ldrb	r3, [r7, #3]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d107      	bne.n	8001dd0 <EnorDi_command_echo+0x30>
	HAL_UART_Transmit(huart, (uint8_t*)enable_command_echo, length, 5);
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	; (8001dec <EnorDi_command_echo+0x4c>)
 8001dc2:	6819      	ldr	r1, [r3, #0]
 8001dc4:	89fa      	ldrh	r2, [r7, #14]
 8001dc6:	2305      	movs	r3, #5
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f003 fd2c 	bl	8005826 <HAL_UART_Transmit>
	}else if(EnorDi == DISABLE){
	HAL_UART_Transmit(huart, (uint8_t*)disable_command_echo, length, 5);
	}

}
 8001dce:	e009      	b.n	8001de4 <EnorDi_command_echo+0x44>
	}else if(EnorDi == DISABLE){
 8001dd0:	78fb      	ldrb	r3, [r7, #3]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d106      	bne.n	8001de4 <EnorDi_command_echo+0x44>
	HAL_UART_Transmit(huart, (uint8_t*)disable_command_echo, length, 5);
 8001dd6:	4b06      	ldr	r3, [pc, #24]	; (8001df0 <EnorDi_command_echo+0x50>)
 8001dd8:	6819      	ldr	r1, [r3, #0]
 8001dda:	89fa      	ldrh	r2, [r7, #14]
 8001ddc:	2305      	movs	r3, #5
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f003 fd21 	bl	8005826 <HAL_UART_Transmit>
}
 8001de4:	bf00      	nop
 8001de6:	3710      	adds	r7, #16
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	2000002c 	.word	0x2000002c
 8001df0:	20000030 	.word	0x20000030

08001df4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	607b      	str	r3, [r7, #4]
 8001dfe:	4b10      	ldr	r3, [pc, #64]	; (8001e40 <HAL_MspInit+0x4c>)
 8001e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e02:	4a0f      	ldr	r2, [pc, #60]	; (8001e40 <HAL_MspInit+0x4c>)
 8001e04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e08:	6453      	str	r3, [r2, #68]	; 0x44
 8001e0a:	4b0d      	ldr	r3, [pc, #52]	; (8001e40 <HAL_MspInit+0x4c>)
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e12:	607b      	str	r3, [r7, #4]
 8001e14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e16:	2300      	movs	r3, #0
 8001e18:	603b      	str	r3, [r7, #0]
 8001e1a:	4b09      	ldr	r3, [pc, #36]	; (8001e40 <HAL_MspInit+0x4c>)
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1e:	4a08      	ldr	r2, [pc, #32]	; (8001e40 <HAL_MspInit+0x4c>)
 8001e20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e24:	6413      	str	r3, [r2, #64]	; 0x40
 8001e26:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <HAL_MspInit+0x4c>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e2e:	603b      	str	r3, [r7, #0]
 8001e30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e32:	bf00      	nop
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	40023800 	.word	0x40023800

08001e44 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e54:	d116      	bne.n	8001e84 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	4b1a      	ldr	r3, [pc, #104]	; (8001ec4 <HAL_TIM_Base_MspInit+0x80>)
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5e:	4a19      	ldr	r2, [pc, #100]	; (8001ec4 <HAL_TIM_Base_MspInit+0x80>)
 8001e60:	f043 0301 	orr.w	r3, r3, #1
 8001e64:	6413      	str	r3, [r2, #64]	; 0x40
 8001e66:	4b17      	ldr	r3, [pc, #92]	; (8001ec4 <HAL_TIM_Base_MspInit+0x80>)
 8001e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	60fb      	str	r3, [r7, #12]
 8001e70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001e72:	2200      	movs	r2, #0
 8001e74:	2105      	movs	r1, #5
 8001e76:	201c      	movs	r0, #28
 8001e78:	f001 f8d1 	bl	800301e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e7c:	201c      	movs	r0, #28
 8001e7e:	f001 f8ea 	bl	8003056 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(TIM3_IRQn, 7, 0);
	HAL_NVIC_EnableIRQ(TIM3_IRQn);

  }

}
 8001e82:	e01a      	b.n	8001eba <HAL_TIM_Base_MspInit+0x76>
  } else if(htim_base->Instance == TIM3){
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a0f      	ldr	r2, [pc, #60]	; (8001ec8 <HAL_TIM_Base_MspInit+0x84>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d115      	bne.n	8001eba <HAL_TIM_Base_MspInit+0x76>
	__HAL_RCC_TIM3_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <HAL_TIM_Base_MspInit+0x80>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	4a0b      	ldr	r2, [pc, #44]	; (8001ec4 <HAL_TIM_Base_MspInit+0x80>)
 8001e98:	f043 0302 	orr.w	r3, r3, #2
 8001e9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e9e:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <HAL_TIM_Base_MspInit+0x80>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	60bb      	str	r3, [r7, #8]
 8001ea8:	68bb      	ldr	r3, [r7, #8]
	HAL_NVIC_SetPriority(TIM3_IRQn, 7, 0);
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2107      	movs	r1, #7
 8001eae:	201d      	movs	r0, #29
 8001eb0:	f001 f8b5 	bl	800301e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001eb4:	201d      	movs	r0, #29
 8001eb6:	f001 f8ce 	bl	8003056 <HAL_NVIC_EnableIRQ>
}
 8001eba:	bf00      	nop
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40023800 	.word	0x40023800
 8001ec8:	40000400 	.word	0x40000400

08001ecc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]

}
 8001ed4:	bf00      	nop
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08c      	sub	sp, #48	; 0x30
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	f107 031c 	add.w	r3, r7, #28
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
 8001ef6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a3a      	ldr	r2, [pc, #232]	; (8001fe8 <HAL_UART_MspInit+0x108>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d134      	bne.n	8001f6c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	61bb      	str	r3, [r7, #24]
 8001f06:	4b39      	ldr	r3, [pc, #228]	; (8001fec <HAL_UART_MspInit+0x10c>)
 8001f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0a:	4a38      	ldr	r2, [pc, #224]	; (8001fec <HAL_UART_MspInit+0x10c>)
 8001f0c:	f043 0310 	orr.w	r3, r3, #16
 8001f10:	6453      	str	r3, [r2, #68]	; 0x44
 8001f12:	4b36      	ldr	r3, [pc, #216]	; (8001fec <HAL_UART_MspInit+0x10c>)
 8001f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f16:	f003 0310 	and.w	r3, r3, #16
 8001f1a:	61bb      	str	r3, [r7, #24]
 8001f1c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1e:	2300      	movs	r3, #0
 8001f20:	617b      	str	r3, [r7, #20]
 8001f22:	4b32      	ldr	r3, [pc, #200]	; (8001fec <HAL_UART_MspInit+0x10c>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f26:	4a31      	ldr	r2, [pc, #196]	; (8001fec <HAL_UART_MspInit+0x10c>)
 8001f28:	f043 0302 	orr.w	r3, r3, #2
 8001f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f2e:	4b2f      	ldr	r3, [pc, #188]	; (8001fec <HAL_UART_MspInit+0x10c>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	617b      	str	r3, [r7, #20]
 8001f38:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6    ------> USART1_TX
    PB7    ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f3a:	23c0      	movs	r3, #192	; 0xc0
 8001f3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3e:	2302      	movs	r3, #2
 8001f40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f42:	2300      	movs	r3, #0
 8001f44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f46:	2303      	movs	r3, #3
 8001f48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f4a:	2307      	movs	r3, #7
 8001f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4e:	f107 031c 	add.w	r3, r7, #28
 8001f52:	4619      	mov	r1, r3
 8001f54:	4826      	ldr	r0, [pc, #152]	; (8001ff0 <HAL_UART_MspInit+0x110>)
 8001f56:	f001 f92b 	bl	80031b0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2101      	movs	r1, #1
 8001f5e:	2025      	movs	r0, #37	; 0x25
 8001f60:	f001 f85d 	bl	800301e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f64:	2025      	movs	r0, #37	; 0x25
 8001f66:	f001 f876 	bl	8003056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f6a:	e038      	b.n	8001fde <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART2)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a20      	ldr	r2, [pc, #128]	; (8001ff4 <HAL_UART_MspInit+0x114>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d133      	bne.n	8001fde <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	613b      	str	r3, [r7, #16]
 8001f7a:	4b1c      	ldr	r3, [pc, #112]	; (8001fec <HAL_UART_MspInit+0x10c>)
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7e:	4a1b      	ldr	r2, [pc, #108]	; (8001fec <HAL_UART_MspInit+0x10c>)
 8001f80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f84:	6413      	str	r3, [r2, #64]	; 0x40
 8001f86:	4b19      	ldr	r3, [pc, #100]	; (8001fec <HAL_UART_MspInit+0x10c>)
 8001f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f8e:	613b      	str	r3, [r7, #16]
 8001f90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	4b15      	ldr	r3, [pc, #84]	; (8001fec <HAL_UART_MspInit+0x10c>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	4a14      	ldr	r2, [pc, #80]	; (8001fec <HAL_UART_MspInit+0x10c>)
 8001f9c:	f043 0301 	orr.w	r3, r3, #1
 8001fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa2:	4b12      	ldr	r3, [pc, #72]	; (8001fec <HAL_UART_MspInit+0x10c>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fae:	230c      	movs	r3, #12
 8001fb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fbe:	2307      	movs	r3, #7
 8001fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc2:	f107 031c 	add.w	r3, r7, #28
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	480b      	ldr	r0, [pc, #44]	; (8001ff8 <HAL_UART_MspInit+0x118>)
 8001fca:	f001 f8f1 	bl	80031b0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2105      	movs	r1, #5
 8001fd2:	2026      	movs	r0, #38	; 0x26
 8001fd4:	f001 f823 	bl	800301e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001fd8:	2026      	movs	r0, #38	; 0x26
 8001fda:	f001 f83c 	bl	8003056 <HAL_NVIC_EnableIRQ>
}
 8001fde:	bf00      	nop
 8001fe0:	3730      	adds	r7, #48	; 0x30
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40011000 	.word	0x40011000
 8001fec:	40023800 	.word	0x40023800
 8001ff0:	40020400 	.word	0x40020400
 8001ff4:	40004400 	.word	0x40004400
 8001ff8:	40020000 	.word	0x40020000

08001ffc <HAL_ADC_MspInit>:
}

/* USER CODE BEGIN 1 */


void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc){
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b08a      	sub	sp, #40	; 0x28
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]

	if(hadc->Instance == ADC1){
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a1b      	ldr	r2, [pc, #108]	; (8002078 <HAL_ADC_MspInit+0x7c>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d12f      	bne.n	800206e <HAL_ADC_MspInit+0x72>

		__HAL_RCC_ADC1_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	4b1a      	ldr	r3, [pc, #104]	; (800207c <HAL_ADC_MspInit+0x80>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002016:	4a19      	ldr	r2, [pc, #100]	; (800207c <HAL_ADC_MspInit+0x80>)
 8002018:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800201c:	6453      	str	r3, [r2, #68]	; 0x44
 800201e:	4b17      	ldr	r3, [pc, #92]	; (800207c <HAL_ADC_MspInit+0x80>)
 8002020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002022:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	60fb      	str	r3, [r7, #12]
 800202e:	4b13      	ldr	r3, [pc, #76]	; (800207c <HAL_ADC_MspInit+0x80>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	4a12      	ldr	r2, [pc, #72]	; (800207c <HAL_ADC_MspInit+0x80>)
 8002034:	f043 0301 	orr.w	r3, r3, #1
 8002038:	6313      	str	r3, [r2, #48]	; 0x30
 800203a:	4b10      	ldr	r3, [pc, #64]	; (800207c <HAL_ADC_MspInit+0x80>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	68fb      	ldr	r3, [r7, #12]

		GPIO_InitTypeDef adc_gpio;

		adc_gpio.Mode = GPIO_MODE_ANALOG;
 8002046:	2303      	movs	r3, #3
 8002048:	61bb      	str	r3, [r7, #24]
		adc_gpio.Pin = GPIO_PIN_0;
 800204a:	2301      	movs	r3, #1
 800204c:	617b      	str	r3, [r7, #20]
		adc_gpio.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]

		HAL_GPIO_Init(GPIOA, &adc_gpio);
 8002052:	f107 0314 	add.w	r3, r7, #20
 8002056:	4619      	mov	r1, r3
 8002058:	4809      	ldr	r0, [pc, #36]	; (8002080 <HAL_ADC_MspInit+0x84>)
 800205a:	f001 f8a9 	bl	80031b0 <HAL_GPIO_Init>


		HAL_NVIC_EnableIRQ(ADC_IRQn);
 800205e:	2012      	movs	r0, #18
 8002060:	f000 fff9 	bl	8003056 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 8002064:	2200      	movs	r2, #0
 8002066:	2106      	movs	r1, #6
 8002068:	2012      	movs	r0, #18
 800206a:	f000 ffd8 	bl	800301e <HAL_NVIC_SetPriority>

	}
}
 800206e:	bf00      	nop
 8002070:	3728      	adds	r7, #40	; 0x28
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40012000 	.word	0x40012000
 800207c:	40023800 	.word	0x40023800
 8002080:	40020000 	.word	0x40020000

08002084 <HAL_I2C_MspInit>:


void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c){
 8002084:	b580      	push	{r7, lr}
 8002086:	b08a      	sub	sp, #40	; 0x28
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]

	__HAL_RCC_I2C1_CLK_ENABLE();
 800208c:	2300      	movs	r3, #0
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	4b17      	ldr	r3, [pc, #92]	; (80020f0 <HAL_I2C_MspInit+0x6c>)
 8002092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002094:	4a16      	ldr	r2, [pc, #88]	; (80020f0 <HAL_I2C_MspInit+0x6c>)
 8002096:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800209a:	6413      	str	r3, [r2, #64]	; 0x40
 800209c:	4b14      	ldr	r3, [pc, #80]	; (80020f0 <HAL_I2C_MspInit+0x6c>)
 800209e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020a4:	613b      	str	r3, [r7, #16]
 80020a6:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80020a8:	2300      	movs	r3, #0
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <HAL_I2C_MspInit+0x6c>)
 80020ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b0:	4a0f      	ldr	r2, [pc, #60]	; (80020f0 <HAL_I2C_MspInit+0x6c>)
 80020b2:	f043 0302 	orr.w	r3, r3, #2
 80020b6:	6313      	str	r3, [r2, #48]	; 0x30
 80020b8:	4b0d      	ldr	r3, [pc, #52]	; (80020f0 <HAL_I2C_MspInit+0x6c>)
 80020ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020bc:	f003 0302 	and.w	r3, r3, #2
 80020c0:	60fb      	str	r3, [r7, #12]
 80020c2:	68fb      	ldr	r3, [r7, #12]

	GPIO_InitTypeDef i2c_gpio;

	i2c_gpio.Alternate = GPIO_AF4_I2C1;
 80020c4:	2304      	movs	r3, #4
 80020c6:	627b      	str	r3, [r7, #36]	; 0x24
	i2c_gpio.Mode = GPIO_MODE_AF_OD;
 80020c8:	2312      	movs	r3, #18
 80020ca:	61bb      	str	r3, [r7, #24]
	i2c_gpio.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80020cc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020d0:	617b      	str	r3, [r7, #20]
	i2c_gpio.Pull = GPIO_PULLUP;
 80020d2:	2301      	movs	r3, #1
 80020d4:	61fb      	str	r3, [r7, #28]
	i2c_gpio.Speed = GPIO_SPEED_LOW;
 80020d6:	2300      	movs	r3, #0
 80020d8:	623b      	str	r3, [r7, #32]

	HAL_GPIO_Init(GPIOB, &i2c_gpio);
 80020da:	f107 0314 	add.w	r3, r7, #20
 80020de:	4619      	mov	r1, r3
 80020e0:	4804      	ldr	r0, [pc, #16]	; (80020f4 <HAL_I2C_MspInit+0x70>)
 80020e2:	f001 f865 	bl	80031b0 <HAL_GPIO_Init>

}
 80020e6:	bf00      	nop
 80020e8:	3728      	adds	r7, #40	; 0x28
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40023800 	.word	0x40023800
 80020f4:	40020400 	.word	0x40020400

080020f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020fc:	e7fe      	b.n	80020fc <NMI_Handler+0x4>
	...

08002100 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8002104:	2120      	movs	r1, #32
 8002106:	4802      	ldr	r0, [pc, #8]	; (8002110 <HardFault_Handler+0x10>)
 8002108:	f001 f9ff 	bl	800350a <HAL_GPIO_TogglePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800210c:	e7fe      	b.n	800210c <HardFault_Handler+0xc>
 800210e:	bf00      	nop
 8002110:	40020000 	.word	0x40020000

08002114 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002118:	e7fe      	b.n	8002118 <MemManage_Handler+0x4>

0800211a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800211e:	e7fe      	b.n	800211e <BusFault_Handler+0x4>

08002120 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002124:	e7fe      	b.n	8002124 <UsageFault_Handler+0x4>

08002126 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800212a:	bf00      	nop
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002138:	bf00      	nop
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002142:	b480      	push	{r7}
 8002144:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002154:	f000 f988 	bl	8002468 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}

0800215c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002160:	4802      	ldr	r0, [pc, #8]	; (800216c <USART1_IRQHandler+0x10>)
 8002162:	f003 fc23 	bl	80059ac <HAL_UART_IRQHandler>

  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000458 	.word	0x20000458

08002170 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002174:	4802      	ldr	r0, [pc, #8]	; (8002180 <USART2_IRQHandler+0x10>)
 8002176:	f003 fc19 	bl	80059ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	2000054c 	.word	0x2000054c

08002184 <ADC_IRQHandler>:

/* USER CODE BEGIN 1 */

void ADC_IRQHandler(void){
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0

	HAL_ADC_IRQHandler(&hadc1);
 8002188:	4802      	ldr	r0, [pc, #8]	; (8002194 <ADC_IRQHandler+0x10>)
 800218a:	f000 fad3 	bl	8002734 <HAL_ADC_IRQHandler>

}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20000410 	.word	0x20000410

08002198 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim2);
 800219c:	4802      	ldr	r0, [pc, #8]	; (80021a8 <TIM2_IRQHandler+0x10>)
 800219e:	f002 fe63 	bl	8004e68 <HAL_TIM_IRQHandler>

}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000504 	.word	0x20000504

080021ac <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim3);
 80021b0:	4802      	ldr	r0, [pc, #8]	; (80021bc <TIM3_IRQHandler+0x10>)
 80021b2:	f002 fe59 	bl	8004e68 <HAL_TIM_IRQHandler>

}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200003c8 	.word	0x200003c8

080021c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
	return 1;
 80021c4:	2301      	movs	r3, #1
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <_kill>:

int _kill(int pid, int sig)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80021da:	f004 fa9f 	bl	800671c <__errno>
 80021de:	4603      	mov	r3, r0
 80021e0:	2216      	movs	r2, #22
 80021e2:	601a      	str	r2, [r3, #0]
	return -1;
 80021e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <_exit>:

void _exit (int status)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80021f8:	f04f 31ff 	mov.w	r1, #4294967295
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f7ff ffe7 	bl	80021d0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002202:	e7fe      	b.n	8002202 <_exit+0x12>

08002204 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002210:	2300      	movs	r3, #0
 8002212:	617b      	str	r3, [r7, #20]
 8002214:	e00a      	b.n	800222c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002216:	f3af 8000 	nop.w
 800221a:	4601      	mov	r1, r0
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	1c5a      	adds	r2, r3, #1
 8002220:	60ba      	str	r2, [r7, #8]
 8002222:	b2ca      	uxtb	r2, r1
 8002224:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	3301      	adds	r3, #1
 800222a:	617b      	str	r3, [r7, #20]
 800222c:	697a      	ldr	r2, [r7, #20]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	429a      	cmp	r2, r3
 8002232:	dbf0      	blt.n	8002216 <_read+0x12>
	}

return len;
 8002234:	687b      	ldr	r3, [r7, #4]
}
 8002236:	4618      	mov	r0, r3
 8002238:	3718      	adds	r7, #24
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800223e:	b580      	push	{r7, lr}
 8002240:	b086      	sub	sp, #24
 8002242:	af00      	add	r7, sp, #0
 8002244:	60f8      	str	r0, [r7, #12]
 8002246:	60b9      	str	r1, [r7, #8]
 8002248:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800224a:	2300      	movs	r3, #0
 800224c:	617b      	str	r3, [r7, #20]
 800224e:	e009      	b.n	8002264 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	1c5a      	adds	r2, r3, #1
 8002254:	60ba      	str	r2, [r7, #8]
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	4618      	mov	r0, r3
 800225a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	3301      	adds	r3, #1
 8002262:	617b      	str	r3, [r7, #20]
 8002264:	697a      	ldr	r2, [r7, #20]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	429a      	cmp	r2, r3
 800226a:	dbf1      	blt.n	8002250 <_write+0x12>
	}
	return len;
 800226c:	687b      	ldr	r3, [r7, #4]
}
 800226e:	4618      	mov	r0, r3
 8002270:	3718      	adds	r7, #24
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <_close>:

int _close(int file)
{
 8002276:	b480      	push	{r7}
 8002278:	b083      	sub	sp, #12
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
	return -1;
 800227e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002282:	4618      	mov	r0, r3
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr

0800228e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800228e:	b480      	push	{r7}
 8002290:	b083      	sub	sp, #12
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
 8002296:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800229e:	605a      	str	r2, [r3, #4]
	return 0;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr

080022ae <_isatty>:

int _isatty(int file)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b083      	sub	sp, #12
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
	return 1;
 80022b6:	2301      	movs	r3, #1
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
	return 0;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3714      	adds	r7, #20
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
	...

080022e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022e8:	4a14      	ldr	r2, [pc, #80]	; (800233c <_sbrk+0x5c>)
 80022ea:	4b15      	ldr	r3, [pc, #84]	; (8002340 <_sbrk+0x60>)
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022f4:	4b13      	ldr	r3, [pc, #76]	; (8002344 <_sbrk+0x64>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d102      	bne.n	8002302 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022fc:	4b11      	ldr	r3, [pc, #68]	; (8002344 <_sbrk+0x64>)
 80022fe:	4a12      	ldr	r2, [pc, #72]	; (8002348 <_sbrk+0x68>)
 8002300:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002302:	4b10      	ldr	r3, [pc, #64]	; (8002344 <_sbrk+0x64>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4413      	add	r3, r2
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	429a      	cmp	r2, r3
 800230e:	d207      	bcs.n	8002320 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002310:	f004 fa04 	bl	800671c <__errno>
 8002314:	4603      	mov	r3, r0
 8002316:	220c      	movs	r2, #12
 8002318:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800231a:	f04f 33ff 	mov.w	r3, #4294967295
 800231e:	e009      	b.n	8002334 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002320:	4b08      	ldr	r3, [pc, #32]	; (8002344 <_sbrk+0x64>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002326:	4b07      	ldr	r3, [pc, #28]	; (8002344 <_sbrk+0x64>)
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4413      	add	r3, r2
 800232e:	4a05      	ldr	r2, [pc, #20]	; (8002344 <_sbrk+0x64>)
 8002330:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002332:	68fb      	ldr	r3, [r7, #12]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	20020000 	.word	0x20020000
 8002340:	00000400 	.word	0x00000400
 8002344:	200002bc 	.word	0x200002bc
 8002348:	200005a8 	.word	0x200005a8

0800234c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002350:	4b06      	ldr	r3, [pc, #24]	; (800236c <SystemInit+0x20>)
 8002352:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002356:	4a05      	ldr	r2, [pc, #20]	; (800236c <SystemInit+0x20>)
 8002358:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800235c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002370:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002374:	480d      	ldr	r0, [pc, #52]	; (80023ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002376:	490e      	ldr	r1, [pc, #56]	; (80023b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002378:	4a0e      	ldr	r2, [pc, #56]	; (80023b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800237a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800237c:	e002      	b.n	8002384 <LoopCopyDataInit>

0800237e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800237e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002380:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002382:	3304      	adds	r3, #4

08002384 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002384:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002386:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002388:	d3f9      	bcc.n	800237e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800238a:	4a0b      	ldr	r2, [pc, #44]	; (80023b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800238c:	4c0b      	ldr	r4, [pc, #44]	; (80023bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800238e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002390:	e001      	b.n	8002396 <LoopFillZerobss>

08002392 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002392:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002394:	3204      	adds	r2, #4

08002396 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002396:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002398:	d3fb      	bcc.n	8002392 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800239a:	f7ff ffd7 	bl	800234c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800239e:	f004 f9c3 	bl	8006728 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023a2:	f7ff f8d1 	bl	8001548 <main>
  bx  lr    
 80023a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023b0:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 80023b4:	08009b6c 	.word	0x08009b6c
  ldr r2, =_sbss
 80023b8:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 80023bc:	200005a4 	.word	0x200005a4

080023c0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023c0:	e7fe      	b.n	80023c0 <CAN1_RX0_IRQHandler>
	...

080023c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023c8:	4b0e      	ldr	r3, [pc, #56]	; (8002404 <HAL_Init+0x40>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a0d      	ldr	r2, [pc, #52]	; (8002404 <HAL_Init+0x40>)
 80023ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023d4:	4b0b      	ldr	r3, [pc, #44]	; (8002404 <HAL_Init+0x40>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a0a      	ldr	r2, [pc, #40]	; (8002404 <HAL_Init+0x40>)
 80023da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023e0:	4b08      	ldr	r3, [pc, #32]	; (8002404 <HAL_Init+0x40>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a07      	ldr	r2, [pc, #28]	; (8002404 <HAL_Init+0x40>)
 80023e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023ec:	2003      	movs	r0, #3
 80023ee:	f000 fe0b 	bl	8003008 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023f2:	2000      	movs	r0, #0
 80023f4:	f000 f808 	bl	8002408 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023f8:	f7ff fcfc 	bl	8001df4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40023c00 	.word	0x40023c00

08002408 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002410:	4b12      	ldr	r3, [pc, #72]	; (800245c <HAL_InitTick+0x54>)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	4b12      	ldr	r3, [pc, #72]	; (8002460 <HAL_InitTick+0x58>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	4619      	mov	r1, r3
 800241a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800241e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002422:	fbb2 f3f3 	udiv	r3, r2, r3
 8002426:	4618      	mov	r0, r3
 8002428:	f000 fe23 	bl	8003072 <HAL_SYSTICK_Config>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e00e      	b.n	8002454 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2b0f      	cmp	r3, #15
 800243a:	d80a      	bhi.n	8002452 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800243c:	2200      	movs	r2, #0
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	f04f 30ff 	mov.w	r0, #4294967295
 8002444:	f000 fdeb 	bl	800301e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002448:	4a06      	ldr	r2, [pc, #24]	; (8002464 <HAL_InitTick+0x5c>)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800244e:	2300      	movs	r3, #0
 8002450:	e000      	b.n	8002454 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
}
 8002454:	4618      	mov	r0, r3
 8002456:	3708      	adds	r7, #8
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	20000048 	.word	0x20000048
 8002460:	20000050 	.word	0x20000050
 8002464:	2000004c 	.word	0x2000004c

08002468 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800246c:	4b06      	ldr	r3, [pc, #24]	; (8002488 <HAL_IncTick+0x20>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	461a      	mov	r2, r3
 8002472:	4b06      	ldr	r3, [pc, #24]	; (800248c <HAL_IncTick+0x24>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4413      	add	r3, r2
 8002478:	4a04      	ldr	r2, [pc, #16]	; (800248c <HAL_IncTick+0x24>)
 800247a:	6013      	str	r3, [r2, #0]
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	20000050 	.word	0x20000050
 800248c:	20000590 	.word	0x20000590

08002490 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  return uwTick;
 8002494:	4b03      	ldr	r3, [pc, #12]	; (80024a4 <HAL_GetTick+0x14>)
 8002496:	681b      	ldr	r3, [r3, #0]
}
 8002498:	4618      	mov	r0, r3
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	20000590 	.word	0x20000590

080024a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024b0:	f7ff ffee 	bl	8002490 <HAL_GetTick>
 80024b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024c0:	d005      	beq.n	80024ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024c2:	4b0a      	ldr	r3, [pc, #40]	; (80024ec <HAL_Delay+0x44>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	461a      	mov	r2, r3
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	4413      	add	r3, r2
 80024cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024ce:	bf00      	nop
 80024d0:	f7ff ffde 	bl	8002490 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d8f7      	bhi.n	80024d0 <HAL_Delay+0x28>
  {
  }
}
 80024e0:	bf00      	nop
 80024e2:	bf00      	nop
 80024e4:	3710      	adds	r7, #16
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000050 	.word	0x20000050

080024f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024f8:	2300      	movs	r3, #0
 80024fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d101      	bne.n	8002506 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e033      	b.n	800256e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250a:	2b00      	cmp	r3, #0
 800250c:	d109      	bne.n	8002522 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7ff fd74 	bl	8001ffc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002526:	f003 0310 	and.w	r3, r3, #16
 800252a:	2b00      	cmp	r3, #0
 800252c:	d118      	bne.n	8002560 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002532:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002536:	f023 0302 	bic.w	r3, r3, #2
 800253a:	f043 0202 	orr.w	r2, r3, #2
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 fb8a 	bl	8002c5c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	f023 0303 	bic.w	r3, r3, #3
 8002556:	f043 0201 	orr.w	r2, r3, #1
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	641a      	str	r2, [r3, #64]	; 0x40
 800255e:	e001      	b.n	8002564 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800256c:	7bfb      	ldrb	r3, [r7, #15]
}
 800256e:	4618      	mov	r0, r3
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
	...

08002578 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800258a:	2b01      	cmp	r3, #1
 800258c:	d101      	bne.n	8002592 <HAL_ADC_Start_IT+0x1a>
 800258e:	2302      	movs	r3, #2
 8002590:	e0bd      	b.n	800270e <HAL_ADC_Start_IT+0x196>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2201      	movs	r2, #1
 8002596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f003 0301 	and.w	r3, r3, #1
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d018      	beq.n	80025da <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	689a      	ldr	r2, [r3, #8]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f042 0201 	orr.w	r2, r2, #1
 80025b6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025b8:	4b58      	ldr	r3, [pc, #352]	; (800271c <HAL_ADC_Start_IT+0x1a4>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a58      	ldr	r2, [pc, #352]	; (8002720 <HAL_ADC_Start_IT+0x1a8>)
 80025be:	fba2 2303 	umull	r2, r3, r2, r3
 80025c2:	0c9a      	lsrs	r2, r3, #18
 80025c4:	4613      	mov	r3, r2
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	4413      	add	r3, r2
 80025ca:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80025cc:	e002      	b.n	80025d4 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	3b01      	subs	r3, #1
 80025d2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1f9      	bne.n	80025ce <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	f003 0301 	and.w	r3, r3, #1
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	f040 8085 	bne.w	80026f4 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ee:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80025f2:	f023 0301 	bic.w	r3, r3, #1
 80025f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002608:	2b00      	cmp	r3, #0
 800260a:	d007      	beq.n	800261c <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002610:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002614:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002620:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002624:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002628:	d106      	bne.n	8002638 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800262e:	f023 0206 	bic.w	r2, r3, #6
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	645a      	str	r2, [r3, #68]	; 0x44
 8002636:	e002      	b.n	800263e <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002646:	4b37      	ldr	r3, [pc, #220]	; (8002724 <HAL_ADC_Start_IT+0x1ac>)
 8002648:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002652:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	6812      	ldr	r2, [r2, #0]
 800265e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002662:	f043 0320 	orr.w	r3, r3, #32
 8002666:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f003 031f 	and.w	r3, r3, #31
 8002670:	2b00      	cmp	r3, #0
 8002672:	d12a      	bne.n	80026ca <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a2b      	ldr	r2, [pc, #172]	; (8002728 <HAL_ADC_Start_IT+0x1b0>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d015      	beq.n	80026aa <HAL_ADC_Start_IT+0x132>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a2a      	ldr	r2, [pc, #168]	; (800272c <HAL_ADC_Start_IT+0x1b4>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d105      	bne.n	8002694 <HAL_ADC_Start_IT+0x11c>
 8002688:	4b26      	ldr	r3, [pc, #152]	; (8002724 <HAL_ADC_Start_IT+0x1ac>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f003 031f 	and.w	r3, r3, #31
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00a      	beq.n	80026aa <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a25      	ldr	r2, [pc, #148]	; (8002730 <HAL_ADC_Start_IT+0x1b8>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d136      	bne.n	800270c <HAL_ADC_Start_IT+0x194>
 800269e:	4b21      	ldr	r3, [pc, #132]	; (8002724 <HAL_ADC_Start_IT+0x1ac>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f003 0310 	and.w	r3, r3, #16
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d130      	bne.n	800270c <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d129      	bne.n	800270c <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	689a      	ldr	r2, [r3, #8]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80026c6:	609a      	str	r2, [r3, #8]
 80026c8:	e020      	b.n	800270c <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a16      	ldr	r2, [pc, #88]	; (8002728 <HAL_ADC_Start_IT+0x1b0>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d11b      	bne.n	800270c <HAL_ADC_Start_IT+0x194>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d114      	bne.n	800270c <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80026f0:	609a      	str	r2, [r3, #8]
 80026f2:	e00b      	b.n	800270c <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f8:	f043 0210 	orr.w	r2, r3, #16
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002704:	f043 0201 	orr.w	r2, r3, #1
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3714      	adds	r7, #20
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	20000048 	.word	0x20000048
 8002720:	431bde83 	.word	0x431bde83
 8002724:	40012300 	.word	0x40012300
 8002728:	40012000 	.word	0x40012000
 800272c:	40012100 	.word	0x40012100
 8002730:	40012200 	.word	0x40012200

08002734 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800273c:	2300      	movs	r3, #0
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	2300      	movs	r3, #0
 8002742:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b02      	cmp	r3, #2
 8002750:	bf0c      	ite	eq
 8002752:	2301      	moveq	r3, #1
 8002754:	2300      	movne	r3, #0
 8002756:	b2db      	uxtb	r3, r3
 8002758:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 0320 	and.w	r3, r3, #32
 8002764:	2b20      	cmp	r3, #32
 8002766:	bf0c      	ite	eq
 8002768:	2301      	moveq	r3, #1
 800276a:	2300      	movne	r3, #0
 800276c:	b2db      	uxtb	r3, r3
 800276e:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d049      	beq.n	800280a <HAL_ADC_IRQHandler+0xd6>
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d046      	beq.n	800280a <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002780:	f003 0310 	and.w	r3, r3, #16
 8002784:	2b00      	cmp	r3, #0
 8002786:	d105      	bne.n	8002794 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d12b      	bne.n	80027fa <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d127      	bne.n	80027fa <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d006      	beq.n	80027c6 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d119      	bne.n	80027fa <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 0220 	bic.w	r2, r2, #32
 80027d4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d105      	bne.n	80027fa <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f2:	f043 0201 	orr.w	r2, r3, #1
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f7ff f90e 	bl	8001a1c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f06f 0212 	mvn.w	r2, #18
 8002808:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0304 	and.w	r3, r3, #4
 8002814:	2b04      	cmp	r3, #4
 8002816:	bf0c      	ite	eq
 8002818:	2301      	moveq	r3, #1
 800281a:	2300      	movne	r3, #0
 800281c:	b2db      	uxtb	r3, r3
 800281e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800282a:	2b80      	cmp	r3, #128	; 0x80
 800282c:	bf0c      	ite	eq
 800282e:	2301      	moveq	r3, #1
 8002830:	2300      	movne	r3, #0
 8002832:	b2db      	uxtb	r3, r3
 8002834:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d057      	beq.n	80028ec <HAL_ADC_IRQHandler+0x1b8>
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d054      	beq.n	80028ec <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	f003 0310 	and.w	r3, r3, #16
 800284a:	2b00      	cmp	r3, #0
 800284c:	d105      	bne.n	800285a <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002852:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d139      	bne.n	80028dc <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800286e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002872:	2b00      	cmp	r3, #0
 8002874:	d006      	beq.n	8002884 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002880:	2b00      	cmp	r3, #0
 8002882:	d12b      	bne.n	80028dc <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800288e:	2b00      	cmp	r3, #0
 8002890:	d124      	bne.n	80028dc <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800289c:	2b00      	cmp	r3, #0
 800289e:	d11d      	bne.n	80028dc <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d119      	bne.n	80028dc <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	685a      	ldr	r2, [r3, #4]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028b6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028bc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d105      	bne.n	80028dc <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d4:	f043 0201 	orr.w	r2, r3, #1
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	f000 fab9 	bl	8002e54 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f06f 020c 	mvn.w	r2, #12
 80028ea:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	bf0c      	ite	eq
 80028fa:	2301      	moveq	r3, #1
 80028fc:	2300      	movne	r3, #0
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800290c:	2b40      	cmp	r3, #64	; 0x40
 800290e:	bf0c      	ite	eq
 8002910:	2301      	moveq	r3, #1
 8002912:	2300      	movne	r3, #0
 8002914:	b2db      	uxtb	r3, r3
 8002916:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d017      	beq.n	800294e <HAL_ADC_IRQHandler+0x21a>
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d014      	beq.n	800294e <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b01      	cmp	r3, #1
 8002930:	d10d      	bne.n	800294e <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002936:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f846 	bl	80029d0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f06f 0201 	mvn.w	r2, #1
 800294c:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0320 	and.w	r3, r3, #32
 8002958:	2b20      	cmp	r3, #32
 800295a:	bf0c      	ite	eq
 800295c:	2301      	moveq	r3, #1
 800295e:	2300      	movne	r3, #0
 8002960:	b2db      	uxtb	r3, r3
 8002962:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800296e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002972:	bf0c      	ite	eq
 8002974:	2301      	moveq	r3, #1
 8002976:	2300      	movne	r3, #0
 8002978:	b2db      	uxtb	r3, r3
 800297a:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d015      	beq.n	80029ae <HAL_ADC_IRQHandler+0x27a>
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d012      	beq.n	80029ae <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800298c:	f043 0202 	orr.w	r2, r3, #2
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f06f 0220 	mvn.w	r2, #32
 800299c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f000 f820 	bl	80029e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f06f 0220 	mvn.w	r2, #32
 80029ac:	601a      	str	r2, [r3, #0]
  }
}
 80029ae:	bf00      	nop
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80029b6:	b480      	push	{r7}
 80029b8:	b083      	sub	sp, #12
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002a02:	2300      	movs	r3, #0
 8002a04:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d101      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x1c>
 8002a10:	2302      	movs	r3, #2
 8002a12:	e113      	b.n	8002c3c <HAL_ADC_ConfigChannel+0x244>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2b09      	cmp	r3, #9
 8002a22:	d925      	bls.n	8002a70 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68d9      	ldr	r1, [r3, #12]
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	461a      	mov	r2, r3
 8002a32:	4613      	mov	r3, r2
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	4413      	add	r3, r2
 8002a38:	3b1e      	subs	r3, #30
 8002a3a:	2207      	movs	r2, #7
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	43da      	mvns	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	400a      	ands	r2, r1
 8002a48:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	68d9      	ldr	r1, [r3, #12]
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	4403      	add	r3, r0
 8002a62:	3b1e      	subs	r3, #30
 8002a64:	409a      	lsls	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	60da      	str	r2, [r3, #12]
 8002a6e:	e022      	b.n	8002ab6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6919      	ldr	r1, [r3, #16]
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	4613      	mov	r3, r2
 8002a80:	005b      	lsls	r3, r3, #1
 8002a82:	4413      	add	r3, r2
 8002a84:	2207      	movs	r2, #7
 8002a86:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8a:	43da      	mvns	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	400a      	ands	r2, r1
 8002a92:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6919      	ldr	r1, [r3, #16]
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	689a      	ldr	r2, [r3, #8]
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	4403      	add	r3, r0
 8002aac:	409a      	lsls	r2, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b06      	cmp	r3, #6
 8002abc:	d824      	bhi.n	8002b08 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	4413      	add	r3, r2
 8002ace:	3b05      	subs	r3, #5
 8002ad0:	221f      	movs	r2, #31
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43da      	mvns	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	400a      	ands	r2, r1
 8002ade:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	4618      	mov	r0, r3
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685a      	ldr	r2, [r3, #4]
 8002af2:	4613      	mov	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	4413      	add	r3, r2
 8002af8:	3b05      	subs	r3, #5
 8002afa:	fa00 f203 	lsl.w	r2, r0, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	430a      	orrs	r2, r1
 8002b04:	635a      	str	r2, [r3, #52]	; 0x34
 8002b06:	e04c      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	2b0c      	cmp	r3, #12
 8002b0e:	d824      	bhi.n	8002b5a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4413      	add	r3, r2
 8002b20:	3b23      	subs	r3, #35	; 0x23
 8002b22:	221f      	movs	r2, #31
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43da      	mvns	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	400a      	ands	r2, r1
 8002b30:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	4618      	mov	r0, r3
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685a      	ldr	r2, [r3, #4]
 8002b44:	4613      	mov	r3, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	4413      	add	r3, r2
 8002b4a:	3b23      	subs	r3, #35	; 0x23
 8002b4c:	fa00 f203 	lsl.w	r2, r0, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	430a      	orrs	r2, r1
 8002b56:	631a      	str	r2, [r3, #48]	; 0x30
 8002b58:	e023      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685a      	ldr	r2, [r3, #4]
 8002b64:	4613      	mov	r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	4413      	add	r3, r2
 8002b6a:	3b41      	subs	r3, #65	; 0x41
 8002b6c:	221f      	movs	r2, #31
 8002b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b72:	43da      	mvns	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	400a      	ands	r2, r1
 8002b7a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	4618      	mov	r0, r3
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685a      	ldr	r2, [r3, #4]
 8002b8e:	4613      	mov	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	4413      	add	r3, r2
 8002b94:	3b41      	subs	r3, #65	; 0x41
 8002b96:	fa00 f203 	lsl.w	r2, r0, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ba2:	4b29      	ldr	r3, [pc, #164]	; (8002c48 <HAL_ADC_ConfigChannel+0x250>)
 8002ba4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a28      	ldr	r2, [pc, #160]	; (8002c4c <HAL_ADC_ConfigChannel+0x254>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d10f      	bne.n	8002bd0 <HAL_ADC_ConfigChannel+0x1d8>
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2b12      	cmp	r3, #18
 8002bb6:	d10b      	bne.n	8002bd0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a1d      	ldr	r2, [pc, #116]	; (8002c4c <HAL_ADC_ConfigChannel+0x254>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d12b      	bne.n	8002c32 <HAL_ADC_ConfigChannel+0x23a>
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a1c      	ldr	r2, [pc, #112]	; (8002c50 <HAL_ADC_ConfigChannel+0x258>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d003      	beq.n	8002bec <HAL_ADC_ConfigChannel+0x1f4>
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2b11      	cmp	r3, #17
 8002bea:	d122      	bne.n	8002c32 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a11      	ldr	r2, [pc, #68]	; (8002c50 <HAL_ADC_ConfigChannel+0x258>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d111      	bne.n	8002c32 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c0e:	4b11      	ldr	r3, [pc, #68]	; (8002c54 <HAL_ADC_ConfigChannel+0x25c>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a11      	ldr	r2, [pc, #68]	; (8002c58 <HAL_ADC_ConfigChannel+0x260>)
 8002c14:	fba2 2303 	umull	r2, r3, r2, r3
 8002c18:	0c9a      	lsrs	r2, r3, #18
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	4413      	add	r3, r2
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002c24:	e002      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	3b01      	subs	r3, #1
 8002c2a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f9      	bne.n	8002c26 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3714      	adds	r7, #20
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr
 8002c48:	40012300 	.word	0x40012300
 8002c4c:	40012000 	.word	0x40012000
 8002c50:	10000012 	.word	0x10000012
 8002c54:	20000048 	.word	0x20000048
 8002c58:	431bde83 	.word	0x431bde83

08002c5c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c64:	4b79      	ldr	r3, [pc, #484]	; (8002e4c <ADC_Init+0x1f0>)
 8002c66:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c90:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	6859      	ldr	r1, [r3, #4]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	021a      	lsls	r2, r3, #8
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002cb4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	6859      	ldr	r1, [r3, #4]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	689a      	ldr	r2, [r3, #8]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689a      	ldr	r2, [r3, #8]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6899      	ldr	r1, [r3, #8]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	68da      	ldr	r2, [r3, #12]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cee:	4a58      	ldr	r2, [pc, #352]	; (8002e50 <ADC_Init+0x1f4>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d022      	beq.n	8002d3a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	689a      	ldr	r2, [r3, #8]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d02:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	6899      	ldr	r1, [r3, #8]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	689a      	ldr	r2, [r3, #8]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d24:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	6899      	ldr	r1, [r3, #8]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	430a      	orrs	r2, r1
 8002d36:	609a      	str	r2, [r3, #8]
 8002d38:	e00f      	b.n	8002d5a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	689a      	ldr	r2, [r3, #8]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d48:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d58:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f022 0202 	bic.w	r2, r2, #2
 8002d68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	6899      	ldr	r1, [r3, #8]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	7e1b      	ldrb	r3, [r3, #24]
 8002d74:	005a      	lsls	r2, r3, #1
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d01b      	beq.n	8002dc0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d96:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685a      	ldr	r2, [r3, #4]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002da6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6859      	ldr	r1, [r3, #4]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db2:	3b01      	subs	r3, #1
 8002db4:	035a      	lsls	r2, r3, #13
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	430a      	orrs	r2, r1
 8002dbc:	605a      	str	r2, [r3, #4]
 8002dbe:	e007      	b.n	8002dd0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002dce:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002dde:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	69db      	ldr	r3, [r3, #28]
 8002dea:	3b01      	subs	r3, #1
 8002dec:	051a      	lsls	r2, r3, #20
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689a      	ldr	r2, [r3, #8]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002e04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	6899      	ldr	r1, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002e12:	025a      	lsls	r2, r3, #9
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689a      	ldr	r2, [r3, #8]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6899      	ldr	r1, [r3, #8]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	029a      	lsls	r2, r3, #10
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	609a      	str	r2, [r3, #8]
}
 8002e40:	bf00      	nop
 8002e42:	3714      	adds	r7, #20
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr
 8002e4c:	40012300 	.word	0x40012300
 8002e50:	0f000001 	.word	0x0f000001

08002e54 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr

08002e68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b085      	sub	sp, #20
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f003 0307 	and.w	r3, r3, #7
 8002e76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e78:	4b0c      	ldr	r3, [pc, #48]	; (8002eac <__NVIC_SetPriorityGrouping+0x44>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e7e:	68ba      	ldr	r2, [r7, #8]
 8002e80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e84:	4013      	ands	r3, r2
 8002e86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e9a:	4a04      	ldr	r2, [pc, #16]	; (8002eac <__NVIC_SetPriorityGrouping+0x44>)
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	60d3      	str	r3, [r2, #12]
}
 8002ea0:	bf00      	nop
 8002ea2:	3714      	adds	r7, #20
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr
 8002eac:	e000ed00 	.word	0xe000ed00

08002eb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eb4:	4b04      	ldr	r3, [pc, #16]	; (8002ec8 <__NVIC_GetPriorityGrouping+0x18>)
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	0a1b      	lsrs	r3, r3, #8
 8002eba:	f003 0307 	and.w	r3, r3, #7
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	e000ed00 	.word	0xe000ed00

08002ecc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	db0b      	blt.n	8002ef6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ede:	79fb      	ldrb	r3, [r7, #7]
 8002ee0:	f003 021f 	and.w	r2, r3, #31
 8002ee4:	4907      	ldr	r1, [pc, #28]	; (8002f04 <__NVIC_EnableIRQ+0x38>)
 8002ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eea:	095b      	lsrs	r3, r3, #5
 8002eec:	2001      	movs	r0, #1
 8002eee:	fa00 f202 	lsl.w	r2, r0, r2
 8002ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ef6:	bf00      	nop
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	e000e100 	.word	0xe000e100

08002f08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	4603      	mov	r3, r0
 8002f10:	6039      	str	r1, [r7, #0]
 8002f12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	db0a      	blt.n	8002f32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	b2da      	uxtb	r2, r3
 8002f20:	490c      	ldr	r1, [pc, #48]	; (8002f54 <__NVIC_SetPriority+0x4c>)
 8002f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f26:	0112      	lsls	r2, r2, #4
 8002f28:	b2d2      	uxtb	r2, r2
 8002f2a:	440b      	add	r3, r1
 8002f2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f30:	e00a      	b.n	8002f48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	b2da      	uxtb	r2, r3
 8002f36:	4908      	ldr	r1, [pc, #32]	; (8002f58 <__NVIC_SetPriority+0x50>)
 8002f38:	79fb      	ldrb	r3, [r7, #7]
 8002f3a:	f003 030f 	and.w	r3, r3, #15
 8002f3e:	3b04      	subs	r3, #4
 8002f40:	0112      	lsls	r2, r2, #4
 8002f42:	b2d2      	uxtb	r2, r2
 8002f44:	440b      	add	r3, r1
 8002f46:	761a      	strb	r2, [r3, #24]
}
 8002f48:	bf00      	nop
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	e000e100 	.word	0xe000e100
 8002f58:	e000ed00 	.word	0xe000ed00

08002f5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b089      	sub	sp, #36	; 0x24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f003 0307 	and.w	r3, r3, #7
 8002f6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	f1c3 0307 	rsb	r3, r3, #7
 8002f76:	2b04      	cmp	r3, #4
 8002f78:	bf28      	it	cs
 8002f7a:	2304      	movcs	r3, #4
 8002f7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	3304      	adds	r3, #4
 8002f82:	2b06      	cmp	r3, #6
 8002f84:	d902      	bls.n	8002f8c <NVIC_EncodePriority+0x30>
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	3b03      	subs	r3, #3
 8002f8a:	e000      	b.n	8002f8e <NVIC_EncodePriority+0x32>
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f90:	f04f 32ff 	mov.w	r2, #4294967295
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9a:	43da      	mvns	r2, r3
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	401a      	ands	r2, r3
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fa4:	f04f 31ff 	mov.w	r1, #4294967295
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	fa01 f303 	lsl.w	r3, r1, r3
 8002fae:	43d9      	mvns	r1, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb4:	4313      	orrs	r3, r2
         );
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3724      	adds	r7, #36	; 0x24
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
	...

08002fc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fd4:	d301      	bcc.n	8002fda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e00f      	b.n	8002ffa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fda:	4a0a      	ldr	r2, [pc, #40]	; (8003004 <SysTick_Config+0x40>)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fe2:	210f      	movs	r1, #15
 8002fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe8:	f7ff ff8e 	bl	8002f08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fec:	4b05      	ldr	r3, [pc, #20]	; (8003004 <SysTick_Config+0x40>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ff2:	4b04      	ldr	r3, [pc, #16]	; (8003004 <SysTick_Config+0x40>)
 8002ff4:	2207      	movs	r2, #7
 8002ff6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3708      	adds	r7, #8
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	e000e010 	.word	0xe000e010

08003008 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f7ff ff29 	bl	8002e68 <__NVIC_SetPriorityGrouping>
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800301e:	b580      	push	{r7, lr}
 8003020:	b086      	sub	sp, #24
 8003022:	af00      	add	r7, sp, #0
 8003024:	4603      	mov	r3, r0
 8003026:	60b9      	str	r1, [r7, #8]
 8003028:	607a      	str	r2, [r7, #4]
 800302a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800302c:	2300      	movs	r3, #0
 800302e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003030:	f7ff ff3e 	bl	8002eb0 <__NVIC_GetPriorityGrouping>
 8003034:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	68b9      	ldr	r1, [r7, #8]
 800303a:	6978      	ldr	r0, [r7, #20]
 800303c:	f7ff ff8e 	bl	8002f5c <NVIC_EncodePriority>
 8003040:	4602      	mov	r2, r0
 8003042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003046:	4611      	mov	r1, r2
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff ff5d 	bl	8002f08 <__NVIC_SetPriority>
}
 800304e:	bf00      	nop
 8003050:	3718      	adds	r7, #24
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}

08003056 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003056:	b580      	push	{r7, lr}
 8003058:	b082      	sub	sp, #8
 800305a:	af00      	add	r7, sp, #0
 800305c:	4603      	mov	r3, r0
 800305e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003064:	4618      	mov	r0, r3
 8003066:	f7ff ff31 	bl	8002ecc <__NVIC_EnableIRQ>
}
 800306a:	bf00      	nop
 800306c:	3708      	adds	r7, #8
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b082      	sub	sp, #8
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7ff ffa2 	bl	8002fc4 <SysTick_Config>
 8003080:	4603      	mov	r3, r0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3708      	adds	r7, #8
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}

0800308a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	b084      	sub	sp, #16
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003096:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003098:	f7ff f9fa 	bl	8002490 <HAL_GetTick>
 800309c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d008      	beq.n	80030bc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2280      	movs	r2, #128	; 0x80
 80030ae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e052      	b.n	8003162 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f022 0216 	bic.w	r2, r2, #22
 80030ca:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	695a      	ldr	r2, [r3, #20]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030da:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d103      	bne.n	80030ec <HAL_DMA_Abort+0x62>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d007      	beq.n	80030fc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 0208 	bic.w	r2, r2, #8
 80030fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 0201 	bic.w	r2, r2, #1
 800310a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800310c:	e013      	b.n	8003136 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800310e:	f7ff f9bf 	bl	8002490 <HAL_GetTick>
 8003112:	4602      	mov	r2, r0
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	2b05      	cmp	r3, #5
 800311a:	d90c      	bls.n	8003136 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2220      	movs	r2, #32
 8003120:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2203      	movs	r2, #3
 8003126:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e015      	b.n	8003162 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1e4      	bne.n	800310e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003148:	223f      	movs	r2, #63	; 0x3f
 800314a:	409a      	lsls	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800316a:	b480      	push	{r7}
 800316c:	b083      	sub	sp, #12
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d004      	beq.n	8003188 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2280      	movs	r2, #128	; 0x80
 8003182:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e00c      	b.n	80031a2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2205      	movs	r2, #5
 800318c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 0201 	bic.w	r2, r2, #1
 800319e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
	...

080031b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b089      	sub	sp, #36	; 0x24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031be:	2300      	movs	r3, #0
 80031c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031c2:	2300      	movs	r3, #0
 80031c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031c6:	2300      	movs	r3, #0
 80031c8:	61fb      	str	r3, [r7, #28]
 80031ca:	e165      	b.n	8003498 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031cc:	2201      	movs	r2, #1
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	697a      	ldr	r2, [r7, #20]
 80031dc:	4013      	ands	r3, r2
 80031de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	f040 8154 	bne.w	8003492 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f003 0303 	and.w	r3, r3, #3
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d005      	beq.n	8003202 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d130      	bne.n	8003264 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	005b      	lsls	r3, r3, #1
 800320c:	2203      	movs	r2, #3
 800320e:	fa02 f303 	lsl.w	r3, r2, r3
 8003212:	43db      	mvns	r3, r3
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	4013      	ands	r3, r2
 8003218:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	68da      	ldr	r2, [r3, #12]
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	fa02 f303 	lsl.w	r3, r2, r3
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	4313      	orrs	r3, r2
 800322a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003238:	2201      	movs	r2, #1
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	fa02 f303 	lsl.w	r3, r2, r3
 8003240:	43db      	mvns	r3, r3
 8003242:	69ba      	ldr	r2, [r7, #24]
 8003244:	4013      	ands	r3, r2
 8003246:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	091b      	lsrs	r3, r3, #4
 800324e:	f003 0201 	and.w	r2, r3, #1
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	4313      	orrs	r3, r2
 800325c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f003 0303 	and.w	r3, r3, #3
 800326c:	2b03      	cmp	r3, #3
 800326e:	d017      	beq.n	80032a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	2203      	movs	r2, #3
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	43db      	mvns	r3, r3
 8003282:	69ba      	ldr	r2, [r7, #24]
 8003284:	4013      	ands	r3, r2
 8003286:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	689a      	ldr	r2, [r3, #8]
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	4313      	orrs	r3, r2
 8003298:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f003 0303 	and.w	r3, r3, #3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d123      	bne.n	80032f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	08da      	lsrs	r2, r3, #3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	3208      	adds	r2, #8
 80032b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	f003 0307 	and.w	r3, r3, #7
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	220f      	movs	r2, #15
 80032c4:	fa02 f303 	lsl.w	r3, r2, r3
 80032c8:	43db      	mvns	r3, r3
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	4013      	ands	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	691a      	ldr	r2, [r3, #16]
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	f003 0307 	and.w	r3, r3, #7
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	08da      	lsrs	r2, r3, #3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	3208      	adds	r2, #8
 80032ee:	69b9      	ldr	r1, [r7, #24]
 80032f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	2203      	movs	r2, #3
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	43db      	mvns	r3, r3
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4013      	ands	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f003 0203 	and.w	r2, r3, #3
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	4313      	orrs	r3, r2
 8003320:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 80ae 	beq.w	8003492 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	4b5d      	ldr	r3, [pc, #372]	; (80034b0 <HAL_GPIO_Init+0x300>)
 800333c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333e:	4a5c      	ldr	r2, [pc, #368]	; (80034b0 <HAL_GPIO_Init+0x300>)
 8003340:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003344:	6453      	str	r3, [r2, #68]	; 0x44
 8003346:	4b5a      	ldr	r3, [pc, #360]	; (80034b0 <HAL_GPIO_Init+0x300>)
 8003348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003352:	4a58      	ldr	r2, [pc, #352]	; (80034b4 <HAL_GPIO_Init+0x304>)
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	089b      	lsrs	r3, r3, #2
 8003358:	3302      	adds	r3, #2
 800335a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800335e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	f003 0303 	and.w	r3, r3, #3
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	220f      	movs	r2, #15
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	43db      	mvns	r3, r3
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	4013      	ands	r3, r2
 8003374:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a4f      	ldr	r2, [pc, #316]	; (80034b8 <HAL_GPIO_Init+0x308>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d025      	beq.n	80033ca <HAL_GPIO_Init+0x21a>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a4e      	ldr	r2, [pc, #312]	; (80034bc <HAL_GPIO_Init+0x30c>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d01f      	beq.n	80033c6 <HAL_GPIO_Init+0x216>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a4d      	ldr	r2, [pc, #308]	; (80034c0 <HAL_GPIO_Init+0x310>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d019      	beq.n	80033c2 <HAL_GPIO_Init+0x212>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a4c      	ldr	r2, [pc, #304]	; (80034c4 <HAL_GPIO_Init+0x314>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d013      	beq.n	80033be <HAL_GPIO_Init+0x20e>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a4b      	ldr	r2, [pc, #300]	; (80034c8 <HAL_GPIO_Init+0x318>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d00d      	beq.n	80033ba <HAL_GPIO_Init+0x20a>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a4a      	ldr	r2, [pc, #296]	; (80034cc <HAL_GPIO_Init+0x31c>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d007      	beq.n	80033b6 <HAL_GPIO_Init+0x206>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a49      	ldr	r2, [pc, #292]	; (80034d0 <HAL_GPIO_Init+0x320>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d101      	bne.n	80033b2 <HAL_GPIO_Init+0x202>
 80033ae:	2306      	movs	r3, #6
 80033b0:	e00c      	b.n	80033cc <HAL_GPIO_Init+0x21c>
 80033b2:	2307      	movs	r3, #7
 80033b4:	e00a      	b.n	80033cc <HAL_GPIO_Init+0x21c>
 80033b6:	2305      	movs	r3, #5
 80033b8:	e008      	b.n	80033cc <HAL_GPIO_Init+0x21c>
 80033ba:	2304      	movs	r3, #4
 80033bc:	e006      	b.n	80033cc <HAL_GPIO_Init+0x21c>
 80033be:	2303      	movs	r3, #3
 80033c0:	e004      	b.n	80033cc <HAL_GPIO_Init+0x21c>
 80033c2:	2302      	movs	r3, #2
 80033c4:	e002      	b.n	80033cc <HAL_GPIO_Init+0x21c>
 80033c6:	2301      	movs	r3, #1
 80033c8:	e000      	b.n	80033cc <HAL_GPIO_Init+0x21c>
 80033ca:	2300      	movs	r3, #0
 80033cc:	69fa      	ldr	r2, [r7, #28]
 80033ce:	f002 0203 	and.w	r2, r2, #3
 80033d2:	0092      	lsls	r2, r2, #2
 80033d4:	4093      	lsls	r3, r2
 80033d6:	69ba      	ldr	r2, [r7, #24]
 80033d8:	4313      	orrs	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033dc:	4935      	ldr	r1, [pc, #212]	; (80034b4 <HAL_GPIO_Init+0x304>)
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	089b      	lsrs	r3, r3, #2
 80033e2:	3302      	adds	r3, #2
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033ea:	4b3a      	ldr	r3, [pc, #232]	; (80034d4 <HAL_GPIO_Init+0x324>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	43db      	mvns	r3, r3
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	4013      	ands	r3, r2
 80033f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d003      	beq.n	800340e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	4313      	orrs	r3, r2
 800340c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800340e:	4a31      	ldr	r2, [pc, #196]	; (80034d4 <HAL_GPIO_Init+0x324>)
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003414:	4b2f      	ldr	r3, [pc, #188]	; (80034d4 <HAL_GPIO_Init+0x324>)
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	43db      	mvns	r3, r3
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4013      	ands	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d003      	beq.n	8003438 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	4313      	orrs	r3, r2
 8003436:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003438:	4a26      	ldr	r2, [pc, #152]	; (80034d4 <HAL_GPIO_Init+0x324>)
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800343e:	4b25      	ldr	r3, [pc, #148]	; (80034d4 <HAL_GPIO_Init+0x324>)
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	43db      	mvns	r3, r3
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	4013      	ands	r3, r2
 800344c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d003      	beq.n	8003462 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800345a:	69ba      	ldr	r2, [r7, #24]
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	4313      	orrs	r3, r2
 8003460:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003462:	4a1c      	ldr	r2, [pc, #112]	; (80034d4 <HAL_GPIO_Init+0x324>)
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003468:	4b1a      	ldr	r3, [pc, #104]	; (80034d4 <HAL_GPIO_Init+0x324>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	43db      	mvns	r3, r3
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	4013      	ands	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d003      	beq.n	800348c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	4313      	orrs	r3, r2
 800348a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800348c:	4a11      	ldr	r2, [pc, #68]	; (80034d4 <HAL_GPIO_Init+0x324>)
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	3301      	adds	r3, #1
 8003496:	61fb      	str	r3, [r7, #28]
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	2b0f      	cmp	r3, #15
 800349c:	f67f ae96 	bls.w	80031cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034a0:	bf00      	nop
 80034a2:	bf00      	nop
 80034a4:	3724      	adds	r7, #36	; 0x24
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	40023800 	.word	0x40023800
 80034b4:	40013800 	.word	0x40013800
 80034b8:	40020000 	.word	0x40020000
 80034bc:	40020400 	.word	0x40020400
 80034c0:	40020800 	.word	0x40020800
 80034c4:	40020c00 	.word	0x40020c00
 80034c8:	40021000 	.word	0x40021000
 80034cc:	40021400 	.word	0x40021400
 80034d0:	40021800 	.word	0x40021800
 80034d4:	40013c00 	.word	0x40013c00

080034d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	807b      	strh	r3, [r7, #2]
 80034e4:	4613      	mov	r3, r2
 80034e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034e8:	787b      	ldrb	r3, [r7, #1]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ee:	887a      	ldrh	r2, [r7, #2]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034f4:	e003      	b.n	80034fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034f6:	887b      	ldrh	r3, [r7, #2]
 80034f8:	041a      	lsls	r2, r3, #16
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	619a      	str	r2, [r3, #24]
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr

0800350a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800350a:	b480      	push	{r7}
 800350c:	b085      	sub	sp, #20
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
 8003512:	460b      	mov	r3, r1
 8003514:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800351c:	887a      	ldrh	r2, [r7, #2]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	4013      	ands	r3, r2
 8003522:	041a      	lsls	r2, r3, #16
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	43d9      	mvns	r1, r3
 8003528:	887b      	ldrh	r3, [r7, #2]
 800352a:	400b      	ands	r3, r1
 800352c:	431a      	orrs	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	619a      	str	r2, [r3, #24]
}
 8003532:	bf00      	nop
 8003534:	3714      	adds	r7, #20
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
	...

08003540 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e12b      	b.n	80037aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d106      	bne.n	800356c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7fe fd8c 	bl	8002084 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2224      	movs	r2, #36	; 0x24
 8003570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f022 0201 	bic.w	r2, r2, #1
 8003582:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003592:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035a4:	f000 fe38 	bl	8004218 <HAL_RCC_GetPCLK1Freq>
 80035a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	4a81      	ldr	r2, [pc, #516]	; (80037b4 <HAL_I2C_Init+0x274>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d807      	bhi.n	80035c4 <HAL_I2C_Init+0x84>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	4a80      	ldr	r2, [pc, #512]	; (80037b8 <HAL_I2C_Init+0x278>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	bf94      	ite	ls
 80035bc:	2301      	movls	r3, #1
 80035be:	2300      	movhi	r3, #0
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	e006      	b.n	80035d2 <HAL_I2C_Init+0x92>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4a7d      	ldr	r2, [pc, #500]	; (80037bc <HAL_I2C_Init+0x27c>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	bf94      	ite	ls
 80035cc:	2301      	movls	r3, #1
 80035ce:	2300      	movhi	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e0e7      	b.n	80037aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	4a78      	ldr	r2, [pc, #480]	; (80037c0 <HAL_I2C_Init+0x280>)
 80035de:	fba2 2303 	umull	r2, r3, r2, r3
 80035e2:	0c9b      	lsrs	r3, r3, #18
 80035e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	6a1b      	ldr	r3, [r3, #32]
 8003600:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	4a6a      	ldr	r2, [pc, #424]	; (80037b4 <HAL_I2C_Init+0x274>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d802      	bhi.n	8003614 <HAL_I2C_Init+0xd4>
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	3301      	adds	r3, #1
 8003612:	e009      	b.n	8003628 <HAL_I2C_Init+0xe8>
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800361a:	fb02 f303 	mul.w	r3, r2, r3
 800361e:	4a69      	ldr	r2, [pc, #420]	; (80037c4 <HAL_I2C_Init+0x284>)
 8003620:	fba2 2303 	umull	r2, r3, r2, r3
 8003624:	099b      	lsrs	r3, r3, #6
 8003626:	3301      	adds	r3, #1
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	6812      	ldr	r2, [r2, #0]
 800362c:	430b      	orrs	r3, r1
 800362e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	69db      	ldr	r3, [r3, #28]
 8003636:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800363a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	495c      	ldr	r1, [pc, #368]	; (80037b4 <HAL_I2C_Init+0x274>)
 8003644:	428b      	cmp	r3, r1
 8003646:	d819      	bhi.n	800367c <HAL_I2C_Init+0x13c>
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	1e59      	subs	r1, r3, #1
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	fbb1 f3f3 	udiv	r3, r1, r3
 8003656:	1c59      	adds	r1, r3, #1
 8003658:	f640 73fc 	movw	r3, #4092	; 0xffc
 800365c:	400b      	ands	r3, r1
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00a      	beq.n	8003678 <HAL_I2C_Init+0x138>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	1e59      	subs	r1, r3, #1
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	005b      	lsls	r3, r3, #1
 800366c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003670:	3301      	adds	r3, #1
 8003672:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003676:	e051      	b.n	800371c <HAL_I2C_Init+0x1dc>
 8003678:	2304      	movs	r3, #4
 800367a:	e04f      	b.n	800371c <HAL_I2C_Init+0x1dc>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d111      	bne.n	80036a8 <HAL_I2C_Init+0x168>
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	1e58      	subs	r0, r3, #1
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6859      	ldr	r1, [r3, #4]
 800368c:	460b      	mov	r3, r1
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	440b      	add	r3, r1
 8003692:	fbb0 f3f3 	udiv	r3, r0, r3
 8003696:	3301      	adds	r3, #1
 8003698:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800369c:	2b00      	cmp	r3, #0
 800369e:	bf0c      	ite	eq
 80036a0:	2301      	moveq	r3, #1
 80036a2:	2300      	movne	r3, #0
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	e012      	b.n	80036ce <HAL_I2C_Init+0x18e>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	1e58      	subs	r0, r3, #1
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6859      	ldr	r1, [r3, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	440b      	add	r3, r1
 80036b6:	0099      	lsls	r1, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80036be:	3301      	adds	r3, #1
 80036c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	bf0c      	ite	eq
 80036c8:	2301      	moveq	r3, #1
 80036ca:	2300      	movne	r3, #0
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d001      	beq.n	80036d6 <HAL_I2C_Init+0x196>
 80036d2:	2301      	movs	r3, #1
 80036d4:	e022      	b.n	800371c <HAL_I2C_Init+0x1dc>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10e      	bne.n	80036fc <HAL_I2C_Init+0x1bc>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	1e58      	subs	r0, r3, #1
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6859      	ldr	r1, [r3, #4]
 80036e6:	460b      	mov	r3, r1
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	440b      	add	r3, r1
 80036ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80036f0:	3301      	adds	r3, #1
 80036f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036fa:	e00f      	b.n	800371c <HAL_I2C_Init+0x1dc>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	1e58      	subs	r0, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6859      	ldr	r1, [r3, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	440b      	add	r3, r1
 800370a:	0099      	lsls	r1, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003712:	3301      	adds	r3, #1
 8003714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003718:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800371c:	6879      	ldr	r1, [r7, #4]
 800371e:	6809      	ldr	r1, [r1, #0]
 8003720:	4313      	orrs	r3, r2
 8003722:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69da      	ldr	r2, [r3, #28]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a1b      	ldr	r3, [r3, #32]
 8003736:	431a      	orrs	r2, r3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	430a      	orrs	r2, r1
 800373e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800374a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	6911      	ldr	r1, [r2, #16]
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	68d2      	ldr	r2, [r2, #12]
 8003756:	4311      	orrs	r1, r2
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6812      	ldr	r2, [r2, #0]
 800375c:	430b      	orrs	r3, r1
 800375e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	695a      	ldr	r2, [r3, #20]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	699b      	ldr	r3, [r3, #24]
 8003772:	431a      	orrs	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	430a      	orrs	r2, r1
 800377a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f042 0201 	orr.w	r2, r2, #1
 800378a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2220      	movs	r2, #32
 8003796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	000186a0 	.word	0x000186a0
 80037b8:	001e847f 	.word	0x001e847f
 80037bc:	003d08ff 	.word	0x003d08ff
 80037c0:	431bde83 	.word	0x431bde83
 80037c4:	10624dd3 	.word	0x10624dd3

080037c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b088      	sub	sp, #32
 80037cc:	af02      	add	r7, sp, #8
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	607a      	str	r2, [r7, #4]
 80037d2:	461a      	mov	r2, r3
 80037d4:	460b      	mov	r3, r1
 80037d6:	817b      	strh	r3, [r7, #10]
 80037d8:	4613      	mov	r3, r2
 80037da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037dc:	f7fe fe58 	bl	8002490 <HAL_GetTick>
 80037e0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b20      	cmp	r3, #32
 80037ec:	f040 80e0 	bne.w	80039b0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	2319      	movs	r3, #25
 80037f6:	2201      	movs	r2, #1
 80037f8:	4970      	ldr	r1, [pc, #448]	; (80039bc <HAL_I2C_Master_Transmit+0x1f4>)
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f000 fa92 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003806:	2302      	movs	r3, #2
 8003808:	e0d3      	b.n	80039b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003810:	2b01      	cmp	r3, #1
 8003812:	d101      	bne.n	8003818 <HAL_I2C_Master_Transmit+0x50>
 8003814:	2302      	movs	r3, #2
 8003816:	e0cc      	b.n	80039b2 <HAL_I2C_Master_Transmit+0x1ea>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	2b01      	cmp	r3, #1
 800382c:	d007      	beq.n	800383e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f042 0201 	orr.w	r2, r2, #1
 800383c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800384c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2221      	movs	r2, #33	; 0x21
 8003852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2210      	movs	r2, #16
 800385a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	893a      	ldrh	r2, [r7, #8]
 800386e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003874:	b29a      	uxth	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	4a50      	ldr	r2, [pc, #320]	; (80039c0 <HAL_I2C_Master_Transmit+0x1f8>)
 800387e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003880:	8979      	ldrh	r1, [r7, #10]
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	6a3a      	ldr	r2, [r7, #32]
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f000 f9ca 	bl	8003c20 <I2C_MasterRequestWrite>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e08d      	b.n	80039b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003896:	2300      	movs	r3, #0
 8003898:	613b      	str	r3, [r7, #16]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	695b      	ldr	r3, [r3, #20]
 80038a0:	613b      	str	r3, [r7, #16]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	613b      	str	r3, [r7, #16]
 80038aa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80038ac:	e066      	b.n	800397c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	6a39      	ldr	r1, [r7, #32]
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 fb0c 	bl	8003ed0 <I2C_WaitOnTXEFlagUntilTimeout>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d00d      	beq.n	80038da <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d107      	bne.n	80038d6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e06b      	b.n	80039b2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038de:	781a      	ldrb	r2, [r3, #0]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ea:	1c5a      	adds	r2, r3, #1
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	3b01      	subs	r3, #1
 80038f8:	b29a      	uxth	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003902:	3b01      	subs	r3, #1
 8003904:	b29a      	uxth	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b04      	cmp	r3, #4
 8003916:	d11b      	bne.n	8003950 <HAL_I2C_Master_Transmit+0x188>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800391c:	2b00      	cmp	r3, #0
 800391e:	d017      	beq.n	8003950 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003924:	781a      	ldrb	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003930:	1c5a      	adds	r2, r3, #1
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800393a:	b29b      	uxth	r3, r3
 800393c:	3b01      	subs	r3, #1
 800393e:	b29a      	uxth	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003948:	3b01      	subs	r3, #1
 800394a:	b29a      	uxth	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003950:	697a      	ldr	r2, [r7, #20]
 8003952:	6a39      	ldr	r1, [r7, #32]
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f000 fafc 	bl	8003f52 <I2C_WaitOnBTFFlagUntilTimeout>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d00d      	beq.n	800397c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003964:	2b04      	cmp	r3, #4
 8003966:	d107      	bne.n	8003978 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003976:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e01a      	b.n	80039b2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003980:	2b00      	cmp	r3, #0
 8003982:	d194      	bne.n	80038ae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003992:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2220      	movs	r2, #32
 8003998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80039ac:	2300      	movs	r3, #0
 80039ae:	e000      	b.n	80039b2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80039b0:	2302      	movs	r3, #2
  }
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3718      	adds	r7, #24
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	00100002 	.word	0x00100002
 80039c0:	ffff0000 	.word	0xffff0000

080039c4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b08a      	sub	sp, #40	; 0x28
 80039c8:	af02      	add	r7, sp, #8
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	607a      	str	r2, [r7, #4]
 80039ce:	603b      	str	r3, [r7, #0]
 80039d0:	460b      	mov	r3, r1
 80039d2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80039d4:	f7fe fd5c 	bl	8002490 <HAL_GetTick>
 80039d8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80039da:	2301      	movs	r3, #1
 80039dc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	2b20      	cmp	r3, #32
 80039e8:	f040 8111 	bne.w	8003c0e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	9300      	str	r3, [sp, #0]
 80039f0:	2319      	movs	r3, #25
 80039f2:	2201      	movs	r2, #1
 80039f4:	4988      	ldr	r1, [pc, #544]	; (8003c18 <HAL_I2C_IsDeviceReady+0x254>)
 80039f6:	68f8      	ldr	r0, [r7, #12]
 80039f8:	f000 f994 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d001      	beq.n	8003a06 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003a02:	2302      	movs	r3, #2
 8003a04:	e104      	b.n	8003c10 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d101      	bne.n	8003a14 <HAL_I2C_IsDeviceReady+0x50>
 8003a10:	2302      	movs	r3, #2
 8003a12:	e0fd      	b.n	8003c10 <HAL_I2C_IsDeviceReady+0x24c>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d007      	beq.n	8003a3a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f042 0201 	orr.w	r2, r2, #1
 8003a38:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a48:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2224      	movs	r2, #36	; 0x24
 8003a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	4a70      	ldr	r2, [pc, #448]	; (8003c1c <HAL_I2C_IsDeviceReady+0x258>)
 8003a5c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a6c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	9300      	str	r3, [sp, #0]
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a7a:	68f8      	ldr	r0, [r7, #12]
 8003a7c:	f000 f952 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00d      	beq.n	8003aa2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a94:	d103      	bne.n	8003a9e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a9c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e0b6      	b.n	8003c10 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003aa2:	897b      	ldrh	r3, [r7, #10]
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003ab0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003ab2:	f7fe fced 	bl	8002490 <HAL_GetTick>
 8003ab6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	bf0c      	ite	eq
 8003ac6:	2301      	moveq	r3, #1
 8003ac8:	2300      	movne	r3, #0
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	695b      	ldr	r3, [r3, #20]
 8003ad4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003adc:	bf0c      	ite	eq
 8003ade:	2301      	moveq	r3, #1
 8003ae0:	2300      	movne	r3, #0
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003ae6:	e025      	b.n	8003b34 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003ae8:	f7fe fcd2 	bl	8002490 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	683a      	ldr	r2, [r7, #0]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d302      	bcc.n	8003afe <HAL_I2C_IsDeviceReady+0x13a>
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d103      	bne.n	8003b06 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	22a0      	movs	r2, #160	; 0xa0
 8003b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	f003 0302 	and.w	r3, r3, #2
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	bf0c      	ite	eq
 8003b14:	2301      	moveq	r3, #1
 8003b16:	2300      	movne	r3, #0
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b2a:	bf0c      	ite	eq
 8003b2c:	2301      	moveq	r3, #1
 8003b2e:	2300      	movne	r3, #0
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	2ba0      	cmp	r3, #160	; 0xa0
 8003b3e:	d005      	beq.n	8003b4c <HAL_I2C_IsDeviceReady+0x188>
 8003b40:	7dfb      	ldrb	r3, [r7, #23]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d102      	bne.n	8003b4c <HAL_I2C_IsDeviceReady+0x188>
 8003b46:	7dbb      	ldrb	r3, [r7, #22]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0cd      	beq.n	8003ae8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	f003 0302 	and.w	r3, r3, #2
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d129      	bne.n	8003bb6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b70:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b72:	2300      	movs	r3, #0
 8003b74:	613b      	str	r3, [r7, #16]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	695b      	ldr	r3, [r3, #20]
 8003b7c:	613b      	str	r3, [r7, #16]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	613b      	str	r3, [r7, #16]
 8003b86:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	9300      	str	r3, [sp, #0]
 8003b8c:	2319      	movs	r3, #25
 8003b8e:	2201      	movs	r2, #1
 8003b90:	4921      	ldr	r1, [pc, #132]	; (8003c18 <HAL_I2C_IsDeviceReady+0x254>)
 8003b92:	68f8      	ldr	r0, [r7, #12]
 8003b94:	f000 f8c6 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d001      	beq.n	8003ba2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e036      	b.n	8003c10 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2220      	movs	r2, #32
 8003ba6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	e02c      	b.n	8003c10 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bc4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003bce:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	9300      	str	r3, [sp, #0]
 8003bd4:	2319      	movs	r3, #25
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	490f      	ldr	r1, [pc, #60]	; (8003c18 <HAL_I2C_IsDeviceReady+0x254>)
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	f000 f8a2 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d001      	beq.n	8003bea <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e012      	b.n	8003c10 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	3301      	adds	r3, #1
 8003bee:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003bf0:	69ba      	ldr	r2, [r7, #24]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	f4ff af32 	bcc.w	8003a5e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2220      	movs	r2, #32
 8003bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2200      	movs	r2, #0
 8003c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e000      	b.n	8003c10 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003c0e:	2302      	movs	r3, #2
  }
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3720      	adds	r7, #32
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	00100002 	.word	0x00100002
 8003c1c:	ffff0000 	.word	0xffff0000

08003c20 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b088      	sub	sp, #32
 8003c24:	af02      	add	r7, sp, #8
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	607a      	str	r2, [r7, #4]
 8003c2a:	603b      	str	r3, [r7, #0]
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c34:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	2b08      	cmp	r3, #8
 8003c3a:	d006      	beq.n	8003c4a <I2C_MasterRequestWrite+0x2a>
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d003      	beq.n	8003c4a <I2C_MasterRequestWrite+0x2a>
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003c48:	d108      	bne.n	8003c5c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c58:	601a      	str	r2, [r3, #0]
 8003c5a:	e00b      	b.n	8003c74 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c60:	2b12      	cmp	r3, #18
 8003c62:	d107      	bne.n	8003c74 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c72:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	9300      	str	r3, [sp, #0]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f000 f84f 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00d      	beq.n	8003ca8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c9a:	d103      	bne.n	8003ca4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ca2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e035      	b.n	8003d14 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003cb0:	d108      	bne.n	8003cc4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003cb2:	897b      	ldrh	r3, [r7, #10]
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003cc0:	611a      	str	r2, [r3, #16]
 8003cc2:	e01b      	b.n	8003cfc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003cc4:	897b      	ldrh	r3, [r7, #10]
 8003cc6:	11db      	asrs	r3, r3, #7
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	f003 0306 	and.w	r3, r3, #6
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	f063 030f 	orn	r3, r3, #15
 8003cd4:	b2da      	uxtb	r2, r3
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	490e      	ldr	r1, [pc, #56]	; (8003d1c <I2C_MasterRequestWrite+0xfc>)
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f000 f875 	bl	8003dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e010      	b.n	8003d14 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003cf2:	897b      	ldrh	r3, [r7, #10]
 8003cf4:	b2da      	uxtb	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	4907      	ldr	r1, [pc, #28]	; (8003d20 <I2C_MasterRequestWrite+0x100>)
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	f000 f865 	bl	8003dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d001      	beq.n	8003d12 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e000      	b.n	8003d14 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3718      	adds	r7, #24
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	00010008 	.word	0x00010008
 8003d20:	00010002 	.word	0x00010002

08003d24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b084      	sub	sp, #16
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	603b      	str	r3, [r7, #0]
 8003d30:	4613      	mov	r3, r2
 8003d32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d34:	e025      	b.n	8003d82 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d3c:	d021      	beq.n	8003d82 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d3e:	f7fe fba7 	bl	8002490 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	683a      	ldr	r2, [r7, #0]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d302      	bcc.n	8003d54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d116      	bne.n	8003d82 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2220      	movs	r2, #32
 8003d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	f043 0220 	orr.w	r2, r3, #32
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e023      	b.n	8003dca <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	0c1b      	lsrs	r3, r3, #16
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d10d      	bne.n	8003da8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	43da      	mvns	r2, r3
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	4013      	ands	r3, r2
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	bf0c      	ite	eq
 8003d9e:	2301      	moveq	r3, #1
 8003da0:	2300      	movne	r3, #0
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	461a      	mov	r2, r3
 8003da6:	e00c      	b.n	8003dc2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	43da      	mvns	r2, r3
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	4013      	ands	r3, r2
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	bf0c      	ite	eq
 8003dba:	2301      	moveq	r3, #1
 8003dbc:	2300      	movne	r3, #0
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	79fb      	ldrb	r3, [r7, #7]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d0b6      	beq.n	8003d36 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3710      	adds	r7, #16
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003dd2:	b580      	push	{r7, lr}
 8003dd4:	b084      	sub	sp, #16
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	60f8      	str	r0, [r7, #12]
 8003dda:	60b9      	str	r1, [r7, #8]
 8003ddc:	607a      	str	r2, [r7, #4]
 8003dde:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003de0:	e051      	b.n	8003e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003df0:	d123      	bne.n	8003e3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e00:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e0a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2220      	movs	r2, #32
 8003e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e26:	f043 0204 	orr.w	r2, r3, #4
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e046      	b.n	8003ec8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e40:	d021      	beq.n	8003e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e42:	f7fe fb25 	bl	8002490 <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d302      	bcc.n	8003e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d116      	bne.n	8003e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2220      	movs	r2, #32
 8003e62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e72:	f043 0220 	orr.w	r2, r3, #32
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e020      	b.n	8003ec8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	0c1b      	lsrs	r3, r3, #16
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d10c      	bne.n	8003eaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	43da      	mvns	r2, r3
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	bf14      	ite	ne
 8003ea2:	2301      	movne	r3, #1
 8003ea4:	2300      	moveq	r3, #0
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	e00b      	b.n	8003ec2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	43da      	mvns	r2, r3
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	bf14      	ite	ne
 8003ebc:	2301      	movne	r3, #1
 8003ebe:	2300      	moveq	r3, #0
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d18d      	bne.n	8003de2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003edc:	e02d      	b.n	8003f3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 f878 	bl	8003fd4 <I2C_IsAcknowledgeFailed>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e02d      	b.n	8003f4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef4:	d021      	beq.n	8003f3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef6:	f7fe facb 	bl	8002490 <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	68ba      	ldr	r2, [r7, #8]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d302      	bcc.n	8003f0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d116      	bne.n	8003f3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2220      	movs	r2, #32
 8003f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f26:	f043 0220 	orr.w	r2, r3, #32
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e007      	b.n	8003f4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	695b      	ldr	r3, [r3, #20]
 8003f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f44:	2b80      	cmp	r3, #128	; 0x80
 8003f46:	d1ca      	bne.n	8003ede <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}

08003f52 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f52:	b580      	push	{r7, lr}
 8003f54:	b084      	sub	sp, #16
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	60f8      	str	r0, [r7, #12]
 8003f5a:	60b9      	str	r1, [r7, #8]
 8003f5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f5e:	e02d      	b.n	8003fbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f000 f837 	bl	8003fd4 <I2C_IsAcknowledgeFailed>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d001      	beq.n	8003f70 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e02d      	b.n	8003fcc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f76:	d021      	beq.n	8003fbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f78:	f7fe fa8a 	bl	8002490 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d302      	bcc.n	8003f8e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d116      	bne.n	8003fbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2220      	movs	r2, #32
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa8:	f043 0220 	orr.w	r2, r3, #32
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e007      	b.n	8003fcc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	f003 0304 	and.w	r3, r3, #4
 8003fc6:	2b04      	cmp	r3, #4
 8003fc8:	d1ca      	bne.n	8003f60 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3710      	adds	r7, #16
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fe6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fea:	d11b      	bne.n	8004024 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ff4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2220      	movs	r2, #32
 8004000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004010:	f043 0204 	orr.w	r2, r3, #4
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e000      	b.n	8004026 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	370c      	adds	r7, #12
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
	...

08004034 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d101      	bne.n	8004048 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e0cc      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004048:	4b68      	ldr	r3, [pc, #416]	; (80041ec <HAL_RCC_ClockConfig+0x1b8>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 030f 	and.w	r3, r3, #15
 8004050:	683a      	ldr	r2, [r7, #0]
 8004052:	429a      	cmp	r2, r3
 8004054:	d90c      	bls.n	8004070 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004056:	4b65      	ldr	r3, [pc, #404]	; (80041ec <HAL_RCC_ClockConfig+0x1b8>)
 8004058:	683a      	ldr	r2, [r7, #0]
 800405a:	b2d2      	uxtb	r2, r2
 800405c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800405e:	4b63      	ldr	r3, [pc, #396]	; (80041ec <HAL_RCC_ClockConfig+0x1b8>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 030f 	and.w	r3, r3, #15
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	429a      	cmp	r2, r3
 800406a:	d001      	beq.n	8004070 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e0b8      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0302 	and.w	r3, r3, #2
 8004078:	2b00      	cmp	r3, #0
 800407a:	d020      	beq.n	80040be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0304 	and.w	r3, r3, #4
 8004084:	2b00      	cmp	r3, #0
 8004086:	d005      	beq.n	8004094 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004088:	4b59      	ldr	r3, [pc, #356]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	4a58      	ldr	r2, [pc, #352]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 800408e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004092:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0308 	and.w	r3, r3, #8
 800409c:	2b00      	cmp	r3, #0
 800409e:	d005      	beq.n	80040ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040a0:	4b53      	ldr	r3, [pc, #332]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	4a52      	ldr	r2, [pc, #328]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80040aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040ac:	4b50      	ldr	r3, [pc, #320]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	494d      	ldr	r1, [pc, #308]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040ba:	4313      	orrs	r3, r2
 80040bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d044      	beq.n	8004154 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d107      	bne.n	80040e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040d2:	4b47      	ldr	r3, [pc, #284]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d119      	bne.n	8004112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e07f      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d003      	beq.n	80040f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040ee:	2b03      	cmp	r3, #3
 80040f0:	d107      	bne.n	8004102 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040f2:	4b3f      	ldr	r3, [pc, #252]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d109      	bne.n	8004112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e06f      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004102:	4b3b      	ldr	r3, [pc, #236]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e067      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004112:	4b37      	ldr	r3, [pc, #220]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f023 0203 	bic.w	r2, r3, #3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	4934      	ldr	r1, [pc, #208]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004120:	4313      	orrs	r3, r2
 8004122:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004124:	f7fe f9b4 	bl	8002490 <HAL_GetTick>
 8004128:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800412a:	e00a      	b.n	8004142 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800412c:	f7fe f9b0 	bl	8002490 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	f241 3288 	movw	r2, #5000	; 0x1388
 800413a:	4293      	cmp	r3, r2
 800413c:	d901      	bls.n	8004142 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e04f      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004142:	4b2b      	ldr	r3, [pc, #172]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f003 020c 	and.w	r2, r3, #12
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	429a      	cmp	r2, r3
 8004152:	d1eb      	bne.n	800412c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004154:	4b25      	ldr	r3, [pc, #148]	; (80041ec <HAL_RCC_ClockConfig+0x1b8>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 030f 	and.w	r3, r3, #15
 800415c:	683a      	ldr	r2, [r7, #0]
 800415e:	429a      	cmp	r2, r3
 8004160:	d20c      	bcs.n	800417c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004162:	4b22      	ldr	r3, [pc, #136]	; (80041ec <HAL_RCC_ClockConfig+0x1b8>)
 8004164:	683a      	ldr	r2, [r7, #0]
 8004166:	b2d2      	uxtb	r2, r2
 8004168:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800416a:	4b20      	ldr	r3, [pc, #128]	; (80041ec <HAL_RCC_ClockConfig+0x1b8>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 030f 	and.w	r3, r3, #15
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	429a      	cmp	r2, r3
 8004176:	d001      	beq.n	800417c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e032      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	2b00      	cmp	r3, #0
 8004186:	d008      	beq.n	800419a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004188:	4b19      	ldr	r3, [pc, #100]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	4916      	ldr	r1, [pc, #88]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004196:	4313      	orrs	r3, r2
 8004198:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0308 	and.w	r3, r3, #8
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d009      	beq.n	80041ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041a6:	4b12      	ldr	r3, [pc, #72]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	00db      	lsls	r3, r3, #3
 80041b4:	490e      	ldr	r1, [pc, #56]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041ba:	f000 f855 	bl	8004268 <HAL_RCC_GetSysClockFreq>
 80041be:	4602      	mov	r2, r0
 80041c0:	4b0b      	ldr	r3, [pc, #44]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	091b      	lsrs	r3, r3, #4
 80041c6:	f003 030f 	and.w	r3, r3, #15
 80041ca:	490a      	ldr	r1, [pc, #40]	; (80041f4 <HAL_RCC_ClockConfig+0x1c0>)
 80041cc:	5ccb      	ldrb	r3, [r1, r3]
 80041ce:	fa22 f303 	lsr.w	r3, r2, r3
 80041d2:	4a09      	ldr	r2, [pc, #36]	; (80041f8 <HAL_RCC_ClockConfig+0x1c4>)
 80041d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80041d6:	4b09      	ldr	r3, [pc, #36]	; (80041fc <HAL_RCC_ClockConfig+0x1c8>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4618      	mov	r0, r3
 80041dc:	f7fe f914 	bl	8002408 <HAL_InitTick>

  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	40023c00 	.word	0x40023c00
 80041f0:	40023800 	.word	0x40023800
 80041f4:	08009764 	.word	0x08009764
 80041f8:	20000048 	.word	0x20000048
 80041fc:	2000004c 	.word	0x2000004c

08004200 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004200:	b480      	push	{r7}
 8004202:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004204:	4b03      	ldr	r3, [pc, #12]	; (8004214 <HAL_RCC_GetHCLKFreq+0x14>)
 8004206:	681b      	ldr	r3, [r3, #0]
}
 8004208:	4618      	mov	r0, r3
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	20000048 	.word	0x20000048

08004218 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800421c:	f7ff fff0 	bl	8004200 <HAL_RCC_GetHCLKFreq>
 8004220:	4602      	mov	r2, r0
 8004222:	4b05      	ldr	r3, [pc, #20]	; (8004238 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	0a9b      	lsrs	r3, r3, #10
 8004228:	f003 0307 	and.w	r3, r3, #7
 800422c:	4903      	ldr	r1, [pc, #12]	; (800423c <HAL_RCC_GetPCLK1Freq+0x24>)
 800422e:	5ccb      	ldrb	r3, [r1, r3]
 8004230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004234:	4618      	mov	r0, r3
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40023800 	.word	0x40023800
 800423c:	08009774 	.word	0x08009774

08004240 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004244:	f7ff ffdc 	bl	8004200 <HAL_RCC_GetHCLKFreq>
 8004248:	4602      	mov	r2, r0
 800424a:	4b05      	ldr	r3, [pc, #20]	; (8004260 <HAL_RCC_GetPCLK2Freq+0x20>)
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	0b5b      	lsrs	r3, r3, #13
 8004250:	f003 0307 	and.w	r3, r3, #7
 8004254:	4903      	ldr	r1, [pc, #12]	; (8004264 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004256:	5ccb      	ldrb	r3, [r1, r3]
 8004258:	fa22 f303 	lsr.w	r3, r2, r3
}
 800425c:	4618      	mov	r0, r3
 800425e:	bd80      	pop	{r7, pc}
 8004260:	40023800 	.word	0x40023800
 8004264:	08009774 	.word	0x08009774

08004268 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004268:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800426c:	b087      	sub	sp, #28
 800426e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004270:	2600      	movs	r6, #0
 8004272:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 8004274:	2600      	movs	r6, #0
 8004276:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 8004278:	2600      	movs	r6, #0
 800427a:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 800427c:	2600      	movs	r6, #0
 800427e:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004280:	2600      	movs	r6, #0
 8004282:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004284:	4ea3      	ldr	r6, [pc, #652]	; (8004514 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8004286:	68b6      	ldr	r6, [r6, #8]
 8004288:	f006 060c 	and.w	r6, r6, #12
 800428c:	2e0c      	cmp	r6, #12
 800428e:	f200 8137 	bhi.w	8004500 <HAL_RCC_GetSysClockFreq+0x298>
 8004292:	f20f 0c08 	addw	ip, pc, #8
 8004296:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 800429a:	bf00      	nop
 800429c:	080042d1 	.word	0x080042d1
 80042a0:	08004501 	.word	0x08004501
 80042a4:	08004501 	.word	0x08004501
 80042a8:	08004501 	.word	0x08004501
 80042ac:	080042d7 	.word	0x080042d7
 80042b0:	08004501 	.word	0x08004501
 80042b4:	08004501 	.word	0x08004501
 80042b8:	08004501 	.word	0x08004501
 80042bc:	080042dd 	.word	0x080042dd
 80042c0:	08004501 	.word	0x08004501
 80042c4:	08004501 	.word	0x08004501
 80042c8:	08004501 	.word	0x08004501
 80042cc:	080043f3 	.word	0x080043f3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80042d0:	4b91      	ldr	r3, [pc, #580]	; (8004518 <HAL_RCC_GetSysClockFreq+0x2b0>)
 80042d2:	613b      	str	r3, [r7, #16]
       break;
 80042d4:	e117      	b.n	8004506 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80042d6:	4b91      	ldr	r3, [pc, #580]	; (800451c <HAL_RCC_GetSysClockFreq+0x2b4>)
 80042d8:	613b      	str	r3, [r7, #16]
      break;
 80042da:	e114      	b.n	8004506 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042dc:	4b8d      	ldr	r3, [pc, #564]	; (8004514 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042e4:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042e6:	4b8b      	ldr	r3, [pc, #556]	; (8004514 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d024      	beq.n	800433c <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042f2:	4b88      	ldr	r3, [pc, #544]	; (8004514 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	099b      	lsrs	r3, r3, #6
 80042f8:	461a      	mov	r2, r3
 80042fa:	f04f 0300 	mov.w	r3, #0
 80042fe:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004302:	f04f 0500 	mov.w	r5, #0
 8004306:	ea02 0004 	and.w	r0, r2, r4
 800430a:	ea03 0105 	and.w	r1, r3, r5
 800430e:	4b83      	ldr	r3, [pc, #524]	; (800451c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8004310:	fb03 f201 	mul.w	r2, r3, r1
 8004314:	2300      	movs	r3, #0
 8004316:	fb03 f300 	mul.w	r3, r3, r0
 800431a:	4413      	add	r3, r2
 800431c:	4a7f      	ldr	r2, [pc, #508]	; (800451c <HAL_RCC_GetSysClockFreq+0x2b4>)
 800431e:	fba0 0102 	umull	r0, r1, r0, r2
 8004322:	440b      	add	r3, r1
 8004324:	4619      	mov	r1, r3
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	461a      	mov	r2, r3
 800432a:	f04f 0300 	mov.w	r3, #0
 800432e:	f7fc fcab 	bl	8000c88 <__aeabi_uldivmod>
 8004332:	4602      	mov	r2, r0
 8004334:	460b      	mov	r3, r1
 8004336:	4613      	mov	r3, r2
 8004338:	617b      	str	r3, [r7, #20]
 800433a:	e04c      	b.n	80043d6 <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800433c:	4b75      	ldr	r3, [pc, #468]	; (8004514 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	099b      	lsrs	r3, r3, #6
 8004342:	461a      	mov	r2, r3
 8004344:	f04f 0300 	mov.w	r3, #0
 8004348:	f240 10ff 	movw	r0, #511	; 0x1ff
 800434c:	f04f 0100 	mov.w	r1, #0
 8004350:	ea02 0800 	and.w	r8, r2, r0
 8004354:	ea03 0901 	and.w	r9, r3, r1
 8004358:	4640      	mov	r0, r8
 800435a:	4649      	mov	r1, r9
 800435c:	f04f 0200 	mov.w	r2, #0
 8004360:	f04f 0300 	mov.w	r3, #0
 8004364:	014b      	lsls	r3, r1, #5
 8004366:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800436a:	0142      	lsls	r2, r0, #5
 800436c:	4610      	mov	r0, r2
 800436e:	4619      	mov	r1, r3
 8004370:	ebb0 0008 	subs.w	r0, r0, r8
 8004374:	eb61 0109 	sbc.w	r1, r1, r9
 8004378:	f04f 0200 	mov.w	r2, #0
 800437c:	f04f 0300 	mov.w	r3, #0
 8004380:	018b      	lsls	r3, r1, #6
 8004382:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004386:	0182      	lsls	r2, r0, #6
 8004388:	1a12      	subs	r2, r2, r0
 800438a:	eb63 0301 	sbc.w	r3, r3, r1
 800438e:	f04f 0000 	mov.w	r0, #0
 8004392:	f04f 0100 	mov.w	r1, #0
 8004396:	00d9      	lsls	r1, r3, #3
 8004398:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800439c:	00d0      	lsls	r0, r2, #3
 800439e:	4602      	mov	r2, r0
 80043a0:	460b      	mov	r3, r1
 80043a2:	eb12 0208 	adds.w	r2, r2, r8
 80043a6:	eb43 0309 	adc.w	r3, r3, r9
 80043aa:	f04f 0000 	mov.w	r0, #0
 80043ae:	f04f 0100 	mov.w	r1, #0
 80043b2:	0299      	lsls	r1, r3, #10
 80043b4:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80043b8:	0290      	lsls	r0, r2, #10
 80043ba:	4602      	mov	r2, r0
 80043bc:	460b      	mov	r3, r1
 80043be:	4610      	mov	r0, r2
 80043c0:	4619      	mov	r1, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	461a      	mov	r2, r3
 80043c6:	f04f 0300 	mov.w	r3, #0
 80043ca:	f7fc fc5d 	bl	8000c88 <__aeabi_uldivmod>
 80043ce:	4602      	mov	r2, r0
 80043d0:	460b      	mov	r3, r1
 80043d2:	4613      	mov	r3, r2
 80043d4:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80043d6:	4b4f      	ldr	r3, [pc, #316]	; (8004514 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	0c1b      	lsrs	r3, r3, #16
 80043dc:	f003 0303 	and.w	r3, r3, #3
 80043e0:	3301      	adds	r3, #1
 80043e2:	005b      	lsls	r3, r3, #1
 80043e4:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ee:	613b      	str	r3, [r7, #16]
      break;
 80043f0:	e089      	b.n	8004506 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043f2:	4948      	ldr	r1, [pc, #288]	; (8004514 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80043f4:	6849      	ldr	r1, [r1, #4]
 80043f6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80043fa:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043fc:	4945      	ldr	r1, [pc, #276]	; (8004514 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80043fe:	6849      	ldr	r1, [r1, #4]
 8004400:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004404:	2900      	cmp	r1, #0
 8004406:	d024      	beq.n	8004452 <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004408:	4942      	ldr	r1, [pc, #264]	; (8004514 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800440a:	6849      	ldr	r1, [r1, #4]
 800440c:	0989      	lsrs	r1, r1, #6
 800440e:	4608      	mov	r0, r1
 8004410:	f04f 0100 	mov.w	r1, #0
 8004414:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004418:	f04f 0500 	mov.w	r5, #0
 800441c:	ea00 0204 	and.w	r2, r0, r4
 8004420:	ea01 0305 	and.w	r3, r1, r5
 8004424:	493d      	ldr	r1, [pc, #244]	; (800451c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8004426:	fb01 f003 	mul.w	r0, r1, r3
 800442a:	2100      	movs	r1, #0
 800442c:	fb01 f102 	mul.w	r1, r1, r2
 8004430:	1844      	adds	r4, r0, r1
 8004432:	493a      	ldr	r1, [pc, #232]	; (800451c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8004434:	fba2 0101 	umull	r0, r1, r2, r1
 8004438:	1863      	adds	r3, r4, r1
 800443a:	4619      	mov	r1, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	461a      	mov	r2, r3
 8004440:	f04f 0300 	mov.w	r3, #0
 8004444:	f7fc fc20 	bl	8000c88 <__aeabi_uldivmod>
 8004448:	4602      	mov	r2, r0
 800444a:	460b      	mov	r3, r1
 800444c:	4613      	mov	r3, r2
 800444e:	617b      	str	r3, [r7, #20]
 8004450:	e04a      	b.n	80044e8 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004452:	4b30      	ldr	r3, [pc, #192]	; (8004514 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	099b      	lsrs	r3, r3, #6
 8004458:	461a      	mov	r2, r3
 800445a:	f04f 0300 	mov.w	r3, #0
 800445e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004462:	f04f 0100 	mov.w	r1, #0
 8004466:	ea02 0400 	and.w	r4, r2, r0
 800446a:	ea03 0501 	and.w	r5, r3, r1
 800446e:	4620      	mov	r0, r4
 8004470:	4629      	mov	r1, r5
 8004472:	f04f 0200 	mov.w	r2, #0
 8004476:	f04f 0300 	mov.w	r3, #0
 800447a:	014b      	lsls	r3, r1, #5
 800447c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004480:	0142      	lsls	r2, r0, #5
 8004482:	4610      	mov	r0, r2
 8004484:	4619      	mov	r1, r3
 8004486:	1b00      	subs	r0, r0, r4
 8004488:	eb61 0105 	sbc.w	r1, r1, r5
 800448c:	f04f 0200 	mov.w	r2, #0
 8004490:	f04f 0300 	mov.w	r3, #0
 8004494:	018b      	lsls	r3, r1, #6
 8004496:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800449a:	0182      	lsls	r2, r0, #6
 800449c:	1a12      	subs	r2, r2, r0
 800449e:	eb63 0301 	sbc.w	r3, r3, r1
 80044a2:	f04f 0000 	mov.w	r0, #0
 80044a6:	f04f 0100 	mov.w	r1, #0
 80044aa:	00d9      	lsls	r1, r3, #3
 80044ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80044b0:	00d0      	lsls	r0, r2, #3
 80044b2:	4602      	mov	r2, r0
 80044b4:	460b      	mov	r3, r1
 80044b6:	1912      	adds	r2, r2, r4
 80044b8:	eb45 0303 	adc.w	r3, r5, r3
 80044bc:	f04f 0000 	mov.w	r0, #0
 80044c0:	f04f 0100 	mov.w	r1, #0
 80044c4:	0299      	lsls	r1, r3, #10
 80044c6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80044ca:	0290      	lsls	r0, r2, #10
 80044cc:	4602      	mov	r2, r0
 80044ce:	460b      	mov	r3, r1
 80044d0:	4610      	mov	r0, r2
 80044d2:	4619      	mov	r1, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	461a      	mov	r2, r3
 80044d8:	f04f 0300 	mov.w	r3, #0
 80044dc:	f7fc fbd4 	bl	8000c88 <__aeabi_uldivmod>
 80044e0:	4602      	mov	r2, r0
 80044e2:	460b      	mov	r3, r1
 80044e4:	4613      	mov	r3, r2
 80044e6:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80044e8:	4b0a      	ldr	r3, [pc, #40]	; (8004514 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	0f1b      	lsrs	r3, r3, #28
 80044ee:	f003 0307 	and.w	r3, r3, #7
 80044f2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 80044f4:	697a      	ldr	r2, [r7, #20]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fc:	613b      	str	r3, [r7, #16]
      break;
 80044fe:	e002      	b.n	8004506 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004500:	4b05      	ldr	r3, [pc, #20]	; (8004518 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8004502:	613b      	str	r3, [r7, #16]
      break;
 8004504:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004506:	693b      	ldr	r3, [r7, #16]
}
 8004508:	4618      	mov	r0, r3
 800450a:	371c      	adds	r7, #28
 800450c:	46bd      	mov	sp, r7
 800450e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004512:	bf00      	nop
 8004514:	40023800 	.word	0x40023800
 8004518:	00f42400 	.word	0x00f42400
 800451c:	017d7840 	.word	0x017d7840

08004520 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b086      	sub	sp, #24
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d101      	bne.n	8004532 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e28d      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	2b00      	cmp	r3, #0
 800453c:	f000 8083 	beq.w	8004646 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004540:	4b94      	ldr	r3, [pc, #592]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f003 030c 	and.w	r3, r3, #12
 8004548:	2b04      	cmp	r3, #4
 800454a:	d019      	beq.n	8004580 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800454c:	4b91      	ldr	r3, [pc, #580]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004554:	2b08      	cmp	r3, #8
 8004556:	d106      	bne.n	8004566 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004558:	4b8e      	ldr	r3, [pc, #568]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004560:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004564:	d00c      	beq.n	8004580 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004566:	4b8b      	ldr	r3, [pc, #556]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800456e:	2b0c      	cmp	r3, #12
 8004570:	d112      	bne.n	8004598 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004572:	4b88      	ldr	r3, [pc, #544]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800457a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800457e:	d10b      	bne.n	8004598 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004580:	4b84      	ldr	r3, [pc, #528]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d05b      	beq.n	8004644 <HAL_RCC_OscConfig+0x124>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d157      	bne.n	8004644 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e25a      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045a0:	d106      	bne.n	80045b0 <HAL_RCC_OscConfig+0x90>
 80045a2:	4b7c      	ldr	r3, [pc, #496]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a7b      	ldr	r2, [pc, #492]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80045a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045ac:	6013      	str	r3, [r2, #0]
 80045ae:	e01d      	b.n	80045ec <HAL_RCC_OscConfig+0xcc>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045b8:	d10c      	bne.n	80045d4 <HAL_RCC_OscConfig+0xb4>
 80045ba:	4b76      	ldr	r3, [pc, #472]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a75      	ldr	r2, [pc, #468]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80045c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045c4:	6013      	str	r3, [r2, #0]
 80045c6:	4b73      	ldr	r3, [pc, #460]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a72      	ldr	r2, [pc, #456]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80045cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045d0:	6013      	str	r3, [r2, #0]
 80045d2:	e00b      	b.n	80045ec <HAL_RCC_OscConfig+0xcc>
 80045d4:	4b6f      	ldr	r3, [pc, #444]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a6e      	ldr	r2, [pc, #440]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80045da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045de:	6013      	str	r3, [r2, #0]
 80045e0:	4b6c      	ldr	r3, [pc, #432]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a6b      	ldr	r2, [pc, #428]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80045e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d013      	beq.n	800461c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f4:	f7fd ff4c 	bl	8002490 <HAL_GetTick>
 80045f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045fa:	e008      	b.n	800460e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045fc:	f7fd ff48 	bl	8002490 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b64      	cmp	r3, #100	; 0x64
 8004608:	d901      	bls.n	800460e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e21f      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800460e:	4b61      	ldr	r3, [pc, #388]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d0f0      	beq.n	80045fc <HAL_RCC_OscConfig+0xdc>
 800461a:	e014      	b.n	8004646 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800461c:	f7fd ff38 	bl	8002490 <HAL_GetTick>
 8004620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004622:	e008      	b.n	8004636 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004624:	f7fd ff34 	bl	8002490 <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	2b64      	cmp	r3, #100	; 0x64
 8004630:	d901      	bls.n	8004636 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e20b      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004636:	4b57      	ldr	r3, [pc, #348]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d1f0      	bne.n	8004624 <HAL_RCC_OscConfig+0x104>
 8004642:	e000      	b.n	8004646 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004644:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0302 	and.w	r3, r3, #2
 800464e:	2b00      	cmp	r3, #0
 8004650:	d06f      	beq.n	8004732 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004652:	4b50      	ldr	r3, [pc, #320]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f003 030c 	and.w	r3, r3, #12
 800465a:	2b00      	cmp	r3, #0
 800465c:	d017      	beq.n	800468e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800465e:	4b4d      	ldr	r3, [pc, #308]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004666:	2b08      	cmp	r3, #8
 8004668:	d105      	bne.n	8004676 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800466a:	4b4a      	ldr	r3, [pc, #296]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d00b      	beq.n	800468e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004676:	4b47      	ldr	r3, [pc, #284]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800467e:	2b0c      	cmp	r3, #12
 8004680:	d11c      	bne.n	80046bc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004682:	4b44      	ldr	r3, [pc, #272]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d116      	bne.n	80046bc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800468e:	4b41      	ldr	r3, [pc, #260]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0302 	and.w	r3, r3, #2
 8004696:	2b00      	cmp	r3, #0
 8004698:	d005      	beq.n	80046a6 <HAL_RCC_OscConfig+0x186>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d001      	beq.n	80046a6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e1d3      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046a6:	4b3b      	ldr	r3, [pc, #236]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	691b      	ldr	r3, [r3, #16]
 80046b2:	00db      	lsls	r3, r3, #3
 80046b4:	4937      	ldr	r1, [pc, #220]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046ba:	e03a      	b.n	8004732 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d020      	beq.n	8004706 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046c4:	4b34      	ldr	r3, [pc, #208]	; (8004798 <HAL_RCC_OscConfig+0x278>)
 80046c6:	2201      	movs	r2, #1
 80046c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ca:	f7fd fee1 	bl	8002490 <HAL_GetTick>
 80046ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046d0:	e008      	b.n	80046e4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046d2:	f7fd fedd 	bl	8002490 <HAL_GetTick>
 80046d6:	4602      	mov	r2, r0
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e1b4      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046e4:	4b2b      	ldr	r3, [pc, #172]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d0f0      	beq.n	80046d2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046f0:	4b28      	ldr	r3, [pc, #160]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	691b      	ldr	r3, [r3, #16]
 80046fc:	00db      	lsls	r3, r3, #3
 80046fe:	4925      	ldr	r1, [pc, #148]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004700:	4313      	orrs	r3, r2
 8004702:	600b      	str	r3, [r1, #0]
 8004704:	e015      	b.n	8004732 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004706:	4b24      	ldr	r3, [pc, #144]	; (8004798 <HAL_RCC_OscConfig+0x278>)
 8004708:	2200      	movs	r2, #0
 800470a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800470c:	f7fd fec0 	bl	8002490 <HAL_GetTick>
 8004710:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004712:	e008      	b.n	8004726 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004714:	f7fd febc 	bl	8002490 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	2b02      	cmp	r3, #2
 8004720:	d901      	bls.n	8004726 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e193      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004726:	4b1b      	ldr	r3, [pc, #108]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1f0      	bne.n	8004714 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 0308 	and.w	r3, r3, #8
 800473a:	2b00      	cmp	r3, #0
 800473c:	d036      	beq.n	80047ac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d016      	beq.n	8004774 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004746:	4b15      	ldr	r3, [pc, #84]	; (800479c <HAL_RCC_OscConfig+0x27c>)
 8004748:	2201      	movs	r2, #1
 800474a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800474c:	f7fd fea0 	bl	8002490 <HAL_GetTick>
 8004750:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004752:	e008      	b.n	8004766 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004754:	f7fd fe9c 	bl	8002490 <HAL_GetTick>
 8004758:	4602      	mov	r2, r0
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	1ad3      	subs	r3, r2, r3
 800475e:	2b02      	cmp	r3, #2
 8004760:	d901      	bls.n	8004766 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004762:	2303      	movs	r3, #3
 8004764:	e173      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004766:	4b0b      	ldr	r3, [pc, #44]	; (8004794 <HAL_RCC_OscConfig+0x274>)
 8004768:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800476a:	f003 0302 	and.w	r3, r3, #2
 800476e:	2b00      	cmp	r3, #0
 8004770:	d0f0      	beq.n	8004754 <HAL_RCC_OscConfig+0x234>
 8004772:	e01b      	b.n	80047ac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004774:	4b09      	ldr	r3, [pc, #36]	; (800479c <HAL_RCC_OscConfig+0x27c>)
 8004776:	2200      	movs	r2, #0
 8004778:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800477a:	f7fd fe89 	bl	8002490 <HAL_GetTick>
 800477e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004780:	e00e      	b.n	80047a0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004782:	f7fd fe85 	bl	8002490 <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	2b02      	cmp	r3, #2
 800478e:	d907      	bls.n	80047a0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e15c      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
 8004794:	40023800 	.word	0x40023800
 8004798:	42470000 	.word	0x42470000
 800479c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047a0:	4b8a      	ldr	r3, [pc, #552]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 80047a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047a4:	f003 0302 	and.w	r3, r3, #2
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d1ea      	bne.n	8004782 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0304 	and.w	r3, r3, #4
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f000 8097 	beq.w	80048e8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047ba:	2300      	movs	r3, #0
 80047bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047be:	4b83      	ldr	r3, [pc, #524]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 80047c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d10f      	bne.n	80047ea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047ca:	2300      	movs	r3, #0
 80047cc:	60bb      	str	r3, [r7, #8]
 80047ce:	4b7f      	ldr	r3, [pc, #508]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 80047d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d2:	4a7e      	ldr	r2, [pc, #504]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 80047d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047d8:	6413      	str	r3, [r2, #64]	; 0x40
 80047da:	4b7c      	ldr	r3, [pc, #496]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 80047dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047e2:	60bb      	str	r3, [r7, #8]
 80047e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047e6:	2301      	movs	r3, #1
 80047e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047ea:	4b79      	ldr	r3, [pc, #484]	; (80049d0 <HAL_RCC_OscConfig+0x4b0>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d118      	bne.n	8004828 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047f6:	4b76      	ldr	r3, [pc, #472]	; (80049d0 <HAL_RCC_OscConfig+0x4b0>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a75      	ldr	r2, [pc, #468]	; (80049d0 <HAL_RCC_OscConfig+0x4b0>)
 80047fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004800:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004802:	f7fd fe45 	bl	8002490 <HAL_GetTick>
 8004806:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004808:	e008      	b.n	800481c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800480a:	f7fd fe41 	bl	8002490 <HAL_GetTick>
 800480e:	4602      	mov	r2, r0
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	2b02      	cmp	r3, #2
 8004816:	d901      	bls.n	800481c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004818:	2303      	movs	r3, #3
 800481a:	e118      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800481c:	4b6c      	ldr	r3, [pc, #432]	; (80049d0 <HAL_RCC_OscConfig+0x4b0>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004824:	2b00      	cmp	r3, #0
 8004826:	d0f0      	beq.n	800480a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	2b01      	cmp	r3, #1
 800482e:	d106      	bne.n	800483e <HAL_RCC_OscConfig+0x31e>
 8004830:	4b66      	ldr	r3, [pc, #408]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 8004832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004834:	4a65      	ldr	r2, [pc, #404]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 8004836:	f043 0301 	orr.w	r3, r3, #1
 800483a:	6713      	str	r3, [r2, #112]	; 0x70
 800483c:	e01c      	b.n	8004878 <HAL_RCC_OscConfig+0x358>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	2b05      	cmp	r3, #5
 8004844:	d10c      	bne.n	8004860 <HAL_RCC_OscConfig+0x340>
 8004846:	4b61      	ldr	r3, [pc, #388]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 8004848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800484a:	4a60      	ldr	r2, [pc, #384]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 800484c:	f043 0304 	orr.w	r3, r3, #4
 8004850:	6713      	str	r3, [r2, #112]	; 0x70
 8004852:	4b5e      	ldr	r3, [pc, #376]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 8004854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004856:	4a5d      	ldr	r2, [pc, #372]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 8004858:	f043 0301 	orr.w	r3, r3, #1
 800485c:	6713      	str	r3, [r2, #112]	; 0x70
 800485e:	e00b      	b.n	8004878 <HAL_RCC_OscConfig+0x358>
 8004860:	4b5a      	ldr	r3, [pc, #360]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 8004862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004864:	4a59      	ldr	r2, [pc, #356]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 8004866:	f023 0301 	bic.w	r3, r3, #1
 800486a:	6713      	str	r3, [r2, #112]	; 0x70
 800486c:	4b57      	ldr	r3, [pc, #348]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 800486e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004870:	4a56      	ldr	r2, [pc, #344]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 8004872:	f023 0304 	bic.w	r3, r3, #4
 8004876:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d015      	beq.n	80048ac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004880:	f7fd fe06 	bl	8002490 <HAL_GetTick>
 8004884:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004886:	e00a      	b.n	800489e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004888:	f7fd fe02 	bl	8002490 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	f241 3288 	movw	r2, #5000	; 0x1388
 8004896:	4293      	cmp	r3, r2
 8004898:	d901      	bls.n	800489e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e0d7      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800489e:	4b4b      	ldr	r3, [pc, #300]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 80048a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d0ee      	beq.n	8004888 <HAL_RCC_OscConfig+0x368>
 80048aa:	e014      	b.n	80048d6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ac:	f7fd fdf0 	bl	8002490 <HAL_GetTick>
 80048b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048b2:	e00a      	b.n	80048ca <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048b4:	f7fd fdec 	bl	8002490 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	f241 3288 	movw	r2, #5000	; 0x1388
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d901      	bls.n	80048ca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e0c1      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048ca:	4b40      	ldr	r3, [pc, #256]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 80048cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ce:	f003 0302 	and.w	r3, r3, #2
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d1ee      	bne.n	80048b4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048d6:	7dfb      	ldrb	r3, [r7, #23]
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d105      	bne.n	80048e8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048dc:	4b3b      	ldr	r3, [pc, #236]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 80048de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e0:	4a3a      	ldr	r2, [pc, #232]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 80048e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	699b      	ldr	r3, [r3, #24]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	f000 80ad 	beq.w	8004a4c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048f2:	4b36      	ldr	r3, [pc, #216]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f003 030c 	and.w	r3, r3, #12
 80048fa:	2b08      	cmp	r3, #8
 80048fc:	d060      	beq.n	80049c0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	2b02      	cmp	r3, #2
 8004904:	d145      	bne.n	8004992 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004906:	4b33      	ldr	r3, [pc, #204]	; (80049d4 <HAL_RCC_OscConfig+0x4b4>)
 8004908:	2200      	movs	r2, #0
 800490a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800490c:	f7fd fdc0 	bl	8002490 <HAL_GetTick>
 8004910:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004912:	e008      	b.n	8004926 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004914:	f7fd fdbc 	bl	8002490 <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	2b02      	cmp	r3, #2
 8004920:	d901      	bls.n	8004926 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004922:	2303      	movs	r3, #3
 8004924:	e093      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004926:	4b29      	ldr	r3, [pc, #164]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1f0      	bne.n	8004914 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	69da      	ldr	r2, [r3, #28]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a1b      	ldr	r3, [r3, #32]
 800493a:	431a      	orrs	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004940:	019b      	lsls	r3, r3, #6
 8004942:	431a      	orrs	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004948:	085b      	lsrs	r3, r3, #1
 800494a:	3b01      	subs	r3, #1
 800494c:	041b      	lsls	r3, r3, #16
 800494e:	431a      	orrs	r2, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004954:	061b      	lsls	r3, r3, #24
 8004956:	431a      	orrs	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800495c:	071b      	lsls	r3, r3, #28
 800495e:	491b      	ldr	r1, [pc, #108]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 8004960:	4313      	orrs	r3, r2
 8004962:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004964:	4b1b      	ldr	r3, [pc, #108]	; (80049d4 <HAL_RCC_OscConfig+0x4b4>)
 8004966:	2201      	movs	r2, #1
 8004968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800496a:	f7fd fd91 	bl	8002490 <HAL_GetTick>
 800496e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004970:	e008      	b.n	8004984 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004972:	f7fd fd8d 	bl	8002490 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	2b02      	cmp	r3, #2
 800497e:	d901      	bls.n	8004984 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e064      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004984:	4b11      	ldr	r3, [pc, #68]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d0f0      	beq.n	8004972 <HAL_RCC_OscConfig+0x452>
 8004990:	e05c      	b.n	8004a4c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004992:	4b10      	ldr	r3, [pc, #64]	; (80049d4 <HAL_RCC_OscConfig+0x4b4>)
 8004994:	2200      	movs	r2, #0
 8004996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004998:	f7fd fd7a 	bl	8002490 <HAL_GetTick>
 800499c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800499e:	e008      	b.n	80049b2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049a0:	f7fd fd76 	bl	8002490 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d901      	bls.n	80049b2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e04d      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049b2:	4b06      	ldr	r3, [pc, #24]	; (80049cc <HAL_RCC_OscConfig+0x4ac>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d1f0      	bne.n	80049a0 <HAL_RCC_OscConfig+0x480>
 80049be:	e045      	b.n	8004a4c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d107      	bne.n	80049d8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e040      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
 80049cc:	40023800 	.word	0x40023800
 80049d0:	40007000 	.word	0x40007000
 80049d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049d8:	4b1f      	ldr	r3, [pc, #124]	; (8004a58 <HAL_RCC_OscConfig+0x538>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	699b      	ldr	r3, [r3, #24]
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d030      	beq.n	8004a48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d129      	bne.n	8004a48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d122      	bne.n	8004a48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a08:	4013      	ands	r3, r2
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d119      	bne.n	8004a48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a1e:	085b      	lsrs	r3, r3, #1
 8004a20:	3b01      	subs	r3, #1
 8004a22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d10f      	bne.n	8004a48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d107      	bne.n	8004a48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a42:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d001      	beq.n	8004a4c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e000      	b.n	8004a4e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3718      	adds	r7, #24
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	40023800 	.word	0x40023800

08004a5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e041      	b.n	8004af2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d106      	bne.n	8004a88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f7fd f9de 	bl	8001e44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	3304      	adds	r3, #4
 8004a98:	4619      	mov	r1, r3
 8004a9a:	4610      	mov	r0, r2
 8004a9c:	f000 fb70 	bl	8005180 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3708      	adds	r7, #8
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
	...

08004afc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d001      	beq.n	8004b14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e04e      	b.n	8004bb2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	68da      	ldr	r2, [r3, #12]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f042 0201 	orr.w	r2, r2, #1
 8004b2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a23      	ldr	r2, [pc, #140]	; (8004bc0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d022      	beq.n	8004b7c <HAL_TIM_Base_Start_IT+0x80>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b3e:	d01d      	beq.n	8004b7c <HAL_TIM_Base_Start_IT+0x80>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a1f      	ldr	r2, [pc, #124]	; (8004bc4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d018      	beq.n	8004b7c <HAL_TIM_Base_Start_IT+0x80>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a1e      	ldr	r2, [pc, #120]	; (8004bc8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d013      	beq.n	8004b7c <HAL_TIM_Base_Start_IT+0x80>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a1c      	ldr	r2, [pc, #112]	; (8004bcc <HAL_TIM_Base_Start_IT+0xd0>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d00e      	beq.n	8004b7c <HAL_TIM_Base_Start_IT+0x80>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a1b      	ldr	r2, [pc, #108]	; (8004bd0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d009      	beq.n	8004b7c <HAL_TIM_Base_Start_IT+0x80>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a19      	ldr	r2, [pc, #100]	; (8004bd4 <HAL_TIM_Base_Start_IT+0xd8>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d004      	beq.n	8004b7c <HAL_TIM_Base_Start_IT+0x80>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a18      	ldr	r2, [pc, #96]	; (8004bd8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d111      	bne.n	8004ba0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2b06      	cmp	r3, #6
 8004b8c:	d010      	beq.n	8004bb0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f042 0201 	orr.w	r2, r2, #1
 8004b9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b9e:	e007      	b.n	8004bb0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f042 0201 	orr.w	r2, r2, #1
 8004bae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bb0:	2300      	movs	r3, #0
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3714      	adds	r7, #20
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop
 8004bc0:	40010000 	.word	0x40010000
 8004bc4:	40000400 	.word	0x40000400
 8004bc8:	40000800 	.word	0x40000800
 8004bcc:	40000c00 	.word	0x40000c00
 8004bd0:	40010400 	.word	0x40010400
 8004bd4:	40014000 	.word	0x40014000
 8004bd8:	40001800 	.word	0x40001800

08004bdc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68da      	ldr	r2, [r3, #12]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f022 0201 	bic.w	r2, r2, #1
 8004bf2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6a1a      	ldr	r2, [r3, #32]
 8004bfa:	f241 1311 	movw	r3, #4369	; 0x1111
 8004bfe:	4013      	ands	r3, r2
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d10f      	bne.n	8004c24 <HAL_TIM_Base_Stop_IT+0x48>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	6a1a      	ldr	r2, [r3, #32]
 8004c0a:	f240 4344 	movw	r3, #1092	; 0x444
 8004c0e:	4013      	ands	r3, r2
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d107      	bne.n	8004c24 <HAL_TIM_Base_Stop_IT+0x48>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f022 0201 	bic.w	r2, r2, #1
 8004c22:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	370c      	adds	r7, #12
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr
	...

08004c3c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c46:	2300      	movs	r3, #0
 8004c48:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d109      	bne.n	8004c64 <HAL_TIM_PWM_Start_IT+0x28>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	bf14      	ite	ne
 8004c5c:	2301      	movne	r3, #1
 8004c5e:	2300      	moveq	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	e022      	b.n	8004caa <HAL_TIM_PWM_Start_IT+0x6e>
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	2b04      	cmp	r3, #4
 8004c68:	d109      	bne.n	8004c7e <HAL_TIM_PWM_Start_IT+0x42>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	bf14      	ite	ne
 8004c76:	2301      	movne	r3, #1
 8004c78:	2300      	moveq	r3, #0
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	e015      	b.n	8004caa <HAL_TIM_PWM_Start_IT+0x6e>
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	2b08      	cmp	r3, #8
 8004c82:	d109      	bne.n	8004c98 <HAL_TIM_PWM_Start_IT+0x5c>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	bf14      	ite	ne
 8004c90:	2301      	movne	r3, #1
 8004c92:	2300      	moveq	r3, #0
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	e008      	b.n	8004caa <HAL_TIM_PWM_Start_IT+0x6e>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	bf14      	ite	ne
 8004ca4:	2301      	movne	r3, #1
 8004ca6:	2300      	moveq	r3, #0
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d001      	beq.n	8004cb2 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e0c7      	b.n	8004e42 <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d104      	bne.n	8004cc2 <HAL_TIM_PWM_Start_IT+0x86>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2202      	movs	r2, #2
 8004cbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cc0:	e013      	b.n	8004cea <HAL_TIM_PWM_Start_IT+0xae>
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	2b04      	cmp	r3, #4
 8004cc6:	d104      	bne.n	8004cd2 <HAL_TIM_PWM_Start_IT+0x96>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cd0:	e00b      	b.n	8004cea <HAL_TIM_PWM_Start_IT+0xae>
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	2b08      	cmp	r3, #8
 8004cd6:	d104      	bne.n	8004ce2 <HAL_TIM_PWM_Start_IT+0xa6>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2202      	movs	r2, #2
 8004cdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ce0:	e003      	b.n	8004cea <HAL_TIM_PWM_Start_IT+0xae>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2202      	movs	r2, #2
 8004ce6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	2b0c      	cmp	r3, #12
 8004cee:	d841      	bhi.n	8004d74 <HAL_TIM_PWM_Start_IT+0x138>
 8004cf0:	a201      	add	r2, pc, #4	; (adr r2, 8004cf8 <HAL_TIM_PWM_Start_IT+0xbc>)
 8004cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf6:	bf00      	nop
 8004cf8:	08004d2d 	.word	0x08004d2d
 8004cfc:	08004d75 	.word	0x08004d75
 8004d00:	08004d75 	.word	0x08004d75
 8004d04:	08004d75 	.word	0x08004d75
 8004d08:	08004d3f 	.word	0x08004d3f
 8004d0c:	08004d75 	.word	0x08004d75
 8004d10:	08004d75 	.word	0x08004d75
 8004d14:	08004d75 	.word	0x08004d75
 8004d18:	08004d51 	.word	0x08004d51
 8004d1c:	08004d75 	.word	0x08004d75
 8004d20:	08004d75 	.word	0x08004d75
 8004d24:	08004d75 	.word	0x08004d75
 8004d28:	08004d63 	.word	0x08004d63
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68da      	ldr	r2, [r3, #12]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f042 0202 	orr.w	r2, r2, #2
 8004d3a:	60da      	str	r2, [r3, #12]
      break;
 8004d3c:	e01d      	b.n	8004d7a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	68da      	ldr	r2, [r3, #12]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f042 0204 	orr.w	r2, r2, #4
 8004d4c:	60da      	str	r2, [r3, #12]
      break;
 8004d4e:	e014      	b.n	8004d7a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68da      	ldr	r2, [r3, #12]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f042 0208 	orr.w	r2, r2, #8
 8004d5e:	60da      	str	r2, [r3, #12]
      break;
 8004d60:	e00b      	b.n	8004d7a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f042 0210 	orr.w	r2, r2, #16
 8004d70:	60da      	str	r2, [r3, #12]
      break;
 8004d72:	e002      	b.n	8004d7a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	73fb      	strb	r3, [r7, #15]
      break;
 8004d78:	bf00      	nop
  }

  if (status == HAL_OK)
 8004d7a:	7bfb      	ldrb	r3, [r7, #15]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d15f      	bne.n	8004e40 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2201      	movs	r2, #1
 8004d86:	6839      	ldr	r1, [r7, #0]
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f000 fc49 	bl	8005620 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a2e      	ldr	r2, [pc, #184]	; (8004e4c <HAL_TIM_PWM_Start_IT+0x210>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d004      	beq.n	8004da2 <HAL_TIM_PWM_Start_IT+0x166>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a2c      	ldr	r2, [pc, #176]	; (8004e50 <HAL_TIM_PWM_Start_IT+0x214>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d101      	bne.n	8004da6 <HAL_TIM_PWM_Start_IT+0x16a>
 8004da2:	2301      	movs	r3, #1
 8004da4:	e000      	b.n	8004da8 <HAL_TIM_PWM_Start_IT+0x16c>
 8004da6:	2300      	movs	r3, #0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d007      	beq.n	8004dbc <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004dba:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a22      	ldr	r2, [pc, #136]	; (8004e4c <HAL_TIM_PWM_Start_IT+0x210>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d022      	beq.n	8004e0c <HAL_TIM_PWM_Start_IT+0x1d0>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dce:	d01d      	beq.n	8004e0c <HAL_TIM_PWM_Start_IT+0x1d0>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a1f      	ldr	r2, [pc, #124]	; (8004e54 <HAL_TIM_PWM_Start_IT+0x218>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d018      	beq.n	8004e0c <HAL_TIM_PWM_Start_IT+0x1d0>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a1e      	ldr	r2, [pc, #120]	; (8004e58 <HAL_TIM_PWM_Start_IT+0x21c>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d013      	beq.n	8004e0c <HAL_TIM_PWM_Start_IT+0x1d0>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a1c      	ldr	r2, [pc, #112]	; (8004e5c <HAL_TIM_PWM_Start_IT+0x220>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d00e      	beq.n	8004e0c <HAL_TIM_PWM_Start_IT+0x1d0>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a17      	ldr	r2, [pc, #92]	; (8004e50 <HAL_TIM_PWM_Start_IT+0x214>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d009      	beq.n	8004e0c <HAL_TIM_PWM_Start_IT+0x1d0>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a18      	ldr	r2, [pc, #96]	; (8004e60 <HAL_TIM_PWM_Start_IT+0x224>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d004      	beq.n	8004e0c <HAL_TIM_PWM_Start_IT+0x1d0>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a17      	ldr	r2, [pc, #92]	; (8004e64 <HAL_TIM_PWM_Start_IT+0x228>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d111      	bne.n	8004e30 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f003 0307 	and.w	r3, r3, #7
 8004e16:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	2b06      	cmp	r3, #6
 8004e1c:	d010      	beq.n	8004e40 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f042 0201 	orr.w	r2, r2, #1
 8004e2c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e2e:	e007      	b.n	8004e40 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f042 0201 	orr.w	r2, r2, #1
 8004e3e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	40010000 	.word	0x40010000
 8004e50:	40010400 	.word	0x40010400
 8004e54:	40000400 	.word	0x40000400
 8004e58:	40000800 	.word	0x40000800
 8004e5c:	40000c00 	.word	0x40000c00
 8004e60:	40014000 	.word	0x40014000
 8004e64:	40001800 	.word	0x40001800

08004e68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	691b      	ldr	r3, [r3, #16]
 8004e76:	f003 0302 	and.w	r3, r3, #2
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d122      	bne.n	8004ec4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	f003 0302 	and.w	r3, r3, #2
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d11b      	bne.n	8004ec4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f06f 0202 	mvn.w	r2, #2
 8004e94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2201      	movs	r2, #1
 8004e9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	699b      	ldr	r3, [r3, #24]
 8004ea2:	f003 0303 	and.w	r3, r3, #3
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d003      	beq.n	8004eb2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 f94a 	bl	8005144 <HAL_TIM_IC_CaptureCallback>
 8004eb0:	e005      	b.n	8004ebe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 f93c 	bl	8005130 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f000 f94d 	bl	8005158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	f003 0304 	and.w	r3, r3, #4
 8004ece:	2b04      	cmp	r3, #4
 8004ed0:	d122      	bne.n	8004f18 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	f003 0304 	and.w	r3, r3, #4
 8004edc:	2b04      	cmp	r3, #4
 8004ede:	d11b      	bne.n	8004f18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f06f 0204 	mvn.w	r2, #4
 8004ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2202      	movs	r2, #2
 8004eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	699b      	ldr	r3, [r3, #24]
 8004ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d003      	beq.n	8004f06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 f920 	bl	8005144 <HAL_TIM_IC_CaptureCallback>
 8004f04:	e005      	b.n	8004f12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f000 f912 	bl	8005130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	f000 f923 	bl	8005158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	f003 0308 	and.w	r3, r3, #8
 8004f22:	2b08      	cmp	r3, #8
 8004f24:	d122      	bne.n	8004f6c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68db      	ldr	r3, [r3, #12]
 8004f2c:	f003 0308 	and.w	r3, r3, #8
 8004f30:	2b08      	cmp	r3, #8
 8004f32:	d11b      	bne.n	8004f6c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f06f 0208 	mvn.w	r2, #8
 8004f3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2204      	movs	r2, #4
 8004f42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	69db      	ldr	r3, [r3, #28]
 8004f4a:	f003 0303 	and.w	r3, r3, #3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f8f6 	bl	8005144 <HAL_TIM_IC_CaptureCallback>
 8004f58:	e005      	b.n	8004f66 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 f8e8 	bl	8005130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f000 f8f9 	bl	8005158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	f003 0310 	and.w	r3, r3, #16
 8004f76:	2b10      	cmp	r3, #16
 8004f78:	d122      	bne.n	8004fc0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	f003 0310 	and.w	r3, r3, #16
 8004f84:	2b10      	cmp	r3, #16
 8004f86:	d11b      	bne.n	8004fc0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f06f 0210 	mvn.w	r2, #16
 8004f90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2208      	movs	r2, #8
 8004f96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	69db      	ldr	r3, [r3, #28]
 8004f9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d003      	beq.n	8004fae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 f8cc 	bl	8005144 <HAL_TIM_IC_CaptureCallback>
 8004fac:	e005      	b.n	8004fba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 f8be 	bl	8005130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f000 f8cf 	bl	8005158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	f003 0301 	and.w	r3, r3, #1
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d10e      	bne.n	8004fec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	f003 0301 	and.w	r3, r3, #1
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d107      	bne.n	8004fec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f06f 0201 	mvn.w	r2, #1
 8004fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f7fc fdb6 	bl	8001b58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ff6:	2b80      	cmp	r3, #128	; 0x80
 8004ff8:	d10e      	bne.n	8005018 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005004:	2b80      	cmp	r3, #128	; 0x80
 8005006:	d107      	bne.n	8005018 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 fbb0 	bl	8005778 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005022:	2b40      	cmp	r3, #64	; 0x40
 8005024:	d10e      	bne.n	8005044 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005030:	2b40      	cmp	r3, #64	; 0x40
 8005032:	d107      	bne.n	8005044 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800503c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 f894 	bl	800516c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	f003 0320 	and.w	r3, r3, #32
 800504e:	2b20      	cmp	r3, #32
 8005050:	d10e      	bne.n	8005070 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	f003 0320 	and.w	r3, r3, #32
 800505c:	2b20      	cmp	r3, #32
 800505e:	d107      	bne.n	8005070 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f06f 0220 	mvn.w	r2, #32
 8005068:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 fb7a 	bl	8005764 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005070:	bf00      	nop
 8005072:	3708      	adds	r7, #8
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}

08005078 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b086      	sub	sp, #24
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005084:	2300      	movs	r3, #0
 8005086:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800508e:	2b01      	cmp	r3, #1
 8005090:	d101      	bne.n	8005096 <HAL_TIM_OC_ConfigChannel+0x1e>
 8005092:	2302      	movs	r3, #2
 8005094:	e048      	b.n	8005128 <HAL_TIM_OC_ConfigChannel+0xb0>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2b0c      	cmp	r3, #12
 80050a2:	d839      	bhi.n	8005118 <HAL_TIM_OC_ConfigChannel+0xa0>
 80050a4:	a201      	add	r2, pc, #4	; (adr r2, 80050ac <HAL_TIM_OC_ConfigChannel+0x34>)
 80050a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050aa:	bf00      	nop
 80050ac:	080050e1 	.word	0x080050e1
 80050b0:	08005119 	.word	0x08005119
 80050b4:	08005119 	.word	0x08005119
 80050b8:	08005119 	.word	0x08005119
 80050bc:	080050ef 	.word	0x080050ef
 80050c0:	08005119 	.word	0x08005119
 80050c4:	08005119 	.word	0x08005119
 80050c8:	08005119 	.word	0x08005119
 80050cc:	080050fd 	.word	0x080050fd
 80050d0:	08005119 	.word	0x08005119
 80050d4:	08005119 	.word	0x08005119
 80050d8:	08005119 	.word	0x08005119
 80050dc:	0800510b 	.word	0x0800510b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68b9      	ldr	r1, [r7, #8]
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 f8ea 	bl	80052c0 <TIM_OC1_SetConfig>
      break;
 80050ec:	e017      	b.n	800511e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68b9      	ldr	r1, [r7, #8]
 80050f4:	4618      	mov	r0, r3
 80050f6:	f000 f953 	bl	80053a0 <TIM_OC2_SetConfig>
      break;
 80050fa:	e010      	b.n	800511e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68b9      	ldr	r1, [r7, #8]
 8005102:	4618      	mov	r0, r3
 8005104:	f000 f9c2 	bl	800548c <TIM_OC3_SetConfig>
      break;
 8005108:	e009      	b.n	800511e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68b9      	ldr	r1, [r7, #8]
 8005110:	4618      	mov	r0, r3
 8005112:	f000 fa2f 	bl	8005574 <TIM_OC4_SetConfig>
      break;
 8005116:	e002      	b.n	800511e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	75fb      	strb	r3, [r7, #23]
      break;
 800511c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005126:	7dfb      	ldrb	r3, [r7, #23]
}
 8005128:	4618      	mov	r0, r3
 800512a:	3718      	adds	r7, #24
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005144:	b480      	push	{r7}
 8005146:	b083      	sub	sp, #12
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800514c:	bf00      	nop
 800514e:	370c      	adds	r7, #12
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005160:	bf00      	nop
 8005162:	370c      	adds	r7, #12
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005174:	bf00      	nop
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005180:	b480      	push	{r7}
 8005182:	b085      	sub	sp, #20
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4a40      	ldr	r2, [pc, #256]	; (8005294 <TIM_Base_SetConfig+0x114>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d013      	beq.n	80051c0 <TIM_Base_SetConfig+0x40>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800519e:	d00f      	beq.n	80051c0 <TIM_Base_SetConfig+0x40>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	4a3d      	ldr	r2, [pc, #244]	; (8005298 <TIM_Base_SetConfig+0x118>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d00b      	beq.n	80051c0 <TIM_Base_SetConfig+0x40>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	4a3c      	ldr	r2, [pc, #240]	; (800529c <TIM_Base_SetConfig+0x11c>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d007      	beq.n	80051c0 <TIM_Base_SetConfig+0x40>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	4a3b      	ldr	r2, [pc, #236]	; (80052a0 <TIM_Base_SetConfig+0x120>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d003      	beq.n	80051c0 <TIM_Base_SetConfig+0x40>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a3a      	ldr	r2, [pc, #232]	; (80052a4 <TIM_Base_SetConfig+0x124>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d108      	bne.n	80051d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	4a2f      	ldr	r2, [pc, #188]	; (8005294 <TIM_Base_SetConfig+0x114>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d02b      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051e0:	d027      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a2c      	ldr	r2, [pc, #176]	; (8005298 <TIM_Base_SetConfig+0x118>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d023      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a2b      	ldr	r2, [pc, #172]	; (800529c <TIM_Base_SetConfig+0x11c>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d01f      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	4a2a      	ldr	r2, [pc, #168]	; (80052a0 <TIM_Base_SetConfig+0x120>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d01b      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a29      	ldr	r2, [pc, #164]	; (80052a4 <TIM_Base_SetConfig+0x124>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d017      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a28      	ldr	r2, [pc, #160]	; (80052a8 <TIM_Base_SetConfig+0x128>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d013      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4a27      	ldr	r2, [pc, #156]	; (80052ac <TIM_Base_SetConfig+0x12c>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d00f      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a26      	ldr	r2, [pc, #152]	; (80052b0 <TIM_Base_SetConfig+0x130>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d00b      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a25      	ldr	r2, [pc, #148]	; (80052b4 <TIM_Base_SetConfig+0x134>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d007      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a24      	ldr	r2, [pc, #144]	; (80052b8 <TIM_Base_SetConfig+0x138>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d003      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a23      	ldr	r2, [pc, #140]	; (80052bc <TIM_Base_SetConfig+0x13c>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d108      	bne.n	8005244 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005238:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	68fa      	ldr	r2, [r7, #12]
 8005240:	4313      	orrs	r3, r2
 8005242:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	4313      	orrs	r3, r2
 8005250:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	689a      	ldr	r2, [r3, #8]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a0a      	ldr	r2, [pc, #40]	; (8005294 <TIM_Base_SetConfig+0x114>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d003      	beq.n	8005278 <TIM_Base_SetConfig+0xf8>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a0c      	ldr	r2, [pc, #48]	; (80052a4 <TIM_Base_SetConfig+0x124>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d103      	bne.n	8005280 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	691a      	ldr	r2, [r3, #16]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	615a      	str	r2, [r3, #20]
}
 8005286:	bf00      	nop
 8005288:	3714      	adds	r7, #20
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
 8005292:	bf00      	nop
 8005294:	40010000 	.word	0x40010000
 8005298:	40000400 	.word	0x40000400
 800529c:	40000800 	.word	0x40000800
 80052a0:	40000c00 	.word	0x40000c00
 80052a4:	40010400 	.word	0x40010400
 80052a8:	40014000 	.word	0x40014000
 80052ac:	40014400 	.word	0x40014400
 80052b0:	40014800 	.word	0x40014800
 80052b4:	40001800 	.word	0x40001800
 80052b8:	40001c00 	.word	0x40001c00
 80052bc:	40002000 	.word	0x40002000

080052c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b087      	sub	sp, #28
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	f023 0201 	bic.w	r2, r3, #1
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f023 0303 	bic.w	r3, r3, #3
 80052f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68fa      	ldr	r2, [r7, #12]
 80052fe:	4313      	orrs	r3, r2
 8005300:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	f023 0302 	bic.w	r3, r3, #2
 8005308:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	697a      	ldr	r2, [r7, #20]
 8005310:	4313      	orrs	r3, r2
 8005312:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4a20      	ldr	r2, [pc, #128]	; (8005398 <TIM_OC1_SetConfig+0xd8>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d003      	beq.n	8005324 <TIM_OC1_SetConfig+0x64>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	4a1f      	ldr	r2, [pc, #124]	; (800539c <TIM_OC1_SetConfig+0xdc>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d10c      	bne.n	800533e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	f023 0308 	bic.w	r3, r3, #8
 800532a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	4313      	orrs	r3, r2
 8005334:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	f023 0304 	bic.w	r3, r3, #4
 800533c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a15      	ldr	r2, [pc, #84]	; (8005398 <TIM_OC1_SetConfig+0xd8>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d003      	beq.n	800534e <TIM_OC1_SetConfig+0x8e>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a14      	ldr	r2, [pc, #80]	; (800539c <TIM_OC1_SetConfig+0xdc>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d111      	bne.n	8005372 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005354:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800535c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	4313      	orrs	r3, r2
 8005366:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	4313      	orrs	r3, r2
 8005370:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	693a      	ldr	r2, [r7, #16]
 8005376:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	68fa      	ldr	r2, [r7, #12]
 800537c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	685a      	ldr	r2, [r3, #4]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	697a      	ldr	r2, [r7, #20]
 800538a:	621a      	str	r2, [r3, #32]
}
 800538c:	bf00      	nop
 800538e:	371c      	adds	r7, #28
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr
 8005398:	40010000 	.word	0x40010000
 800539c:	40010400 	.word	0x40010400

080053a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b087      	sub	sp, #28
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a1b      	ldr	r3, [r3, #32]
 80053ae:	f023 0210 	bic.w	r2, r3, #16
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a1b      	ldr	r3, [r3, #32]
 80053ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	699b      	ldr	r3, [r3, #24]
 80053c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	021b      	lsls	r3, r3, #8
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	f023 0320 	bic.w	r3, r3, #32
 80053ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	011b      	lsls	r3, r3, #4
 80053f2:	697a      	ldr	r2, [r7, #20]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a22      	ldr	r2, [pc, #136]	; (8005484 <TIM_OC2_SetConfig+0xe4>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d003      	beq.n	8005408 <TIM_OC2_SetConfig+0x68>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a21      	ldr	r2, [pc, #132]	; (8005488 <TIM_OC2_SetConfig+0xe8>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d10d      	bne.n	8005424 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800540e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	011b      	lsls	r3, r3, #4
 8005416:	697a      	ldr	r2, [r7, #20]
 8005418:	4313      	orrs	r3, r2
 800541a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005422:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a17      	ldr	r2, [pc, #92]	; (8005484 <TIM_OC2_SetConfig+0xe4>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d003      	beq.n	8005434 <TIM_OC2_SetConfig+0x94>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a16      	ldr	r2, [pc, #88]	; (8005488 <TIM_OC2_SetConfig+0xe8>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d113      	bne.n	800545c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800543a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005442:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	695b      	ldr	r3, [r3, #20]
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	693a      	ldr	r2, [r7, #16]
 800544c:	4313      	orrs	r3, r2
 800544e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	693a      	ldr	r2, [r7, #16]
 8005458:	4313      	orrs	r3, r2
 800545a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	685a      	ldr	r2, [r3, #4]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	697a      	ldr	r2, [r7, #20]
 8005474:	621a      	str	r2, [r3, #32]
}
 8005476:	bf00      	nop
 8005478:	371c      	adds	r7, #28
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	40010000 	.word	0x40010000
 8005488:	40010400 	.word	0x40010400

0800548c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800548c:	b480      	push	{r7}
 800548e:	b087      	sub	sp, #28
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a1b      	ldr	r3, [r3, #32]
 800549a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a1b      	ldr	r3, [r3, #32]
 80054a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	69db      	ldr	r3, [r3, #28]
 80054b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f023 0303 	bic.w	r3, r3, #3
 80054c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	021b      	lsls	r3, r3, #8
 80054dc:	697a      	ldr	r2, [r7, #20]
 80054de:	4313      	orrs	r3, r2
 80054e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a21      	ldr	r2, [pc, #132]	; (800556c <TIM_OC3_SetConfig+0xe0>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d003      	beq.n	80054f2 <TIM_OC3_SetConfig+0x66>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a20      	ldr	r2, [pc, #128]	; (8005570 <TIM_OC3_SetConfig+0xe4>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d10d      	bne.n	800550e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	021b      	lsls	r3, r3, #8
 8005500:	697a      	ldr	r2, [r7, #20]
 8005502:	4313      	orrs	r3, r2
 8005504:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800550c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a16      	ldr	r2, [pc, #88]	; (800556c <TIM_OC3_SetConfig+0xe0>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d003      	beq.n	800551e <TIM_OC3_SetConfig+0x92>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a15      	ldr	r2, [pc, #84]	; (8005570 <TIM_OC3_SetConfig+0xe4>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d113      	bne.n	8005546 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005524:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800552c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	011b      	lsls	r3, r3, #4
 8005534:	693a      	ldr	r2, [r7, #16]
 8005536:	4313      	orrs	r3, r2
 8005538:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	011b      	lsls	r3, r3, #4
 8005540:	693a      	ldr	r2, [r7, #16]
 8005542:	4313      	orrs	r3, r2
 8005544:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	685a      	ldr	r2, [r3, #4]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	697a      	ldr	r2, [r7, #20]
 800555e:	621a      	str	r2, [r3, #32]
}
 8005560:	bf00      	nop
 8005562:	371c      	adds	r7, #28
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	40010000 	.word	0x40010000
 8005570:	40010400 	.word	0x40010400

08005574 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005574:	b480      	push	{r7}
 8005576:	b087      	sub	sp, #28
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
 800557c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a1b      	ldr	r3, [r3, #32]
 8005582:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a1b      	ldr	r3, [r3, #32]
 800558e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	69db      	ldr	r3, [r3, #28]
 800559a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	021b      	lsls	r3, r3, #8
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80055be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	031b      	lsls	r3, r3, #12
 80055c6:	693a      	ldr	r2, [r7, #16]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a12      	ldr	r2, [pc, #72]	; (8005618 <TIM_OC4_SetConfig+0xa4>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d003      	beq.n	80055dc <TIM_OC4_SetConfig+0x68>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a11      	ldr	r2, [pc, #68]	; (800561c <TIM_OC4_SetConfig+0xa8>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d109      	bne.n	80055f0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	695b      	ldr	r3, [r3, #20]
 80055e8:	019b      	lsls	r3, r3, #6
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	697a      	ldr	r2, [r7, #20]
 80055f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	693a      	ldr	r2, [r7, #16]
 8005608:	621a      	str	r2, [r3, #32]
}
 800560a:	bf00      	nop
 800560c:	371c      	adds	r7, #28
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
 8005616:	bf00      	nop
 8005618:	40010000 	.word	0x40010000
 800561c:	40010400 	.word	0x40010400

08005620 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005620:	b480      	push	{r7}
 8005622:	b087      	sub	sp, #28
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	f003 031f 	and.w	r3, r3, #31
 8005632:	2201      	movs	r2, #1
 8005634:	fa02 f303 	lsl.w	r3, r2, r3
 8005638:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6a1a      	ldr	r2, [r3, #32]
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	43db      	mvns	r3, r3
 8005642:	401a      	ands	r2, r3
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6a1a      	ldr	r2, [r3, #32]
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	f003 031f 	and.w	r3, r3, #31
 8005652:	6879      	ldr	r1, [r7, #4]
 8005654:	fa01 f303 	lsl.w	r3, r1, r3
 8005658:	431a      	orrs	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	621a      	str	r2, [r3, #32]
}
 800565e:	bf00      	nop
 8005660:	371c      	adds	r7, #28
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr
	...

0800566c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800566c:	b480      	push	{r7}
 800566e:	b085      	sub	sp, #20
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800567c:	2b01      	cmp	r3, #1
 800567e:	d101      	bne.n	8005684 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005680:	2302      	movs	r3, #2
 8005682:	e05a      	b.n	800573a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2202      	movs	r2, #2
 8005690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a21      	ldr	r2, [pc, #132]	; (8005748 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d022      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056d0:	d01d      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a1d      	ldr	r2, [pc, #116]	; (800574c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d018      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a1b      	ldr	r2, [pc, #108]	; (8005750 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d013      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a1a      	ldr	r2, [pc, #104]	; (8005754 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d00e      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a18      	ldr	r2, [pc, #96]	; (8005758 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d009      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a17      	ldr	r2, [pc, #92]	; (800575c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d004      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a15      	ldr	r2, [pc, #84]	; (8005760 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d10c      	bne.n	8005728 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005714:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	68ba      	ldr	r2, [r7, #8]
 800571c:	4313      	orrs	r3, r2
 800571e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3714      	adds	r7, #20
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	40010000 	.word	0x40010000
 800574c:	40000400 	.word	0x40000400
 8005750:	40000800 	.word	0x40000800
 8005754:	40000c00 	.word	0x40000c00
 8005758:	40010400 	.word	0x40010400
 800575c:	40014000 	.word	0x40014000
 8005760:	40001800 	.word	0x40001800

08005764 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800576c:	bf00      	nop
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005780:	bf00      	nop
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d101      	bne.n	800579e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e03f      	b.n	800581e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d106      	bne.n	80057b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f7fc fb94 	bl	8001ee0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2224      	movs	r2, #36	; 0x24
 80057bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68da      	ldr	r2, [r3, #12]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80057ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 fddb 	bl	800638c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	691a      	ldr	r2, [r3, #16]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	695a      	ldr	r2, [r3, #20]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	68da      	ldr	r2, [r3, #12]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005804:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2220      	movs	r2, #32
 8005810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2220      	movs	r2, #32
 8005818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800581c:	2300      	movs	r3, #0
}
 800581e:	4618      	mov	r0, r3
 8005820:	3708      	adds	r7, #8
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}

08005826 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005826:	b580      	push	{r7, lr}
 8005828:	b08a      	sub	sp, #40	; 0x28
 800582a:	af02      	add	r7, sp, #8
 800582c:	60f8      	str	r0, [r7, #12]
 800582e:	60b9      	str	r1, [r7, #8]
 8005830:	603b      	str	r3, [r7, #0]
 8005832:	4613      	mov	r3, r2
 8005834:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005836:	2300      	movs	r3, #0
 8005838:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b20      	cmp	r3, #32
 8005844:	d17c      	bne.n	8005940 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d002      	beq.n	8005852 <HAL_UART_Transmit+0x2c>
 800584c:	88fb      	ldrh	r3, [r7, #6]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d101      	bne.n	8005856 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e075      	b.n	8005942 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800585c:	2b01      	cmp	r3, #1
 800585e:	d101      	bne.n	8005864 <HAL_UART_Transmit+0x3e>
 8005860:	2302      	movs	r3, #2
 8005862:	e06e      	b.n	8005942 <HAL_UART_Transmit+0x11c>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2200      	movs	r2, #0
 8005870:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2221      	movs	r2, #33	; 0x21
 8005876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800587a:	f7fc fe09 	bl	8002490 <HAL_GetTick>
 800587e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	88fa      	ldrh	r2, [r7, #6]
 8005884:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	88fa      	ldrh	r2, [r7, #6]
 800588a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005894:	d108      	bne.n	80058a8 <HAL_UART_Transmit+0x82>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d104      	bne.n	80058a8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800589e:	2300      	movs	r3, #0
 80058a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	61bb      	str	r3, [r7, #24]
 80058a6:	e003      	b.n	80058b0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058ac:	2300      	movs	r3, #0
 80058ae:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2200      	movs	r2, #0
 80058b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80058b8:	e02a      	b.n	8005910 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	2200      	movs	r2, #0
 80058c2:	2180      	movs	r1, #128	; 0x80
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f000 fb1f 	bl	8005f08 <UART_WaitOnFlagUntilTimeout>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d001      	beq.n	80058d4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e036      	b.n	8005942 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d10b      	bne.n	80058f2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058da:	69bb      	ldr	r3, [r7, #24]
 80058dc:	881b      	ldrh	r3, [r3, #0]
 80058de:	461a      	mov	r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	3302      	adds	r3, #2
 80058ee:	61bb      	str	r3, [r7, #24]
 80058f0:	e007      	b.n	8005902 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	781a      	ldrb	r2, [r3, #0]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	3301      	adds	r3, #1
 8005900:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005906:	b29b      	uxth	r3, r3
 8005908:	3b01      	subs	r3, #1
 800590a:	b29a      	uxth	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005914:	b29b      	uxth	r3, r3
 8005916:	2b00      	cmp	r3, #0
 8005918:	d1cf      	bne.n	80058ba <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	9300      	str	r3, [sp, #0]
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	2200      	movs	r2, #0
 8005922:	2140      	movs	r1, #64	; 0x40
 8005924:	68f8      	ldr	r0, [r7, #12]
 8005926:	f000 faef 	bl	8005f08 <UART_WaitOnFlagUntilTimeout>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d001      	beq.n	8005934 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e006      	b.n	8005942 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2220      	movs	r2, #32
 8005938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800593c:	2300      	movs	r3, #0
 800593e:	e000      	b.n	8005942 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005940:	2302      	movs	r3, #2
  }
}
 8005942:	4618      	mov	r0, r3
 8005944:	3720      	adds	r7, #32
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}

0800594a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800594a:	b580      	push	{r7, lr}
 800594c:	b084      	sub	sp, #16
 800594e:	af00      	add	r7, sp, #0
 8005950:	60f8      	str	r0, [r7, #12]
 8005952:	60b9      	str	r1, [r7, #8]
 8005954:	4613      	mov	r3, r2
 8005956:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800595e:	b2db      	uxtb	r3, r3
 8005960:	2b20      	cmp	r3, #32
 8005962:	d11d      	bne.n	80059a0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d002      	beq.n	8005970 <HAL_UART_Receive_IT+0x26>
 800596a:	88fb      	ldrh	r3, [r7, #6]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d101      	bne.n	8005974 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e016      	b.n	80059a2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800597a:	2b01      	cmp	r3, #1
 800597c:	d101      	bne.n	8005982 <HAL_UART_Receive_IT+0x38>
 800597e:	2302      	movs	r3, #2
 8005980:	e00f      	b.n	80059a2 <HAL_UART_Receive_IT+0x58>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2201      	movs	r2, #1
 8005986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005990:	88fb      	ldrh	r3, [r7, #6]
 8005992:	461a      	mov	r2, r3
 8005994:	68b9      	ldr	r1, [r7, #8]
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f000 fb24 	bl	8005fe4 <UART_Start_Receive_IT>
 800599c:	4603      	mov	r3, r0
 800599e:	e000      	b.n	80059a2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80059a0:	2302      	movs	r3, #2
  }
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3710      	adds	r7, #16
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
	...

080059ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b0ba      	sub	sp, #232	; 0xe8
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	695b      	ldr	r3, [r3, #20]
 80059ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80059d2:	2300      	movs	r3, #0
 80059d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80059d8:	2300      	movs	r3, #0
 80059da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80059de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059e2:	f003 030f 	and.w	r3, r3, #15
 80059e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80059ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d10f      	bne.n	8005a12 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059f6:	f003 0320 	and.w	r3, r3, #32
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d009      	beq.n	8005a12 <HAL_UART_IRQHandler+0x66>
 80059fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a02:	f003 0320 	and.w	r3, r3, #32
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d003      	beq.n	8005a12 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f000 fc03 	bl	8006216 <UART_Receive_IT>
      return;
 8005a10:	e256      	b.n	8005ec0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005a12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	f000 80de 	beq.w	8005bd8 <HAL_UART_IRQHandler+0x22c>
 8005a1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a20:	f003 0301 	and.w	r3, r3, #1
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d106      	bne.n	8005a36 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005a28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a2c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	f000 80d1 	beq.w	8005bd8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005a36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a3a:	f003 0301 	and.w	r3, r3, #1
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00b      	beq.n	8005a5a <HAL_UART_IRQHandler+0xae>
 8005a42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d005      	beq.n	8005a5a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a52:	f043 0201 	orr.w	r2, r3, #1
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a5e:	f003 0304 	and.w	r3, r3, #4
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00b      	beq.n	8005a7e <HAL_UART_IRQHandler+0xd2>
 8005a66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a6a:	f003 0301 	and.w	r3, r3, #1
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d005      	beq.n	8005a7e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a76:	f043 0202 	orr.w	r2, r3, #2
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a82:	f003 0302 	and.w	r3, r3, #2
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00b      	beq.n	8005aa2 <HAL_UART_IRQHandler+0xf6>
 8005a8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a8e:	f003 0301 	and.w	r3, r3, #1
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d005      	beq.n	8005aa2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a9a:	f043 0204 	orr.w	r2, r3, #4
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005aa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005aa6:	f003 0308 	and.w	r3, r3, #8
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d011      	beq.n	8005ad2 <HAL_UART_IRQHandler+0x126>
 8005aae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ab2:	f003 0320 	and.w	r3, r3, #32
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d105      	bne.n	8005ac6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005aba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d005      	beq.n	8005ad2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aca:	f043 0208 	orr.w	r2, r3, #8
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	f000 81ed 	beq.w	8005eb6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005adc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ae0:	f003 0320 	and.w	r3, r3, #32
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d008      	beq.n	8005afa <HAL_UART_IRQHandler+0x14e>
 8005ae8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005aec:	f003 0320 	and.w	r3, r3, #32
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d002      	beq.n	8005afa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 fb8e 	bl	8006216 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	695b      	ldr	r3, [r3, #20]
 8005b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b04:	2b40      	cmp	r3, #64	; 0x40
 8005b06:	bf0c      	ite	eq
 8005b08:	2301      	moveq	r3, #1
 8005b0a:	2300      	movne	r3, #0
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b16:	f003 0308 	and.w	r3, r3, #8
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d103      	bne.n	8005b26 <HAL_UART_IRQHandler+0x17a>
 8005b1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d04f      	beq.n	8005bc6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 fa96 	bl	8006058 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b36:	2b40      	cmp	r3, #64	; 0x40
 8005b38:	d141      	bne.n	8005bbe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	3314      	adds	r3, #20
 8005b40:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b44:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b48:	e853 3f00 	ldrex	r3, [r3]
 8005b4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005b50:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005b54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b58:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	3314      	adds	r3, #20
 8005b62:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005b66:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005b6a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005b72:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005b76:	e841 2300 	strex	r3, r2, [r1]
 8005b7a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005b7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1d9      	bne.n	8005b3a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d013      	beq.n	8005bb6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b92:	4a7d      	ldr	r2, [pc, #500]	; (8005d88 <HAL_UART_IRQHandler+0x3dc>)
 8005b94:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7fd fae5 	bl	800316a <HAL_DMA_Abort_IT>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d016      	beq.n	8005bd4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005baa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005bb0:	4610      	mov	r0, r2
 8005bb2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bb4:	e00e      	b.n	8005bd4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f000 f990 	bl	8005edc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bbc:	e00a      	b.n	8005bd4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 f98c 	bl	8005edc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bc4:	e006      	b.n	8005bd4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f000 f988 	bl	8005edc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005bd2:	e170      	b.n	8005eb6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bd4:	bf00      	nop
    return;
 8005bd6:	e16e      	b.n	8005eb6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	f040 814a 	bne.w	8005e76 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005be6:	f003 0310 	and.w	r3, r3, #16
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	f000 8143 	beq.w	8005e76 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bf4:	f003 0310 	and.w	r3, r3, #16
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f000 813c 	beq.w	8005e76 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bfe:	2300      	movs	r3, #0
 8005c00:	60bb      	str	r3, [r7, #8]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	60bb      	str	r3, [r7, #8]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	60bb      	str	r3, [r7, #8]
 8005c12:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	695b      	ldr	r3, [r3, #20]
 8005c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c1e:	2b40      	cmp	r3, #64	; 0x40
 8005c20:	f040 80b4 	bne.w	8005d8c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c30:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f000 8140 	beq.w	8005eba <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c42:	429a      	cmp	r2, r3
 8005c44:	f080 8139 	bcs.w	8005eba <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c4e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c54:	69db      	ldr	r3, [r3, #28]
 8005c56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c5a:	f000 8088 	beq.w	8005d6e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	330c      	adds	r3, #12
 8005c64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c68:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005c6c:	e853 3f00 	ldrex	r3, [r3]
 8005c70:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005c74:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005c78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c7c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	330c      	adds	r3, #12
 8005c86:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005c8a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005c8e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c92:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005c96:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005c9a:	e841 2300 	strex	r3, r2, [r1]
 8005c9e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005ca2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1d9      	bne.n	8005c5e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	3314      	adds	r3, #20
 8005cb0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005cb4:	e853 3f00 	ldrex	r3, [r3]
 8005cb8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005cba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005cbc:	f023 0301 	bic.w	r3, r3, #1
 8005cc0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	3314      	adds	r3, #20
 8005cca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005cce:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005cd2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005cd6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005cda:	e841 2300 	strex	r3, r2, [r1]
 8005cde:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005ce0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1e1      	bne.n	8005caa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	3314      	adds	r3, #20
 8005cec:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005cf0:	e853 3f00 	ldrex	r3, [r3]
 8005cf4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005cf6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005cf8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cfc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	3314      	adds	r3, #20
 8005d06:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005d0a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005d0c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005d10:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005d12:	e841 2300 	strex	r3, r2, [r1]
 8005d16:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005d18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1e3      	bne.n	8005ce6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2220      	movs	r2, #32
 8005d22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	330c      	adds	r3, #12
 8005d32:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d36:	e853 3f00 	ldrex	r3, [r3]
 8005d3a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005d3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d3e:	f023 0310 	bic.w	r3, r3, #16
 8005d42:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	330c      	adds	r3, #12
 8005d4c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005d50:	65ba      	str	r2, [r7, #88]	; 0x58
 8005d52:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d54:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005d56:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d58:	e841 2300 	strex	r3, r2, [r1]
 8005d5c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005d5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d1e3      	bne.n	8005d2c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f7fd f98e 	bl	800308a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	4619      	mov	r1, r3
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 f8b6 	bl	8005ef0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d84:	e099      	b.n	8005eba <HAL_UART_IRQHandler+0x50e>
 8005d86:	bf00      	nop
 8005d88:	0800611f 	.word	0x0800611f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	1ad3      	subs	r3, r2, r3
 8005d98:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f000 808b 	beq.w	8005ebe <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005da8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f000 8086 	beq.w	8005ebe <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	330c      	adds	r3, #12
 8005db8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dbc:	e853 3f00 	ldrex	r3, [r3]
 8005dc0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005dc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dc4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005dc8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	330c      	adds	r3, #12
 8005dd2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005dd6:	647a      	str	r2, [r7, #68]	; 0x44
 8005dd8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dda:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005ddc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005dde:	e841 2300 	strex	r3, r2, [r1]
 8005de2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005de4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1e3      	bne.n	8005db2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	3314      	adds	r3, #20
 8005df0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df4:	e853 3f00 	ldrex	r3, [r3]
 8005df8:	623b      	str	r3, [r7, #32]
   return(result);
 8005dfa:	6a3b      	ldr	r3, [r7, #32]
 8005dfc:	f023 0301 	bic.w	r3, r3, #1
 8005e00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	3314      	adds	r3, #20
 8005e0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005e0e:	633a      	str	r2, [r7, #48]	; 0x30
 8005e10:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e16:	e841 2300 	strex	r3, r2, [r1]
 8005e1a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d1e3      	bne.n	8005dea <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2220      	movs	r2, #32
 8005e26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	330c      	adds	r3, #12
 8005e36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	e853 3f00 	ldrex	r3, [r3]
 8005e3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f023 0310 	bic.w	r3, r3, #16
 8005e46:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	330c      	adds	r3, #12
 8005e50:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005e54:	61fa      	str	r2, [r7, #28]
 8005e56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e58:	69b9      	ldr	r1, [r7, #24]
 8005e5a:	69fa      	ldr	r2, [r7, #28]
 8005e5c:	e841 2300 	strex	r3, r2, [r1]
 8005e60:	617b      	str	r3, [r7, #20]
   return(result);
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1e3      	bne.n	8005e30 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f83e 	bl	8005ef0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e74:	e023      	b.n	8005ebe <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d009      	beq.n	8005e96 <HAL_UART_IRQHandler+0x4ea>
 8005e82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d003      	beq.n	8005e96 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f959 	bl	8006146 <UART_Transmit_IT>
    return;
 8005e94:	e014      	b.n	8005ec0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d00e      	beq.n	8005ec0 <HAL_UART_IRQHandler+0x514>
 8005ea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d008      	beq.n	8005ec0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 f999 	bl	80061e6 <UART_EndTransmit_IT>
    return;
 8005eb4:	e004      	b.n	8005ec0 <HAL_UART_IRQHandler+0x514>
    return;
 8005eb6:	bf00      	nop
 8005eb8:	e002      	b.n	8005ec0 <HAL_UART_IRQHandler+0x514>
      return;
 8005eba:	bf00      	nop
 8005ebc:	e000      	b.n	8005ec0 <HAL_UART_IRQHandler+0x514>
      return;
 8005ebe:	bf00      	nop
  }
}
 8005ec0:	37e8      	adds	r7, #232	; 0xe8
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop

08005ec8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ed0:	bf00      	nop
 8005ed2:	370c      	adds	r7, #12
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ee4:	bf00      	nop
 8005ee6:	370c      	adds	r7, #12
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	460b      	mov	r3, r1
 8005efa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005efc:	bf00      	nop
 8005efe:	370c      	adds	r7, #12
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b090      	sub	sp, #64	; 0x40
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	603b      	str	r3, [r7, #0]
 8005f14:	4613      	mov	r3, r2
 8005f16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f18:	e050      	b.n	8005fbc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f20:	d04c      	beq.n	8005fbc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005f22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d007      	beq.n	8005f38 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f28:	f7fc fab2 	bl	8002490 <HAL_GetTick>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d241      	bcs.n	8005fbc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	330c      	adds	r3, #12
 8005f3e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f42:	e853 3f00 	ldrex	r3, [r3]
 8005f46:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f4a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	330c      	adds	r3, #12
 8005f56:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f58:	637a      	str	r2, [r7, #52]	; 0x34
 8005f5a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f5c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f60:	e841 2300 	strex	r3, r2, [r1]
 8005f64:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d1e5      	bne.n	8005f38 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	3314      	adds	r3, #20
 8005f72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	e853 3f00 	ldrex	r3, [r3]
 8005f7a:	613b      	str	r3, [r7, #16]
   return(result);
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	f023 0301 	bic.w	r3, r3, #1
 8005f82:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	3314      	adds	r3, #20
 8005f8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f8c:	623a      	str	r2, [r7, #32]
 8005f8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f90:	69f9      	ldr	r1, [r7, #28]
 8005f92:	6a3a      	ldr	r2, [r7, #32]
 8005f94:	e841 2300 	strex	r3, r2, [r1]
 8005f98:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f9a:	69bb      	ldr	r3, [r7, #24]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d1e5      	bne.n	8005f6c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2220      	movs	r2, #32
 8005fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2220      	movs	r2, #32
 8005fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005fb8:	2303      	movs	r3, #3
 8005fba:	e00f      	b.n	8005fdc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	bf0c      	ite	eq
 8005fcc:	2301      	moveq	r3, #1
 8005fce:	2300      	movne	r3, #0
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	79fb      	ldrb	r3, [r7, #7]
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d09f      	beq.n	8005f1a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005fda:	2300      	movs	r3, #0
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3740      	adds	r7, #64	; 0x40
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}

08005fe4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b085      	sub	sp, #20
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	60f8      	str	r0, [r7, #12]
 8005fec:	60b9      	str	r1, [r7, #8]
 8005fee:	4613      	mov	r3, r2
 8005ff0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	68ba      	ldr	r2, [r7, #8]
 8005ff6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	88fa      	ldrh	r2, [r7, #6]
 8005ffc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	88fa      	ldrh	r2, [r7, #6]
 8006002:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2200      	movs	r2, #0
 8006008:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2222      	movs	r2, #34	; 0x22
 800600e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68da      	ldr	r2, [r3, #12]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006028:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	695a      	ldr	r2, [r3, #20]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f042 0201 	orr.w	r2, r2, #1
 8006038:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68da      	ldr	r2, [r3, #12]
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f042 0220 	orr.w	r2, r2, #32
 8006048:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800604a:	2300      	movs	r3, #0
}
 800604c:	4618      	mov	r0, r3
 800604e:	3714      	adds	r7, #20
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006058:	b480      	push	{r7}
 800605a:	b095      	sub	sp, #84	; 0x54
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	330c      	adds	r3, #12
 8006066:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800606a:	e853 3f00 	ldrex	r3, [r3]
 800606e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006072:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006076:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	330c      	adds	r3, #12
 800607e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006080:	643a      	str	r2, [r7, #64]	; 0x40
 8006082:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006084:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006086:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006088:	e841 2300 	strex	r3, r2, [r1]
 800608c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800608e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006090:	2b00      	cmp	r3, #0
 8006092:	d1e5      	bne.n	8006060 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	3314      	adds	r3, #20
 800609a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609c:	6a3b      	ldr	r3, [r7, #32]
 800609e:	e853 3f00 	ldrex	r3, [r3]
 80060a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	f023 0301 	bic.w	r3, r3, #1
 80060aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	3314      	adds	r3, #20
 80060b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80060b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80060b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80060ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80060bc:	e841 2300 	strex	r3, r2, [r1]
 80060c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80060c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d1e5      	bne.n	8006094 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d119      	bne.n	8006104 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	330c      	adds	r3, #12
 80060d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	e853 3f00 	ldrex	r3, [r3]
 80060de:	60bb      	str	r3, [r7, #8]
   return(result);
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	f023 0310 	bic.w	r3, r3, #16
 80060e6:	647b      	str	r3, [r7, #68]	; 0x44
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	330c      	adds	r3, #12
 80060ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80060f0:	61ba      	str	r2, [r7, #24]
 80060f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f4:	6979      	ldr	r1, [r7, #20]
 80060f6:	69ba      	ldr	r2, [r7, #24]
 80060f8:	e841 2300 	strex	r3, r2, [r1]
 80060fc:	613b      	str	r3, [r7, #16]
   return(result);
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1e5      	bne.n	80060d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2220      	movs	r2, #32
 8006108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006112:	bf00      	nop
 8006114:	3754      	adds	r7, #84	; 0x54
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr

0800611e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b084      	sub	sp, #16
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800612a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006138:	68f8      	ldr	r0, [r7, #12]
 800613a:	f7ff fecf 	bl	8005edc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800613e:	bf00      	nop
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}

08006146 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006146:	b480      	push	{r7}
 8006148:	b085      	sub	sp, #20
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b21      	cmp	r3, #33	; 0x21
 8006158:	d13e      	bne.n	80061d8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006162:	d114      	bne.n	800618e <UART_Transmit_IT+0x48>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	691b      	ldr	r3, [r3, #16]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d110      	bne.n	800618e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a1b      	ldr	r3, [r3, #32]
 8006170:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	881b      	ldrh	r3, [r3, #0]
 8006176:	461a      	mov	r2, r3
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006180:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a1b      	ldr	r3, [r3, #32]
 8006186:	1c9a      	adds	r2, r3, #2
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	621a      	str	r2, [r3, #32]
 800618c:	e008      	b.n	80061a0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a1b      	ldr	r3, [r3, #32]
 8006192:	1c59      	adds	r1, r3, #1
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	6211      	str	r1, [r2, #32]
 8006198:	781a      	ldrb	r2, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	3b01      	subs	r3, #1
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	4619      	mov	r1, r3
 80061ae:	84d1      	strh	r1, [r2, #38]	; 0x26
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d10f      	bne.n	80061d4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	68da      	ldr	r2, [r3, #12]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80061c2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68da      	ldr	r2, [r3, #12]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061d2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80061d4:	2300      	movs	r3, #0
 80061d6:	e000      	b.n	80061da <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80061d8:	2302      	movs	r3, #2
  }
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3714      	adds	r7, #20
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr

080061e6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80061e6:	b580      	push	{r7, lr}
 80061e8:	b082      	sub	sp, #8
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68da      	ldr	r2, [r3, #12]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061fc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2220      	movs	r2, #32
 8006202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f7ff fe5e 	bl	8005ec8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3708      	adds	r7, #8
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}

08006216 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006216:	b580      	push	{r7, lr}
 8006218:	b08c      	sub	sp, #48	; 0x30
 800621a:	af00      	add	r7, sp, #0
 800621c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006224:	b2db      	uxtb	r3, r3
 8006226:	2b22      	cmp	r3, #34	; 0x22
 8006228:	f040 80ab 	bne.w	8006382 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006234:	d117      	bne.n	8006266 <UART_Receive_IT+0x50>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d113      	bne.n	8006266 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800623e:	2300      	movs	r3, #0
 8006240:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006246:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	b29b      	uxth	r3, r3
 8006250:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006254:	b29a      	uxth	r2, r3
 8006256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006258:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800625e:	1c9a      	adds	r2, r3, #2
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	629a      	str	r2, [r3, #40]	; 0x28
 8006264:	e026      	b.n	80062b4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800626a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800626c:	2300      	movs	r3, #0
 800626e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006278:	d007      	beq.n	800628a <UART_Receive_IT+0x74>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d10a      	bne.n	8006298 <UART_Receive_IT+0x82>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d106      	bne.n	8006298 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	b2da      	uxtb	r2, r3
 8006292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006294:	701a      	strb	r2, [r3, #0]
 8006296:	e008      	b.n	80062aa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062a4:	b2da      	uxtb	r2, r3
 80062a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062a8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ae:	1c5a      	adds	r2, r3, #1
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	3b01      	subs	r3, #1
 80062bc:	b29b      	uxth	r3, r3
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	4619      	mov	r1, r3
 80062c2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d15a      	bne.n	800637e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68da      	ldr	r2, [r3, #12]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f022 0220 	bic.w	r2, r2, #32
 80062d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68da      	ldr	r2, [r3, #12]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	695a      	ldr	r2, [r3, #20]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f022 0201 	bic.w	r2, r2, #1
 80062f6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2220      	movs	r2, #32
 80062fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006304:	2b01      	cmp	r3, #1
 8006306:	d135      	bne.n	8006374 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	330c      	adds	r3, #12
 8006314:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	e853 3f00 	ldrex	r3, [r3]
 800631c:	613b      	str	r3, [r7, #16]
   return(result);
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	f023 0310 	bic.w	r3, r3, #16
 8006324:	627b      	str	r3, [r7, #36]	; 0x24
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	330c      	adds	r3, #12
 800632c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800632e:	623a      	str	r2, [r7, #32]
 8006330:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006332:	69f9      	ldr	r1, [r7, #28]
 8006334:	6a3a      	ldr	r2, [r7, #32]
 8006336:	e841 2300 	strex	r3, r2, [r1]
 800633a:	61bb      	str	r3, [r7, #24]
   return(result);
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d1e5      	bne.n	800630e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0310 	and.w	r3, r3, #16
 800634c:	2b10      	cmp	r3, #16
 800634e:	d10a      	bne.n	8006366 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006350:	2300      	movs	r3, #0
 8006352:	60fb      	str	r3, [r7, #12]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	60fb      	str	r3, [r7, #12]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	60fb      	str	r3, [r7, #12]
 8006364:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800636a:	4619      	mov	r1, r3
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f7ff fdbf 	bl	8005ef0 <HAL_UARTEx_RxEventCallback>
 8006372:	e002      	b.n	800637a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f7fb fabf 	bl	80018f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800637a:	2300      	movs	r3, #0
 800637c:	e002      	b.n	8006384 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800637e:	2300      	movs	r3, #0
 8006380:	e000      	b.n	8006384 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006382:	2302      	movs	r3, #2
  }
}
 8006384:	4618      	mov	r0, r3
 8006386:	3730      	adds	r7, #48	; 0x30
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800638c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006390:	b09f      	sub	sp, #124	; 0x7c
 8006392:	af00      	add	r7, sp, #0
 8006394:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006396:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	691b      	ldr	r3, [r3, #16]
 800639c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80063a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063a2:	68d9      	ldr	r1, [r3, #12]
 80063a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	ea40 0301 	orr.w	r3, r0, r1
 80063ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80063ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063b0:	689a      	ldr	r2, [r3, #8]
 80063b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063b4:	691b      	ldr	r3, [r3, #16]
 80063b6:	431a      	orrs	r2, r3
 80063b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063ba:	695b      	ldr	r3, [r3, #20]
 80063bc:	431a      	orrs	r2, r3
 80063be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063c0:	69db      	ldr	r3, [r3, #28]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80063c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80063d0:	f021 010c 	bic.w	r1, r1, #12
 80063d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80063da:	430b      	orrs	r3, r1
 80063dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80063de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	695b      	ldr	r3, [r3, #20]
 80063e4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80063e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063ea:	6999      	ldr	r1, [r3, #24]
 80063ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	ea40 0301 	orr.w	r3, r0, r1
 80063f4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80063f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	4bc5      	ldr	r3, [pc, #788]	; (8006710 <UART_SetConfig+0x384>)
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d004      	beq.n	800640a <UART_SetConfig+0x7e>
 8006400:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	4bc3      	ldr	r3, [pc, #780]	; (8006714 <UART_SetConfig+0x388>)
 8006406:	429a      	cmp	r2, r3
 8006408:	d103      	bne.n	8006412 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800640a:	f7fd ff19 	bl	8004240 <HAL_RCC_GetPCLK2Freq>
 800640e:	6778      	str	r0, [r7, #116]	; 0x74
 8006410:	e002      	b.n	8006418 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006412:	f7fd ff01 	bl	8004218 <HAL_RCC_GetPCLK1Freq>
 8006416:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006418:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800641a:	69db      	ldr	r3, [r3, #28]
 800641c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006420:	f040 80b6 	bne.w	8006590 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006424:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006426:	461c      	mov	r4, r3
 8006428:	f04f 0500 	mov.w	r5, #0
 800642c:	4622      	mov	r2, r4
 800642e:	462b      	mov	r3, r5
 8006430:	1891      	adds	r1, r2, r2
 8006432:	6439      	str	r1, [r7, #64]	; 0x40
 8006434:	415b      	adcs	r3, r3
 8006436:	647b      	str	r3, [r7, #68]	; 0x44
 8006438:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800643c:	1912      	adds	r2, r2, r4
 800643e:	eb45 0303 	adc.w	r3, r5, r3
 8006442:	f04f 0000 	mov.w	r0, #0
 8006446:	f04f 0100 	mov.w	r1, #0
 800644a:	00d9      	lsls	r1, r3, #3
 800644c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006450:	00d0      	lsls	r0, r2, #3
 8006452:	4602      	mov	r2, r0
 8006454:	460b      	mov	r3, r1
 8006456:	1911      	adds	r1, r2, r4
 8006458:	6639      	str	r1, [r7, #96]	; 0x60
 800645a:	416b      	adcs	r3, r5
 800645c:	667b      	str	r3, [r7, #100]	; 0x64
 800645e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	461a      	mov	r2, r3
 8006464:	f04f 0300 	mov.w	r3, #0
 8006468:	1891      	adds	r1, r2, r2
 800646a:	63b9      	str	r1, [r7, #56]	; 0x38
 800646c:	415b      	adcs	r3, r3
 800646e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006470:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006474:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006478:	f7fa fc06 	bl	8000c88 <__aeabi_uldivmod>
 800647c:	4602      	mov	r2, r0
 800647e:	460b      	mov	r3, r1
 8006480:	4ba5      	ldr	r3, [pc, #660]	; (8006718 <UART_SetConfig+0x38c>)
 8006482:	fba3 2302 	umull	r2, r3, r3, r2
 8006486:	095b      	lsrs	r3, r3, #5
 8006488:	011e      	lsls	r6, r3, #4
 800648a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800648c:	461c      	mov	r4, r3
 800648e:	f04f 0500 	mov.w	r5, #0
 8006492:	4622      	mov	r2, r4
 8006494:	462b      	mov	r3, r5
 8006496:	1891      	adds	r1, r2, r2
 8006498:	6339      	str	r1, [r7, #48]	; 0x30
 800649a:	415b      	adcs	r3, r3
 800649c:	637b      	str	r3, [r7, #52]	; 0x34
 800649e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80064a2:	1912      	adds	r2, r2, r4
 80064a4:	eb45 0303 	adc.w	r3, r5, r3
 80064a8:	f04f 0000 	mov.w	r0, #0
 80064ac:	f04f 0100 	mov.w	r1, #0
 80064b0:	00d9      	lsls	r1, r3, #3
 80064b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80064b6:	00d0      	lsls	r0, r2, #3
 80064b8:	4602      	mov	r2, r0
 80064ba:	460b      	mov	r3, r1
 80064bc:	1911      	adds	r1, r2, r4
 80064be:	65b9      	str	r1, [r7, #88]	; 0x58
 80064c0:	416b      	adcs	r3, r5
 80064c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80064c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	461a      	mov	r2, r3
 80064ca:	f04f 0300 	mov.w	r3, #0
 80064ce:	1891      	adds	r1, r2, r2
 80064d0:	62b9      	str	r1, [r7, #40]	; 0x28
 80064d2:	415b      	adcs	r3, r3
 80064d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80064da:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80064de:	f7fa fbd3 	bl	8000c88 <__aeabi_uldivmod>
 80064e2:	4602      	mov	r2, r0
 80064e4:	460b      	mov	r3, r1
 80064e6:	4b8c      	ldr	r3, [pc, #560]	; (8006718 <UART_SetConfig+0x38c>)
 80064e8:	fba3 1302 	umull	r1, r3, r3, r2
 80064ec:	095b      	lsrs	r3, r3, #5
 80064ee:	2164      	movs	r1, #100	; 0x64
 80064f0:	fb01 f303 	mul.w	r3, r1, r3
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	00db      	lsls	r3, r3, #3
 80064f8:	3332      	adds	r3, #50	; 0x32
 80064fa:	4a87      	ldr	r2, [pc, #540]	; (8006718 <UART_SetConfig+0x38c>)
 80064fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006500:	095b      	lsrs	r3, r3, #5
 8006502:	005b      	lsls	r3, r3, #1
 8006504:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006508:	441e      	add	r6, r3
 800650a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800650c:	4618      	mov	r0, r3
 800650e:	f04f 0100 	mov.w	r1, #0
 8006512:	4602      	mov	r2, r0
 8006514:	460b      	mov	r3, r1
 8006516:	1894      	adds	r4, r2, r2
 8006518:	623c      	str	r4, [r7, #32]
 800651a:	415b      	adcs	r3, r3
 800651c:	627b      	str	r3, [r7, #36]	; 0x24
 800651e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006522:	1812      	adds	r2, r2, r0
 8006524:	eb41 0303 	adc.w	r3, r1, r3
 8006528:	f04f 0400 	mov.w	r4, #0
 800652c:	f04f 0500 	mov.w	r5, #0
 8006530:	00dd      	lsls	r5, r3, #3
 8006532:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006536:	00d4      	lsls	r4, r2, #3
 8006538:	4622      	mov	r2, r4
 800653a:	462b      	mov	r3, r5
 800653c:	1814      	adds	r4, r2, r0
 800653e:	653c      	str	r4, [r7, #80]	; 0x50
 8006540:	414b      	adcs	r3, r1
 8006542:	657b      	str	r3, [r7, #84]	; 0x54
 8006544:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	461a      	mov	r2, r3
 800654a:	f04f 0300 	mov.w	r3, #0
 800654e:	1891      	adds	r1, r2, r2
 8006550:	61b9      	str	r1, [r7, #24]
 8006552:	415b      	adcs	r3, r3
 8006554:	61fb      	str	r3, [r7, #28]
 8006556:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800655a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800655e:	f7fa fb93 	bl	8000c88 <__aeabi_uldivmod>
 8006562:	4602      	mov	r2, r0
 8006564:	460b      	mov	r3, r1
 8006566:	4b6c      	ldr	r3, [pc, #432]	; (8006718 <UART_SetConfig+0x38c>)
 8006568:	fba3 1302 	umull	r1, r3, r3, r2
 800656c:	095b      	lsrs	r3, r3, #5
 800656e:	2164      	movs	r1, #100	; 0x64
 8006570:	fb01 f303 	mul.w	r3, r1, r3
 8006574:	1ad3      	subs	r3, r2, r3
 8006576:	00db      	lsls	r3, r3, #3
 8006578:	3332      	adds	r3, #50	; 0x32
 800657a:	4a67      	ldr	r2, [pc, #412]	; (8006718 <UART_SetConfig+0x38c>)
 800657c:	fba2 2303 	umull	r2, r3, r2, r3
 8006580:	095b      	lsrs	r3, r3, #5
 8006582:	f003 0207 	and.w	r2, r3, #7
 8006586:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4432      	add	r2, r6
 800658c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800658e:	e0b9      	b.n	8006704 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006590:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006592:	461c      	mov	r4, r3
 8006594:	f04f 0500 	mov.w	r5, #0
 8006598:	4622      	mov	r2, r4
 800659a:	462b      	mov	r3, r5
 800659c:	1891      	adds	r1, r2, r2
 800659e:	6139      	str	r1, [r7, #16]
 80065a0:	415b      	adcs	r3, r3
 80065a2:	617b      	str	r3, [r7, #20]
 80065a4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80065a8:	1912      	adds	r2, r2, r4
 80065aa:	eb45 0303 	adc.w	r3, r5, r3
 80065ae:	f04f 0000 	mov.w	r0, #0
 80065b2:	f04f 0100 	mov.w	r1, #0
 80065b6:	00d9      	lsls	r1, r3, #3
 80065b8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80065bc:	00d0      	lsls	r0, r2, #3
 80065be:	4602      	mov	r2, r0
 80065c0:	460b      	mov	r3, r1
 80065c2:	eb12 0804 	adds.w	r8, r2, r4
 80065c6:	eb43 0905 	adc.w	r9, r3, r5
 80065ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	4618      	mov	r0, r3
 80065d0:	f04f 0100 	mov.w	r1, #0
 80065d4:	f04f 0200 	mov.w	r2, #0
 80065d8:	f04f 0300 	mov.w	r3, #0
 80065dc:	008b      	lsls	r3, r1, #2
 80065de:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80065e2:	0082      	lsls	r2, r0, #2
 80065e4:	4640      	mov	r0, r8
 80065e6:	4649      	mov	r1, r9
 80065e8:	f7fa fb4e 	bl	8000c88 <__aeabi_uldivmod>
 80065ec:	4602      	mov	r2, r0
 80065ee:	460b      	mov	r3, r1
 80065f0:	4b49      	ldr	r3, [pc, #292]	; (8006718 <UART_SetConfig+0x38c>)
 80065f2:	fba3 2302 	umull	r2, r3, r3, r2
 80065f6:	095b      	lsrs	r3, r3, #5
 80065f8:	011e      	lsls	r6, r3, #4
 80065fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80065fc:	4618      	mov	r0, r3
 80065fe:	f04f 0100 	mov.w	r1, #0
 8006602:	4602      	mov	r2, r0
 8006604:	460b      	mov	r3, r1
 8006606:	1894      	adds	r4, r2, r2
 8006608:	60bc      	str	r4, [r7, #8]
 800660a:	415b      	adcs	r3, r3
 800660c:	60fb      	str	r3, [r7, #12]
 800660e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006612:	1812      	adds	r2, r2, r0
 8006614:	eb41 0303 	adc.w	r3, r1, r3
 8006618:	f04f 0400 	mov.w	r4, #0
 800661c:	f04f 0500 	mov.w	r5, #0
 8006620:	00dd      	lsls	r5, r3, #3
 8006622:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006626:	00d4      	lsls	r4, r2, #3
 8006628:	4622      	mov	r2, r4
 800662a:	462b      	mov	r3, r5
 800662c:	1814      	adds	r4, r2, r0
 800662e:	64bc      	str	r4, [r7, #72]	; 0x48
 8006630:	414b      	adcs	r3, r1
 8006632:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006634:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	4618      	mov	r0, r3
 800663a:	f04f 0100 	mov.w	r1, #0
 800663e:	f04f 0200 	mov.w	r2, #0
 8006642:	f04f 0300 	mov.w	r3, #0
 8006646:	008b      	lsls	r3, r1, #2
 8006648:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800664c:	0082      	lsls	r2, r0, #2
 800664e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006652:	f7fa fb19 	bl	8000c88 <__aeabi_uldivmod>
 8006656:	4602      	mov	r2, r0
 8006658:	460b      	mov	r3, r1
 800665a:	4b2f      	ldr	r3, [pc, #188]	; (8006718 <UART_SetConfig+0x38c>)
 800665c:	fba3 1302 	umull	r1, r3, r3, r2
 8006660:	095b      	lsrs	r3, r3, #5
 8006662:	2164      	movs	r1, #100	; 0x64
 8006664:	fb01 f303 	mul.w	r3, r1, r3
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	011b      	lsls	r3, r3, #4
 800666c:	3332      	adds	r3, #50	; 0x32
 800666e:	4a2a      	ldr	r2, [pc, #168]	; (8006718 <UART_SetConfig+0x38c>)
 8006670:	fba2 2303 	umull	r2, r3, r2, r3
 8006674:	095b      	lsrs	r3, r3, #5
 8006676:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800667a:	441e      	add	r6, r3
 800667c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800667e:	4618      	mov	r0, r3
 8006680:	f04f 0100 	mov.w	r1, #0
 8006684:	4602      	mov	r2, r0
 8006686:	460b      	mov	r3, r1
 8006688:	1894      	adds	r4, r2, r2
 800668a:	603c      	str	r4, [r7, #0]
 800668c:	415b      	adcs	r3, r3
 800668e:	607b      	str	r3, [r7, #4]
 8006690:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006694:	1812      	adds	r2, r2, r0
 8006696:	eb41 0303 	adc.w	r3, r1, r3
 800669a:	f04f 0400 	mov.w	r4, #0
 800669e:	f04f 0500 	mov.w	r5, #0
 80066a2:	00dd      	lsls	r5, r3, #3
 80066a4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80066a8:	00d4      	lsls	r4, r2, #3
 80066aa:	4622      	mov	r2, r4
 80066ac:	462b      	mov	r3, r5
 80066ae:	eb12 0a00 	adds.w	sl, r2, r0
 80066b2:	eb43 0b01 	adc.w	fp, r3, r1
 80066b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	4618      	mov	r0, r3
 80066bc:	f04f 0100 	mov.w	r1, #0
 80066c0:	f04f 0200 	mov.w	r2, #0
 80066c4:	f04f 0300 	mov.w	r3, #0
 80066c8:	008b      	lsls	r3, r1, #2
 80066ca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80066ce:	0082      	lsls	r2, r0, #2
 80066d0:	4650      	mov	r0, sl
 80066d2:	4659      	mov	r1, fp
 80066d4:	f7fa fad8 	bl	8000c88 <__aeabi_uldivmod>
 80066d8:	4602      	mov	r2, r0
 80066da:	460b      	mov	r3, r1
 80066dc:	4b0e      	ldr	r3, [pc, #56]	; (8006718 <UART_SetConfig+0x38c>)
 80066de:	fba3 1302 	umull	r1, r3, r3, r2
 80066e2:	095b      	lsrs	r3, r3, #5
 80066e4:	2164      	movs	r1, #100	; 0x64
 80066e6:	fb01 f303 	mul.w	r3, r1, r3
 80066ea:	1ad3      	subs	r3, r2, r3
 80066ec:	011b      	lsls	r3, r3, #4
 80066ee:	3332      	adds	r3, #50	; 0x32
 80066f0:	4a09      	ldr	r2, [pc, #36]	; (8006718 <UART_SetConfig+0x38c>)
 80066f2:	fba2 2303 	umull	r2, r3, r2, r3
 80066f6:	095b      	lsrs	r3, r3, #5
 80066f8:	f003 020f 	and.w	r2, r3, #15
 80066fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4432      	add	r2, r6
 8006702:	609a      	str	r2, [r3, #8]
}
 8006704:	bf00      	nop
 8006706:	377c      	adds	r7, #124	; 0x7c
 8006708:	46bd      	mov	sp, r7
 800670a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800670e:	bf00      	nop
 8006710:	40011000 	.word	0x40011000
 8006714:	40011400 	.word	0x40011400
 8006718:	51eb851f 	.word	0x51eb851f

0800671c <__errno>:
 800671c:	4b01      	ldr	r3, [pc, #4]	; (8006724 <__errno+0x8>)
 800671e:	6818      	ldr	r0, [r3, #0]
 8006720:	4770      	bx	lr
 8006722:	bf00      	nop
 8006724:	20000054 	.word	0x20000054

08006728 <__libc_init_array>:
 8006728:	b570      	push	{r4, r5, r6, lr}
 800672a:	4d0d      	ldr	r5, [pc, #52]	; (8006760 <__libc_init_array+0x38>)
 800672c:	4c0d      	ldr	r4, [pc, #52]	; (8006764 <__libc_init_array+0x3c>)
 800672e:	1b64      	subs	r4, r4, r5
 8006730:	10a4      	asrs	r4, r4, #2
 8006732:	2600      	movs	r6, #0
 8006734:	42a6      	cmp	r6, r4
 8006736:	d109      	bne.n	800674c <__libc_init_array+0x24>
 8006738:	4d0b      	ldr	r5, [pc, #44]	; (8006768 <__libc_init_array+0x40>)
 800673a:	4c0c      	ldr	r4, [pc, #48]	; (800676c <__libc_init_array+0x44>)
 800673c:	f002 ff00 	bl	8009540 <_init>
 8006740:	1b64      	subs	r4, r4, r5
 8006742:	10a4      	asrs	r4, r4, #2
 8006744:	2600      	movs	r6, #0
 8006746:	42a6      	cmp	r6, r4
 8006748:	d105      	bne.n	8006756 <__libc_init_array+0x2e>
 800674a:	bd70      	pop	{r4, r5, r6, pc}
 800674c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006750:	4798      	blx	r3
 8006752:	3601      	adds	r6, #1
 8006754:	e7ee      	b.n	8006734 <__libc_init_array+0xc>
 8006756:	f855 3b04 	ldr.w	r3, [r5], #4
 800675a:	4798      	blx	r3
 800675c:	3601      	adds	r6, #1
 800675e:	e7f2      	b.n	8006746 <__libc_init_array+0x1e>
 8006760:	08009b64 	.word	0x08009b64
 8006764:	08009b64 	.word	0x08009b64
 8006768:	08009b64 	.word	0x08009b64
 800676c:	08009b68 	.word	0x08009b68

08006770 <memcpy>:
 8006770:	440a      	add	r2, r1
 8006772:	4291      	cmp	r1, r2
 8006774:	f100 33ff 	add.w	r3, r0, #4294967295
 8006778:	d100      	bne.n	800677c <memcpy+0xc>
 800677a:	4770      	bx	lr
 800677c:	b510      	push	{r4, lr}
 800677e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006782:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006786:	4291      	cmp	r1, r2
 8006788:	d1f9      	bne.n	800677e <memcpy+0xe>
 800678a:	bd10      	pop	{r4, pc}

0800678c <memset>:
 800678c:	4402      	add	r2, r0
 800678e:	4603      	mov	r3, r0
 8006790:	4293      	cmp	r3, r2
 8006792:	d100      	bne.n	8006796 <memset+0xa>
 8006794:	4770      	bx	lr
 8006796:	f803 1b01 	strb.w	r1, [r3], #1
 800679a:	e7f9      	b.n	8006790 <memset+0x4>

0800679c <__cvt>:
 800679c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067a0:	ec55 4b10 	vmov	r4, r5, d0
 80067a4:	2d00      	cmp	r5, #0
 80067a6:	460e      	mov	r6, r1
 80067a8:	4619      	mov	r1, r3
 80067aa:	462b      	mov	r3, r5
 80067ac:	bfbb      	ittet	lt
 80067ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80067b2:	461d      	movlt	r5, r3
 80067b4:	2300      	movge	r3, #0
 80067b6:	232d      	movlt	r3, #45	; 0x2d
 80067b8:	700b      	strb	r3, [r1, #0]
 80067ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067bc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80067c0:	4691      	mov	r9, r2
 80067c2:	f023 0820 	bic.w	r8, r3, #32
 80067c6:	bfbc      	itt	lt
 80067c8:	4622      	movlt	r2, r4
 80067ca:	4614      	movlt	r4, r2
 80067cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80067d0:	d005      	beq.n	80067de <__cvt+0x42>
 80067d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80067d6:	d100      	bne.n	80067da <__cvt+0x3e>
 80067d8:	3601      	adds	r6, #1
 80067da:	2102      	movs	r1, #2
 80067dc:	e000      	b.n	80067e0 <__cvt+0x44>
 80067de:	2103      	movs	r1, #3
 80067e0:	ab03      	add	r3, sp, #12
 80067e2:	9301      	str	r3, [sp, #4]
 80067e4:	ab02      	add	r3, sp, #8
 80067e6:	9300      	str	r3, [sp, #0]
 80067e8:	ec45 4b10 	vmov	d0, r4, r5
 80067ec:	4653      	mov	r3, sl
 80067ee:	4632      	mov	r2, r6
 80067f0:	f000 fd36 	bl	8007260 <_dtoa_r>
 80067f4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80067f8:	4607      	mov	r7, r0
 80067fa:	d102      	bne.n	8006802 <__cvt+0x66>
 80067fc:	f019 0f01 	tst.w	r9, #1
 8006800:	d022      	beq.n	8006848 <__cvt+0xac>
 8006802:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006806:	eb07 0906 	add.w	r9, r7, r6
 800680a:	d110      	bne.n	800682e <__cvt+0x92>
 800680c:	783b      	ldrb	r3, [r7, #0]
 800680e:	2b30      	cmp	r3, #48	; 0x30
 8006810:	d10a      	bne.n	8006828 <__cvt+0x8c>
 8006812:	2200      	movs	r2, #0
 8006814:	2300      	movs	r3, #0
 8006816:	4620      	mov	r0, r4
 8006818:	4629      	mov	r1, r5
 800681a:	f7fa f975 	bl	8000b08 <__aeabi_dcmpeq>
 800681e:	b918      	cbnz	r0, 8006828 <__cvt+0x8c>
 8006820:	f1c6 0601 	rsb	r6, r6, #1
 8006824:	f8ca 6000 	str.w	r6, [sl]
 8006828:	f8da 3000 	ldr.w	r3, [sl]
 800682c:	4499      	add	r9, r3
 800682e:	2200      	movs	r2, #0
 8006830:	2300      	movs	r3, #0
 8006832:	4620      	mov	r0, r4
 8006834:	4629      	mov	r1, r5
 8006836:	f7fa f967 	bl	8000b08 <__aeabi_dcmpeq>
 800683a:	b108      	cbz	r0, 8006840 <__cvt+0xa4>
 800683c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006840:	2230      	movs	r2, #48	; 0x30
 8006842:	9b03      	ldr	r3, [sp, #12]
 8006844:	454b      	cmp	r3, r9
 8006846:	d307      	bcc.n	8006858 <__cvt+0xbc>
 8006848:	9b03      	ldr	r3, [sp, #12]
 800684a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800684c:	1bdb      	subs	r3, r3, r7
 800684e:	4638      	mov	r0, r7
 8006850:	6013      	str	r3, [r2, #0]
 8006852:	b004      	add	sp, #16
 8006854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006858:	1c59      	adds	r1, r3, #1
 800685a:	9103      	str	r1, [sp, #12]
 800685c:	701a      	strb	r2, [r3, #0]
 800685e:	e7f0      	b.n	8006842 <__cvt+0xa6>

08006860 <__exponent>:
 8006860:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006862:	4603      	mov	r3, r0
 8006864:	2900      	cmp	r1, #0
 8006866:	bfb8      	it	lt
 8006868:	4249      	neglt	r1, r1
 800686a:	f803 2b02 	strb.w	r2, [r3], #2
 800686e:	bfb4      	ite	lt
 8006870:	222d      	movlt	r2, #45	; 0x2d
 8006872:	222b      	movge	r2, #43	; 0x2b
 8006874:	2909      	cmp	r1, #9
 8006876:	7042      	strb	r2, [r0, #1]
 8006878:	dd2a      	ble.n	80068d0 <__exponent+0x70>
 800687a:	f10d 0407 	add.w	r4, sp, #7
 800687e:	46a4      	mov	ip, r4
 8006880:	270a      	movs	r7, #10
 8006882:	46a6      	mov	lr, r4
 8006884:	460a      	mov	r2, r1
 8006886:	fb91 f6f7 	sdiv	r6, r1, r7
 800688a:	fb07 1516 	mls	r5, r7, r6, r1
 800688e:	3530      	adds	r5, #48	; 0x30
 8006890:	2a63      	cmp	r2, #99	; 0x63
 8006892:	f104 34ff 	add.w	r4, r4, #4294967295
 8006896:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800689a:	4631      	mov	r1, r6
 800689c:	dcf1      	bgt.n	8006882 <__exponent+0x22>
 800689e:	3130      	adds	r1, #48	; 0x30
 80068a0:	f1ae 0502 	sub.w	r5, lr, #2
 80068a4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80068a8:	1c44      	adds	r4, r0, #1
 80068aa:	4629      	mov	r1, r5
 80068ac:	4561      	cmp	r1, ip
 80068ae:	d30a      	bcc.n	80068c6 <__exponent+0x66>
 80068b0:	f10d 0209 	add.w	r2, sp, #9
 80068b4:	eba2 020e 	sub.w	r2, r2, lr
 80068b8:	4565      	cmp	r5, ip
 80068ba:	bf88      	it	hi
 80068bc:	2200      	movhi	r2, #0
 80068be:	4413      	add	r3, r2
 80068c0:	1a18      	subs	r0, r3, r0
 80068c2:	b003      	add	sp, #12
 80068c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068ca:	f804 2f01 	strb.w	r2, [r4, #1]!
 80068ce:	e7ed      	b.n	80068ac <__exponent+0x4c>
 80068d0:	2330      	movs	r3, #48	; 0x30
 80068d2:	3130      	adds	r1, #48	; 0x30
 80068d4:	7083      	strb	r3, [r0, #2]
 80068d6:	70c1      	strb	r1, [r0, #3]
 80068d8:	1d03      	adds	r3, r0, #4
 80068da:	e7f1      	b.n	80068c0 <__exponent+0x60>

080068dc <_printf_float>:
 80068dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e0:	ed2d 8b02 	vpush	{d8}
 80068e4:	b08d      	sub	sp, #52	; 0x34
 80068e6:	460c      	mov	r4, r1
 80068e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80068ec:	4616      	mov	r6, r2
 80068ee:	461f      	mov	r7, r3
 80068f0:	4605      	mov	r5, r0
 80068f2:	f001 faa1 	bl	8007e38 <_localeconv_r>
 80068f6:	f8d0 a000 	ldr.w	sl, [r0]
 80068fa:	4650      	mov	r0, sl
 80068fc:	f7f9 fc88 	bl	8000210 <strlen>
 8006900:	2300      	movs	r3, #0
 8006902:	930a      	str	r3, [sp, #40]	; 0x28
 8006904:	6823      	ldr	r3, [r4, #0]
 8006906:	9305      	str	r3, [sp, #20]
 8006908:	f8d8 3000 	ldr.w	r3, [r8]
 800690c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006910:	3307      	adds	r3, #7
 8006912:	f023 0307 	bic.w	r3, r3, #7
 8006916:	f103 0208 	add.w	r2, r3, #8
 800691a:	f8c8 2000 	str.w	r2, [r8]
 800691e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006922:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006926:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800692a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800692e:	9307      	str	r3, [sp, #28]
 8006930:	f8cd 8018 	str.w	r8, [sp, #24]
 8006934:	ee08 0a10 	vmov	s16, r0
 8006938:	4b9f      	ldr	r3, [pc, #636]	; (8006bb8 <_printf_float+0x2dc>)
 800693a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800693e:	f04f 32ff 	mov.w	r2, #4294967295
 8006942:	f7fa f913 	bl	8000b6c <__aeabi_dcmpun>
 8006946:	bb88      	cbnz	r0, 80069ac <_printf_float+0xd0>
 8006948:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800694c:	4b9a      	ldr	r3, [pc, #616]	; (8006bb8 <_printf_float+0x2dc>)
 800694e:	f04f 32ff 	mov.w	r2, #4294967295
 8006952:	f7fa f8ed 	bl	8000b30 <__aeabi_dcmple>
 8006956:	bb48      	cbnz	r0, 80069ac <_printf_float+0xd0>
 8006958:	2200      	movs	r2, #0
 800695a:	2300      	movs	r3, #0
 800695c:	4640      	mov	r0, r8
 800695e:	4649      	mov	r1, r9
 8006960:	f7fa f8dc 	bl	8000b1c <__aeabi_dcmplt>
 8006964:	b110      	cbz	r0, 800696c <_printf_float+0x90>
 8006966:	232d      	movs	r3, #45	; 0x2d
 8006968:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800696c:	4b93      	ldr	r3, [pc, #588]	; (8006bbc <_printf_float+0x2e0>)
 800696e:	4894      	ldr	r0, [pc, #592]	; (8006bc0 <_printf_float+0x2e4>)
 8006970:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006974:	bf94      	ite	ls
 8006976:	4698      	movls	r8, r3
 8006978:	4680      	movhi	r8, r0
 800697a:	2303      	movs	r3, #3
 800697c:	6123      	str	r3, [r4, #16]
 800697e:	9b05      	ldr	r3, [sp, #20]
 8006980:	f023 0204 	bic.w	r2, r3, #4
 8006984:	6022      	str	r2, [r4, #0]
 8006986:	f04f 0900 	mov.w	r9, #0
 800698a:	9700      	str	r7, [sp, #0]
 800698c:	4633      	mov	r3, r6
 800698e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006990:	4621      	mov	r1, r4
 8006992:	4628      	mov	r0, r5
 8006994:	f000 f9d8 	bl	8006d48 <_printf_common>
 8006998:	3001      	adds	r0, #1
 800699a:	f040 8090 	bne.w	8006abe <_printf_float+0x1e2>
 800699e:	f04f 30ff 	mov.w	r0, #4294967295
 80069a2:	b00d      	add	sp, #52	; 0x34
 80069a4:	ecbd 8b02 	vpop	{d8}
 80069a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ac:	4642      	mov	r2, r8
 80069ae:	464b      	mov	r3, r9
 80069b0:	4640      	mov	r0, r8
 80069b2:	4649      	mov	r1, r9
 80069b4:	f7fa f8da 	bl	8000b6c <__aeabi_dcmpun>
 80069b8:	b140      	cbz	r0, 80069cc <_printf_float+0xf0>
 80069ba:	464b      	mov	r3, r9
 80069bc:	2b00      	cmp	r3, #0
 80069be:	bfbc      	itt	lt
 80069c0:	232d      	movlt	r3, #45	; 0x2d
 80069c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80069c6:	487f      	ldr	r0, [pc, #508]	; (8006bc4 <_printf_float+0x2e8>)
 80069c8:	4b7f      	ldr	r3, [pc, #508]	; (8006bc8 <_printf_float+0x2ec>)
 80069ca:	e7d1      	b.n	8006970 <_printf_float+0x94>
 80069cc:	6863      	ldr	r3, [r4, #4]
 80069ce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80069d2:	9206      	str	r2, [sp, #24]
 80069d4:	1c5a      	adds	r2, r3, #1
 80069d6:	d13f      	bne.n	8006a58 <_printf_float+0x17c>
 80069d8:	2306      	movs	r3, #6
 80069da:	6063      	str	r3, [r4, #4]
 80069dc:	9b05      	ldr	r3, [sp, #20]
 80069de:	6861      	ldr	r1, [r4, #4]
 80069e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80069e4:	2300      	movs	r3, #0
 80069e6:	9303      	str	r3, [sp, #12]
 80069e8:	ab0a      	add	r3, sp, #40	; 0x28
 80069ea:	e9cd b301 	strd	fp, r3, [sp, #4]
 80069ee:	ab09      	add	r3, sp, #36	; 0x24
 80069f0:	ec49 8b10 	vmov	d0, r8, r9
 80069f4:	9300      	str	r3, [sp, #0]
 80069f6:	6022      	str	r2, [r4, #0]
 80069f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80069fc:	4628      	mov	r0, r5
 80069fe:	f7ff fecd 	bl	800679c <__cvt>
 8006a02:	9b06      	ldr	r3, [sp, #24]
 8006a04:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a06:	2b47      	cmp	r3, #71	; 0x47
 8006a08:	4680      	mov	r8, r0
 8006a0a:	d108      	bne.n	8006a1e <_printf_float+0x142>
 8006a0c:	1cc8      	adds	r0, r1, #3
 8006a0e:	db02      	blt.n	8006a16 <_printf_float+0x13a>
 8006a10:	6863      	ldr	r3, [r4, #4]
 8006a12:	4299      	cmp	r1, r3
 8006a14:	dd41      	ble.n	8006a9a <_printf_float+0x1be>
 8006a16:	f1ab 0b02 	sub.w	fp, fp, #2
 8006a1a:	fa5f fb8b 	uxtb.w	fp, fp
 8006a1e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006a22:	d820      	bhi.n	8006a66 <_printf_float+0x18a>
 8006a24:	3901      	subs	r1, #1
 8006a26:	465a      	mov	r2, fp
 8006a28:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006a2c:	9109      	str	r1, [sp, #36]	; 0x24
 8006a2e:	f7ff ff17 	bl	8006860 <__exponent>
 8006a32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a34:	1813      	adds	r3, r2, r0
 8006a36:	2a01      	cmp	r2, #1
 8006a38:	4681      	mov	r9, r0
 8006a3a:	6123      	str	r3, [r4, #16]
 8006a3c:	dc02      	bgt.n	8006a44 <_printf_float+0x168>
 8006a3e:	6822      	ldr	r2, [r4, #0]
 8006a40:	07d2      	lsls	r2, r2, #31
 8006a42:	d501      	bpl.n	8006a48 <_printf_float+0x16c>
 8006a44:	3301      	adds	r3, #1
 8006a46:	6123      	str	r3, [r4, #16]
 8006a48:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d09c      	beq.n	800698a <_printf_float+0xae>
 8006a50:	232d      	movs	r3, #45	; 0x2d
 8006a52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a56:	e798      	b.n	800698a <_printf_float+0xae>
 8006a58:	9a06      	ldr	r2, [sp, #24]
 8006a5a:	2a47      	cmp	r2, #71	; 0x47
 8006a5c:	d1be      	bne.n	80069dc <_printf_float+0x100>
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1bc      	bne.n	80069dc <_printf_float+0x100>
 8006a62:	2301      	movs	r3, #1
 8006a64:	e7b9      	b.n	80069da <_printf_float+0xfe>
 8006a66:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006a6a:	d118      	bne.n	8006a9e <_printf_float+0x1c2>
 8006a6c:	2900      	cmp	r1, #0
 8006a6e:	6863      	ldr	r3, [r4, #4]
 8006a70:	dd0b      	ble.n	8006a8a <_printf_float+0x1ae>
 8006a72:	6121      	str	r1, [r4, #16]
 8006a74:	b913      	cbnz	r3, 8006a7c <_printf_float+0x1a0>
 8006a76:	6822      	ldr	r2, [r4, #0]
 8006a78:	07d0      	lsls	r0, r2, #31
 8006a7a:	d502      	bpl.n	8006a82 <_printf_float+0x1a6>
 8006a7c:	3301      	adds	r3, #1
 8006a7e:	440b      	add	r3, r1
 8006a80:	6123      	str	r3, [r4, #16]
 8006a82:	65a1      	str	r1, [r4, #88]	; 0x58
 8006a84:	f04f 0900 	mov.w	r9, #0
 8006a88:	e7de      	b.n	8006a48 <_printf_float+0x16c>
 8006a8a:	b913      	cbnz	r3, 8006a92 <_printf_float+0x1b6>
 8006a8c:	6822      	ldr	r2, [r4, #0]
 8006a8e:	07d2      	lsls	r2, r2, #31
 8006a90:	d501      	bpl.n	8006a96 <_printf_float+0x1ba>
 8006a92:	3302      	adds	r3, #2
 8006a94:	e7f4      	b.n	8006a80 <_printf_float+0x1a4>
 8006a96:	2301      	movs	r3, #1
 8006a98:	e7f2      	b.n	8006a80 <_printf_float+0x1a4>
 8006a9a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006a9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aa0:	4299      	cmp	r1, r3
 8006aa2:	db05      	blt.n	8006ab0 <_printf_float+0x1d4>
 8006aa4:	6823      	ldr	r3, [r4, #0]
 8006aa6:	6121      	str	r1, [r4, #16]
 8006aa8:	07d8      	lsls	r0, r3, #31
 8006aaa:	d5ea      	bpl.n	8006a82 <_printf_float+0x1a6>
 8006aac:	1c4b      	adds	r3, r1, #1
 8006aae:	e7e7      	b.n	8006a80 <_printf_float+0x1a4>
 8006ab0:	2900      	cmp	r1, #0
 8006ab2:	bfd4      	ite	le
 8006ab4:	f1c1 0202 	rsble	r2, r1, #2
 8006ab8:	2201      	movgt	r2, #1
 8006aba:	4413      	add	r3, r2
 8006abc:	e7e0      	b.n	8006a80 <_printf_float+0x1a4>
 8006abe:	6823      	ldr	r3, [r4, #0]
 8006ac0:	055a      	lsls	r2, r3, #21
 8006ac2:	d407      	bmi.n	8006ad4 <_printf_float+0x1f8>
 8006ac4:	6923      	ldr	r3, [r4, #16]
 8006ac6:	4642      	mov	r2, r8
 8006ac8:	4631      	mov	r1, r6
 8006aca:	4628      	mov	r0, r5
 8006acc:	47b8      	blx	r7
 8006ace:	3001      	adds	r0, #1
 8006ad0:	d12c      	bne.n	8006b2c <_printf_float+0x250>
 8006ad2:	e764      	b.n	800699e <_printf_float+0xc2>
 8006ad4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ad8:	f240 80e0 	bls.w	8006c9c <_printf_float+0x3c0>
 8006adc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	f7fa f810 	bl	8000b08 <__aeabi_dcmpeq>
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	d034      	beq.n	8006b56 <_printf_float+0x27a>
 8006aec:	4a37      	ldr	r2, [pc, #220]	; (8006bcc <_printf_float+0x2f0>)
 8006aee:	2301      	movs	r3, #1
 8006af0:	4631      	mov	r1, r6
 8006af2:	4628      	mov	r0, r5
 8006af4:	47b8      	blx	r7
 8006af6:	3001      	adds	r0, #1
 8006af8:	f43f af51 	beq.w	800699e <_printf_float+0xc2>
 8006afc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b00:	429a      	cmp	r2, r3
 8006b02:	db02      	blt.n	8006b0a <_printf_float+0x22e>
 8006b04:	6823      	ldr	r3, [r4, #0]
 8006b06:	07d8      	lsls	r0, r3, #31
 8006b08:	d510      	bpl.n	8006b2c <_printf_float+0x250>
 8006b0a:	ee18 3a10 	vmov	r3, s16
 8006b0e:	4652      	mov	r2, sl
 8006b10:	4631      	mov	r1, r6
 8006b12:	4628      	mov	r0, r5
 8006b14:	47b8      	blx	r7
 8006b16:	3001      	adds	r0, #1
 8006b18:	f43f af41 	beq.w	800699e <_printf_float+0xc2>
 8006b1c:	f04f 0800 	mov.w	r8, #0
 8006b20:	f104 091a 	add.w	r9, r4, #26
 8006b24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b26:	3b01      	subs	r3, #1
 8006b28:	4543      	cmp	r3, r8
 8006b2a:	dc09      	bgt.n	8006b40 <_printf_float+0x264>
 8006b2c:	6823      	ldr	r3, [r4, #0]
 8006b2e:	079b      	lsls	r3, r3, #30
 8006b30:	f100 8105 	bmi.w	8006d3e <_printf_float+0x462>
 8006b34:	68e0      	ldr	r0, [r4, #12]
 8006b36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b38:	4298      	cmp	r0, r3
 8006b3a:	bfb8      	it	lt
 8006b3c:	4618      	movlt	r0, r3
 8006b3e:	e730      	b.n	80069a2 <_printf_float+0xc6>
 8006b40:	2301      	movs	r3, #1
 8006b42:	464a      	mov	r2, r9
 8006b44:	4631      	mov	r1, r6
 8006b46:	4628      	mov	r0, r5
 8006b48:	47b8      	blx	r7
 8006b4a:	3001      	adds	r0, #1
 8006b4c:	f43f af27 	beq.w	800699e <_printf_float+0xc2>
 8006b50:	f108 0801 	add.w	r8, r8, #1
 8006b54:	e7e6      	b.n	8006b24 <_printf_float+0x248>
 8006b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	dc39      	bgt.n	8006bd0 <_printf_float+0x2f4>
 8006b5c:	4a1b      	ldr	r2, [pc, #108]	; (8006bcc <_printf_float+0x2f0>)
 8006b5e:	2301      	movs	r3, #1
 8006b60:	4631      	mov	r1, r6
 8006b62:	4628      	mov	r0, r5
 8006b64:	47b8      	blx	r7
 8006b66:	3001      	adds	r0, #1
 8006b68:	f43f af19 	beq.w	800699e <_printf_float+0xc2>
 8006b6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b70:	4313      	orrs	r3, r2
 8006b72:	d102      	bne.n	8006b7a <_printf_float+0x29e>
 8006b74:	6823      	ldr	r3, [r4, #0]
 8006b76:	07d9      	lsls	r1, r3, #31
 8006b78:	d5d8      	bpl.n	8006b2c <_printf_float+0x250>
 8006b7a:	ee18 3a10 	vmov	r3, s16
 8006b7e:	4652      	mov	r2, sl
 8006b80:	4631      	mov	r1, r6
 8006b82:	4628      	mov	r0, r5
 8006b84:	47b8      	blx	r7
 8006b86:	3001      	adds	r0, #1
 8006b88:	f43f af09 	beq.w	800699e <_printf_float+0xc2>
 8006b8c:	f04f 0900 	mov.w	r9, #0
 8006b90:	f104 0a1a 	add.w	sl, r4, #26
 8006b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b96:	425b      	negs	r3, r3
 8006b98:	454b      	cmp	r3, r9
 8006b9a:	dc01      	bgt.n	8006ba0 <_printf_float+0x2c4>
 8006b9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b9e:	e792      	b.n	8006ac6 <_printf_float+0x1ea>
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	4652      	mov	r2, sl
 8006ba4:	4631      	mov	r1, r6
 8006ba6:	4628      	mov	r0, r5
 8006ba8:	47b8      	blx	r7
 8006baa:	3001      	adds	r0, #1
 8006bac:	f43f aef7 	beq.w	800699e <_printf_float+0xc2>
 8006bb0:	f109 0901 	add.w	r9, r9, #1
 8006bb4:	e7ee      	b.n	8006b94 <_printf_float+0x2b8>
 8006bb6:	bf00      	nop
 8006bb8:	7fefffff 	.word	0x7fefffff
 8006bbc:	08009780 	.word	0x08009780
 8006bc0:	08009784 	.word	0x08009784
 8006bc4:	0800978c 	.word	0x0800978c
 8006bc8:	08009788 	.word	0x08009788
 8006bcc:	08009790 	.word	0x08009790
 8006bd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	bfa8      	it	ge
 8006bd8:	461a      	movge	r2, r3
 8006bda:	2a00      	cmp	r2, #0
 8006bdc:	4691      	mov	r9, r2
 8006bde:	dc37      	bgt.n	8006c50 <_printf_float+0x374>
 8006be0:	f04f 0b00 	mov.w	fp, #0
 8006be4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006be8:	f104 021a 	add.w	r2, r4, #26
 8006bec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006bee:	9305      	str	r3, [sp, #20]
 8006bf0:	eba3 0309 	sub.w	r3, r3, r9
 8006bf4:	455b      	cmp	r3, fp
 8006bf6:	dc33      	bgt.n	8006c60 <_printf_float+0x384>
 8006bf8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bfc:	429a      	cmp	r2, r3
 8006bfe:	db3b      	blt.n	8006c78 <_printf_float+0x39c>
 8006c00:	6823      	ldr	r3, [r4, #0]
 8006c02:	07da      	lsls	r2, r3, #31
 8006c04:	d438      	bmi.n	8006c78 <_printf_float+0x39c>
 8006c06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c08:	9b05      	ldr	r3, [sp, #20]
 8006c0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c0c:	1ad3      	subs	r3, r2, r3
 8006c0e:	eba2 0901 	sub.w	r9, r2, r1
 8006c12:	4599      	cmp	r9, r3
 8006c14:	bfa8      	it	ge
 8006c16:	4699      	movge	r9, r3
 8006c18:	f1b9 0f00 	cmp.w	r9, #0
 8006c1c:	dc35      	bgt.n	8006c8a <_printf_float+0x3ae>
 8006c1e:	f04f 0800 	mov.w	r8, #0
 8006c22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c26:	f104 0a1a 	add.w	sl, r4, #26
 8006c2a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c2e:	1a9b      	subs	r3, r3, r2
 8006c30:	eba3 0309 	sub.w	r3, r3, r9
 8006c34:	4543      	cmp	r3, r8
 8006c36:	f77f af79 	ble.w	8006b2c <_printf_float+0x250>
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	4652      	mov	r2, sl
 8006c3e:	4631      	mov	r1, r6
 8006c40:	4628      	mov	r0, r5
 8006c42:	47b8      	blx	r7
 8006c44:	3001      	adds	r0, #1
 8006c46:	f43f aeaa 	beq.w	800699e <_printf_float+0xc2>
 8006c4a:	f108 0801 	add.w	r8, r8, #1
 8006c4e:	e7ec      	b.n	8006c2a <_printf_float+0x34e>
 8006c50:	4613      	mov	r3, r2
 8006c52:	4631      	mov	r1, r6
 8006c54:	4642      	mov	r2, r8
 8006c56:	4628      	mov	r0, r5
 8006c58:	47b8      	blx	r7
 8006c5a:	3001      	adds	r0, #1
 8006c5c:	d1c0      	bne.n	8006be0 <_printf_float+0x304>
 8006c5e:	e69e      	b.n	800699e <_printf_float+0xc2>
 8006c60:	2301      	movs	r3, #1
 8006c62:	4631      	mov	r1, r6
 8006c64:	4628      	mov	r0, r5
 8006c66:	9205      	str	r2, [sp, #20]
 8006c68:	47b8      	blx	r7
 8006c6a:	3001      	adds	r0, #1
 8006c6c:	f43f ae97 	beq.w	800699e <_printf_float+0xc2>
 8006c70:	9a05      	ldr	r2, [sp, #20]
 8006c72:	f10b 0b01 	add.w	fp, fp, #1
 8006c76:	e7b9      	b.n	8006bec <_printf_float+0x310>
 8006c78:	ee18 3a10 	vmov	r3, s16
 8006c7c:	4652      	mov	r2, sl
 8006c7e:	4631      	mov	r1, r6
 8006c80:	4628      	mov	r0, r5
 8006c82:	47b8      	blx	r7
 8006c84:	3001      	adds	r0, #1
 8006c86:	d1be      	bne.n	8006c06 <_printf_float+0x32a>
 8006c88:	e689      	b.n	800699e <_printf_float+0xc2>
 8006c8a:	9a05      	ldr	r2, [sp, #20]
 8006c8c:	464b      	mov	r3, r9
 8006c8e:	4442      	add	r2, r8
 8006c90:	4631      	mov	r1, r6
 8006c92:	4628      	mov	r0, r5
 8006c94:	47b8      	blx	r7
 8006c96:	3001      	adds	r0, #1
 8006c98:	d1c1      	bne.n	8006c1e <_printf_float+0x342>
 8006c9a:	e680      	b.n	800699e <_printf_float+0xc2>
 8006c9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c9e:	2a01      	cmp	r2, #1
 8006ca0:	dc01      	bgt.n	8006ca6 <_printf_float+0x3ca>
 8006ca2:	07db      	lsls	r3, r3, #31
 8006ca4:	d538      	bpl.n	8006d18 <_printf_float+0x43c>
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	4642      	mov	r2, r8
 8006caa:	4631      	mov	r1, r6
 8006cac:	4628      	mov	r0, r5
 8006cae:	47b8      	blx	r7
 8006cb0:	3001      	adds	r0, #1
 8006cb2:	f43f ae74 	beq.w	800699e <_printf_float+0xc2>
 8006cb6:	ee18 3a10 	vmov	r3, s16
 8006cba:	4652      	mov	r2, sl
 8006cbc:	4631      	mov	r1, r6
 8006cbe:	4628      	mov	r0, r5
 8006cc0:	47b8      	blx	r7
 8006cc2:	3001      	adds	r0, #1
 8006cc4:	f43f ae6b 	beq.w	800699e <_printf_float+0xc2>
 8006cc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ccc:	2200      	movs	r2, #0
 8006cce:	2300      	movs	r3, #0
 8006cd0:	f7f9 ff1a 	bl	8000b08 <__aeabi_dcmpeq>
 8006cd4:	b9d8      	cbnz	r0, 8006d0e <_printf_float+0x432>
 8006cd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cd8:	f108 0201 	add.w	r2, r8, #1
 8006cdc:	3b01      	subs	r3, #1
 8006cde:	4631      	mov	r1, r6
 8006ce0:	4628      	mov	r0, r5
 8006ce2:	47b8      	blx	r7
 8006ce4:	3001      	adds	r0, #1
 8006ce6:	d10e      	bne.n	8006d06 <_printf_float+0x42a>
 8006ce8:	e659      	b.n	800699e <_printf_float+0xc2>
 8006cea:	2301      	movs	r3, #1
 8006cec:	4652      	mov	r2, sl
 8006cee:	4631      	mov	r1, r6
 8006cf0:	4628      	mov	r0, r5
 8006cf2:	47b8      	blx	r7
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	f43f ae52 	beq.w	800699e <_printf_float+0xc2>
 8006cfa:	f108 0801 	add.w	r8, r8, #1
 8006cfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d00:	3b01      	subs	r3, #1
 8006d02:	4543      	cmp	r3, r8
 8006d04:	dcf1      	bgt.n	8006cea <_printf_float+0x40e>
 8006d06:	464b      	mov	r3, r9
 8006d08:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006d0c:	e6dc      	b.n	8006ac8 <_printf_float+0x1ec>
 8006d0e:	f04f 0800 	mov.w	r8, #0
 8006d12:	f104 0a1a 	add.w	sl, r4, #26
 8006d16:	e7f2      	b.n	8006cfe <_printf_float+0x422>
 8006d18:	2301      	movs	r3, #1
 8006d1a:	4642      	mov	r2, r8
 8006d1c:	e7df      	b.n	8006cde <_printf_float+0x402>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	464a      	mov	r2, r9
 8006d22:	4631      	mov	r1, r6
 8006d24:	4628      	mov	r0, r5
 8006d26:	47b8      	blx	r7
 8006d28:	3001      	adds	r0, #1
 8006d2a:	f43f ae38 	beq.w	800699e <_printf_float+0xc2>
 8006d2e:	f108 0801 	add.w	r8, r8, #1
 8006d32:	68e3      	ldr	r3, [r4, #12]
 8006d34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d36:	1a5b      	subs	r3, r3, r1
 8006d38:	4543      	cmp	r3, r8
 8006d3a:	dcf0      	bgt.n	8006d1e <_printf_float+0x442>
 8006d3c:	e6fa      	b.n	8006b34 <_printf_float+0x258>
 8006d3e:	f04f 0800 	mov.w	r8, #0
 8006d42:	f104 0919 	add.w	r9, r4, #25
 8006d46:	e7f4      	b.n	8006d32 <_printf_float+0x456>

08006d48 <_printf_common>:
 8006d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d4c:	4616      	mov	r6, r2
 8006d4e:	4699      	mov	r9, r3
 8006d50:	688a      	ldr	r2, [r1, #8]
 8006d52:	690b      	ldr	r3, [r1, #16]
 8006d54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	bfb8      	it	lt
 8006d5c:	4613      	movlt	r3, r2
 8006d5e:	6033      	str	r3, [r6, #0]
 8006d60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d64:	4607      	mov	r7, r0
 8006d66:	460c      	mov	r4, r1
 8006d68:	b10a      	cbz	r2, 8006d6e <_printf_common+0x26>
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	6033      	str	r3, [r6, #0]
 8006d6e:	6823      	ldr	r3, [r4, #0]
 8006d70:	0699      	lsls	r1, r3, #26
 8006d72:	bf42      	ittt	mi
 8006d74:	6833      	ldrmi	r3, [r6, #0]
 8006d76:	3302      	addmi	r3, #2
 8006d78:	6033      	strmi	r3, [r6, #0]
 8006d7a:	6825      	ldr	r5, [r4, #0]
 8006d7c:	f015 0506 	ands.w	r5, r5, #6
 8006d80:	d106      	bne.n	8006d90 <_printf_common+0x48>
 8006d82:	f104 0a19 	add.w	sl, r4, #25
 8006d86:	68e3      	ldr	r3, [r4, #12]
 8006d88:	6832      	ldr	r2, [r6, #0]
 8006d8a:	1a9b      	subs	r3, r3, r2
 8006d8c:	42ab      	cmp	r3, r5
 8006d8e:	dc26      	bgt.n	8006dde <_printf_common+0x96>
 8006d90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d94:	1e13      	subs	r3, r2, #0
 8006d96:	6822      	ldr	r2, [r4, #0]
 8006d98:	bf18      	it	ne
 8006d9a:	2301      	movne	r3, #1
 8006d9c:	0692      	lsls	r2, r2, #26
 8006d9e:	d42b      	bmi.n	8006df8 <_printf_common+0xb0>
 8006da0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006da4:	4649      	mov	r1, r9
 8006da6:	4638      	mov	r0, r7
 8006da8:	47c0      	blx	r8
 8006daa:	3001      	adds	r0, #1
 8006dac:	d01e      	beq.n	8006dec <_printf_common+0xa4>
 8006dae:	6823      	ldr	r3, [r4, #0]
 8006db0:	68e5      	ldr	r5, [r4, #12]
 8006db2:	6832      	ldr	r2, [r6, #0]
 8006db4:	f003 0306 	and.w	r3, r3, #6
 8006db8:	2b04      	cmp	r3, #4
 8006dba:	bf08      	it	eq
 8006dbc:	1aad      	subeq	r5, r5, r2
 8006dbe:	68a3      	ldr	r3, [r4, #8]
 8006dc0:	6922      	ldr	r2, [r4, #16]
 8006dc2:	bf0c      	ite	eq
 8006dc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006dc8:	2500      	movne	r5, #0
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	bfc4      	itt	gt
 8006dce:	1a9b      	subgt	r3, r3, r2
 8006dd0:	18ed      	addgt	r5, r5, r3
 8006dd2:	2600      	movs	r6, #0
 8006dd4:	341a      	adds	r4, #26
 8006dd6:	42b5      	cmp	r5, r6
 8006dd8:	d11a      	bne.n	8006e10 <_printf_common+0xc8>
 8006dda:	2000      	movs	r0, #0
 8006ddc:	e008      	b.n	8006df0 <_printf_common+0xa8>
 8006dde:	2301      	movs	r3, #1
 8006de0:	4652      	mov	r2, sl
 8006de2:	4649      	mov	r1, r9
 8006de4:	4638      	mov	r0, r7
 8006de6:	47c0      	blx	r8
 8006de8:	3001      	adds	r0, #1
 8006dea:	d103      	bne.n	8006df4 <_printf_common+0xac>
 8006dec:	f04f 30ff 	mov.w	r0, #4294967295
 8006df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006df4:	3501      	adds	r5, #1
 8006df6:	e7c6      	b.n	8006d86 <_printf_common+0x3e>
 8006df8:	18e1      	adds	r1, r4, r3
 8006dfa:	1c5a      	adds	r2, r3, #1
 8006dfc:	2030      	movs	r0, #48	; 0x30
 8006dfe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006e02:	4422      	add	r2, r4
 8006e04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006e08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006e0c:	3302      	adds	r3, #2
 8006e0e:	e7c7      	b.n	8006da0 <_printf_common+0x58>
 8006e10:	2301      	movs	r3, #1
 8006e12:	4622      	mov	r2, r4
 8006e14:	4649      	mov	r1, r9
 8006e16:	4638      	mov	r0, r7
 8006e18:	47c0      	blx	r8
 8006e1a:	3001      	adds	r0, #1
 8006e1c:	d0e6      	beq.n	8006dec <_printf_common+0xa4>
 8006e1e:	3601      	adds	r6, #1
 8006e20:	e7d9      	b.n	8006dd6 <_printf_common+0x8e>
	...

08006e24 <_printf_i>:
 8006e24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e28:	460c      	mov	r4, r1
 8006e2a:	4691      	mov	r9, r2
 8006e2c:	7e27      	ldrb	r7, [r4, #24]
 8006e2e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006e30:	2f78      	cmp	r7, #120	; 0x78
 8006e32:	4680      	mov	r8, r0
 8006e34:	469a      	mov	sl, r3
 8006e36:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e3a:	d807      	bhi.n	8006e4c <_printf_i+0x28>
 8006e3c:	2f62      	cmp	r7, #98	; 0x62
 8006e3e:	d80a      	bhi.n	8006e56 <_printf_i+0x32>
 8006e40:	2f00      	cmp	r7, #0
 8006e42:	f000 80d8 	beq.w	8006ff6 <_printf_i+0x1d2>
 8006e46:	2f58      	cmp	r7, #88	; 0x58
 8006e48:	f000 80a3 	beq.w	8006f92 <_printf_i+0x16e>
 8006e4c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006e50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006e54:	e03a      	b.n	8006ecc <_printf_i+0xa8>
 8006e56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006e5a:	2b15      	cmp	r3, #21
 8006e5c:	d8f6      	bhi.n	8006e4c <_printf_i+0x28>
 8006e5e:	a001      	add	r0, pc, #4	; (adr r0, 8006e64 <_printf_i+0x40>)
 8006e60:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006e64:	08006ebd 	.word	0x08006ebd
 8006e68:	08006ed1 	.word	0x08006ed1
 8006e6c:	08006e4d 	.word	0x08006e4d
 8006e70:	08006e4d 	.word	0x08006e4d
 8006e74:	08006e4d 	.word	0x08006e4d
 8006e78:	08006e4d 	.word	0x08006e4d
 8006e7c:	08006ed1 	.word	0x08006ed1
 8006e80:	08006e4d 	.word	0x08006e4d
 8006e84:	08006e4d 	.word	0x08006e4d
 8006e88:	08006e4d 	.word	0x08006e4d
 8006e8c:	08006e4d 	.word	0x08006e4d
 8006e90:	08006fdd 	.word	0x08006fdd
 8006e94:	08006f01 	.word	0x08006f01
 8006e98:	08006fbf 	.word	0x08006fbf
 8006e9c:	08006e4d 	.word	0x08006e4d
 8006ea0:	08006e4d 	.word	0x08006e4d
 8006ea4:	08006fff 	.word	0x08006fff
 8006ea8:	08006e4d 	.word	0x08006e4d
 8006eac:	08006f01 	.word	0x08006f01
 8006eb0:	08006e4d 	.word	0x08006e4d
 8006eb4:	08006e4d 	.word	0x08006e4d
 8006eb8:	08006fc7 	.word	0x08006fc7
 8006ebc:	680b      	ldr	r3, [r1, #0]
 8006ebe:	1d1a      	adds	r2, r3, #4
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	600a      	str	r2, [r1, #0]
 8006ec4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006ec8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e0a3      	b.n	8007018 <_printf_i+0x1f4>
 8006ed0:	6825      	ldr	r5, [r4, #0]
 8006ed2:	6808      	ldr	r0, [r1, #0]
 8006ed4:	062e      	lsls	r6, r5, #24
 8006ed6:	f100 0304 	add.w	r3, r0, #4
 8006eda:	d50a      	bpl.n	8006ef2 <_printf_i+0xce>
 8006edc:	6805      	ldr	r5, [r0, #0]
 8006ede:	600b      	str	r3, [r1, #0]
 8006ee0:	2d00      	cmp	r5, #0
 8006ee2:	da03      	bge.n	8006eec <_printf_i+0xc8>
 8006ee4:	232d      	movs	r3, #45	; 0x2d
 8006ee6:	426d      	negs	r5, r5
 8006ee8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006eec:	485e      	ldr	r0, [pc, #376]	; (8007068 <_printf_i+0x244>)
 8006eee:	230a      	movs	r3, #10
 8006ef0:	e019      	b.n	8006f26 <_printf_i+0x102>
 8006ef2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006ef6:	6805      	ldr	r5, [r0, #0]
 8006ef8:	600b      	str	r3, [r1, #0]
 8006efa:	bf18      	it	ne
 8006efc:	b22d      	sxthne	r5, r5
 8006efe:	e7ef      	b.n	8006ee0 <_printf_i+0xbc>
 8006f00:	680b      	ldr	r3, [r1, #0]
 8006f02:	6825      	ldr	r5, [r4, #0]
 8006f04:	1d18      	adds	r0, r3, #4
 8006f06:	6008      	str	r0, [r1, #0]
 8006f08:	0628      	lsls	r0, r5, #24
 8006f0a:	d501      	bpl.n	8006f10 <_printf_i+0xec>
 8006f0c:	681d      	ldr	r5, [r3, #0]
 8006f0e:	e002      	b.n	8006f16 <_printf_i+0xf2>
 8006f10:	0669      	lsls	r1, r5, #25
 8006f12:	d5fb      	bpl.n	8006f0c <_printf_i+0xe8>
 8006f14:	881d      	ldrh	r5, [r3, #0]
 8006f16:	4854      	ldr	r0, [pc, #336]	; (8007068 <_printf_i+0x244>)
 8006f18:	2f6f      	cmp	r7, #111	; 0x6f
 8006f1a:	bf0c      	ite	eq
 8006f1c:	2308      	moveq	r3, #8
 8006f1e:	230a      	movne	r3, #10
 8006f20:	2100      	movs	r1, #0
 8006f22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006f26:	6866      	ldr	r6, [r4, #4]
 8006f28:	60a6      	str	r6, [r4, #8]
 8006f2a:	2e00      	cmp	r6, #0
 8006f2c:	bfa2      	ittt	ge
 8006f2e:	6821      	ldrge	r1, [r4, #0]
 8006f30:	f021 0104 	bicge.w	r1, r1, #4
 8006f34:	6021      	strge	r1, [r4, #0]
 8006f36:	b90d      	cbnz	r5, 8006f3c <_printf_i+0x118>
 8006f38:	2e00      	cmp	r6, #0
 8006f3a:	d04d      	beq.n	8006fd8 <_printf_i+0x1b4>
 8006f3c:	4616      	mov	r6, r2
 8006f3e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f42:	fb03 5711 	mls	r7, r3, r1, r5
 8006f46:	5dc7      	ldrb	r7, [r0, r7]
 8006f48:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006f4c:	462f      	mov	r7, r5
 8006f4e:	42bb      	cmp	r3, r7
 8006f50:	460d      	mov	r5, r1
 8006f52:	d9f4      	bls.n	8006f3e <_printf_i+0x11a>
 8006f54:	2b08      	cmp	r3, #8
 8006f56:	d10b      	bne.n	8006f70 <_printf_i+0x14c>
 8006f58:	6823      	ldr	r3, [r4, #0]
 8006f5a:	07df      	lsls	r7, r3, #31
 8006f5c:	d508      	bpl.n	8006f70 <_printf_i+0x14c>
 8006f5e:	6923      	ldr	r3, [r4, #16]
 8006f60:	6861      	ldr	r1, [r4, #4]
 8006f62:	4299      	cmp	r1, r3
 8006f64:	bfde      	ittt	le
 8006f66:	2330      	movle	r3, #48	; 0x30
 8006f68:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006f6c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006f70:	1b92      	subs	r2, r2, r6
 8006f72:	6122      	str	r2, [r4, #16]
 8006f74:	f8cd a000 	str.w	sl, [sp]
 8006f78:	464b      	mov	r3, r9
 8006f7a:	aa03      	add	r2, sp, #12
 8006f7c:	4621      	mov	r1, r4
 8006f7e:	4640      	mov	r0, r8
 8006f80:	f7ff fee2 	bl	8006d48 <_printf_common>
 8006f84:	3001      	adds	r0, #1
 8006f86:	d14c      	bne.n	8007022 <_printf_i+0x1fe>
 8006f88:	f04f 30ff 	mov.w	r0, #4294967295
 8006f8c:	b004      	add	sp, #16
 8006f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f92:	4835      	ldr	r0, [pc, #212]	; (8007068 <_printf_i+0x244>)
 8006f94:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006f98:	6823      	ldr	r3, [r4, #0]
 8006f9a:	680e      	ldr	r6, [r1, #0]
 8006f9c:	061f      	lsls	r7, r3, #24
 8006f9e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006fa2:	600e      	str	r6, [r1, #0]
 8006fa4:	d514      	bpl.n	8006fd0 <_printf_i+0x1ac>
 8006fa6:	07d9      	lsls	r1, r3, #31
 8006fa8:	bf44      	itt	mi
 8006faa:	f043 0320 	orrmi.w	r3, r3, #32
 8006fae:	6023      	strmi	r3, [r4, #0]
 8006fb0:	b91d      	cbnz	r5, 8006fba <_printf_i+0x196>
 8006fb2:	6823      	ldr	r3, [r4, #0]
 8006fb4:	f023 0320 	bic.w	r3, r3, #32
 8006fb8:	6023      	str	r3, [r4, #0]
 8006fba:	2310      	movs	r3, #16
 8006fbc:	e7b0      	b.n	8006f20 <_printf_i+0xfc>
 8006fbe:	6823      	ldr	r3, [r4, #0]
 8006fc0:	f043 0320 	orr.w	r3, r3, #32
 8006fc4:	6023      	str	r3, [r4, #0]
 8006fc6:	2378      	movs	r3, #120	; 0x78
 8006fc8:	4828      	ldr	r0, [pc, #160]	; (800706c <_printf_i+0x248>)
 8006fca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006fce:	e7e3      	b.n	8006f98 <_printf_i+0x174>
 8006fd0:	065e      	lsls	r6, r3, #25
 8006fd2:	bf48      	it	mi
 8006fd4:	b2ad      	uxthmi	r5, r5
 8006fd6:	e7e6      	b.n	8006fa6 <_printf_i+0x182>
 8006fd8:	4616      	mov	r6, r2
 8006fda:	e7bb      	b.n	8006f54 <_printf_i+0x130>
 8006fdc:	680b      	ldr	r3, [r1, #0]
 8006fde:	6826      	ldr	r6, [r4, #0]
 8006fe0:	6960      	ldr	r0, [r4, #20]
 8006fe2:	1d1d      	adds	r5, r3, #4
 8006fe4:	600d      	str	r5, [r1, #0]
 8006fe6:	0635      	lsls	r5, r6, #24
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	d501      	bpl.n	8006ff0 <_printf_i+0x1cc>
 8006fec:	6018      	str	r0, [r3, #0]
 8006fee:	e002      	b.n	8006ff6 <_printf_i+0x1d2>
 8006ff0:	0671      	lsls	r1, r6, #25
 8006ff2:	d5fb      	bpl.n	8006fec <_printf_i+0x1c8>
 8006ff4:	8018      	strh	r0, [r3, #0]
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	6123      	str	r3, [r4, #16]
 8006ffa:	4616      	mov	r6, r2
 8006ffc:	e7ba      	b.n	8006f74 <_printf_i+0x150>
 8006ffe:	680b      	ldr	r3, [r1, #0]
 8007000:	1d1a      	adds	r2, r3, #4
 8007002:	600a      	str	r2, [r1, #0]
 8007004:	681e      	ldr	r6, [r3, #0]
 8007006:	6862      	ldr	r2, [r4, #4]
 8007008:	2100      	movs	r1, #0
 800700a:	4630      	mov	r0, r6
 800700c:	f7f9 f908 	bl	8000220 <memchr>
 8007010:	b108      	cbz	r0, 8007016 <_printf_i+0x1f2>
 8007012:	1b80      	subs	r0, r0, r6
 8007014:	6060      	str	r0, [r4, #4]
 8007016:	6863      	ldr	r3, [r4, #4]
 8007018:	6123      	str	r3, [r4, #16]
 800701a:	2300      	movs	r3, #0
 800701c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007020:	e7a8      	b.n	8006f74 <_printf_i+0x150>
 8007022:	6923      	ldr	r3, [r4, #16]
 8007024:	4632      	mov	r2, r6
 8007026:	4649      	mov	r1, r9
 8007028:	4640      	mov	r0, r8
 800702a:	47d0      	blx	sl
 800702c:	3001      	adds	r0, #1
 800702e:	d0ab      	beq.n	8006f88 <_printf_i+0x164>
 8007030:	6823      	ldr	r3, [r4, #0]
 8007032:	079b      	lsls	r3, r3, #30
 8007034:	d413      	bmi.n	800705e <_printf_i+0x23a>
 8007036:	68e0      	ldr	r0, [r4, #12]
 8007038:	9b03      	ldr	r3, [sp, #12]
 800703a:	4298      	cmp	r0, r3
 800703c:	bfb8      	it	lt
 800703e:	4618      	movlt	r0, r3
 8007040:	e7a4      	b.n	8006f8c <_printf_i+0x168>
 8007042:	2301      	movs	r3, #1
 8007044:	4632      	mov	r2, r6
 8007046:	4649      	mov	r1, r9
 8007048:	4640      	mov	r0, r8
 800704a:	47d0      	blx	sl
 800704c:	3001      	adds	r0, #1
 800704e:	d09b      	beq.n	8006f88 <_printf_i+0x164>
 8007050:	3501      	adds	r5, #1
 8007052:	68e3      	ldr	r3, [r4, #12]
 8007054:	9903      	ldr	r1, [sp, #12]
 8007056:	1a5b      	subs	r3, r3, r1
 8007058:	42ab      	cmp	r3, r5
 800705a:	dcf2      	bgt.n	8007042 <_printf_i+0x21e>
 800705c:	e7eb      	b.n	8007036 <_printf_i+0x212>
 800705e:	2500      	movs	r5, #0
 8007060:	f104 0619 	add.w	r6, r4, #25
 8007064:	e7f5      	b.n	8007052 <_printf_i+0x22e>
 8007066:	bf00      	nop
 8007068:	08009792 	.word	0x08009792
 800706c:	080097a3 	.word	0x080097a3

08007070 <siprintf>:
 8007070:	b40e      	push	{r1, r2, r3}
 8007072:	b500      	push	{lr}
 8007074:	b09c      	sub	sp, #112	; 0x70
 8007076:	ab1d      	add	r3, sp, #116	; 0x74
 8007078:	9002      	str	r0, [sp, #8]
 800707a:	9006      	str	r0, [sp, #24]
 800707c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007080:	4809      	ldr	r0, [pc, #36]	; (80070a8 <siprintf+0x38>)
 8007082:	9107      	str	r1, [sp, #28]
 8007084:	9104      	str	r1, [sp, #16]
 8007086:	4909      	ldr	r1, [pc, #36]	; (80070ac <siprintf+0x3c>)
 8007088:	f853 2b04 	ldr.w	r2, [r3], #4
 800708c:	9105      	str	r1, [sp, #20]
 800708e:	6800      	ldr	r0, [r0, #0]
 8007090:	9301      	str	r3, [sp, #4]
 8007092:	a902      	add	r1, sp, #8
 8007094:	f001 fb70 	bl	8008778 <_svfiprintf_r>
 8007098:	9b02      	ldr	r3, [sp, #8]
 800709a:	2200      	movs	r2, #0
 800709c:	701a      	strb	r2, [r3, #0]
 800709e:	b01c      	add	sp, #112	; 0x70
 80070a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80070a4:	b003      	add	sp, #12
 80070a6:	4770      	bx	lr
 80070a8:	20000054 	.word	0x20000054
 80070ac:	ffff0208 	.word	0xffff0208

080070b0 <strncmp>:
 80070b0:	b510      	push	{r4, lr}
 80070b2:	b16a      	cbz	r2, 80070d0 <strncmp+0x20>
 80070b4:	3901      	subs	r1, #1
 80070b6:	1884      	adds	r4, r0, r2
 80070b8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80070bc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d103      	bne.n	80070cc <strncmp+0x1c>
 80070c4:	42a0      	cmp	r0, r4
 80070c6:	d001      	beq.n	80070cc <strncmp+0x1c>
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d1f5      	bne.n	80070b8 <strncmp+0x8>
 80070cc:	1a98      	subs	r0, r3, r2
 80070ce:	bd10      	pop	{r4, pc}
 80070d0:	4610      	mov	r0, r2
 80070d2:	e7fc      	b.n	80070ce <strncmp+0x1e>

080070d4 <strstr>:
 80070d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070d6:	780c      	ldrb	r4, [r1, #0]
 80070d8:	b164      	cbz	r4, 80070f4 <strstr+0x20>
 80070da:	4603      	mov	r3, r0
 80070dc:	781a      	ldrb	r2, [r3, #0]
 80070de:	4618      	mov	r0, r3
 80070e0:	1c5e      	adds	r6, r3, #1
 80070e2:	b90a      	cbnz	r2, 80070e8 <strstr+0x14>
 80070e4:	4610      	mov	r0, r2
 80070e6:	e005      	b.n	80070f4 <strstr+0x20>
 80070e8:	4294      	cmp	r4, r2
 80070ea:	d108      	bne.n	80070fe <strstr+0x2a>
 80070ec:	460d      	mov	r5, r1
 80070ee:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 80070f2:	b902      	cbnz	r2, 80070f6 <strstr+0x22>
 80070f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070f6:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 80070fa:	4297      	cmp	r7, r2
 80070fc:	d0f7      	beq.n	80070ee <strstr+0x1a>
 80070fe:	4633      	mov	r3, r6
 8007100:	e7ec      	b.n	80070dc <strstr+0x8>
	...

08007104 <_vsiprintf_r>:
 8007104:	b500      	push	{lr}
 8007106:	b09b      	sub	sp, #108	; 0x6c
 8007108:	9100      	str	r1, [sp, #0]
 800710a:	9104      	str	r1, [sp, #16]
 800710c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007110:	9105      	str	r1, [sp, #20]
 8007112:	9102      	str	r1, [sp, #8]
 8007114:	4905      	ldr	r1, [pc, #20]	; (800712c <_vsiprintf_r+0x28>)
 8007116:	9103      	str	r1, [sp, #12]
 8007118:	4669      	mov	r1, sp
 800711a:	f001 fb2d 	bl	8008778 <_svfiprintf_r>
 800711e:	9b00      	ldr	r3, [sp, #0]
 8007120:	2200      	movs	r2, #0
 8007122:	701a      	strb	r2, [r3, #0]
 8007124:	b01b      	add	sp, #108	; 0x6c
 8007126:	f85d fb04 	ldr.w	pc, [sp], #4
 800712a:	bf00      	nop
 800712c:	ffff0208 	.word	0xffff0208

08007130 <vsiprintf>:
 8007130:	4613      	mov	r3, r2
 8007132:	460a      	mov	r2, r1
 8007134:	4601      	mov	r1, r0
 8007136:	4802      	ldr	r0, [pc, #8]	; (8007140 <vsiprintf+0x10>)
 8007138:	6800      	ldr	r0, [r0, #0]
 800713a:	f7ff bfe3 	b.w	8007104 <_vsiprintf_r>
 800713e:	bf00      	nop
 8007140:	20000054 	.word	0x20000054

08007144 <quorem>:
 8007144:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007148:	6903      	ldr	r3, [r0, #16]
 800714a:	690c      	ldr	r4, [r1, #16]
 800714c:	42a3      	cmp	r3, r4
 800714e:	4607      	mov	r7, r0
 8007150:	f2c0 8081 	blt.w	8007256 <quorem+0x112>
 8007154:	3c01      	subs	r4, #1
 8007156:	f101 0814 	add.w	r8, r1, #20
 800715a:	f100 0514 	add.w	r5, r0, #20
 800715e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007162:	9301      	str	r3, [sp, #4]
 8007164:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007168:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800716c:	3301      	adds	r3, #1
 800716e:	429a      	cmp	r2, r3
 8007170:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007174:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007178:	fbb2 f6f3 	udiv	r6, r2, r3
 800717c:	d331      	bcc.n	80071e2 <quorem+0x9e>
 800717e:	f04f 0e00 	mov.w	lr, #0
 8007182:	4640      	mov	r0, r8
 8007184:	46ac      	mov	ip, r5
 8007186:	46f2      	mov	sl, lr
 8007188:	f850 2b04 	ldr.w	r2, [r0], #4
 800718c:	b293      	uxth	r3, r2
 800718e:	fb06 e303 	mla	r3, r6, r3, lr
 8007192:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007196:	b29b      	uxth	r3, r3
 8007198:	ebaa 0303 	sub.w	r3, sl, r3
 800719c:	0c12      	lsrs	r2, r2, #16
 800719e:	f8dc a000 	ldr.w	sl, [ip]
 80071a2:	fb06 e202 	mla	r2, r6, r2, lr
 80071a6:	fa13 f38a 	uxtah	r3, r3, sl
 80071aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80071ae:	fa1f fa82 	uxth.w	sl, r2
 80071b2:	f8dc 2000 	ldr.w	r2, [ip]
 80071b6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80071ba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80071be:	b29b      	uxth	r3, r3
 80071c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071c4:	4581      	cmp	r9, r0
 80071c6:	f84c 3b04 	str.w	r3, [ip], #4
 80071ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80071ce:	d2db      	bcs.n	8007188 <quorem+0x44>
 80071d0:	f855 300b 	ldr.w	r3, [r5, fp]
 80071d4:	b92b      	cbnz	r3, 80071e2 <quorem+0x9e>
 80071d6:	9b01      	ldr	r3, [sp, #4]
 80071d8:	3b04      	subs	r3, #4
 80071da:	429d      	cmp	r5, r3
 80071dc:	461a      	mov	r2, r3
 80071de:	d32e      	bcc.n	800723e <quorem+0xfa>
 80071e0:	613c      	str	r4, [r7, #16]
 80071e2:	4638      	mov	r0, r7
 80071e4:	f001 f8b2 	bl	800834c <__mcmp>
 80071e8:	2800      	cmp	r0, #0
 80071ea:	db24      	blt.n	8007236 <quorem+0xf2>
 80071ec:	3601      	adds	r6, #1
 80071ee:	4628      	mov	r0, r5
 80071f0:	f04f 0c00 	mov.w	ip, #0
 80071f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80071f8:	f8d0 e000 	ldr.w	lr, [r0]
 80071fc:	b293      	uxth	r3, r2
 80071fe:	ebac 0303 	sub.w	r3, ip, r3
 8007202:	0c12      	lsrs	r2, r2, #16
 8007204:	fa13 f38e 	uxtah	r3, r3, lr
 8007208:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800720c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007210:	b29b      	uxth	r3, r3
 8007212:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007216:	45c1      	cmp	r9, r8
 8007218:	f840 3b04 	str.w	r3, [r0], #4
 800721c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007220:	d2e8      	bcs.n	80071f4 <quorem+0xb0>
 8007222:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007226:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800722a:	b922      	cbnz	r2, 8007236 <quorem+0xf2>
 800722c:	3b04      	subs	r3, #4
 800722e:	429d      	cmp	r5, r3
 8007230:	461a      	mov	r2, r3
 8007232:	d30a      	bcc.n	800724a <quorem+0x106>
 8007234:	613c      	str	r4, [r7, #16]
 8007236:	4630      	mov	r0, r6
 8007238:	b003      	add	sp, #12
 800723a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800723e:	6812      	ldr	r2, [r2, #0]
 8007240:	3b04      	subs	r3, #4
 8007242:	2a00      	cmp	r2, #0
 8007244:	d1cc      	bne.n	80071e0 <quorem+0x9c>
 8007246:	3c01      	subs	r4, #1
 8007248:	e7c7      	b.n	80071da <quorem+0x96>
 800724a:	6812      	ldr	r2, [r2, #0]
 800724c:	3b04      	subs	r3, #4
 800724e:	2a00      	cmp	r2, #0
 8007250:	d1f0      	bne.n	8007234 <quorem+0xf0>
 8007252:	3c01      	subs	r4, #1
 8007254:	e7eb      	b.n	800722e <quorem+0xea>
 8007256:	2000      	movs	r0, #0
 8007258:	e7ee      	b.n	8007238 <quorem+0xf4>
 800725a:	0000      	movs	r0, r0
 800725c:	0000      	movs	r0, r0
	...

08007260 <_dtoa_r>:
 8007260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007264:	ed2d 8b02 	vpush	{d8}
 8007268:	ec57 6b10 	vmov	r6, r7, d0
 800726c:	b095      	sub	sp, #84	; 0x54
 800726e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007270:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007274:	9105      	str	r1, [sp, #20]
 8007276:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800727a:	4604      	mov	r4, r0
 800727c:	9209      	str	r2, [sp, #36]	; 0x24
 800727e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007280:	b975      	cbnz	r5, 80072a0 <_dtoa_r+0x40>
 8007282:	2010      	movs	r0, #16
 8007284:	f000 fddc 	bl	8007e40 <malloc>
 8007288:	4602      	mov	r2, r0
 800728a:	6260      	str	r0, [r4, #36]	; 0x24
 800728c:	b920      	cbnz	r0, 8007298 <_dtoa_r+0x38>
 800728e:	4bb2      	ldr	r3, [pc, #712]	; (8007558 <_dtoa_r+0x2f8>)
 8007290:	21ea      	movs	r1, #234	; 0xea
 8007292:	48b2      	ldr	r0, [pc, #712]	; (800755c <_dtoa_r+0x2fc>)
 8007294:	f001 fb80 	bl	8008998 <__assert_func>
 8007298:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800729c:	6005      	str	r5, [r0, #0]
 800729e:	60c5      	str	r5, [r0, #12]
 80072a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072a2:	6819      	ldr	r1, [r3, #0]
 80072a4:	b151      	cbz	r1, 80072bc <_dtoa_r+0x5c>
 80072a6:	685a      	ldr	r2, [r3, #4]
 80072a8:	604a      	str	r2, [r1, #4]
 80072aa:	2301      	movs	r3, #1
 80072ac:	4093      	lsls	r3, r2
 80072ae:	608b      	str	r3, [r1, #8]
 80072b0:	4620      	mov	r0, r4
 80072b2:	f000 fe0d 	bl	8007ed0 <_Bfree>
 80072b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072b8:	2200      	movs	r2, #0
 80072ba:	601a      	str	r2, [r3, #0]
 80072bc:	1e3b      	subs	r3, r7, #0
 80072be:	bfb9      	ittee	lt
 80072c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80072c4:	9303      	strlt	r3, [sp, #12]
 80072c6:	2300      	movge	r3, #0
 80072c8:	f8c8 3000 	strge.w	r3, [r8]
 80072cc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80072d0:	4ba3      	ldr	r3, [pc, #652]	; (8007560 <_dtoa_r+0x300>)
 80072d2:	bfbc      	itt	lt
 80072d4:	2201      	movlt	r2, #1
 80072d6:	f8c8 2000 	strlt.w	r2, [r8]
 80072da:	ea33 0309 	bics.w	r3, r3, r9
 80072de:	d11b      	bne.n	8007318 <_dtoa_r+0xb8>
 80072e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80072e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80072e6:	6013      	str	r3, [r2, #0]
 80072e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80072ec:	4333      	orrs	r3, r6
 80072ee:	f000 857a 	beq.w	8007de6 <_dtoa_r+0xb86>
 80072f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072f4:	b963      	cbnz	r3, 8007310 <_dtoa_r+0xb0>
 80072f6:	4b9b      	ldr	r3, [pc, #620]	; (8007564 <_dtoa_r+0x304>)
 80072f8:	e024      	b.n	8007344 <_dtoa_r+0xe4>
 80072fa:	4b9b      	ldr	r3, [pc, #620]	; (8007568 <_dtoa_r+0x308>)
 80072fc:	9300      	str	r3, [sp, #0]
 80072fe:	3308      	adds	r3, #8
 8007300:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007302:	6013      	str	r3, [r2, #0]
 8007304:	9800      	ldr	r0, [sp, #0]
 8007306:	b015      	add	sp, #84	; 0x54
 8007308:	ecbd 8b02 	vpop	{d8}
 800730c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007310:	4b94      	ldr	r3, [pc, #592]	; (8007564 <_dtoa_r+0x304>)
 8007312:	9300      	str	r3, [sp, #0]
 8007314:	3303      	adds	r3, #3
 8007316:	e7f3      	b.n	8007300 <_dtoa_r+0xa0>
 8007318:	ed9d 7b02 	vldr	d7, [sp, #8]
 800731c:	2200      	movs	r2, #0
 800731e:	ec51 0b17 	vmov	r0, r1, d7
 8007322:	2300      	movs	r3, #0
 8007324:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007328:	f7f9 fbee 	bl	8000b08 <__aeabi_dcmpeq>
 800732c:	4680      	mov	r8, r0
 800732e:	b158      	cbz	r0, 8007348 <_dtoa_r+0xe8>
 8007330:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007332:	2301      	movs	r3, #1
 8007334:	6013      	str	r3, [r2, #0]
 8007336:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007338:	2b00      	cmp	r3, #0
 800733a:	f000 8551 	beq.w	8007de0 <_dtoa_r+0xb80>
 800733e:	488b      	ldr	r0, [pc, #556]	; (800756c <_dtoa_r+0x30c>)
 8007340:	6018      	str	r0, [r3, #0]
 8007342:	1e43      	subs	r3, r0, #1
 8007344:	9300      	str	r3, [sp, #0]
 8007346:	e7dd      	b.n	8007304 <_dtoa_r+0xa4>
 8007348:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800734c:	aa12      	add	r2, sp, #72	; 0x48
 800734e:	a913      	add	r1, sp, #76	; 0x4c
 8007350:	4620      	mov	r0, r4
 8007352:	f001 f89f 	bl	8008494 <__d2b>
 8007356:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800735a:	4683      	mov	fp, r0
 800735c:	2d00      	cmp	r5, #0
 800735e:	d07c      	beq.n	800745a <_dtoa_r+0x1fa>
 8007360:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007362:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007366:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800736a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800736e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007372:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007376:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800737a:	4b7d      	ldr	r3, [pc, #500]	; (8007570 <_dtoa_r+0x310>)
 800737c:	2200      	movs	r2, #0
 800737e:	4630      	mov	r0, r6
 8007380:	4639      	mov	r1, r7
 8007382:	f7f8 ffa1 	bl	80002c8 <__aeabi_dsub>
 8007386:	a36e      	add	r3, pc, #440	; (adr r3, 8007540 <_dtoa_r+0x2e0>)
 8007388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800738c:	f7f9 f954 	bl	8000638 <__aeabi_dmul>
 8007390:	a36d      	add	r3, pc, #436	; (adr r3, 8007548 <_dtoa_r+0x2e8>)
 8007392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007396:	f7f8 ff99 	bl	80002cc <__adddf3>
 800739a:	4606      	mov	r6, r0
 800739c:	4628      	mov	r0, r5
 800739e:	460f      	mov	r7, r1
 80073a0:	f7f9 f8e0 	bl	8000564 <__aeabi_i2d>
 80073a4:	a36a      	add	r3, pc, #424	; (adr r3, 8007550 <_dtoa_r+0x2f0>)
 80073a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073aa:	f7f9 f945 	bl	8000638 <__aeabi_dmul>
 80073ae:	4602      	mov	r2, r0
 80073b0:	460b      	mov	r3, r1
 80073b2:	4630      	mov	r0, r6
 80073b4:	4639      	mov	r1, r7
 80073b6:	f7f8 ff89 	bl	80002cc <__adddf3>
 80073ba:	4606      	mov	r6, r0
 80073bc:	460f      	mov	r7, r1
 80073be:	f7f9 fbeb 	bl	8000b98 <__aeabi_d2iz>
 80073c2:	2200      	movs	r2, #0
 80073c4:	4682      	mov	sl, r0
 80073c6:	2300      	movs	r3, #0
 80073c8:	4630      	mov	r0, r6
 80073ca:	4639      	mov	r1, r7
 80073cc:	f7f9 fba6 	bl	8000b1c <__aeabi_dcmplt>
 80073d0:	b148      	cbz	r0, 80073e6 <_dtoa_r+0x186>
 80073d2:	4650      	mov	r0, sl
 80073d4:	f7f9 f8c6 	bl	8000564 <__aeabi_i2d>
 80073d8:	4632      	mov	r2, r6
 80073da:	463b      	mov	r3, r7
 80073dc:	f7f9 fb94 	bl	8000b08 <__aeabi_dcmpeq>
 80073e0:	b908      	cbnz	r0, 80073e6 <_dtoa_r+0x186>
 80073e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073e6:	f1ba 0f16 	cmp.w	sl, #22
 80073ea:	d854      	bhi.n	8007496 <_dtoa_r+0x236>
 80073ec:	4b61      	ldr	r3, [pc, #388]	; (8007574 <_dtoa_r+0x314>)
 80073ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80073f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80073fa:	f7f9 fb8f 	bl	8000b1c <__aeabi_dcmplt>
 80073fe:	2800      	cmp	r0, #0
 8007400:	d04b      	beq.n	800749a <_dtoa_r+0x23a>
 8007402:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007406:	2300      	movs	r3, #0
 8007408:	930e      	str	r3, [sp, #56]	; 0x38
 800740a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800740c:	1b5d      	subs	r5, r3, r5
 800740e:	1e6b      	subs	r3, r5, #1
 8007410:	9304      	str	r3, [sp, #16]
 8007412:	bf43      	ittte	mi
 8007414:	2300      	movmi	r3, #0
 8007416:	f1c5 0801 	rsbmi	r8, r5, #1
 800741a:	9304      	strmi	r3, [sp, #16]
 800741c:	f04f 0800 	movpl.w	r8, #0
 8007420:	f1ba 0f00 	cmp.w	sl, #0
 8007424:	db3b      	blt.n	800749e <_dtoa_r+0x23e>
 8007426:	9b04      	ldr	r3, [sp, #16]
 8007428:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800742c:	4453      	add	r3, sl
 800742e:	9304      	str	r3, [sp, #16]
 8007430:	2300      	movs	r3, #0
 8007432:	9306      	str	r3, [sp, #24]
 8007434:	9b05      	ldr	r3, [sp, #20]
 8007436:	2b09      	cmp	r3, #9
 8007438:	d869      	bhi.n	800750e <_dtoa_r+0x2ae>
 800743a:	2b05      	cmp	r3, #5
 800743c:	bfc4      	itt	gt
 800743e:	3b04      	subgt	r3, #4
 8007440:	9305      	strgt	r3, [sp, #20]
 8007442:	9b05      	ldr	r3, [sp, #20]
 8007444:	f1a3 0302 	sub.w	r3, r3, #2
 8007448:	bfcc      	ite	gt
 800744a:	2500      	movgt	r5, #0
 800744c:	2501      	movle	r5, #1
 800744e:	2b03      	cmp	r3, #3
 8007450:	d869      	bhi.n	8007526 <_dtoa_r+0x2c6>
 8007452:	e8df f003 	tbb	[pc, r3]
 8007456:	4e2c      	.short	0x4e2c
 8007458:	5a4c      	.short	0x5a4c
 800745a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800745e:	441d      	add	r5, r3
 8007460:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007464:	2b20      	cmp	r3, #32
 8007466:	bfc1      	itttt	gt
 8007468:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800746c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007470:	fa09 f303 	lslgt.w	r3, r9, r3
 8007474:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007478:	bfda      	itte	le
 800747a:	f1c3 0320 	rsble	r3, r3, #32
 800747e:	fa06 f003 	lslle.w	r0, r6, r3
 8007482:	4318      	orrgt	r0, r3
 8007484:	f7f9 f85e 	bl	8000544 <__aeabi_ui2d>
 8007488:	2301      	movs	r3, #1
 800748a:	4606      	mov	r6, r0
 800748c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007490:	3d01      	subs	r5, #1
 8007492:	9310      	str	r3, [sp, #64]	; 0x40
 8007494:	e771      	b.n	800737a <_dtoa_r+0x11a>
 8007496:	2301      	movs	r3, #1
 8007498:	e7b6      	b.n	8007408 <_dtoa_r+0x1a8>
 800749a:	900e      	str	r0, [sp, #56]	; 0x38
 800749c:	e7b5      	b.n	800740a <_dtoa_r+0x1aa>
 800749e:	f1ca 0300 	rsb	r3, sl, #0
 80074a2:	9306      	str	r3, [sp, #24]
 80074a4:	2300      	movs	r3, #0
 80074a6:	eba8 080a 	sub.w	r8, r8, sl
 80074aa:	930d      	str	r3, [sp, #52]	; 0x34
 80074ac:	e7c2      	b.n	8007434 <_dtoa_r+0x1d4>
 80074ae:	2300      	movs	r3, #0
 80074b0:	9308      	str	r3, [sp, #32]
 80074b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	dc39      	bgt.n	800752c <_dtoa_r+0x2cc>
 80074b8:	f04f 0901 	mov.w	r9, #1
 80074bc:	f8cd 9004 	str.w	r9, [sp, #4]
 80074c0:	464b      	mov	r3, r9
 80074c2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80074c6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80074c8:	2200      	movs	r2, #0
 80074ca:	6042      	str	r2, [r0, #4]
 80074cc:	2204      	movs	r2, #4
 80074ce:	f102 0614 	add.w	r6, r2, #20
 80074d2:	429e      	cmp	r6, r3
 80074d4:	6841      	ldr	r1, [r0, #4]
 80074d6:	d92f      	bls.n	8007538 <_dtoa_r+0x2d8>
 80074d8:	4620      	mov	r0, r4
 80074da:	f000 fcb9 	bl	8007e50 <_Balloc>
 80074de:	9000      	str	r0, [sp, #0]
 80074e0:	2800      	cmp	r0, #0
 80074e2:	d14b      	bne.n	800757c <_dtoa_r+0x31c>
 80074e4:	4b24      	ldr	r3, [pc, #144]	; (8007578 <_dtoa_r+0x318>)
 80074e6:	4602      	mov	r2, r0
 80074e8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80074ec:	e6d1      	b.n	8007292 <_dtoa_r+0x32>
 80074ee:	2301      	movs	r3, #1
 80074f0:	e7de      	b.n	80074b0 <_dtoa_r+0x250>
 80074f2:	2300      	movs	r3, #0
 80074f4:	9308      	str	r3, [sp, #32]
 80074f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074f8:	eb0a 0903 	add.w	r9, sl, r3
 80074fc:	f109 0301 	add.w	r3, r9, #1
 8007500:	2b01      	cmp	r3, #1
 8007502:	9301      	str	r3, [sp, #4]
 8007504:	bfb8      	it	lt
 8007506:	2301      	movlt	r3, #1
 8007508:	e7dd      	b.n	80074c6 <_dtoa_r+0x266>
 800750a:	2301      	movs	r3, #1
 800750c:	e7f2      	b.n	80074f4 <_dtoa_r+0x294>
 800750e:	2501      	movs	r5, #1
 8007510:	2300      	movs	r3, #0
 8007512:	9305      	str	r3, [sp, #20]
 8007514:	9508      	str	r5, [sp, #32]
 8007516:	f04f 39ff 	mov.w	r9, #4294967295
 800751a:	2200      	movs	r2, #0
 800751c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007520:	2312      	movs	r3, #18
 8007522:	9209      	str	r2, [sp, #36]	; 0x24
 8007524:	e7cf      	b.n	80074c6 <_dtoa_r+0x266>
 8007526:	2301      	movs	r3, #1
 8007528:	9308      	str	r3, [sp, #32]
 800752a:	e7f4      	b.n	8007516 <_dtoa_r+0x2b6>
 800752c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007530:	f8cd 9004 	str.w	r9, [sp, #4]
 8007534:	464b      	mov	r3, r9
 8007536:	e7c6      	b.n	80074c6 <_dtoa_r+0x266>
 8007538:	3101      	adds	r1, #1
 800753a:	6041      	str	r1, [r0, #4]
 800753c:	0052      	lsls	r2, r2, #1
 800753e:	e7c6      	b.n	80074ce <_dtoa_r+0x26e>
 8007540:	636f4361 	.word	0x636f4361
 8007544:	3fd287a7 	.word	0x3fd287a7
 8007548:	8b60c8b3 	.word	0x8b60c8b3
 800754c:	3fc68a28 	.word	0x3fc68a28
 8007550:	509f79fb 	.word	0x509f79fb
 8007554:	3fd34413 	.word	0x3fd34413
 8007558:	080097c1 	.word	0x080097c1
 800755c:	080097d8 	.word	0x080097d8
 8007560:	7ff00000 	.word	0x7ff00000
 8007564:	080097bd 	.word	0x080097bd
 8007568:	080097b4 	.word	0x080097b4
 800756c:	08009791 	.word	0x08009791
 8007570:	3ff80000 	.word	0x3ff80000
 8007574:	080098d0 	.word	0x080098d0
 8007578:	08009837 	.word	0x08009837
 800757c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800757e:	9a00      	ldr	r2, [sp, #0]
 8007580:	601a      	str	r2, [r3, #0]
 8007582:	9b01      	ldr	r3, [sp, #4]
 8007584:	2b0e      	cmp	r3, #14
 8007586:	f200 80ad 	bhi.w	80076e4 <_dtoa_r+0x484>
 800758a:	2d00      	cmp	r5, #0
 800758c:	f000 80aa 	beq.w	80076e4 <_dtoa_r+0x484>
 8007590:	f1ba 0f00 	cmp.w	sl, #0
 8007594:	dd36      	ble.n	8007604 <_dtoa_r+0x3a4>
 8007596:	4ac3      	ldr	r2, [pc, #780]	; (80078a4 <_dtoa_r+0x644>)
 8007598:	f00a 030f 	and.w	r3, sl, #15
 800759c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80075a0:	ed93 7b00 	vldr	d7, [r3]
 80075a4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80075a8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80075ac:	eeb0 8a47 	vmov.f32	s16, s14
 80075b0:	eef0 8a67 	vmov.f32	s17, s15
 80075b4:	d016      	beq.n	80075e4 <_dtoa_r+0x384>
 80075b6:	4bbc      	ldr	r3, [pc, #752]	; (80078a8 <_dtoa_r+0x648>)
 80075b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80075bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80075c0:	f7f9 f964 	bl	800088c <__aeabi_ddiv>
 80075c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075c8:	f007 070f 	and.w	r7, r7, #15
 80075cc:	2503      	movs	r5, #3
 80075ce:	4eb6      	ldr	r6, [pc, #728]	; (80078a8 <_dtoa_r+0x648>)
 80075d0:	b957      	cbnz	r7, 80075e8 <_dtoa_r+0x388>
 80075d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075d6:	ec53 2b18 	vmov	r2, r3, d8
 80075da:	f7f9 f957 	bl	800088c <__aeabi_ddiv>
 80075de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075e2:	e029      	b.n	8007638 <_dtoa_r+0x3d8>
 80075e4:	2502      	movs	r5, #2
 80075e6:	e7f2      	b.n	80075ce <_dtoa_r+0x36e>
 80075e8:	07f9      	lsls	r1, r7, #31
 80075ea:	d508      	bpl.n	80075fe <_dtoa_r+0x39e>
 80075ec:	ec51 0b18 	vmov	r0, r1, d8
 80075f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80075f4:	f7f9 f820 	bl	8000638 <__aeabi_dmul>
 80075f8:	ec41 0b18 	vmov	d8, r0, r1
 80075fc:	3501      	adds	r5, #1
 80075fe:	107f      	asrs	r7, r7, #1
 8007600:	3608      	adds	r6, #8
 8007602:	e7e5      	b.n	80075d0 <_dtoa_r+0x370>
 8007604:	f000 80a6 	beq.w	8007754 <_dtoa_r+0x4f4>
 8007608:	f1ca 0600 	rsb	r6, sl, #0
 800760c:	4ba5      	ldr	r3, [pc, #660]	; (80078a4 <_dtoa_r+0x644>)
 800760e:	4fa6      	ldr	r7, [pc, #664]	; (80078a8 <_dtoa_r+0x648>)
 8007610:	f006 020f 	and.w	r2, r6, #15
 8007614:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007620:	f7f9 f80a 	bl	8000638 <__aeabi_dmul>
 8007624:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007628:	1136      	asrs	r6, r6, #4
 800762a:	2300      	movs	r3, #0
 800762c:	2502      	movs	r5, #2
 800762e:	2e00      	cmp	r6, #0
 8007630:	f040 8085 	bne.w	800773e <_dtoa_r+0x4de>
 8007634:	2b00      	cmp	r3, #0
 8007636:	d1d2      	bne.n	80075de <_dtoa_r+0x37e>
 8007638:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800763a:	2b00      	cmp	r3, #0
 800763c:	f000 808c 	beq.w	8007758 <_dtoa_r+0x4f8>
 8007640:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007644:	4b99      	ldr	r3, [pc, #612]	; (80078ac <_dtoa_r+0x64c>)
 8007646:	2200      	movs	r2, #0
 8007648:	4630      	mov	r0, r6
 800764a:	4639      	mov	r1, r7
 800764c:	f7f9 fa66 	bl	8000b1c <__aeabi_dcmplt>
 8007650:	2800      	cmp	r0, #0
 8007652:	f000 8081 	beq.w	8007758 <_dtoa_r+0x4f8>
 8007656:	9b01      	ldr	r3, [sp, #4]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d07d      	beq.n	8007758 <_dtoa_r+0x4f8>
 800765c:	f1b9 0f00 	cmp.w	r9, #0
 8007660:	dd3c      	ble.n	80076dc <_dtoa_r+0x47c>
 8007662:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007666:	9307      	str	r3, [sp, #28]
 8007668:	2200      	movs	r2, #0
 800766a:	4b91      	ldr	r3, [pc, #580]	; (80078b0 <_dtoa_r+0x650>)
 800766c:	4630      	mov	r0, r6
 800766e:	4639      	mov	r1, r7
 8007670:	f7f8 ffe2 	bl	8000638 <__aeabi_dmul>
 8007674:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007678:	3501      	adds	r5, #1
 800767a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800767e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007682:	4628      	mov	r0, r5
 8007684:	f7f8 ff6e 	bl	8000564 <__aeabi_i2d>
 8007688:	4632      	mov	r2, r6
 800768a:	463b      	mov	r3, r7
 800768c:	f7f8 ffd4 	bl	8000638 <__aeabi_dmul>
 8007690:	4b88      	ldr	r3, [pc, #544]	; (80078b4 <_dtoa_r+0x654>)
 8007692:	2200      	movs	r2, #0
 8007694:	f7f8 fe1a 	bl	80002cc <__adddf3>
 8007698:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800769c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076a0:	9303      	str	r3, [sp, #12]
 80076a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d15c      	bne.n	8007762 <_dtoa_r+0x502>
 80076a8:	4b83      	ldr	r3, [pc, #524]	; (80078b8 <_dtoa_r+0x658>)
 80076aa:	2200      	movs	r2, #0
 80076ac:	4630      	mov	r0, r6
 80076ae:	4639      	mov	r1, r7
 80076b0:	f7f8 fe0a 	bl	80002c8 <__aeabi_dsub>
 80076b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076b8:	4606      	mov	r6, r0
 80076ba:	460f      	mov	r7, r1
 80076bc:	f7f9 fa4c 	bl	8000b58 <__aeabi_dcmpgt>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	f040 8296 	bne.w	8007bf2 <_dtoa_r+0x992>
 80076c6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80076ca:	4630      	mov	r0, r6
 80076cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80076d0:	4639      	mov	r1, r7
 80076d2:	f7f9 fa23 	bl	8000b1c <__aeabi_dcmplt>
 80076d6:	2800      	cmp	r0, #0
 80076d8:	f040 8288 	bne.w	8007bec <_dtoa_r+0x98c>
 80076dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80076e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80076e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	f2c0 8158 	blt.w	800799c <_dtoa_r+0x73c>
 80076ec:	f1ba 0f0e 	cmp.w	sl, #14
 80076f0:	f300 8154 	bgt.w	800799c <_dtoa_r+0x73c>
 80076f4:	4b6b      	ldr	r3, [pc, #428]	; (80078a4 <_dtoa_r+0x644>)
 80076f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80076fa:	e9d3 8900 	ldrd	r8, r9, [r3]
 80076fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007700:	2b00      	cmp	r3, #0
 8007702:	f280 80e3 	bge.w	80078cc <_dtoa_r+0x66c>
 8007706:	9b01      	ldr	r3, [sp, #4]
 8007708:	2b00      	cmp	r3, #0
 800770a:	f300 80df 	bgt.w	80078cc <_dtoa_r+0x66c>
 800770e:	f040 826d 	bne.w	8007bec <_dtoa_r+0x98c>
 8007712:	4b69      	ldr	r3, [pc, #420]	; (80078b8 <_dtoa_r+0x658>)
 8007714:	2200      	movs	r2, #0
 8007716:	4640      	mov	r0, r8
 8007718:	4649      	mov	r1, r9
 800771a:	f7f8 ff8d 	bl	8000638 <__aeabi_dmul>
 800771e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007722:	f7f9 fa0f 	bl	8000b44 <__aeabi_dcmpge>
 8007726:	9e01      	ldr	r6, [sp, #4]
 8007728:	4637      	mov	r7, r6
 800772a:	2800      	cmp	r0, #0
 800772c:	f040 8243 	bne.w	8007bb6 <_dtoa_r+0x956>
 8007730:	9d00      	ldr	r5, [sp, #0]
 8007732:	2331      	movs	r3, #49	; 0x31
 8007734:	f805 3b01 	strb.w	r3, [r5], #1
 8007738:	f10a 0a01 	add.w	sl, sl, #1
 800773c:	e23f      	b.n	8007bbe <_dtoa_r+0x95e>
 800773e:	07f2      	lsls	r2, r6, #31
 8007740:	d505      	bpl.n	800774e <_dtoa_r+0x4ee>
 8007742:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007746:	f7f8 ff77 	bl	8000638 <__aeabi_dmul>
 800774a:	3501      	adds	r5, #1
 800774c:	2301      	movs	r3, #1
 800774e:	1076      	asrs	r6, r6, #1
 8007750:	3708      	adds	r7, #8
 8007752:	e76c      	b.n	800762e <_dtoa_r+0x3ce>
 8007754:	2502      	movs	r5, #2
 8007756:	e76f      	b.n	8007638 <_dtoa_r+0x3d8>
 8007758:	9b01      	ldr	r3, [sp, #4]
 800775a:	f8cd a01c 	str.w	sl, [sp, #28]
 800775e:	930c      	str	r3, [sp, #48]	; 0x30
 8007760:	e78d      	b.n	800767e <_dtoa_r+0x41e>
 8007762:	9900      	ldr	r1, [sp, #0]
 8007764:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007766:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007768:	4b4e      	ldr	r3, [pc, #312]	; (80078a4 <_dtoa_r+0x644>)
 800776a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800776e:	4401      	add	r1, r0
 8007770:	9102      	str	r1, [sp, #8]
 8007772:	9908      	ldr	r1, [sp, #32]
 8007774:	eeb0 8a47 	vmov.f32	s16, s14
 8007778:	eef0 8a67 	vmov.f32	s17, s15
 800777c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007780:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007784:	2900      	cmp	r1, #0
 8007786:	d045      	beq.n	8007814 <_dtoa_r+0x5b4>
 8007788:	494c      	ldr	r1, [pc, #304]	; (80078bc <_dtoa_r+0x65c>)
 800778a:	2000      	movs	r0, #0
 800778c:	f7f9 f87e 	bl	800088c <__aeabi_ddiv>
 8007790:	ec53 2b18 	vmov	r2, r3, d8
 8007794:	f7f8 fd98 	bl	80002c8 <__aeabi_dsub>
 8007798:	9d00      	ldr	r5, [sp, #0]
 800779a:	ec41 0b18 	vmov	d8, r0, r1
 800779e:	4639      	mov	r1, r7
 80077a0:	4630      	mov	r0, r6
 80077a2:	f7f9 f9f9 	bl	8000b98 <__aeabi_d2iz>
 80077a6:	900c      	str	r0, [sp, #48]	; 0x30
 80077a8:	f7f8 fedc 	bl	8000564 <__aeabi_i2d>
 80077ac:	4602      	mov	r2, r0
 80077ae:	460b      	mov	r3, r1
 80077b0:	4630      	mov	r0, r6
 80077b2:	4639      	mov	r1, r7
 80077b4:	f7f8 fd88 	bl	80002c8 <__aeabi_dsub>
 80077b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077ba:	3330      	adds	r3, #48	; 0x30
 80077bc:	f805 3b01 	strb.w	r3, [r5], #1
 80077c0:	ec53 2b18 	vmov	r2, r3, d8
 80077c4:	4606      	mov	r6, r0
 80077c6:	460f      	mov	r7, r1
 80077c8:	f7f9 f9a8 	bl	8000b1c <__aeabi_dcmplt>
 80077cc:	2800      	cmp	r0, #0
 80077ce:	d165      	bne.n	800789c <_dtoa_r+0x63c>
 80077d0:	4632      	mov	r2, r6
 80077d2:	463b      	mov	r3, r7
 80077d4:	4935      	ldr	r1, [pc, #212]	; (80078ac <_dtoa_r+0x64c>)
 80077d6:	2000      	movs	r0, #0
 80077d8:	f7f8 fd76 	bl	80002c8 <__aeabi_dsub>
 80077dc:	ec53 2b18 	vmov	r2, r3, d8
 80077e0:	f7f9 f99c 	bl	8000b1c <__aeabi_dcmplt>
 80077e4:	2800      	cmp	r0, #0
 80077e6:	f040 80b9 	bne.w	800795c <_dtoa_r+0x6fc>
 80077ea:	9b02      	ldr	r3, [sp, #8]
 80077ec:	429d      	cmp	r5, r3
 80077ee:	f43f af75 	beq.w	80076dc <_dtoa_r+0x47c>
 80077f2:	4b2f      	ldr	r3, [pc, #188]	; (80078b0 <_dtoa_r+0x650>)
 80077f4:	ec51 0b18 	vmov	r0, r1, d8
 80077f8:	2200      	movs	r2, #0
 80077fa:	f7f8 ff1d 	bl	8000638 <__aeabi_dmul>
 80077fe:	4b2c      	ldr	r3, [pc, #176]	; (80078b0 <_dtoa_r+0x650>)
 8007800:	ec41 0b18 	vmov	d8, r0, r1
 8007804:	2200      	movs	r2, #0
 8007806:	4630      	mov	r0, r6
 8007808:	4639      	mov	r1, r7
 800780a:	f7f8 ff15 	bl	8000638 <__aeabi_dmul>
 800780e:	4606      	mov	r6, r0
 8007810:	460f      	mov	r7, r1
 8007812:	e7c4      	b.n	800779e <_dtoa_r+0x53e>
 8007814:	ec51 0b17 	vmov	r0, r1, d7
 8007818:	f7f8 ff0e 	bl	8000638 <__aeabi_dmul>
 800781c:	9b02      	ldr	r3, [sp, #8]
 800781e:	9d00      	ldr	r5, [sp, #0]
 8007820:	930c      	str	r3, [sp, #48]	; 0x30
 8007822:	ec41 0b18 	vmov	d8, r0, r1
 8007826:	4639      	mov	r1, r7
 8007828:	4630      	mov	r0, r6
 800782a:	f7f9 f9b5 	bl	8000b98 <__aeabi_d2iz>
 800782e:	9011      	str	r0, [sp, #68]	; 0x44
 8007830:	f7f8 fe98 	bl	8000564 <__aeabi_i2d>
 8007834:	4602      	mov	r2, r0
 8007836:	460b      	mov	r3, r1
 8007838:	4630      	mov	r0, r6
 800783a:	4639      	mov	r1, r7
 800783c:	f7f8 fd44 	bl	80002c8 <__aeabi_dsub>
 8007840:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007842:	3330      	adds	r3, #48	; 0x30
 8007844:	f805 3b01 	strb.w	r3, [r5], #1
 8007848:	9b02      	ldr	r3, [sp, #8]
 800784a:	429d      	cmp	r5, r3
 800784c:	4606      	mov	r6, r0
 800784e:	460f      	mov	r7, r1
 8007850:	f04f 0200 	mov.w	r2, #0
 8007854:	d134      	bne.n	80078c0 <_dtoa_r+0x660>
 8007856:	4b19      	ldr	r3, [pc, #100]	; (80078bc <_dtoa_r+0x65c>)
 8007858:	ec51 0b18 	vmov	r0, r1, d8
 800785c:	f7f8 fd36 	bl	80002cc <__adddf3>
 8007860:	4602      	mov	r2, r0
 8007862:	460b      	mov	r3, r1
 8007864:	4630      	mov	r0, r6
 8007866:	4639      	mov	r1, r7
 8007868:	f7f9 f976 	bl	8000b58 <__aeabi_dcmpgt>
 800786c:	2800      	cmp	r0, #0
 800786e:	d175      	bne.n	800795c <_dtoa_r+0x6fc>
 8007870:	ec53 2b18 	vmov	r2, r3, d8
 8007874:	4911      	ldr	r1, [pc, #68]	; (80078bc <_dtoa_r+0x65c>)
 8007876:	2000      	movs	r0, #0
 8007878:	f7f8 fd26 	bl	80002c8 <__aeabi_dsub>
 800787c:	4602      	mov	r2, r0
 800787e:	460b      	mov	r3, r1
 8007880:	4630      	mov	r0, r6
 8007882:	4639      	mov	r1, r7
 8007884:	f7f9 f94a 	bl	8000b1c <__aeabi_dcmplt>
 8007888:	2800      	cmp	r0, #0
 800788a:	f43f af27 	beq.w	80076dc <_dtoa_r+0x47c>
 800788e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007890:	1e6b      	subs	r3, r5, #1
 8007892:	930c      	str	r3, [sp, #48]	; 0x30
 8007894:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007898:	2b30      	cmp	r3, #48	; 0x30
 800789a:	d0f8      	beq.n	800788e <_dtoa_r+0x62e>
 800789c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80078a0:	e04a      	b.n	8007938 <_dtoa_r+0x6d8>
 80078a2:	bf00      	nop
 80078a4:	080098d0 	.word	0x080098d0
 80078a8:	080098a8 	.word	0x080098a8
 80078ac:	3ff00000 	.word	0x3ff00000
 80078b0:	40240000 	.word	0x40240000
 80078b4:	401c0000 	.word	0x401c0000
 80078b8:	40140000 	.word	0x40140000
 80078bc:	3fe00000 	.word	0x3fe00000
 80078c0:	4baf      	ldr	r3, [pc, #700]	; (8007b80 <_dtoa_r+0x920>)
 80078c2:	f7f8 feb9 	bl	8000638 <__aeabi_dmul>
 80078c6:	4606      	mov	r6, r0
 80078c8:	460f      	mov	r7, r1
 80078ca:	e7ac      	b.n	8007826 <_dtoa_r+0x5c6>
 80078cc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80078d0:	9d00      	ldr	r5, [sp, #0]
 80078d2:	4642      	mov	r2, r8
 80078d4:	464b      	mov	r3, r9
 80078d6:	4630      	mov	r0, r6
 80078d8:	4639      	mov	r1, r7
 80078da:	f7f8 ffd7 	bl	800088c <__aeabi_ddiv>
 80078de:	f7f9 f95b 	bl	8000b98 <__aeabi_d2iz>
 80078e2:	9002      	str	r0, [sp, #8]
 80078e4:	f7f8 fe3e 	bl	8000564 <__aeabi_i2d>
 80078e8:	4642      	mov	r2, r8
 80078ea:	464b      	mov	r3, r9
 80078ec:	f7f8 fea4 	bl	8000638 <__aeabi_dmul>
 80078f0:	4602      	mov	r2, r0
 80078f2:	460b      	mov	r3, r1
 80078f4:	4630      	mov	r0, r6
 80078f6:	4639      	mov	r1, r7
 80078f8:	f7f8 fce6 	bl	80002c8 <__aeabi_dsub>
 80078fc:	9e02      	ldr	r6, [sp, #8]
 80078fe:	9f01      	ldr	r7, [sp, #4]
 8007900:	3630      	adds	r6, #48	; 0x30
 8007902:	f805 6b01 	strb.w	r6, [r5], #1
 8007906:	9e00      	ldr	r6, [sp, #0]
 8007908:	1bae      	subs	r6, r5, r6
 800790a:	42b7      	cmp	r7, r6
 800790c:	4602      	mov	r2, r0
 800790e:	460b      	mov	r3, r1
 8007910:	d137      	bne.n	8007982 <_dtoa_r+0x722>
 8007912:	f7f8 fcdb 	bl	80002cc <__adddf3>
 8007916:	4642      	mov	r2, r8
 8007918:	464b      	mov	r3, r9
 800791a:	4606      	mov	r6, r0
 800791c:	460f      	mov	r7, r1
 800791e:	f7f9 f91b 	bl	8000b58 <__aeabi_dcmpgt>
 8007922:	b9c8      	cbnz	r0, 8007958 <_dtoa_r+0x6f8>
 8007924:	4642      	mov	r2, r8
 8007926:	464b      	mov	r3, r9
 8007928:	4630      	mov	r0, r6
 800792a:	4639      	mov	r1, r7
 800792c:	f7f9 f8ec 	bl	8000b08 <__aeabi_dcmpeq>
 8007930:	b110      	cbz	r0, 8007938 <_dtoa_r+0x6d8>
 8007932:	9b02      	ldr	r3, [sp, #8]
 8007934:	07d9      	lsls	r1, r3, #31
 8007936:	d40f      	bmi.n	8007958 <_dtoa_r+0x6f8>
 8007938:	4620      	mov	r0, r4
 800793a:	4659      	mov	r1, fp
 800793c:	f000 fac8 	bl	8007ed0 <_Bfree>
 8007940:	2300      	movs	r3, #0
 8007942:	702b      	strb	r3, [r5, #0]
 8007944:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007946:	f10a 0001 	add.w	r0, sl, #1
 800794a:	6018      	str	r0, [r3, #0]
 800794c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800794e:	2b00      	cmp	r3, #0
 8007950:	f43f acd8 	beq.w	8007304 <_dtoa_r+0xa4>
 8007954:	601d      	str	r5, [r3, #0]
 8007956:	e4d5      	b.n	8007304 <_dtoa_r+0xa4>
 8007958:	f8cd a01c 	str.w	sl, [sp, #28]
 800795c:	462b      	mov	r3, r5
 800795e:	461d      	mov	r5, r3
 8007960:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007964:	2a39      	cmp	r2, #57	; 0x39
 8007966:	d108      	bne.n	800797a <_dtoa_r+0x71a>
 8007968:	9a00      	ldr	r2, [sp, #0]
 800796a:	429a      	cmp	r2, r3
 800796c:	d1f7      	bne.n	800795e <_dtoa_r+0x6fe>
 800796e:	9a07      	ldr	r2, [sp, #28]
 8007970:	9900      	ldr	r1, [sp, #0]
 8007972:	3201      	adds	r2, #1
 8007974:	9207      	str	r2, [sp, #28]
 8007976:	2230      	movs	r2, #48	; 0x30
 8007978:	700a      	strb	r2, [r1, #0]
 800797a:	781a      	ldrb	r2, [r3, #0]
 800797c:	3201      	adds	r2, #1
 800797e:	701a      	strb	r2, [r3, #0]
 8007980:	e78c      	b.n	800789c <_dtoa_r+0x63c>
 8007982:	4b7f      	ldr	r3, [pc, #508]	; (8007b80 <_dtoa_r+0x920>)
 8007984:	2200      	movs	r2, #0
 8007986:	f7f8 fe57 	bl	8000638 <__aeabi_dmul>
 800798a:	2200      	movs	r2, #0
 800798c:	2300      	movs	r3, #0
 800798e:	4606      	mov	r6, r0
 8007990:	460f      	mov	r7, r1
 8007992:	f7f9 f8b9 	bl	8000b08 <__aeabi_dcmpeq>
 8007996:	2800      	cmp	r0, #0
 8007998:	d09b      	beq.n	80078d2 <_dtoa_r+0x672>
 800799a:	e7cd      	b.n	8007938 <_dtoa_r+0x6d8>
 800799c:	9a08      	ldr	r2, [sp, #32]
 800799e:	2a00      	cmp	r2, #0
 80079a0:	f000 80c4 	beq.w	8007b2c <_dtoa_r+0x8cc>
 80079a4:	9a05      	ldr	r2, [sp, #20]
 80079a6:	2a01      	cmp	r2, #1
 80079a8:	f300 80a8 	bgt.w	8007afc <_dtoa_r+0x89c>
 80079ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80079ae:	2a00      	cmp	r2, #0
 80079b0:	f000 80a0 	beq.w	8007af4 <_dtoa_r+0x894>
 80079b4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80079b8:	9e06      	ldr	r6, [sp, #24]
 80079ba:	4645      	mov	r5, r8
 80079bc:	9a04      	ldr	r2, [sp, #16]
 80079be:	2101      	movs	r1, #1
 80079c0:	441a      	add	r2, r3
 80079c2:	4620      	mov	r0, r4
 80079c4:	4498      	add	r8, r3
 80079c6:	9204      	str	r2, [sp, #16]
 80079c8:	f000 fb3e 	bl	8008048 <__i2b>
 80079cc:	4607      	mov	r7, r0
 80079ce:	2d00      	cmp	r5, #0
 80079d0:	dd0b      	ble.n	80079ea <_dtoa_r+0x78a>
 80079d2:	9b04      	ldr	r3, [sp, #16]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	dd08      	ble.n	80079ea <_dtoa_r+0x78a>
 80079d8:	42ab      	cmp	r3, r5
 80079da:	9a04      	ldr	r2, [sp, #16]
 80079dc:	bfa8      	it	ge
 80079de:	462b      	movge	r3, r5
 80079e0:	eba8 0803 	sub.w	r8, r8, r3
 80079e4:	1aed      	subs	r5, r5, r3
 80079e6:	1ad3      	subs	r3, r2, r3
 80079e8:	9304      	str	r3, [sp, #16]
 80079ea:	9b06      	ldr	r3, [sp, #24]
 80079ec:	b1fb      	cbz	r3, 8007a2e <_dtoa_r+0x7ce>
 80079ee:	9b08      	ldr	r3, [sp, #32]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	f000 809f 	beq.w	8007b34 <_dtoa_r+0x8d4>
 80079f6:	2e00      	cmp	r6, #0
 80079f8:	dd11      	ble.n	8007a1e <_dtoa_r+0x7be>
 80079fa:	4639      	mov	r1, r7
 80079fc:	4632      	mov	r2, r6
 80079fe:	4620      	mov	r0, r4
 8007a00:	f000 fbde 	bl	80081c0 <__pow5mult>
 8007a04:	465a      	mov	r2, fp
 8007a06:	4601      	mov	r1, r0
 8007a08:	4607      	mov	r7, r0
 8007a0a:	4620      	mov	r0, r4
 8007a0c:	f000 fb32 	bl	8008074 <__multiply>
 8007a10:	4659      	mov	r1, fp
 8007a12:	9007      	str	r0, [sp, #28]
 8007a14:	4620      	mov	r0, r4
 8007a16:	f000 fa5b 	bl	8007ed0 <_Bfree>
 8007a1a:	9b07      	ldr	r3, [sp, #28]
 8007a1c:	469b      	mov	fp, r3
 8007a1e:	9b06      	ldr	r3, [sp, #24]
 8007a20:	1b9a      	subs	r2, r3, r6
 8007a22:	d004      	beq.n	8007a2e <_dtoa_r+0x7ce>
 8007a24:	4659      	mov	r1, fp
 8007a26:	4620      	mov	r0, r4
 8007a28:	f000 fbca 	bl	80081c0 <__pow5mult>
 8007a2c:	4683      	mov	fp, r0
 8007a2e:	2101      	movs	r1, #1
 8007a30:	4620      	mov	r0, r4
 8007a32:	f000 fb09 	bl	8008048 <__i2b>
 8007a36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	4606      	mov	r6, r0
 8007a3c:	dd7c      	ble.n	8007b38 <_dtoa_r+0x8d8>
 8007a3e:	461a      	mov	r2, r3
 8007a40:	4601      	mov	r1, r0
 8007a42:	4620      	mov	r0, r4
 8007a44:	f000 fbbc 	bl	80081c0 <__pow5mult>
 8007a48:	9b05      	ldr	r3, [sp, #20]
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	4606      	mov	r6, r0
 8007a4e:	dd76      	ble.n	8007b3e <_dtoa_r+0x8de>
 8007a50:	2300      	movs	r3, #0
 8007a52:	9306      	str	r3, [sp, #24]
 8007a54:	6933      	ldr	r3, [r6, #16]
 8007a56:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007a5a:	6918      	ldr	r0, [r3, #16]
 8007a5c:	f000 faa4 	bl	8007fa8 <__hi0bits>
 8007a60:	f1c0 0020 	rsb	r0, r0, #32
 8007a64:	9b04      	ldr	r3, [sp, #16]
 8007a66:	4418      	add	r0, r3
 8007a68:	f010 001f 	ands.w	r0, r0, #31
 8007a6c:	f000 8086 	beq.w	8007b7c <_dtoa_r+0x91c>
 8007a70:	f1c0 0320 	rsb	r3, r0, #32
 8007a74:	2b04      	cmp	r3, #4
 8007a76:	dd7f      	ble.n	8007b78 <_dtoa_r+0x918>
 8007a78:	f1c0 001c 	rsb	r0, r0, #28
 8007a7c:	9b04      	ldr	r3, [sp, #16]
 8007a7e:	4403      	add	r3, r0
 8007a80:	4480      	add	r8, r0
 8007a82:	4405      	add	r5, r0
 8007a84:	9304      	str	r3, [sp, #16]
 8007a86:	f1b8 0f00 	cmp.w	r8, #0
 8007a8a:	dd05      	ble.n	8007a98 <_dtoa_r+0x838>
 8007a8c:	4659      	mov	r1, fp
 8007a8e:	4642      	mov	r2, r8
 8007a90:	4620      	mov	r0, r4
 8007a92:	f000 fbef 	bl	8008274 <__lshift>
 8007a96:	4683      	mov	fp, r0
 8007a98:	9b04      	ldr	r3, [sp, #16]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	dd05      	ble.n	8007aaa <_dtoa_r+0x84a>
 8007a9e:	4631      	mov	r1, r6
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	f000 fbe6 	bl	8008274 <__lshift>
 8007aa8:	4606      	mov	r6, r0
 8007aaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d069      	beq.n	8007b84 <_dtoa_r+0x924>
 8007ab0:	4631      	mov	r1, r6
 8007ab2:	4658      	mov	r0, fp
 8007ab4:	f000 fc4a 	bl	800834c <__mcmp>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	da63      	bge.n	8007b84 <_dtoa_r+0x924>
 8007abc:	2300      	movs	r3, #0
 8007abe:	4659      	mov	r1, fp
 8007ac0:	220a      	movs	r2, #10
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	f000 fa26 	bl	8007f14 <__multadd>
 8007ac8:	9b08      	ldr	r3, [sp, #32]
 8007aca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ace:	4683      	mov	fp, r0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f000 818f 	beq.w	8007df4 <_dtoa_r+0xb94>
 8007ad6:	4639      	mov	r1, r7
 8007ad8:	2300      	movs	r3, #0
 8007ada:	220a      	movs	r2, #10
 8007adc:	4620      	mov	r0, r4
 8007ade:	f000 fa19 	bl	8007f14 <__multadd>
 8007ae2:	f1b9 0f00 	cmp.w	r9, #0
 8007ae6:	4607      	mov	r7, r0
 8007ae8:	f300 808e 	bgt.w	8007c08 <_dtoa_r+0x9a8>
 8007aec:	9b05      	ldr	r3, [sp, #20]
 8007aee:	2b02      	cmp	r3, #2
 8007af0:	dc50      	bgt.n	8007b94 <_dtoa_r+0x934>
 8007af2:	e089      	b.n	8007c08 <_dtoa_r+0x9a8>
 8007af4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007af6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007afa:	e75d      	b.n	80079b8 <_dtoa_r+0x758>
 8007afc:	9b01      	ldr	r3, [sp, #4]
 8007afe:	1e5e      	subs	r6, r3, #1
 8007b00:	9b06      	ldr	r3, [sp, #24]
 8007b02:	42b3      	cmp	r3, r6
 8007b04:	bfbf      	itttt	lt
 8007b06:	9b06      	ldrlt	r3, [sp, #24]
 8007b08:	9606      	strlt	r6, [sp, #24]
 8007b0a:	1af2      	sublt	r2, r6, r3
 8007b0c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007b0e:	bfb6      	itet	lt
 8007b10:	189b      	addlt	r3, r3, r2
 8007b12:	1b9e      	subge	r6, r3, r6
 8007b14:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007b16:	9b01      	ldr	r3, [sp, #4]
 8007b18:	bfb8      	it	lt
 8007b1a:	2600      	movlt	r6, #0
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	bfb5      	itete	lt
 8007b20:	eba8 0503 	sublt.w	r5, r8, r3
 8007b24:	9b01      	ldrge	r3, [sp, #4]
 8007b26:	2300      	movlt	r3, #0
 8007b28:	4645      	movge	r5, r8
 8007b2a:	e747      	b.n	80079bc <_dtoa_r+0x75c>
 8007b2c:	9e06      	ldr	r6, [sp, #24]
 8007b2e:	9f08      	ldr	r7, [sp, #32]
 8007b30:	4645      	mov	r5, r8
 8007b32:	e74c      	b.n	80079ce <_dtoa_r+0x76e>
 8007b34:	9a06      	ldr	r2, [sp, #24]
 8007b36:	e775      	b.n	8007a24 <_dtoa_r+0x7c4>
 8007b38:	9b05      	ldr	r3, [sp, #20]
 8007b3a:	2b01      	cmp	r3, #1
 8007b3c:	dc18      	bgt.n	8007b70 <_dtoa_r+0x910>
 8007b3e:	9b02      	ldr	r3, [sp, #8]
 8007b40:	b9b3      	cbnz	r3, 8007b70 <_dtoa_r+0x910>
 8007b42:	9b03      	ldr	r3, [sp, #12]
 8007b44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b48:	b9a3      	cbnz	r3, 8007b74 <_dtoa_r+0x914>
 8007b4a:	9b03      	ldr	r3, [sp, #12]
 8007b4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b50:	0d1b      	lsrs	r3, r3, #20
 8007b52:	051b      	lsls	r3, r3, #20
 8007b54:	b12b      	cbz	r3, 8007b62 <_dtoa_r+0x902>
 8007b56:	9b04      	ldr	r3, [sp, #16]
 8007b58:	3301      	adds	r3, #1
 8007b5a:	9304      	str	r3, [sp, #16]
 8007b5c:	f108 0801 	add.w	r8, r8, #1
 8007b60:	2301      	movs	r3, #1
 8007b62:	9306      	str	r3, [sp, #24]
 8007b64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	f47f af74 	bne.w	8007a54 <_dtoa_r+0x7f4>
 8007b6c:	2001      	movs	r0, #1
 8007b6e:	e779      	b.n	8007a64 <_dtoa_r+0x804>
 8007b70:	2300      	movs	r3, #0
 8007b72:	e7f6      	b.n	8007b62 <_dtoa_r+0x902>
 8007b74:	9b02      	ldr	r3, [sp, #8]
 8007b76:	e7f4      	b.n	8007b62 <_dtoa_r+0x902>
 8007b78:	d085      	beq.n	8007a86 <_dtoa_r+0x826>
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	301c      	adds	r0, #28
 8007b7e:	e77d      	b.n	8007a7c <_dtoa_r+0x81c>
 8007b80:	40240000 	.word	0x40240000
 8007b84:	9b01      	ldr	r3, [sp, #4]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	dc38      	bgt.n	8007bfc <_dtoa_r+0x99c>
 8007b8a:	9b05      	ldr	r3, [sp, #20]
 8007b8c:	2b02      	cmp	r3, #2
 8007b8e:	dd35      	ble.n	8007bfc <_dtoa_r+0x99c>
 8007b90:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007b94:	f1b9 0f00 	cmp.w	r9, #0
 8007b98:	d10d      	bne.n	8007bb6 <_dtoa_r+0x956>
 8007b9a:	4631      	mov	r1, r6
 8007b9c:	464b      	mov	r3, r9
 8007b9e:	2205      	movs	r2, #5
 8007ba0:	4620      	mov	r0, r4
 8007ba2:	f000 f9b7 	bl	8007f14 <__multadd>
 8007ba6:	4601      	mov	r1, r0
 8007ba8:	4606      	mov	r6, r0
 8007baa:	4658      	mov	r0, fp
 8007bac:	f000 fbce 	bl	800834c <__mcmp>
 8007bb0:	2800      	cmp	r0, #0
 8007bb2:	f73f adbd 	bgt.w	8007730 <_dtoa_r+0x4d0>
 8007bb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bb8:	9d00      	ldr	r5, [sp, #0]
 8007bba:	ea6f 0a03 	mvn.w	sl, r3
 8007bbe:	f04f 0800 	mov.w	r8, #0
 8007bc2:	4631      	mov	r1, r6
 8007bc4:	4620      	mov	r0, r4
 8007bc6:	f000 f983 	bl	8007ed0 <_Bfree>
 8007bca:	2f00      	cmp	r7, #0
 8007bcc:	f43f aeb4 	beq.w	8007938 <_dtoa_r+0x6d8>
 8007bd0:	f1b8 0f00 	cmp.w	r8, #0
 8007bd4:	d005      	beq.n	8007be2 <_dtoa_r+0x982>
 8007bd6:	45b8      	cmp	r8, r7
 8007bd8:	d003      	beq.n	8007be2 <_dtoa_r+0x982>
 8007bda:	4641      	mov	r1, r8
 8007bdc:	4620      	mov	r0, r4
 8007bde:	f000 f977 	bl	8007ed0 <_Bfree>
 8007be2:	4639      	mov	r1, r7
 8007be4:	4620      	mov	r0, r4
 8007be6:	f000 f973 	bl	8007ed0 <_Bfree>
 8007bea:	e6a5      	b.n	8007938 <_dtoa_r+0x6d8>
 8007bec:	2600      	movs	r6, #0
 8007bee:	4637      	mov	r7, r6
 8007bf0:	e7e1      	b.n	8007bb6 <_dtoa_r+0x956>
 8007bf2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007bf4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007bf8:	4637      	mov	r7, r6
 8007bfa:	e599      	b.n	8007730 <_dtoa_r+0x4d0>
 8007bfc:	9b08      	ldr	r3, [sp, #32]
 8007bfe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	f000 80fd 	beq.w	8007e02 <_dtoa_r+0xba2>
 8007c08:	2d00      	cmp	r5, #0
 8007c0a:	dd05      	ble.n	8007c18 <_dtoa_r+0x9b8>
 8007c0c:	4639      	mov	r1, r7
 8007c0e:	462a      	mov	r2, r5
 8007c10:	4620      	mov	r0, r4
 8007c12:	f000 fb2f 	bl	8008274 <__lshift>
 8007c16:	4607      	mov	r7, r0
 8007c18:	9b06      	ldr	r3, [sp, #24]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d05c      	beq.n	8007cd8 <_dtoa_r+0xa78>
 8007c1e:	6879      	ldr	r1, [r7, #4]
 8007c20:	4620      	mov	r0, r4
 8007c22:	f000 f915 	bl	8007e50 <_Balloc>
 8007c26:	4605      	mov	r5, r0
 8007c28:	b928      	cbnz	r0, 8007c36 <_dtoa_r+0x9d6>
 8007c2a:	4b80      	ldr	r3, [pc, #512]	; (8007e2c <_dtoa_r+0xbcc>)
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007c32:	f7ff bb2e 	b.w	8007292 <_dtoa_r+0x32>
 8007c36:	693a      	ldr	r2, [r7, #16]
 8007c38:	3202      	adds	r2, #2
 8007c3a:	0092      	lsls	r2, r2, #2
 8007c3c:	f107 010c 	add.w	r1, r7, #12
 8007c40:	300c      	adds	r0, #12
 8007c42:	f7fe fd95 	bl	8006770 <memcpy>
 8007c46:	2201      	movs	r2, #1
 8007c48:	4629      	mov	r1, r5
 8007c4a:	4620      	mov	r0, r4
 8007c4c:	f000 fb12 	bl	8008274 <__lshift>
 8007c50:	9b00      	ldr	r3, [sp, #0]
 8007c52:	3301      	adds	r3, #1
 8007c54:	9301      	str	r3, [sp, #4]
 8007c56:	9b00      	ldr	r3, [sp, #0]
 8007c58:	444b      	add	r3, r9
 8007c5a:	9307      	str	r3, [sp, #28]
 8007c5c:	9b02      	ldr	r3, [sp, #8]
 8007c5e:	f003 0301 	and.w	r3, r3, #1
 8007c62:	46b8      	mov	r8, r7
 8007c64:	9306      	str	r3, [sp, #24]
 8007c66:	4607      	mov	r7, r0
 8007c68:	9b01      	ldr	r3, [sp, #4]
 8007c6a:	4631      	mov	r1, r6
 8007c6c:	3b01      	subs	r3, #1
 8007c6e:	4658      	mov	r0, fp
 8007c70:	9302      	str	r3, [sp, #8]
 8007c72:	f7ff fa67 	bl	8007144 <quorem>
 8007c76:	4603      	mov	r3, r0
 8007c78:	3330      	adds	r3, #48	; 0x30
 8007c7a:	9004      	str	r0, [sp, #16]
 8007c7c:	4641      	mov	r1, r8
 8007c7e:	4658      	mov	r0, fp
 8007c80:	9308      	str	r3, [sp, #32]
 8007c82:	f000 fb63 	bl	800834c <__mcmp>
 8007c86:	463a      	mov	r2, r7
 8007c88:	4681      	mov	r9, r0
 8007c8a:	4631      	mov	r1, r6
 8007c8c:	4620      	mov	r0, r4
 8007c8e:	f000 fb79 	bl	8008384 <__mdiff>
 8007c92:	68c2      	ldr	r2, [r0, #12]
 8007c94:	9b08      	ldr	r3, [sp, #32]
 8007c96:	4605      	mov	r5, r0
 8007c98:	bb02      	cbnz	r2, 8007cdc <_dtoa_r+0xa7c>
 8007c9a:	4601      	mov	r1, r0
 8007c9c:	4658      	mov	r0, fp
 8007c9e:	f000 fb55 	bl	800834c <__mcmp>
 8007ca2:	9b08      	ldr	r3, [sp, #32]
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	4629      	mov	r1, r5
 8007ca8:	4620      	mov	r0, r4
 8007caa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007cae:	f000 f90f 	bl	8007ed0 <_Bfree>
 8007cb2:	9b05      	ldr	r3, [sp, #20]
 8007cb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cb6:	9d01      	ldr	r5, [sp, #4]
 8007cb8:	ea43 0102 	orr.w	r1, r3, r2
 8007cbc:	9b06      	ldr	r3, [sp, #24]
 8007cbe:	430b      	orrs	r3, r1
 8007cc0:	9b08      	ldr	r3, [sp, #32]
 8007cc2:	d10d      	bne.n	8007ce0 <_dtoa_r+0xa80>
 8007cc4:	2b39      	cmp	r3, #57	; 0x39
 8007cc6:	d029      	beq.n	8007d1c <_dtoa_r+0xabc>
 8007cc8:	f1b9 0f00 	cmp.w	r9, #0
 8007ccc:	dd01      	ble.n	8007cd2 <_dtoa_r+0xa72>
 8007cce:	9b04      	ldr	r3, [sp, #16]
 8007cd0:	3331      	adds	r3, #49	; 0x31
 8007cd2:	9a02      	ldr	r2, [sp, #8]
 8007cd4:	7013      	strb	r3, [r2, #0]
 8007cd6:	e774      	b.n	8007bc2 <_dtoa_r+0x962>
 8007cd8:	4638      	mov	r0, r7
 8007cda:	e7b9      	b.n	8007c50 <_dtoa_r+0x9f0>
 8007cdc:	2201      	movs	r2, #1
 8007cde:	e7e2      	b.n	8007ca6 <_dtoa_r+0xa46>
 8007ce0:	f1b9 0f00 	cmp.w	r9, #0
 8007ce4:	db06      	blt.n	8007cf4 <_dtoa_r+0xa94>
 8007ce6:	9905      	ldr	r1, [sp, #20]
 8007ce8:	ea41 0909 	orr.w	r9, r1, r9
 8007cec:	9906      	ldr	r1, [sp, #24]
 8007cee:	ea59 0101 	orrs.w	r1, r9, r1
 8007cf2:	d120      	bne.n	8007d36 <_dtoa_r+0xad6>
 8007cf4:	2a00      	cmp	r2, #0
 8007cf6:	ddec      	ble.n	8007cd2 <_dtoa_r+0xa72>
 8007cf8:	4659      	mov	r1, fp
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	4620      	mov	r0, r4
 8007cfe:	9301      	str	r3, [sp, #4]
 8007d00:	f000 fab8 	bl	8008274 <__lshift>
 8007d04:	4631      	mov	r1, r6
 8007d06:	4683      	mov	fp, r0
 8007d08:	f000 fb20 	bl	800834c <__mcmp>
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	9b01      	ldr	r3, [sp, #4]
 8007d10:	dc02      	bgt.n	8007d18 <_dtoa_r+0xab8>
 8007d12:	d1de      	bne.n	8007cd2 <_dtoa_r+0xa72>
 8007d14:	07da      	lsls	r2, r3, #31
 8007d16:	d5dc      	bpl.n	8007cd2 <_dtoa_r+0xa72>
 8007d18:	2b39      	cmp	r3, #57	; 0x39
 8007d1a:	d1d8      	bne.n	8007cce <_dtoa_r+0xa6e>
 8007d1c:	9a02      	ldr	r2, [sp, #8]
 8007d1e:	2339      	movs	r3, #57	; 0x39
 8007d20:	7013      	strb	r3, [r2, #0]
 8007d22:	462b      	mov	r3, r5
 8007d24:	461d      	mov	r5, r3
 8007d26:	3b01      	subs	r3, #1
 8007d28:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007d2c:	2a39      	cmp	r2, #57	; 0x39
 8007d2e:	d050      	beq.n	8007dd2 <_dtoa_r+0xb72>
 8007d30:	3201      	adds	r2, #1
 8007d32:	701a      	strb	r2, [r3, #0]
 8007d34:	e745      	b.n	8007bc2 <_dtoa_r+0x962>
 8007d36:	2a00      	cmp	r2, #0
 8007d38:	dd03      	ble.n	8007d42 <_dtoa_r+0xae2>
 8007d3a:	2b39      	cmp	r3, #57	; 0x39
 8007d3c:	d0ee      	beq.n	8007d1c <_dtoa_r+0xabc>
 8007d3e:	3301      	adds	r3, #1
 8007d40:	e7c7      	b.n	8007cd2 <_dtoa_r+0xa72>
 8007d42:	9a01      	ldr	r2, [sp, #4]
 8007d44:	9907      	ldr	r1, [sp, #28]
 8007d46:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007d4a:	428a      	cmp	r2, r1
 8007d4c:	d02a      	beq.n	8007da4 <_dtoa_r+0xb44>
 8007d4e:	4659      	mov	r1, fp
 8007d50:	2300      	movs	r3, #0
 8007d52:	220a      	movs	r2, #10
 8007d54:	4620      	mov	r0, r4
 8007d56:	f000 f8dd 	bl	8007f14 <__multadd>
 8007d5a:	45b8      	cmp	r8, r7
 8007d5c:	4683      	mov	fp, r0
 8007d5e:	f04f 0300 	mov.w	r3, #0
 8007d62:	f04f 020a 	mov.w	r2, #10
 8007d66:	4641      	mov	r1, r8
 8007d68:	4620      	mov	r0, r4
 8007d6a:	d107      	bne.n	8007d7c <_dtoa_r+0xb1c>
 8007d6c:	f000 f8d2 	bl	8007f14 <__multadd>
 8007d70:	4680      	mov	r8, r0
 8007d72:	4607      	mov	r7, r0
 8007d74:	9b01      	ldr	r3, [sp, #4]
 8007d76:	3301      	adds	r3, #1
 8007d78:	9301      	str	r3, [sp, #4]
 8007d7a:	e775      	b.n	8007c68 <_dtoa_r+0xa08>
 8007d7c:	f000 f8ca 	bl	8007f14 <__multadd>
 8007d80:	4639      	mov	r1, r7
 8007d82:	4680      	mov	r8, r0
 8007d84:	2300      	movs	r3, #0
 8007d86:	220a      	movs	r2, #10
 8007d88:	4620      	mov	r0, r4
 8007d8a:	f000 f8c3 	bl	8007f14 <__multadd>
 8007d8e:	4607      	mov	r7, r0
 8007d90:	e7f0      	b.n	8007d74 <_dtoa_r+0xb14>
 8007d92:	f1b9 0f00 	cmp.w	r9, #0
 8007d96:	9a00      	ldr	r2, [sp, #0]
 8007d98:	bfcc      	ite	gt
 8007d9a:	464d      	movgt	r5, r9
 8007d9c:	2501      	movle	r5, #1
 8007d9e:	4415      	add	r5, r2
 8007da0:	f04f 0800 	mov.w	r8, #0
 8007da4:	4659      	mov	r1, fp
 8007da6:	2201      	movs	r2, #1
 8007da8:	4620      	mov	r0, r4
 8007daa:	9301      	str	r3, [sp, #4]
 8007dac:	f000 fa62 	bl	8008274 <__lshift>
 8007db0:	4631      	mov	r1, r6
 8007db2:	4683      	mov	fp, r0
 8007db4:	f000 faca 	bl	800834c <__mcmp>
 8007db8:	2800      	cmp	r0, #0
 8007dba:	dcb2      	bgt.n	8007d22 <_dtoa_r+0xac2>
 8007dbc:	d102      	bne.n	8007dc4 <_dtoa_r+0xb64>
 8007dbe:	9b01      	ldr	r3, [sp, #4]
 8007dc0:	07db      	lsls	r3, r3, #31
 8007dc2:	d4ae      	bmi.n	8007d22 <_dtoa_r+0xac2>
 8007dc4:	462b      	mov	r3, r5
 8007dc6:	461d      	mov	r5, r3
 8007dc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007dcc:	2a30      	cmp	r2, #48	; 0x30
 8007dce:	d0fa      	beq.n	8007dc6 <_dtoa_r+0xb66>
 8007dd0:	e6f7      	b.n	8007bc2 <_dtoa_r+0x962>
 8007dd2:	9a00      	ldr	r2, [sp, #0]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d1a5      	bne.n	8007d24 <_dtoa_r+0xac4>
 8007dd8:	f10a 0a01 	add.w	sl, sl, #1
 8007ddc:	2331      	movs	r3, #49	; 0x31
 8007dde:	e779      	b.n	8007cd4 <_dtoa_r+0xa74>
 8007de0:	4b13      	ldr	r3, [pc, #76]	; (8007e30 <_dtoa_r+0xbd0>)
 8007de2:	f7ff baaf 	b.w	8007344 <_dtoa_r+0xe4>
 8007de6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	f47f aa86 	bne.w	80072fa <_dtoa_r+0x9a>
 8007dee:	4b11      	ldr	r3, [pc, #68]	; (8007e34 <_dtoa_r+0xbd4>)
 8007df0:	f7ff baa8 	b.w	8007344 <_dtoa_r+0xe4>
 8007df4:	f1b9 0f00 	cmp.w	r9, #0
 8007df8:	dc03      	bgt.n	8007e02 <_dtoa_r+0xba2>
 8007dfa:	9b05      	ldr	r3, [sp, #20]
 8007dfc:	2b02      	cmp	r3, #2
 8007dfe:	f73f aec9 	bgt.w	8007b94 <_dtoa_r+0x934>
 8007e02:	9d00      	ldr	r5, [sp, #0]
 8007e04:	4631      	mov	r1, r6
 8007e06:	4658      	mov	r0, fp
 8007e08:	f7ff f99c 	bl	8007144 <quorem>
 8007e0c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007e10:	f805 3b01 	strb.w	r3, [r5], #1
 8007e14:	9a00      	ldr	r2, [sp, #0]
 8007e16:	1aaa      	subs	r2, r5, r2
 8007e18:	4591      	cmp	r9, r2
 8007e1a:	ddba      	ble.n	8007d92 <_dtoa_r+0xb32>
 8007e1c:	4659      	mov	r1, fp
 8007e1e:	2300      	movs	r3, #0
 8007e20:	220a      	movs	r2, #10
 8007e22:	4620      	mov	r0, r4
 8007e24:	f000 f876 	bl	8007f14 <__multadd>
 8007e28:	4683      	mov	fp, r0
 8007e2a:	e7eb      	b.n	8007e04 <_dtoa_r+0xba4>
 8007e2c:	08009837 	.word	0x08009837
 8007e30:	08009790 	.word	0x08009790
 8007e34:	080097b4 	.word	0x080097b4

08007e38 <_localeconv_r>:
 8007e38:	4800      	ldr	r0, [pc, #0]	; (8007e3c <_localeconv_r+0x4>)
 8007e3a:	4770      	bx	lr
 8007e3c:	200001a8 	.word	0x200001a8

08007e40 <malloc>:
 8007e40:	4b02      	ldr	r3, [pc, #8]	; (8007e4c <malloc+0xc>)
 8007e42:	4601      	mov	r1, r0
 8007e44:	6818      	ldr	r0, [r3, #0]
 8007e46:	f000 bbe1 	b.w	800860c <_malloc_r>
 8007e4a:	bf00      	nop
 8007e4c:	20000054 	.word	0x20000054

08007e50 <_Balloc>:
 8007e50:	b570      	push	{r4, r5, r6, lr}
 8007e52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007e54:	4604      	mov	r4, r0
 8007e56:	460d      	mov	r5, r1
 8007e58:	b976      	cbnz	r6, 8007e78 <_Balloc+0x28>
 8007e5a:	2010      	movs	r0, #16
 8007e5c:	f7ff fff0 	bl	8007e40 <malloc>
 8007e60:	4602      	mov	r2, r0
 8007e62:	6260      	str	r0, [r4, #36]	; 0x24
 8007e64:	b920      	cbnz	r0, 8007e70 <_Balloc+0x20>
 8007e66:	4b18      	ldr	r3, [pc, #96]	; (8007ec8 <_Balloc+0x78>)
 8007e68:	4818      	ldr	r0, [pc, #96]	; (8007ecc <_Balloc+0x7c>)
 8007e6a:	2166      	movs	r1, #102	; 0x66
 8007e6c:	f000 fd94 	bl	8008998 <__assert_func>
 8007e70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e74:	6006      	str	r6, [r0, #0]
 8007e76:	60c6      	str	r6, [r0, #12]
 8007e78:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007e7a:	68f3      	ldr	r3, [r6, #12]
 8007e7c:	b183      	cbz	r3, 8007ea0 <_Balloc+0x50>
 8007e7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e80:	68db      	ldr	r3, [r3, #12]
 8007e82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e86:	b9b8      	cbnz	r0, 8007eb8 <_Balloc+0x68>
 8007e88:	2101      	movs	r1, #1
 8007e8a:	fa01 f605 	lsl.w	r6, r1, r5
 8007e8e:	1d72      	adds	r2, r6, #5
 8007e90:	0092      	lsls	r2, r2, #2
 8007e92:	4620      	mov	r0, r4
 8007e94:	f000 fb5a 	bl	800854c <_calloc_r>
 8007e98:	b160      	cbz	r0, 8007eb4 <_Balloc+0x64>
 8007e9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e9e:	e00e      	b.n	8007ebe <_Balloc+0x6e>
 8007ea0:	2221      	movs	r2, #33	; 0x21
 8007ea2:	2104      	movs	r1, #4
 8007ea4:	4620      	mov	r0, r4
 8007ea6:	f000 fb51 	bl	800854c <_calloc_r>
 8007eaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007eac:	60f0      	str	r0, [r6, #12]
 8007eae:	68db      	ldr	r3, [r3, #12]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d1e4      	bne.n	8007e7e <_Balloc+0x2e>
 8007eb4:	2000      	movs	r0, #0
 8007eb6:	bd70      	pop	{r4, r5, r6, pc}
 8007eb8:	6802      	ldr	r2, [r0, #0]
 8007eba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ec4:	e7f7      	b.n	8007eb6 <_Balloc+0x66>
 8007ec6:	bf00      	nop
 8007ec8:	080097c1 	.word	0x080097c1
 8007ecc:	08009848 	.word	0x08009848

08007ed0 <_Bfree>:
 8007ed0:	b570      	push	{r4, r5, r6, lr}
 8007ed2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ed4:	4605      	mov	r5, r0
 8007ed6:	460c      	mov	r4, r1
 8007ed8:	b976      	cbnz	r6, 8007ef8 <_Bfree+0x28>
 8007eda:	2010      	movs	r0, #16
 8007edc:	f7ff ffb0 	bl	8007e40 <malloc>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	6268      	str	r0, [r5, #36]	; 0x24
 8007ee4:	b920      	cbnz	r0, 8007ef0 <_Bfree+0x20>
 8007ee6:	4b09      	ldr	r3, [pc, #36]	; (8007f0c <_Bfree+0x3c>)
 8007ee8:	4809      	ldr	r0, [pc, #36]	; (8007f10 <_Bfree+0x40>)
 8007eea:	218a      	movs	r1, #138	; 0x8a
 8007eec:	f000 fd54 	bl	8008998 <__assert_func>
 8007ef0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ef4:	6006      	str	r6, [r0, #0]
 8007ef6:	60c6      	str	r6, [r0, #12]
 8007ef8:	b13c      	cbz	r4, 8007f0a <_Bfree+0x3a>
 8007efa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007efc:	6862      	ldr	r2, [r4, #4]
 8007efe:	68db      	ldr	r3, [r3, #12]
 8007f00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f04:	6021      	str	r1, [r4, #0]
 8007f06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f0a:	bd70      	pop	{r4, r5, r6, pc}
 8007f0c:	080097c1 	.word	0x080097c1
 8007f10:	08009848 	.word	0x08009848

08007f14 <__multadd>:
 8007f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f18:	690e      	ldr	r6, [r1, #16]
 8007f1a:	4607      	mov	r7, r0
 8007f1c:	4698      	mov	r8, r3
 8007f1e:	460c      	mov	r4, r1
 8007f20:	f101 0014 	add.w	r0, r1, #20
 8007f24:	2300      	movs	r3, #0
 8007f26:	6805      	ldr	r5, [r0, #0]
 8007f28:	b2a9      	uxth	r1, r5
 8007f2a:	fb02 8101 	mla	r1, r2, r1, r8
 8007f2e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007f32:	0c2d      	lsrs	r5, r5, #16
 8007f34:	fb02 c505 	mla	r5, r2, r5, ip
 8007f38:	b289      	uxth	r1, r1
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007f40:	429e      	cmp	r6, r3
 8007f42:	f840 1b04 	str.w	r1, [r0], #4
 8007f46:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007f4a:	dcec      	bgt.n	8007f26 <__multadd+0x12>
 8007f4c:	f1b8 0f00 	cmp.w	r8, #0
 8007f50:	d022      	beq.n	8007f98 <__multadd+0x84>
 8007f52:	68a3      	ldr	r3, [r4, #8]
 8007f54:	42b3      	cmp	r3, r6
 8007f56:	dc19      	bgt.n	8007f8c <__multadd+0x78>
 8007f58:	6861      	ldr	r1, [r4, #4]
 8007f5a:	4638      	mov	r0, r7
 8007f5c:	3101      	adds	r1, #1
 8007f5e:	f7ff ff77 	bl	8007e50 <_Balloc>
 8007f62:	4605      	mov	r5, r0
 8007f64:	b928      	cbnz	r0, 8007f72 <__multadd+0x5e>
 8007f66:	4602      	mov	r2, r0
 8007f68:	4b0d      	ldr	r3, [pc, #52]	; (8007fa0 <__multadd+0x8c>)
 8007f6a:	480e      	ldr	r0, [pc, #56]	; (8007fa4 <__multadd+0x90>)
 8007f6c:	21b5      	movs	r1, #181	; 0xb5
 8007f6e:	f000 fd13 	bl	8008998 <__assert_func>
 8007f72:	6922      	ldr	r2, [r4, #16]
 8007f74:	3202      	adds	r2, #2
 8007f76:	f104 010c 	add.w	r1, r4, #12
 8007f7a:	0092      	lsls	r2, r2, #2
 8007f7c:	300c      	adds	r0, #12
 8007f7e:	f7fe fbf7 	bl	8006770 <memcpy>
 8007f82:	4621      	mov	r1, r4
 8007f84:	4638      	mov	r0, r7
 8007f86:	f7ff ffa3 	bl	8007ed0 <_Bfree>
 8007f8a:	462c      	mov	r4, r5
 8007f8c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007f90:	3601      	adds	r6, #1
 8007f92:	f8c3 8014 	str.w	r8, [r3, #20]
 8007f96:	6126      	str	r6, [r4, #16]
 8007f98:	4620      	mov	r0, r4
 8007f9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f9e:	bf00      	nop
 8007fa0:	08009837 	.word	0x08009837
 8007fa4:	08009848 	.word	0x08009848

08007fa8 <__hi0bits>:
 8007fa8:	0c03      	lsrs	r3, r0, #16
 8007faa:	041b      	lsls	r3, r3, #16
 8007fac:	b9d3      	cbnz	r3, 8007fe4 <__hi0bits+0x3c>
 8007fae:	0400      	lsls	r0, r0, #16
 8007fb0:	2310      	movs	r3, #16
 8007fb2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007fb6:	bf04      	itt	eq
 8007fb8:	0200      	lsleq	r0, r0, #8
 8007fba:	3308      	addeq	r3, #8
 8007fbc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007fc0:	bf04      	itt	eq
 8007fc2:	0100      	lsleq	r0, r0, #4
 8007fc4:	3304      	addeq	r3, #4
 8007fc6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007fca:	bf04      	itt	eq
 8007fcc:	0080      	lsleq	r0, r0, #2
 8007fce:	3302      	addeq	r3, #2
 8007fd0:	2800      	cmp	r0, #0
 8007fd2:	db05      	blt.n	8007fe0 <__hi0bits+0x38>
 8007fd4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007fd8:	f103 0301 	add.w	r3, r3, #1
 8007fdc:	bf08      	it	eq
 8007fde:	2320      	moveq	r3, #32
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	4770      	bx	lr
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	e7e4      	b.n	8007fb2 <__hi0bits+0xa>

08007fe8 <__lo0bits>:
 8007fe8:	6803      	ldr	r3, [r0, #0]
 8007fea:	f013 0207 	ands.w	r2, r3, #7
 8007fee:	4601      	mov	r1, r0
 8007ff0:	d00b      	beq.n	800800a <__lo0bits+0x22>
 8007ff2:	07da      	lsls	r2, r3, #31
 8007ff4:	d424      	bmi.n	8008040 <__lo0bits+0x58>
 8007ff6:	0798      	lsls	r0, r3, #30
 8007ff8:	bf49      	itett	mi
 8007ffa:	085b      	lsrmi	r3, r3, #1
 8007ffc:	089b      	lsrpl	r3, r3, #2
 8007ffe:	2001      	movmi	r0, #1
 8008000:	600b      	strmi	r3, [r1, #0]
 8008002:	bf5c      	itt	pl
 8008004:	600b      	strpl	r3, [r1, #0]
 8008006:	2002      	movpl	r0, #2
 8008008:	4770      	bx	lr
 800800a:	b298      	uxth	r0, r3
 800800c:	b9b0      	cbnz	r0, 800803c <__lo0bits+0x54>
 800800e:	0c1b      	lsrs	r3, r3, #16
 8008010:	2010      	movs	r0, #16
 8008012:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008016:	bf04      	itt	eq
 8008018:	0a1b      	lsreq	r3, r3, #8
 800801a:	3008      	addeq	r0, #8
 800801c:	071a      	lsls	r2, r3, #28
 800801e:	bf04      	itt	eq
 8008020:	091b      	lsreq	r3, r3, #4
 8008022:	3004      	addeq	r0, #4
 8008024:	079a      	lsls	r2, r3, #30
 8008026:	bf04      	itt	eq
 8008028:	089b      	lsreq	r3, r3, #2
 800802a:	3002      	addeq	r0, #2
 800802c:	07da      	lsls	r2, r3, #31
 800802e:	d403      	bmi.n	8008038 <__lo0bits+0x50>
 8008030:	085b      	lsrs	r3, r3, #1
 8008032:	f100 0001 	add.w	r0, r0, #1
 8008036:	d005      	beq.n	8008044 <__lo0bits+0x5c>
 8008038:	600b      	str	r3, [r1, #0]
 800803a:	4770      	bx	lr
 800803c:	4610      	mov	r0, r2
 800803e:	e7e8      	b.n	8008012 <__lo0bits+0x2a>
 8008040:	2000      	movs	r0, #0
 8008042:	4770      	bx	lr
 8008044:	2020      	movs	r0, #32
 8008046:	4770      	bx	lr

08008048 <__i2b>:
 8008048:	b510      	push	{r4, lr}
 800804a:	460c      	mov	r4, r1
 800804c:	2101      	movs	r1, #1
 800804e:	f7ff feff 	bl	8007e50 <_Balloc>
 8008052:	4602      	mov	r2, r0
 8008054:	b928      	cbnz	r0, 8008062 <__i2b+0x1a>
 8008056:	4b05      	ldr	r3, [pc, #20]	; (800806c <__i2b+0x24>)
 8008058:	4805      	ldr	r0, [pc, #20]	; (8008070 <__i2b+0x28>)
 800805a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800805e:	f000 fc9b 	bl	8008998 <__assert_func>
 8008062:	2301      	movs	r3, #1
 8008064:	6144      	str	r4, [r0, #20]
 8008066:	6103      	str	r3, [r0, #16]
 8008068:	bd10      	pop	{r4, pc}
 800806a:	bf00      	nop
 800806c:	08009837 	.word	0x08009837
 8008070:	08009848 	.word	0x08009848

08008074 <__multiply>:
 8008074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008078:	4614      	mov	r4, r2
 800807a:	690a      	ldr	r2, [r1, #16]
 800807c:	6923      	ldr	r3, [r4, #16]
 800807e:	429a      	cmp	r2, r3
 8008080:	bfb8      	it	lt
 8008082:	460b      	movlt	r3, r1
 8008084:	460d      	mov	r5, r1
 8008086:	bfbc      	itt	lt
 8008088:	4625      	movlt	r5, r4
 800808a:	461c      	movlt	r4, r3
 800808c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008090:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008094:	68ab      	ldr	r3, [r5, #8]
 8008096:	6869      	ldr	r1, [r5, #4]
 8008098:	eb0a 0709 	add.w	r7, sl, r9
 800809c:	42bb      	cmp	r3, r7
 800809e:	b085      	sub	sp, #20
 80080a0:	bfb8      	it	lt
 80080a2:	3101      	addlt	r1, #1
 80080a4:	f7ff fed4 	bl	8007e50 <_Balloc>
 80080a8:	b930      	cbnz	r0, 80080b8 <__multiply+0x44>
 80080aa:	4602      	mov	r2, r0
 80080ac:	4b42      	ldr	r3, [pc, #264]	; (80081b8 <__multiply+0x144>)
 80080ae:	4843      	ldr	r0, [pc, #268]	; (80081bc <__multiply+0x148>)
 80080b0:	f240 115d 	movw	r1, #349	; 0x15d
 80080b4:	f000 fc70 	bl	8008998 <__assert_func>
 80080b8:	f100 0614 	add.w	r6, r0, #20
 80080bc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80080c0:	4633      	mov	r3, r6
 80080c2:	2200      	movs	r2, #0
 80080c4:	4543      	cmp	r3, r8
 80080c6:	d31e      	bcc.n	8008106 <__multiply+0x92>
 80080c8:	f105 0c14 	add.w	ip, r5, #20
 80080cc:	f104 0314 	add.w	r3, r4, #20
 80080d0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80080d4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80080d8:	9202      	str	r2, [sp, #8]
 80080da:	ebac 0205 	sub.w	r2, ip, r5
 80080de:	3a15      	subs	r2, #21
 80080e0:	f022 0203 	bic.w	r2, r2, #3
 80080e4:	3204      	adds	r2, #4
 80080e6:	f105 0115 	add.w	r1, r5, #21
 80080ea:	458c      	cmp	ip, r1
 80080ec:	bf38      	it	cc
 80080ee:	2204      	movcc	r2, #4
 80080f0:	9201      	str	r2, [sp, #4]
 80080f2:	9a02      	ldr	r2, [sp, #8]
 80080f4:	9303      	str	r3, [sp, #12]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d808      	bhi.n	800810c <__multiply+0x98>
 80080fa:	2f00      	cmp	r7, #0
 80080fc:	dc55      	bgt.n	80081aa <__multiply+0x136>
 80080fe:	6107      	str	r7, [r0, #16]
 8008100:	b005      	add	sp, #20
 8008102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008106:	f843 2b04 	str.w	r2, [r3], #4
 800810a:	e7db      	b.n	80080c4 <__multiply+0x50>
 800810c:	f8b3 a000 	ldrh.w	sl, [r3]
 8008110:	f1ba 0f00 	cmp.w	sl, #0
 8008114:	d020      	beq.n	8008158 <__multiply+0xe4>
 8008116:	f105 0e14 	add.w	lr, r5, #20
 800811a:	46b1      	mov	r9, r6
 800811c:	2200      	movs	r2, #0
 800811e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008122:	f8d9 b000 	ldr.w	fp, [r9]
 8008126:	b2a1      	uxth	r1, r4
 8008128:	fa1f fb8b 	uxth.w	fp, fp
 800812c:	fb0a b101 	mla	r1, sl, r1, fp
 8008130:	4411      	add	r1, r2
 8008132:	f8d9 2000 	ldr.w	r2, [r9]
 8008136:	0c24      	lsrs	r4, r4, #16
 8008138:	0c12      	lsrs	r2, r2, #16
 800813a:	fb0a 2404 	mla	r4, sl, r4, r2
 800813e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008142:	b289      	uxth	r1, r1
 8008144:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008148:	45f4      	cmp	ip, lr
 800814a:	f849 1b04 	str.w	r1, [r9], #4
 800814e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008152:	d8e4      	bhi.n	800811e <__multiply+0xaa>
 8008154:	9901      	ldr	r1, [sp, #4]
 8008156:	5072      	str	r2, [r6, r1]
 8008158:	9a03      	ldr	r2, [sp, #12]
 800815a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800815e:	3304      	adds	r3, #4
 8008160:	f1b9 0f00 	cmp.w	r9, #0
 8008164:	d01f      	beq.n	80081a6 <__multiply+0x132>
 8008166:	6834      	ldr	r4, [r6, #0]
 8008168:	f105 0114 	add.w	r1, r5, #20
 800816c:	46b6      	mov	lr, r6
 800816e:	f04f 0a00 	mov.w	sl, #0
 8008172:	880a      	ldrh	r2, [r1, #0]
 8008174:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008178:	fb09 b202 	mla	r2, r9, r2, fp
 800817c:	4492      	add	sl, r2
 800817e:	b2a4      	uxth	r4, r4
 8008180:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008184:	f84e 4b04 	str.w	r4, [lr], #4
 8008188:	f851 4b04 	ldr.w	r4, [r1], #4
 800818c:	f8be 2000 	ldrh.w	r2, [lr]
 8008190:	0c24      	lsrs	r4, r4, #16
 8008192:	fb09 2404 	mla	r4, r9, r4, r2
 8008196:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800819a:	458c      	cmp	ip, r1
 800819c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80081a0:	d8e7      	bhi.n	8008172 <__multiply+0xfe>
 80081a2:	9a01      	ldr	r2, [sp, #4]
 80081a4:	50b4      	str	r4, [r6, r2]
 80081a6:	3604      	adds	r6, #4
 80081a8:	e7a3      	b.n	80080f2 <__multiply+0x7e>
 80081aa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d1a5      	bne.n	80080fe <__multiply+0x8a>
 80081b2:	3f01      	subs	r7, #1
 80081b4:	e7a1      	b.n	80080fa <__multiply+0x86>
 80081b6:	bf00      	nop
 80081b8:	08009837 	.word	0x08009837
 80081bc:	08009848 	.word	0x08009848

080081c0 <__pow5mult>:
 80081c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081c4:	4615      	mov	r5, r2
 80081c6:	f012 0203 	ands.w	r2, r2, #3
 80081ca:	4606      	mov	r6, r0
 80081cc:	460f      	mov	r7, r1
 80081ce:	d007      	beq.n	80081e0 <__pow5mult+0x20>
 80081d0:	4c25      	ldr	r4, [pc, #148]	; (8008268 <__pow5mult+0xa8>)
 80081d2:	3a01      	subs	r2, #1
 80081d4:	2300      	movs	r3, #0
 80081d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081da:	f7ff fe9b 	bl	8007f14 <__multadd>
 80081de:	4607      	mov	r7, r0
 80081e0:	10ad      	asrs	r5, r5, #2
 80081e2:	d03d      	beq.n	8008260 <__pow5mult+0xa0>
 80081e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80081e6:	b97c      	cbnz	r4, 8008208 <__pow5mult+0x48>
 80081e8:	2010      	movs	r0, #16
 80081ea:	f7ff fe29 	bl	8007e40 <malloc>
 80081ee:	4602      	mov	r2, r0
 80081f0:	6270      	str	r0, [r6, #36]	; 0x24
 80081f2:	b928      	cbnz	r0, 8008200 <__pow5mult+0x40>
 80081f4:	4b1d      	ldr	r3, [pc, #116]	; (800826c <__pow5mult+0xac>)
 80081f6:	481e      	ldr	r0, [pc, #120]	; (8008270 <__pow5mult+0xb0>)
 80081f8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80081fc:	f000 fbcc 	bl	8008998 <__assert_func>
 8008200:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008204:	6004      	str	r4, [r0, #0]
 8008206:	60c4      	str	r4, [r0, #12]
 8008208:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800820c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008210:	b94c      	cbnz	r4, 8008226 <__pow5mult+0x66>
 8008212:	f240 2171 	movw	r1, #625	; 0x271
 8008216:	4630      	mov	r0, r6
 8008218:	f7ff ff16 	bl	8008048 <__i2b>
 800821c:	2300      	movs	r3, #0
 800821e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008222:	4604      	mov	r4, r0
 8008224:	6003      	str	r3, [r0, #0]
 8008226:	f04f 0900 	mov.w	r9, #0
 800822a:	07eb      	lsls	r3, r5, #31
 800822c:	d50a      	bpl.n	8008244 <__pow5mult+0x84>
 800822e:	4639      	mov	r1, r7
 8008230:	4622      	mov	r2, r4
 8008232:	4630      	mov	r0, r6
 8008234:	f7ff ff1e 	bl	8008074 <__multiply>
 8008238:	4639      	mov	r1, r7
 800823a:	4680      	mov	r8, r0
 800823c:	4630      	mov	r0, r6
 800823e:	f7ff fe47 	bl	8007ed0 <_Bfree>
 8008242:	4647      	mov	r7, r8
 8008244:	106d      	asrs	r5, r5, #1
 8008246:	d00b      	beq.n	8008260 <__pow5mult+0xa0>
 8008248:	6820      	ldr	r0, [r4, #0]
 800824a:	b938      	cbnz	r0, 800825c <__pow5mult+0x9c>
 800824c:	4622      	mov	r2, r4
 800824e:	4621      	mov	r1, r4
 8008250:	4630      	mov	r0, r6
 8008252:	f7ff ff0f 	bl	8008074 <__multiply>
 8008256:	6020      	str	r0, [r4, #0]
 8008258:	f8c0 9000 	str.w	r9, [r0]
 800825c:	4604      	mov	r4, r0
 800825e:	e7e4      	b.n	800822a <__pow5mult+0x6a>
 8008260:	4638      	mov	r0, r7
 8008262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008266:	bf00      	nop
 8008268:	08009998 	.word	0x08009998
 800826c:	080097c1 	.word	0x080097c1
 8008270:	08009848 	.word	0x08009848

08008274 <__lshift>:
 8008274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008278:	460c      	mov	r4, r1
 800827a:	6849      	ldr	r1, [r1, #4]
 800827c:	6923      	ldr	r3, [r4, #16]
 800827e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008282:	68a3      	ldr	r3, [r4, #8]
 8008284:	4607      	mov	r7, r0
 8008286:	4691      	mov	r9, r2
 8008288:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800828c:	f108 0601 	add.w	r6, r8, #1
 8008290:	42b3      	cmp	r3, r6
 8008292:	db0b      	blt.n	80082ac <__lshift+0x38>
 8008294:	4638      	mov	r0, r7
 8008296:	f7ff fddb 	bl	8007e50 <_Balloc>
 800829a:	4605      	mov	r5, r0
 800829c:	b948      	cbnz	r0, 80082b2 <__lshift+0x3e>
 800829e:	4602      	mov	r2, r0
 80082a0:	4b28      	ldr	r3, [pc, #160]	; (8008344 <__lshift+0xd0>)
 80082a2:	4829      	ldr	r0, [pc, #164]	; (8008348 <__lshift+0xd4>)
 80082a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80082a8:	f000 fb76 	bl	8008998 <__assert_func>
 80082ac:	3101      	adds	r1, #1
 80082ae:	005b      	lsls	r3, r3, #1
 80082b0:	e7ee      	b.n	8008290 <__lshift+0x1c>
 80082b2:	2300      	movs	r3, #0
 80082b4:	f100 0114 	add.w	r1, r0, #20
 80082b8:	f100 0210 	add.w	r2, r0, #16
 80082bc:	4618      	mov	r0, r3
 80082be:	4553      	cmp	r3, sl
 80082c0:	db33      	blt.n	800832a <__lshift+0xb6>
 80082c2:	6920      	ldr	r0, [r4, #16]
 80082c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082c8:	f104 0314 	add.w	r3, r4, #20
 80082cc:	f019 091f 	ands.w	r9, r9, #31
 80082d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80082d8:	d02b      	beq.n	8008332 <__lshift+0xbe>
 80082da:	f1c9 0e20 	rsb	lr, r9, #32
 80082de:	468a      	mov	sl, r1
 80082e0:	2200      	movs	r2, #0
 80082e2:	6818      	ldr	r0, [r3, #0]
 80082e4:	fa00 f009 	lsl.w	r0, r0, r9
 80082e8:	4302      	orrs	r2, r0
 80082ea:	f84a 2b04 	str.w	r2, [sl], #4
 80082ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80082f2:	459c      	cmp	ip, r3
 80082f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80082f8:	d8f3      	bhi.n	80082e2 <__lshift+0x6e>
 80082fa:	ebac 0304 	sub.w	r3, ip, r4
 80082fe:	3b15      	subs	r3, #21
 8008300:	f023 0303 	bic.w	r3, r3, #3
 8008304:	3304      	adds	r3, #4
 8008306:	f104 0015 	add.w	r0, r4, #21
 800830a:	4584      	cmp	ip, r0
 800830c:	bf38      	it	cc
 800830e:	2304      	movcc	r3, #4
 8008310:	50ca      	str	r2, [r1, r3]
 8008312:	b10a      	cbz	r2, 8008318 <__lshift+0xa4>
 8008314:	f108 0602 	add.w	r6, r8, #2
 8008318:	3e01      	subs	r6, #1
 800831a:	4638      	mov	r0, r7
 800831c:	612e      	str	r6, [r5, #16]
 800831e:	4621      	mov	r1, r4
 8008320:	f7ff fdd6 	bl	8007ed0 <_Bfree>
 8008324:	4628      	mov	r0, r5
 8008326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800832a:	f842 0f04 	str.w	r0, [r2, #4]!
 800832e:	3301      	adds	r3, #1
 8008330:	e7c5      	b.n	80082be <__lshift+0x4a>
 8008332:	3904      	subs	r1, #4
 8008334:	f853 2b04 	ldr.w	r2, [r3], #4
 8008338:	f841 2f04 	str.w	r2, [r1, #4]!
 800833c:	459c      	cmp	ip, r3
 800833e:	d8f9      	bhi.n	8008334 <__lshift+0xc0>
 8008340:	e7ea      	b.n	8008318 <__lshift+0xa4>
 8008342:	bf00      	nop
 8008344:	08009837 	.word	0x08009837
 8008348:	08009848 	.word	0x08009848

0800834c <__mcmp>:
 800834c:	b530      	push	{r4, r5, lr}
 800834e:	6902      	ldr	r2, [r0, #16]
 8008350:	690c      	ldr	r4, [r1, #16]
 8008352:	1b12      	subs	r2, r2, r4
 8008354:	d10e      	bne.n	8008374 <__mcmp+0x28>
 8008356:	f100 0314 	add.w	r3, r0, #20
 800835a:	3114      	adds	r1, #20
 800835c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008360:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008364:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008368:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800836c:	42a5      	cmp	r5, r4
 800836e:	d003      	beq.n	8008378 <__mcmp+0x2c>
 8008370:	d305      	bcc.n	800837e <__mcmp+0x32>
 8008372:	2201      	movs	r2, #1
 8008374:	4610      	mov	r0, r2
 8008376:	bd30      	pop	{r4, r5, pc}
 8008378:	4283      	cmp	r3, r0
 800837a:	d3f3      	bcc.n	8008364 <__mcmp+0x18>
 800837c:	e7fa      	b.n	8008374 <__mcmp+0x28>
 800837e:	f04f 32ff 	mov.w	r2, #4294967295
 8008382:	e7f7      	b.n	8008374 <__mcmp+0x28>

08008384 <__mdiff>:
 8008384:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008388:	460c      	mov	r4, r1
 800838a:	4606      	mov	r6, r0
 800838c:	4611      	mov	r1, r2
 800838e:	4620      	mov	r0, r4
 8008390:	4617      	mov	r7, r2
 8008392:	f7ff ffdb 	bl	800834c <__mcmp>
 8008396:	1e05      	subs	r5, r0, #0
 8008398:	d110      	bne.n	80083bc <__mdiff+0x38>
 800839a:	4629      	mov	r1, r5
 800839c:	4630      	mov	r0, r6
 800839e:	f7ff fd57 	bl	8007e50 <_Balloc>
 80083a2:	b930      	cbnz	r0, 80083b2 <__mdiff+0x2e>
 80083a4:	4b39      	ldr	r3, [pc, #228]	; (800848c <__mdiff+0x108>)
 80083a6:	4602      	mov	r2, r0
 80083a8:	f240 2132 	movw	r1, #562	; 0x232
 80083ac:	4838      	ldr	r0, [pc, #224]	; (8008490 <__mdiff+0x10c>)
 80083ae:	f000 faf3 	bl	8008998 <__assert_func>
 80083b2:	2301      	movs	r3, #1
 80083b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80083b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083bc:	bfa4      	itt	ge
 80083be:	463b      	movge	r3, r7
 80083c0:	4627      	movge	r7, r4
 80083c2:	4630      	mov	r0, r6
 80083c4:	6879      	ldr	r1, [r7, #4]
 80083c6:	bfa6      	itte	ge
 80083c8:	461c      	movge	r4, r3
 80083ca:	2500      	movge	r5, #0
 80083cc:	2501      	movlt	r5, #1
 80083ce:	f7ff fd3f 	bl	8007e50 <_Balloc>
 80083d2:	b920      	cbnz	r0, 80083de <__mdiff+0x5a>
 80083d4:	4b2d      	ldr	r3, [pc, #180]	; (800848c <__mdiff+0x108>)
 80083d6:	4602      	mov	r2, r0
 80083d8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80083dc:	e7e6      	b.n	80083ac <__mdiff+0x28>
 80083de:	693e      	ldr	r6, [r7, #16]
 80083e0:	60c5      	str	r5, [r0, #12]
 80083e2:	6925      	ldr	r5, [r4, #16]
 80083e4:	f107 0114 	add.w	r1, r7, #20
 80083e8:	f104 0914 	add.w	r9, r4, #20
 80083ec:	f100 0e14 	add.w	lr, r0, #20
 80083f0:	f107 0210 	add.w	r2, r7, #16
 80083f4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80083f8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80083fc:	46f2      	mov	sl, lr
 80083fe:	2700      	movs	r7, #0
 8008400:	f859 3b04 	ldr.w	r3, [r9], #4
 8008404:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008408:	fa1f f883 	uxth.w	r8, r3
 800840c:	fa17 f78b 	uxtah	r7, r7, fp
 8008410:	0c1b      	lsrs	r3, r3, #16
 8008412:	eba7 0808 	sub.w	r8, r7, r8
 8008416:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800841a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800841e:	fa1f f888 	uxth.w	r8, r8
 8008422:	141f      	asrs	r7, r3, #16
 8008424:	454d      	cmp	r5, r9
 8008426:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800842a:	f84a 3b04 	str.w	r3, [sl], #4
 800842e:	d8e7      	bhi.n	8008400 <__mdiff+0x7c>
 8008430:	1b2b      	subs	r3, r5, r4
 8008432:	3b15      	subs	r3, #21
 8008434:	f023 0303 	bic.w	r3, r3, #3
 8008438:	3304      	adds	r3, #4
 800843a:	3415      	adds	r4, #21
 800843c:	42a5      	cmp	r5, r4
 800843e:	bf38      	it	cc
 8008440:	2304      	movcc	r3, #4
 8008442:	4419      	add	r1, r3
 8008444:	4473      	add	r3, lr
 8008446:	469e      	mov	lr, r3
 8008448:	460d      	mov	r5, r1
 800844a:	4565      	cmp	r5, ip
 800844c:	d30e      	bcc.n	800846c <__mdiff+0xe8>
 800844e:	f10c 0203 	add.w	r2, ip, #3
 8008452:	1a52      	subs	r2, r2, r1
 8008454:	f022 0203 	bic.w	r2, r2, #3
 8008458:	3903      	subs	r1, #3
 800845a:	458c      	cmp	ip, r1
 800845c:	bf38      	it	cc
 800845e:	2200      	movcc	r2, #0
 8008460:	441a      	add	r2, r3
 8008462:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008466:	b17b      	cbz	r3, 8008488 <__mdiff+0x104>
 8008468:	6106      	str	r6, [r0, #16]
 800846a:	e7a5      	b.n	80083b8 <__mdiff+0x34>
 800846c:	f855 8b04 	ldr.w	r8, [r5], #4
 8008470:	fa17 f488 	uxtah	r4, r7, r8
 8008474:	1422      	asrs	r2, r4, #16
 8008476:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800847a:	b2a4      	uxth	r4, r4
 800847c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008480:	f84e 4b04 	str.w	r4, [lr], #4
 8008484:	1417      	asrs	r7, r2, #16
 8008486:	e7e0      	b.n	800844a <__mdiff+0xc6>
 8008488:	3e01      	subs	r6, #1
 800848a:	e7ea      	b.n	8008462 <__mdiff+0xde>
 800848c:	08009837 	.word	0x08009837
 8008490:	08009848 	.word	0x08009848

08008494 <__d2b>:
 8008494:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008498:	4689      	mov	r9, r1
 800849a:	2101      	movs	r1, #1
 800849c:	ec57 6b10 	vmov	r6, r7, d0
 80084a0:	4690      	mov	r8, r2
 80084a2:	f7ff fcd5 	bl	8007e50 <_Balloc>
 80084a6:	4604      	mov	r4, r0
 80084a8:	b930      	cbnz	r0, 80084b8 <__d2b+0x24>
 80084aa:	4602      	mov	r2, r0
 80084ac:	4b25      	ldr	r3, [pc, #148]	; (8008544 <__d2b+0xb0>)
 80084ae:	4826      	ldr	r0, [pc, #152]	; (8008548 <__d2b+0xb4>)
 80084b0:	f240 310a 	movw	r1, #778	; 0x30a
 80084b4:	f000 fa70 	bl	8008998 <__assert_func>
 80084b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80084bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80084c0:	bb35      	cbnz	r5, 8008510 <__d2b+0x7c>
 80084c2:	2e00      	cmp	r6, #0
 80084c4:	9301      	str	r3, [sp, #4]
 80084c6:	d028      	beq.n	800851a <__d2b+0x86>
 80084c8:	4668      	mov	r0, sp
 80084ca:	9600      	str	r6, [sp, #0]
 80084cc:	f7ff fd8c 	bl	8007fe8 <__lo0bits>
 80084d0:	9900      	ldr	r1, [sp, #0]
 80084d2:	b300      	cbz	r0, 8008516 <__d2b+0x82>
 80084d4:	9a01      	ldr	r2, [sp, #4]
 80084d6:	f1c0 0320 	rsb	r3, r0, #32
 80084da:	fa02 f303 	lsl.w	r3, r2, r3
 80084de:	430b      	orrs	r3, r1
 80084e0:	40c2      	lsrs	r2, r0
 80084e2:	6163      	str	r3, [r4, #20]
 80084e4:	9201      	str	r2, [sp, #4]
 80084e6:	9b01      	ldr	r3, [sp, #4]
 80084e8:	61a3      	str	r3, [r4, #24]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	bf14      	ite	ne
 80084ee:	2202      	movne	r2, #2
 80084f0:	2201      	moveq	r2, #1
 80084f2:	6122      	str	r2, [r4, #16]
 80084f4:	b1d5      	cbz	r5, 800852c <__d2b+0x98>
 80084f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80084fa:	4405      	add	r5, r0
 80084fc:	f8c9 5000 	str.w	r5, [r9]
 8008500:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008504:	f8c8 0000 	str.w	r0, [r8]
 8008508:	4620      	mov	r0, r4
 800850a:	b003      	add	sp, #12
 800850c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008510:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008514:	e7d5      	b.n	80084c2 <__d2b+0x2e>
 8008516:	6161      	str	r1, [r4, #20]
 8008518:	e7e5      	b.n	80084e6 <__d2b+0x52>
 800851a:	a801      	add	r0, sp, #4
 800851c:	f7ff fd64 	bl	8007fe8 <__lo0bits>
 8008520:	9b01      	ldr	r3, [sp, #4]
 8008522:	6163      	str	r3, [r4, #20]
 8008524:	2201      	movs	r2, #1
 8008526:	6122      	str	r2, [r4, #16]
 8008528:	3020      	adds	r0, #32
 800852a:	e7e3      	b.n	80084f4 <__d2b+0x60>
 800852c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008530:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008534:	f8c9 0000 	str.w	r0, [r9]
 8008538:	6918      	ldr	r0, [r3, #16]
 800853a:	f7ff fd35 	bl	8007fa8 <__hi0bits>
 800853e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008542:	e7df      	b.n	8008504 <__d2b+0x70>
 8008544:	08009837 	.word	0x08009837
 8008548:	08009848 	.word	0x08009848

0800854c <_calloc_r>:
 800854c:	b513      	push	{r0, r1, r4, lr}
 800854e:	434a      	muls	r2, r1
 8008550:	4611      	mov	r1, r2
 8008552:	9201      	str	r2, [sp, #4]
 8008554:	f000 f85a 	bl	800860c <_malloc_r>
 8008558:	4604      	mov	r4, r0
 800855a:	b118      	cbz	r0, 8008564 <_calloc_r+0x18>
 800855c:	9a01      	ldr	r2, [sp, #4]
 800855e:	2100      	movs	r1, #0
 8008560:	f7fe f914 	bl	800678c <memset>
 8008564:	4620      	mov	r0, r4
 8008566:	b002      	add	sp, #8
 8008568:	bd10      	pop	{r4, pc}
	...

0800856c <_free_r>:
 800856c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800856e:	2900      	cmp	r1, #0
 8008570:	d048      	beq.n	8008604 <_free_r+0x98>
 8008572:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008576:	9001      	str	r0, [sp, #4]
 8008578:	2b00      	cmp	r3, #0
 800857a:	f1a1 0404 	sub.w	r4, r1, #4
 800857e:	bfb8      	it	lt
 8008580:	18e4      	addlt	r4, r4, r3
 8008582:	f000 fa65 	bl	8008a50 <__malloc_lock>
 8008586:	4a20      	ldr	r2, [pc, #128]	; (8008608 <_free_r+0x9c>)
 8008588:	9801      	ldr	r0, [sp, #4]
 800858a:	6813      	ldr	r3, [r2, #0]
 800858c:	4615      	mov	r5, r2
 800858e:	b933      	cbnz	r3, 800859e <_free_r+0x32>
 8008590:	6063      	str	r3, [r4, #4]
 8008592:	6014      	str	r4, [r2, #0]
 8008594:	b003      	add	sp, #12
 8008596:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800859a:	f000 ba5f 	b.w	8008a5c <__malloc_unlock>
 800859e:	42a3      	cmp	r3, r4
 80085a0:	d90b      	bls.n	80085ba <_free_r+0x4e>
 80085a2:	6821      	ldr	r1, [r4, #0]
 80085a4:	1862      	adds	r2, r4, r1
 80085a6:	4293      	cmp	r3, r2
 80085a8:	bf04      	itt	eq
 80085aa:	681a      	ldreq	r2, [r3, #0]
 80085ac:	685b      	ldreq	r3, [r3, #4]
 80085ae:	6063      	str	r3, [r4, #4]
 80085b0:	bf04      	itt	eq
 80085b2:	1852      	addeq	r2, r2, r1
 80085b4:	6022      	streq	r2, [r4, #0]
 80085b6:	602c      	str	r4, [r5, #0]
 80085b8:	e7ec      	b.n	8008594 <_free_r+0x28>
 80085ba:	461a      	mov	r2, r3
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	b10b      	cbz	r3, 80085c4 <_free_r+0x58>
 80085c0:	42a3      	cmp	r3, r4
 80085c2:	d9fa      	bls.n	80085ba <_free_r+0x4e>
 80085c4:	6811      	ldr	r1, [r2, #0]
 80085c6:	1855      	adds	r5, r2, r1
 80085c8:	42a5      	cmp	r5, r4
 80085ca:	d10b      	bne.n	80085e4 <_free_r+0x78>
 80085cc:	6824      	ldr	r4, [r4, #0]
 80085ce:	4421      	add	r1, r4
 80085d0:	1854      	adds	r4, r2, r1
 80085d2:	42a3      	cmp	r3, r4
 80085d4:	6011      	str	r1, [r2, #0]
 80085d6:	d1dd      	bne.n	8008594 <_free_r+0x28>
 80085d8:	681c      	ldr	r4, [r3, #0]
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	6053      	str	r3, [r2, #4]
 80085de:	4421      	add	r1, r4
 80085e0:	6011      	str	r1, [r2, #0]
 80085e2:	e7d7      	b.n	8008594 <_free_r+0x28>
 80085e4:	d902      	bls.n	80085ec <_free_r+0x80>
 80085e6:	230c      	movs	r3, #12
 80085e8:	6003      	str	r3, [r0, #0]
 80085ea:	e7d3      	b.n	8008594 <_free_r+0x28>
 80085ec:	6825      	ldr	r5, [r4, #0]
 80085ee:	1961      	adds	r1, r4, r5
 80085f0:	428b      	cmp	r3, r1
 80085f2:	bf04      	itt	eq
 80085f4:	6819      	ldreq	r1, [r3, #0]
 80085f6:	685b      	ldreq	r3, [r3, #4]
 80085f8:	6063      	str	r3, [r4, #4]
 80085fa:	bf04      	itt	eq
 80085fc:	1949      	addeq	r1, r1, r5
 80085fe:	6021      	streq	r1, [r4, #0]
 8008600:	6054      	str	r4, [r2, #4]
 8008602:	e7c7      	b.n	8008594 <_free_r+0x28>
 8008604:	b003      	add	sp, #12
 8008606:	bd30      	pop	{r4, r5, pc}
 8008608:	200002c0 	.word	0x200002c0

0800860c <_malloc_r>:
 800860c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800860e:	1ccd      	adds	r5, r1, #3
 8008610:	f025 0503 	bic.w	r5, r5, #3
 8008614:	3508      	adds	r5, #8
 8008616:	2d0c      	cmp	r5, #12
 8008618:	bf38      	it	cc
 800861a:	250c      	movcc	r5, #12
 800861c:	2d00      	cmp	r5, #0
 800861e:	4606      	mov	r6, r0
 8008620:	db01      	blt.n	8008626 <_malloc_r+0x1a>
 8008622:	42a9      	cmp	r1, r5
 8008624:	d903      	bls.n	800862e <_malloc_r+0x22>
 8008626:	230c      	movs	r3, #12
 8008628:	6033      	str	r3, [r6, #0]
 800862a:	2000      	movs	r0, #0
 800862c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800862e:	f000 fa0f 	bl	8008a50 <__malloc_lock>
 8008632:	4921      	ldr	r1, [pc, #132]	; (80086b8 <_malloc_r+0xac>)
 8008634:	680a      	ldr	r2, [r1, #0]
 8008636:	4614      	mov	r4, r2
 8008638:	b99c      	cbnz	r4, 8008662 <_malloc_r+0x56>
 800863a:	4f20      	ldr	r7, [pc, #128]	; (80086bc <_malloc_r+0xb0>)
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	b923      	cbnz	r3, 800864a <_malloc_r+0x3e>
 8008640:	4621      	mov	r1, r4
 8008642:	4630      	mov	r0, r6
 8008644:	f000 f998 	bl	8008978 <_sbrk_r>
 8008648:	6038      	str	r0, [r7, #0]
 800864a:	4629      	mov	r1, r5
 800864c:	4630      	mov	r0, r6
 800864e:	f000 f993 	bl	8008978 <_sbrk_r>
 8008652:	1c43      	adds	r3, r0, #1
 8008654:	d123      	bne.n	800869e <_malloc_r+0x92>
 8008656:	230c      	movs	r3, #12
 8008658:	6033      	str	r3, [r6, #0]
 800865a:	4630      	mov	r0, r6
 800865c:	f000 f9fe 	bl	8008a5c <__malloc_unlock>
 8008660:	e7e3      	b.n	800862a <_malloc_r+0x1e>
 8008662:	6823      	ldr	r3, [r4, #0]
 8008664:	1b5b      	subs	r3, r3, r5
 8008666:	d417      	bmi.n	8008698 <_malloc_r+0x8c>
 8008668:	2b0b      	cmp	r3, #11
 800866a:	d903      	bls.n	8008674 <_malloc_r+0x68>
 800866c:	6023      	str	r3, [r4, #0]
 800866e:	441c      	add	r4, r3
 8008670:	6025      	str	r5, [r4, #0]
 8008672:	e004      	b.n	800867e <_malloc_r+0x72>
 8008674:	6863      	ldr	r3, [r4, #4]
 8008676:	42a2      	cmp	r2, r4
 8008678:	bf0c      	ite	eq
 800867a:	600b      	streq	r3, [r1, #0]
 800867c:	6053      	strne	r3, [r2, #4]
 800867e:	4630      	mov	r0, r6
 8008680:	f000 f9ec 	bl	8008a5c <__malloc_unlock>
 8008684:	f104 000b 	add.w	r0, r4, #11
 8008688:	1d23      	adds	r3, r4, #4
 800868a:	f020 0007 	bic.w	r0, r0, #7
 800868e:	1ac2      	subs	r2, r0, r3
 8008690:	d0cc      	beq.n	800862c <_malloc_r+0x20>
 8008692:	1a1b      	subs	r3, r3, r0
 8008694:	50a3      	str	r3, [r4, r2]
 8008696:	e7c9      	b.n	800862c <_malloc_r+0x20>
 8008698:	4622      	mov	r2, r4
 800869a:	6864      	ldr	r4, [r4, #4]
 800869c:	e7cc      	b.n	8008638 <_malloc_r+0x2c>
 800869e:	1cc4      	adds	r4, r0, #3
 80086a0:	f024 0403 	bic.w	r4, r4, #3
 80086a4:	42a0      	cmp	r0, r4
 80086a6:	d0e3      	beq.n	8008670 <_malloc_r+0x64>
 80086a8:	1a21      	subs	r1, r4, r0
 80086aa:	4630      	mov	r0, r6
 80086ac:	f000 f964 	bl	8008978 <_sbrk_r>
 80086b0:	3001      	adds	r0, #1
 80086b2:	d1dd      	bne.n	8008670 <_malloc_r+0x64>
 80086b4:	e7cf      	b.n	8008656 <_malloc_r+0x4a>
 80086b6:	bf00      	nop
 80086b8:	200002c0 	.word	0x200002c0
 80086bc:	200002c4 	.word	0x200002c4

080086c0 <__ssputs_r>:
 80086c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086c4:	688e      	ldr	r6, [r1, #8]
 80086c6:	429e      	cmp	r6, r3
 80086c8:	4682      	mov	sl, r0
 80086ca:	460c      	mov	r4, r1
 80086cc:	4690      	mov	r8, r2
 80086ce:	461f      	mov	r7, r3
 80086d0:	d838      	bhi.n	8008744 <__ssputs_r+0x84>
 80086d2:	898a      	ldrh	r2, [r1, #12]
 80086d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80086d8:	d032      	beq.n	8008740 <__ssputs_r+0x80>
 80086da:	6825      	ldr	r5, [r4, #0]
 80086dc:	6909      	ldr	r1, [r1, #16]
 80086de:	eba5 0901 	sub.w	r9, r5, r1
 80086e2:	6965      	ldr	r5, [r4, #20]
 80086e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80086e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80086ec:	3301      	adds	r3, #1
 80086ee:	444b      	add	r3, r9
 80086f0:	106d      	asrs	r5, r5, #1
 80086f2:	429d      	cmp	r5, r3
 80086f4:	bf38      	it	cc
 80086f6:	461d      	movcc	r5, r3
 80086f8:	0553      	lsls	r3, r2, #21
 80086fa:	d531      	bpl.n	8008760 <__ssputs_r+0xa0>
 80086fc:	4629      	mov	r1, r5
 80086fe:	f7ff ff85 	bl	800860c <_malloc_r>
 8008702:	4606      	mov	r6, r0
 8008704:	b950      	cbnz	r0, 800871c <__ssputs_r+0x5c>
 8008706:	230c      	movs	r3, #12
 8008708:	f8ca 3000 	str.w	r3, [sl]
 800870c:	89a3      	ldrh	r3, [r4, #12]
 800870e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008712:	81a3      	strh	r3, [r4, #12]
 8008714:	f04f 30ff 	mov.w	r0, #4294967295
 8008718:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800871c:	6921      	ldr	r1, [r4, #16]
 800871e:	464a      	mov	r2, r9
 8008720:	f7fe f826 	bl	8006770 <memcpy>
 8008724:	89a3      	ldrh	r3, [r4, #12]
 8008726:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800872a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800872e:	81a3      	strh	r3, [r4, #12]
 8008730:	6126      	str	r6, [r4, #16]
 8008732:	6165      	str	r5, [r4, #20]
 8008734:	444e      	add	r6, r9
 8008736:	eba5 0509 	sub.w	r5, r5, r9
 800873a:	6026      	str	r6, [r4, #0]
 800873c:	60a5      	str	r5, [r4, #8]
 800873e:	463e      	mov	r6, r7
 8008740:	42be      	cmp	r6, r7
 8008742:	d900      	bls.n	8008746 <__ssputs_r+0x86>
 8008744:	463e      	mov	r6, r7
 8008746:	4632      	mov	r2, r6
 8008748:	6820      	ldr	r0, [r4, #0]
 800874a:	4641      	mov	r1, r8
 800874c:	f000 f966 	bl	8008a1c <memmove>
 8008750:	68a3      	ldr	r3, [r4, #8]
 8008752:	6822      	ldr	r2, [r4, #0]
 8008754:	1b9b      	subs	r3, r3, r6
 8008756:	4432      	add	r2, r6
 8008758:	60a3      	str	r3, [r4, #8]
 800875a:	6022      	str	r2, [r4, #0]
 800875c:	2000      	movs	r0, #0
 800875e:	e7db      	b.n	8008718 <__ssputs_r+0x58>
 8008760:	462a      	mov	r2, r5
 8008762:	f000 f981 	bl	8008a68 <_realloc_r>
 8008766:	4606      	mov	r6, r0
 8008768:	2800      	cmp	r0, #0
 800876a:	d1e1      	bne.n	8008730 <__ssputs_r+0x70>
 800876c:	6921      	ldr	r1, [r4, #16]
 800876e:	4650      	mov	r0, sl
 8008770:	f7ff fefc 	bl	800856c <_free_r>
 8008774:	e7c7      	b.n	8008706 <__ssputs_r+0x46>
	...

08008778 <_svfiprintf_r>:
 8008778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800877c:	4698      	mov	r8, r3
 800877e:	898b      	ldrh	r3, [r1, #12]
 8008780:	061b      	lsls	r3, r3, #24
 8008782:	b09d      	sub	sp, #116	; 0x74
 8008784:	4607      	mov	r7, r0
 8008786:	460d      	mov	r5, r1
 8008788:	4614      	mov	r4, r2
 800878a:	d50e      	bpl.n	80087aa <_svfiprintf_r+0x32>
 800878c:	690b      	ldr	r3, [r1, #16]
 800878e:	b963      	cbnz	r3, 80087aa <_svfiprintf_r+0x32>
 8008790:	2140      	movs	r1, #64	; 0x40
 8008792:	f7ff ff3b 	bl	800860c <_malloc_r>
 8008796:	6028      	str	r0, [r5, #0]
 8008798:	6128      	str	r0, [r5, #16]
 800879a:	b920      	cbnz	r0, 80087a6 <_svfiprintf_r+0x2e>
 800879c:	230c      	movs	r3, #12
 800879e:	603b      	str	r3, [r7, #0]
 80087a0:	f04f 30ff 	mov.w	r0, #4294967295
 80087a4:	e0d1      	b.n	800894a <_svfiprintf_r+0x1d2>
 80087a6:	2340      	movs	r3, #64	; 0x40
 80087a8:	616b      	str	r3, [r5, #20]
 80087aa:	2300      	movs	r3, #0
 80087ac:	9309      	str	r3, [sp, #36]	; 0x24
 80087ae:	2320      	movs	r3, #32
 80087b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80087b8:	2330      	movs	r3, #48	; 0x30
 80087ba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008964 <_svfiprintf_r+0x1ec>
 80087be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087c2:	f04f 0901 	mov.w	r9, #1
 80087c6:	4623      	mov	r3, r4
 80087c8:	469a      	mov	sl, r3
 80087ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087ce:	b10a      	cbz	r2, 80087d4 <_svfiprintf_r+0x5c>
 80087d0:	2a25      	cmp	r2, #37	; 0x25
 80087d2:	d1f9      	bne.n	80087c8 <_svfiprintf_r+0x50>
 80087d4:	ebba 0b04 	subs.w	fp, sl, r4
 80087d8:	d00b      	beq.n	80087f2 <_svfiprintf_r+0x7a>
 80087da:	465b      	mov	r3, fp
 80087dc:	4622      	mov	r2, r4
 80087de:	4629      	mov	r1, r5
 80087e0:	4638      	mov	r0, r7
 80087e2:	f7ff ff6d 	bl	80086c0 <__ssputs_r>
 80087e6:	3001      	adds	r0, #1
 80087e8:	f000 80aa 	beq.w	8008940 <_svfiprintf_r+0x1c8>
 80087ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087ee:	445a      	add	r2, fp
 80087f0:	9209      	str	r2, [sp, #36]	; 0x24
 80087f2:	f89a 3000 	ldrb.w	r3, [sl]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	f000 80a2 	beq.w	8008940 <_svfiprintf_r+0x1c8>
 80087fc:	2300      	movs	r3, #0
 80087fe:	f04f 32ff 	mov.w	r2, #4294967295
 8008802:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008806:	f10a 0a01 	add.w	sl, sl, #1
 800880a:	9304      	str	r3, [sp, #16]
 800880c:	9307      	str	r3, [sp, #28]
 800880e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008812:	931a      	str	r3, [sp, #104]	; 0x68
 8008814:	4654      	mov	r4, sl
 8008816:	2205      	movs	r2, #5
 8008818:	f814 1b01 	ldrb.w	r1, [r4], #1
 800881c:	4851      	ldr	r0, [pc, #324]	; (8008964 <_svfiprintf_r+0x1ec>)
 800881e:	f7f7 fcff 	bl	8000220 <memchr>
 8008822:	9a04      	ldr	r2, [sp, #16]
 8008824:	b9d8      	cbnz	r0, 800885e <_svfiprintf_r+0xe6>
 8008826:	06d0      	lsls	r0, r2, #27
 8008828:	bf44      	itt	mi
 800882a:	2320      	movmi	r3, #32
 800882c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008830:	0711      	lsls	r1, r2, #28
 8008832:	bf44      	itt	mi
 8008834:	232b      	movmi	r3, #43	; 0x2b
 8008836:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800883a:	f89a 3000 	ldrb.w	r3, [sl]
 800883e:	2b2a      	cmp	r3, #42	; 0x2a
 8008840:	d015      	beq.n	800886e <_svfiprintf_r+0xf6>
 8008842:	9a07      	ldr	r2, [sp, #28]
 8008844:	4654      	mov	r4, sl
 8008846:	2000      	movs	r0, #0
 8008848:	f04f 0c0a 	mov.w	ip, #10
 800884c:	4621      	mov	r1, r4
 800884e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008852:	3b30      	subs	r3, #48	; 0x30
 8008854:	2b09      	cmp	r3, #9
 8008856:	d94e      	bls.n	80088f6 <_svfiprintf_r+0x17e>
 8008858:	b1b0      	cbz	r0, 8008888 <_svfiprintf_r+0x110>
 800885a:	9207      	str	r2, [sp, #28]
 800885c:	e014      	b.n	8008888 <_svfiprintf_r+0x110>
 800885e:	eba0 0308 	sub.w	r3, r0, r8
 8008862:	fa09 f303 	lsl.w	r3, r9, r3
 8008866:	4313      	orrs	r3, r2
 8008868:	9304      	str	r3, [sp, #16]
 800886a:	46a2      	mov	sl, r4
 800886c:	e7d2      	b.n	8008814 <_svfiprintf_r+0x9c>
 800886e:	9b03      	ldr	r3, [sp, #12]
 8008870:	1d19      	adds	r1, r3, #4
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	9103      	str	r1, [sp, #12]
 8008876:	2b00      	cmp	r3, #0
 8008878:	bfbb      	ittet	lt
 800887a:	425b      	neglt	r3, r3
 800887c:	f042 0202 	orrlt.w	r2, r2, #2
 8008880:	9307      	strge	r3, [sp, #28]
 8008882:	9307      	strlt	r3, [sp, #28]
 8008884:	bfb8      	it	lt
 8008886:	9204      	strlt	r2, [sp, #16]
 8008888:	7823      	ldrb	r3, [r4, #0]
 800888a:	2b2e      	cmp	r3, #46	; 0x2e
 800888c:	d10c      	bne.n	80088a8 <_svfiprintf_r+0x130>
 800888e:	7863      	ldrb	r3, [r4, #1]
 8008890:	2b2a      	cmp	r3, #42	; 0x2a
 8008892:	d135      	bne.n	8008900 <_svfiprintf_r+0x188>
 8008894:	9b03      	ldr	r3, [sp, #12]
 8008896:	1d1a      	adds	r2, r3, #4
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	9203      	str	r2, [sp, #12]
 800889c:	2b00      	cmp	r3, #0
 800889e:	bfb8      	it	lt
 80088a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80088a4:	3402      	adds	r4, #2
 80088a6:	9305      	str	r3, [sp, #20]
 80088a8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008974 <_svfiprintf_r+0x1fc>
 80088ac:	7821      	ldrb	r1, [r4, #0]
 80088ae:	2203      	movs	r2, #3
 80088b0:	4650      	mov	r0, sl
 80088b2:	f7f7 fcb5 	bl	8000220 <memchr>
 80088b6:	b140      	cbz	r0, 80088ca <_svfiprintf_r+0x152>
 80088b8:	2340      	movs	r3, #64	; 0x40
 80088ba:	eba0 000a 	sub.w	r0, r0, sl
 80088be:	fa03 f000 	lsl.w	r0, r3, r0
 80088c2:	9b04      	ldr	r3, [sp, #16]
 80088c4:	4303      	orrs	r3, r0
 80088c6:	3401      	adds	r4, #1
 80088c8:	9304      	str	r3, [sp, #16]
 80088ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088ce:	4826      	ldr	r0, [pc, #152]	; (8008968 <_svfiprintf_r+0x1f0>)
 80088d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088d4:	2206      	movs	r2, #6
 80088d6:	f7f7 fca3 	bl	8000220 <memchr>
 80088da:	2800      	cmp	r0, #0
 80088dc:	d038      	beq.n	8008950 <_svfiprintf_r+0x1d8>
 80088de:	4b23      	ldr	r3, [pc, #140]	; (800896c <_svfiprintf_r+0x1f4>)
 80088e0:	bb1b      	cbnz	r3, 800892a <_svfiprintf_r+0x1b2>
 80088e2:	9b03      	ldr	r3, [sp, #12]
 80088e4:	3307      	adds	r3, #7
 80088e6:	f023 0307 	bic.w	r3, r3, #7
 80088ea:	3308      	adds	r3, #8
 80088ec:	9303      	str	r3, [sp, #12]
 80088ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088f0:	4433      	add	r3, r6
 80088f2:	9309      	str	r3, [sp, #36]	; 0x24
 80088f4:	e767      	b.n	80087c6 <_svfiprintf_r+0x4e>
 80088f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80088fa:	460c      	mov	r4, r1
 80088fc:	2001      	movs	r0, #1
 80088fe:	e7a5      	b.n	800884c <_svfiprintf_r+0xd4>
 8008900:	2300      	movs	r3, #0
 8008902:	3401      	adds	r4, #1
 8008904:	9305      	str	r3, [sp, #20]
 8008906:	4619      	mov	r1, r3
 8008908:	f04f 0c0a 	mov.w	ip, #10
 800890c:	4620      	mov	r0, r4
 800890e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008912:	3a30      	subs	r2, #48	; 0x30
 8008914:	2a09      	cmp	r2, #9
 8008916:	d903      	bls.n	8008920 <_svfiprintf_r+0x1a8>
 8008918:	2b00      	cmp	r3, #0
 800891a:	d0c5      	beq.n	80088a8 <_svfiprintf_r+0x130>
 800891c:	9105      	str	r1, [sp, #20]
 800891e:	e7c3      	b.n	80088a8 <_svfiprintf_r+0x130>
 8008920:	fb0c 2101 	mla	r1, ip, r1, r2
 8008924:	4604      	mov	r4, r0
 8008926:	2301      	movs	r3, #1
 8008928:	e7f0      	b.n	800890c <_svfiprintf_r+0x194>
 800892a:	ab03      	add	r3, sp, #12
 800892c:	9300      	str	r3, [sp, #0]
 800892e:	462a      	mov	r2, r5
 8008930:	4b0f      	ldr	r3, [pc, #60]	; (8008970 <_svfiprintf_r+0x1f8>)
 8008932:	a904      	add	r1, sp, #16
 8008934:	4638      	mov	r0, r7
 8008936:	f7fd ffd1 	bl	80068dc <_printf_float>
 800893a:	1c42      	adds	r2, r0, #1
 800893c:	4606      	mov	r6, r0
 800893e:	d1d6      	bne.n	80088ee <_svfiprintf_r+0x176>
 8008940:	89ab      	ldrh	r3, [r5, #12]
 8008942:	065b      	lsls	r3, r3, #25
 8008944:	f53f af2c 	bmi.w	80087a0 <_svfiprintf_r+0x28>
 8008948:	9809      	ldr	r0, [sp, #36]	; 0x24
 800894a:	b01d      	add	sp, #116	; 0x74
 800894c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008950:	ab03      	add	r3, sp, #12
 8008952:	9300      	str	r3, [sp, #0]
 8008954:	462a      	mov	r2, r5
 8008956:	4b06      	ldr	r3, [pc, #24]	; (8008970 <_svfiprintf_r+0x1f8>)
 8008958:	a904      	add	r1, sp, #16
 800895a:	4638      	mov	r0, r7
 800895c:	f7fe fa62 	bl	8006e24 <_printf_i>
 8008960:	e7eb      	b.n	800893a <_svfiprintf_r+0x1c2>
 8008962:	bf00      	nop
 8008964:	080099a4 	.word	0x080099a4
 8008968:	080099ae 	.word	0x080099ae
 800896c:	080068dd 	.word	0x080068dd
 8008970:	080086c1 	.word	0x080086c1
 8008974:	080099aa 	.word	0x080099aa

08008978 <_sbrk_r>:
 8008978:	b538      	push	{r3, r4, r5, lr}
 800897a:	4d06      	ldr	r5, [pc, #24]	; (8008994 <_sbrk_r+0x1c>)
 800897c:	2300      	movs	r3, #0
 800897e:	4604      	mov	r4, r0
 8008980:	4608      	mov	r0, r1
 8008982:	602b      	str	r3, [r5, #0]
 8008984:	f7f9 fcac 	bl	80022e0 <_sbrk>
 8008988:	1c43      	adds	r3, r0, #1
 800898a:	d102      	bne.n	8008992 <_sbrk_r+0x1a>
 800898c:	682b      	ldr	r3, [r5, #0]
 800898e:	b103      	cbz	r3, 8008992 <_sbrk_r+0x1a>
 8008990:	6023      	str	r3, [r4, #0]
 8008992:	bd38      	pop	{r3, r4, r5, pc}
 8008994:	20000594 	.word	0x20000594

08008998 <__assert_func>:
 8008998:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800899a:	4614      	mov	r4, r2
 800899c:	461a      	mov	r2, r3
 800899e:	4b09      	ldr	r3, [pc, #36]	; (80089c4 <__assert_func+0x2c>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4605      	mov	r5, r0
 80089a4:	68d8      	ldr	r0, [r3, #12]
 80089a6:	b14c      	cbz	r4, 80089bc <__assert_func+0x24>
 80089a8:	4b07      	ldr	r3, [pc, #28]	; (80089c8 <__assert_func+0x30>)
 80089aa:	9100      	str	r1, [sp, #0]
 80089ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80089b0:	4906      	ldr	r1, [pc, #24]	; (80089cc <__assert_func+0x34>)
 80089b2:	462b      	mov	r3, r5
 80089b4:	f000 f80e 	bl	80089d4 <fiprintf>
 80089b8:	f000 faa4 	bl	8008f04 <abort>
 80089bc:	4b04      	ldr	r3, [pc, #16]	; (80089d0 <__assert_func+0x38>)
 80089be:	461c      	mov	r4, r3
 80089c0:	e7f3      	b.n	80089aa <__assert_func+0x12>
 80089c2:	bf00      	nop
 80089c4:	20000054 	.word	0x20000054
 80089c8:	080099b5 	.word	0x080099b5
 80089cc:	080099c2 	.word	0x080099c2
 80089d0:	080099f0 	.word	0x080099f0

080089d4 <fiprintf>:
 80089d4:	b40e      	push	{r1, r2, r3}
 80089d6:	b503      	push	{r0, r1, lr}
 80089d8:	4601      	mov	r1, r0
 80089da:	ab03      	add	r3, sp, #12
 80089dc:	4805      	ldr	r0, [pc, #20]	; (80089f4 <fiprintf+0x20>)
 80089de:	f853 2b04 	ldr.w	r2, [r3], #4
 80089e2:	6800      	ldr	r0, [r0, #0]
 80089e4:	9301      	str	r3, [sp, #4]
 80089e6:	f000 f88f 	bl	8008b08 <_vfiprintf_r>
 80089ea:	b002      	add	sp, #8
 80089ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80089f0:	b003      	add	sp, #12
 80089f2:	4770      	bx	lr
 80089f4:	20000054 	.word	0x20000054

080089f8 <__ascii_mbtowc>:
 80089f8:	b082      	sub	sp, #8
 80089fa:	b901      	cbnz	r1, 80089fe <__ascii_mbtowc+0x6>
 80089fc:	a901      	add	r1, sp, #4
 80089fe:	b142      	cbz	r2, 8008a12 <__ascii_mbtowc+0x1a>
 8008a00:	b14b      	cbz	r3, 8008a16 <__ascii_mbtowc+0x1e>
 8008a02:	7813      	ldrb	r3, [r2, #0]
 8008a04:	600b      	str	r3, [r1, #0]
 8008a06:	7812      	ldrb	r2, [r2, #0]
 8008a08:	1e10      	subs	r0, r2, #0
 8008a0a:	bf18      	it	ne
 8008a0c:	2001      	movne	r0, #1
 8008a0e:	b002      	add	sp, #8
 8008a10:	4770      	bx	lr
 8008a12:	4610      	mov	r0, r2
 8008a14:	e7fb      	b.n	8008a0e <__ascii_mbtowc+0x16>
 8008a16:	f06f 0001 	mvn.w	r0, #1
 8008a1a:	e7f8      	b.n	8008a0e <__ascii_mbtowc+0x16>

08008a1c <memmove>:
 8008a1c:	4288      	cmp	r0, r1
 8008a1e:	b510      	push	{r4, lr}
 8008a20:	eb01 0402 	add.w	r4, r1, r2
 8008a24:	d902      	bls.n	8008a2c <memmove+0x10>
 8008a26:	4284      	cmp	r4, r0
 8008a28:	4623      	mov	r3, r4
 8008a2a:	d807      	bhi.n	8008a3c <memmove+0x20>
 8008a2c:	1e43      	subs	r3, r0, #1
 8008a2e:	42a1      	cmp	r1, r4
 8008a30:	d008      	beq.n	8008a44 <memmove+0x28>
 8008a32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a3a:	e7f8      	b.n	8008a2e <memmove+0x12>
 8008a3c:	4402      	add	r2, r0
 8008a3e:	4601      	mov	r1, r0
 8008a40:	428a      	cmp	r2, r1
 8008a42:	d100      	bne.n	8008a46 <memmove+0x2a>
 8008a44:	bd10      	pop	{r4, pc}
 8008a46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a4e:	e7f7      	b.n	8008a40 <memmove+0x24>

08008a50 <__malloc_lock>:
 8008a50:	4801      	ldr	r0, [pc, #4]	; (8008a58 <__malloc_lock+0x8>)
 8008a52:	f000 bc17 	b.w	8009284 <__retarget_lock_acquire_recursive>
 8008a56:	bf00      	nop
 8008a58:	2000059c 	.word	0x2000059c

08008a5c <__malloc_unlock>:
 8008a5c:	4801      	ldr	r0, [pc, #4]	; (8008a64 <__malloc_unlock+0x8>)
 8008a5e:	f000 bc12 	b.w	8009286 <__retarget_lock_release_recursive>
 8008a62:	bf00      	nop
 8008a64:	2000059c 	.word	0x2000059c

08008a68 <_realloc_r>:
 8008a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a6a:	4607      	mov	r7, r0
 8008a6c:	4614      	mov	r4, r2
 8008a6e:	460e      	mov	r6, r1
 8008a70:	b921      	cbnz	r1, 8008a7c <_realloc_r+0x14>
 8008a72:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008a76:	4611      	mov	r1, r2
 8008a78:	f7ff bdc8 	b.w	800860c <_malloc_r>
 8008a7c:	b922      	cbnz	r2, 8008a88 <_realloc_r+0x20>
 8008a7e:	f7ff fd75 	bl	800856c <_free_r>
 8008a82:	4625      	mov	r5, r4
 8008a84:	4628      	mov	r0, r5
 8008a86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a88:	f000 fc62 	bl	8009350 <_malloc_usable_size_r>
 8008a8c:	42a0      	cmp	r0, r4
 8008a8e:	d20f      	bcs.n	8008ab0 <_realloc_r+0x48>
 8008a90:	4621      	mov	r1, r4
 8008a92:	4638      	mov	r0, r7
 8008a94:	f7ff fdba 	bl	800860c <_malloc_r>
 8008a98:	4605      	mov	r5, r0
 8008a9a:	2800      	cmp	r0, #0
 8008a9c:	d0f2      	beq.n	8008a84 <_realloc_r+0x1c>
 8008a9e:	4631      	mov	r1, r6
 8008aa0:	4622      	mov	r2, r4
 8008aa2:	f7fd fe65 	bl	8006770 <memcpy>
 8008aa6:	4631      	mov	r1, r6
 8008aa8:	4638      	mov	r0, r7
 8008aaa:	f7ff fd5f 	bl	800856c <_free_r>
 8008aae:	e7e9      	b.n	8008a84 <_realloc_r+0x1c>
 8008ab0:	4635      	mov	r5, r6
 8008ab2:	e7e7      	b.n	8008a84 <_realloc_r+0x1c>

08008ab4 <__sfputc_r>:
 8008ab4:	6893      	ldr	r3, [r2, #8]
 8008ab6:	3b01      	subs	r3, #1
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	b410      	push	{r4}
 8008abc:	6093      	str	r3, [r2, #8]
 8008abe:	da08      	bge.n	8008ad2 <__sfputc_r+0x1e>
 8008ac0:	6994      	ldr	r4, [r2, #24]
 8008ac2:	42a3      	cmp	r3, r4
 8008ac4:	db01      	blt.n	8008aca <__sfputc_r+0x16>
 8008ac6:	290a      	cmp	r1, #10
 8008ac8:	d103      	bne.n	8008ad2 <__sfputc_r+0x1e>
 8008aca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ace:	f000 b94b 	b.w	8008d68 <__swbuf_r>
 8008ad2:	6813      	ldr	r3, [r2, #0]
 8008ad4:	1c58      	adds	r0, r3, #1
 8008ad6:	6010      	str	r0, [r2, #0]
 8008ad8:	7019      	strb	r1, [r3, #0]
 8008ada:	4608      	mov	r0, r1
 8008adc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ae0:	4770      	bx	lr

08008ae2 <__sfputs_r>:
 8008ae2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ae4:	4606      	mov	r6, r0
 8008ae6:	460f      	mov	r7, r1
 8008ae8:	4614      	mov	r4, r2
 8008aea:	18d5      	adds	r5, r2, r3
 8008aec:	42ac      	cmp	r4, r5
 8008aee:	d101      	bne.n	8008af4 <__sfputs_r+0x12>
 8008af0:	2000      	movs	r0, #0
 8008af2:	e007      	b.n	8008b04 <__sfputs_r+0x22>
 8008af4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008af8:	463a      	mov	r2, r7
 8008afa:	4630      	mov	r0, r6
 8008afc:	f7ff ffda 	bl	8008ab4 <__sfputc_r>
 8008b00:	1c43      	adds	r3, r0, #1
 8008b02:	d1f3      	bne.n	8008aec <__sfputs_r+0xa>
 8008b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008b08 <_vfiprintf_r>:
 8008b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b0c:	460d      	mov	r5, r1
 8008b0e:	b09d      	sub	sp, #116	; 0x74
 8008b10:	4614      	mov	r4, r2
 8008b12:	4698      	mov	r8, r3
 8008b14:	4606      	mov	r6, r0
 8008b16:	b118      	cbz	r0, 8008b20 <_vfiprintf_r+0x18>
 8008b18:	6983      	ldr	r3, [r0, #24]
 8008b1a:	b90b      	cbnz	r3, 8008b20 <_vfiprintf_r+0x18>
 8008b1c:	f000 fb14 	bl	8009148 <__sinit>
 8008b20:	4b89      	ldr	r3, [pc, #548]	; (8008d48 <_vfiprintf_r+0x240>)
 8008b22:	429d      	cmp	r5, r3
 8008b24:	d11b      	bne.n	8008b5e <_vfiprintf_r+0x56>
 8008b26:	6875      	ldr	r5, [r6, #4]
 8008b28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b2a:	07d9      	lsls	r1, r3, #31
 8008b2c:	d405      	bmi.n	8008b3a <_vfiprintf_r+0x32>
 8008b2e:	89ab      	ldrh	r3, [r5, #12]
 8008b30:	059a      	lsls	r2, r3, #22
 8008b32:	d402      	bmi.n	8008b3a <_vfiprintf_r+0x32>
 8008b34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b36:	f000 fba5 	bl	8009284 <__retarget_lock_acquire_recursive>
 8008b3a:	89ab      	ldrh	r3, [r5, #12]
 8008b3c:	071b      	lsls	r3, r3, #28
 8008b3e:	d501      	bpl.n	8008b44 <_vfiprintf_r+0x3c>
 8008b40:	692b      	ldr	r3, [r5, #16]
 8008b42:	b9eb      	cbnz	r3, 8008b80 <_vfiprintf_r+0x78>
 8008b44:	4629      	mov	r1, r5
 8008b46:	4630      	mov	r0, r6
 8008b48:	f000 f96e 	bl	8008e28 <__swsetup_r>
 8008b4c:	b1c0      	cbz	r0, 8008b80 <_vfiprintf_r+0x78>
 8008b4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b50:	07dc      	lsls	r4, r3, #31
 8008b52:	d50e      	bpl.n	8008b72 <_vfiprintf_r+0x6a>
 8008b54:	f04f 30ff 	mov.w	r0, #4294967295
 8008b58:	b01d      	add	sp, #116	; 0x74
 8008b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b5e:	4b7b      	ldr	r3, [pc, #492]	; (8008d4c <_vfiprintf_r+0x244>)
 8008b60:	429d      	cmp	r5, r3
 8008b62:	d101      	bne.n	8008b68 <_vfiprintf_r+0x60>
 8008b64:	68b5      	ldr	r5, [r6, #8]
 8008b66:	e7df      	b.n	8008b28 <_vfiprintf_r+0x20>
 8008b68:	4b79      	ldr	r3, [pc, #484]	; (8008d50 <_vfiprintf_r+0x248>)
 8008b6a:	429d      	cmp	r5, r3
 8008b6c:	bf08      	it	eq
 8008b6e:	68f5      	ldreq	r5, [r6, #12]
 8008b70:	e7da      	b.n	8008b28 <_vfiprintf_r+0x20>
 8008b72:	89ab      	ldrh	r3, [r5, #12]
 8008b74:	0598      	lsls	r0, r3, #22
 8008b76:	d4ed      	bmi.n	8008b54 <_vfiprintf_r+0x4c>
 8008b78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b7a:	f000 fb84 	bl	8009286 <__retarget_lock_release_recursive>
 8008b7e:	e7e9      	b.n	8008b54 <_vfiprintf_r+0x4c>
 8008b80:	2300      	movs	r3, #0
 8008b82:	9309      	str	r3, [sp, #36]	; 0x24
 8008b84:	2320      	movs	r3, #32
 8008b86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b8e:	2330      	movs	r3, #48	; 0x30
 8008b90:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008d54 <_vfiprintf_r+0x24c>
 8008b94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b98:	f04f 0901 	mov.w	r9, #1
 8008b9c:	4623      	mov	r3, r4
 8008b9e:	469a      	mov	sl, r3
 8008ba0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ba4:	b10a      	cbz	r2, 8008baa <_vfiprintf_r+0xa2>
 8008ba6:	2a25      	cmp	r2, #37	; 0x25
 8008ba8:	d1f9      	bne.n	8008b9e <_vfiprintf_r+0x96>
 8008baa:	ebba 0b04 	subs.w	fp, sl, r4
 8008bae:	d00b      	beq.n	8008bc8 <_vfiprintf_r+0xc0>
 8008bb0:	465b      	mov	r3, fp
 8008bb2:	4622      	mov	r2, r4
 8008bb4:	4629      	mov	r1, r5
 8008bb6:	4630      	mov	r0, r6
 8008bb8:	f7ff ff93 	bl	8008ae2 <__sfputs_r>
 8008bbc:	3001      	adds	r0, #1
 8008bbe:	f000 80aa 	beq.w	8008d16 <_vfiprintf_r+0x20e>
 8008bc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bc4:	445a      	add	r2, fp
 8008bc6:	9209      	str	r2, [sp, #36]	; 0x24
 8008bc8:	f89a 3000 	ldrb.w	r3, [sl]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	f000 80a2 	beq.w	8008d16 <_vfiprintf_r+0x20e>
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8008bd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bdc:	f10a 0a01 	add.w	sl, sl, #1
 8008be0:	9304      	str	r3, [sp, #16]
 8008be2:	9307      	str	r3, [sp, #28]
 8008be4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008be8:	931a      	str	r3, [sp, #104]	; 0x68
 8008bea:	4654      	mov	r4, sl
 8008bec:	2205      	movs	r2, #5
 8008bee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bf2:	4858      	ldr	r0, [pc, #352]	; (8008d54 <_vfiprintf_r+0x24c>)
 8008bf4:	f7f7 fb14 	bl	8000220 <memchr>
 8008bf8:	9a04      	ldr	r2, [sp, #16]
 8008bfa:	b9d8      	cbnz	r0, 8008c34 <_vfiprintf_r+0x12c>
 8008bfc:	06d1      	lsls	r1, r2, #27
 8008bfe:	bf44      	itt	mi
 8008c00:	2320      	movmi	r3, #32
 8008c02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c06:	0713      	lsls	r3, r2, #28
 8008c08:	bf44      	itt	mi
 8008c0a:	232b      	movmi	r3, #43	; 0x2b
 8008c0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c10:	f89a 3000 	ldrb.w	r3, [sl]
 8008c14:	2b2a      	cmp	r3, #42	; 0x2a
 8008c16:	d015      	beq.n	8008c44 <_vfiprintf_r+0x13c>
 8008c18:	9a07      	ldr	r2, [sp, #28]
 8008c1a:	4654      	mov	r4, sl
 8008c1c:	2000      	movs	r0, #0
 8008c1e:	f04f 0c0a 	mov.w	ip, #10
 8008c22:	4621      	mov	r1, r4
 8008c24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c28:	3b30      	subs	r3, #48	; 0x30
 8008c2a:	2b09      	cmp	r3, #9
 8008c2c:	d94e      	bls.n	8008ccc <_vfiprintf_r+0x1c4>
 8008c2e:	b1b0      	cbz	r0, 8008c5e <_vfiprintf_r+0x156>
 8008c30:	9207      	str	r2, [sp, #28]
 8008c32:	e014      	b.n	8008c5e <_vfiprintf_r+0x156>
 8008c34:	eba0 0308 	sub.w	r3, r0, r8
 8008c38:	fa09 f303 	lsl.w	r3, r9, r3
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	9304      	str	r3, [sp, #16]
 8008c40:	46a2      	mov	sl, r4
 8008c42:	e7d2      	b.n	8008bea <_vfiprintf_r+0xe2>
 8008c44:	9b03      	ldr	r3, [sp, #12]
 8008c46:	1d19      	adds	r1, r3, #4
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	9103      	str	r1, [sp, #12]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	bfbb      	ittet	lt
 8008c50:	425b      	neglt	r3, r3
 8008c52:	f042 0202 	orrlt.w	r2, r2, #2
 8008c56:	9307      	strge	r3, [sp, #28]
 8008c58:	9307      	strlt	r3, [sp, #28]
 8008c5a:	bfb8      	it	lt
 8008c5c:	9204      	strlt	r2, [sp, #16]
 8008c5e:	7823      	ldrb	r3, [r4, #0]
 8008c60:	2b2e      	cmp	r3, #46	; 0x2e
 8008c62:	d10c      	bne.n	8008c7e <_vfiprintf_r+0x176>
 8008c64:	7863      	ldrb	r3, [r4, #1]
 8008c66:	2b2a      	cmp	r3, #42	; 0x2a
 8008c68:	d135      	bne.n	8008cd6 <_vfiprintf_r+0x1ce>
 8008c6a:	9b03      	ldr	r3, [sp, #12]
 8008c6c:	1d1a      	adds	r2, r3, #4
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	9203      	str	r2, [sp, #12]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	bfb8      	it	lt
 8008c76:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c7a:	3402      	adds	r4, #2
 8008c7c:	9305      	str	r3, [sp, #20]
 8008c7e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008d64 <_vfiprintf_r+0x25c>
 8008c82:	7821      	ldrb	r1, [r4, #0]
 8008c84:	2203      	movs	r2, #3
 8008c86:	4650      	mov	r0, sl
 8008c88:	f7f7 faca 	bl	8000220 <memchr>
 8008c8c:	b140      	cbz	r0, 8008ca0 <_vfiprintf_r+0x198>
 8008c8e:	2340      	movs	r3, #64	; 0x40
 8008c90:	eba0 000a 	sub.w	r0, r0, sl
 8008c94:	fa03 f000 	lsl.w	r0, r3, r0
 8008c98:	9b04      	ldr	r3, [sp, #16]
 8008c9a:	4303      	orrs	r3, r0
 8008c9c:	3401      	adds	r4, #1
 8008c9e:	9304      	str	r3, [sp, #16]
 8008ca0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ca4:	482c      	ldr	r0, [pc, #176]	; (8008d58 <_vfiprintf_r+0x250>)
 8008ca6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008caa:	2206      	movs	r2, #6
 8008cac:	f7f7 fab8 	bl	8000220 <memchr>
 8008cb0:	2800      	cmp	r0, #0
 8008cb2:	d03f      	beq.n	8008d34 <_vfiprintf_r+0x22c>
 8008cb4:	4b29      	ldr	r3, [pc, #164]	; (8008d5c <_vfiprintf_r+0x254>)
 8008cb6:	bb1b      	cbnz	r3, 8008d00 <_vfiprintf_r+0x1f8>
 8008cb8:	9b03      	ldr	r3, [sp, #12]
 8008cba:	3307      	adds	r3, #7
 8008cbc:	f023 0307 	bic.w	r3, r3, #7
 8008cc0:	3308      	adds	r3, #8
 8008cc2:	9303      	str	r3, [sp, #12]
 8008cc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cc6:	443b      	add	r3, r7
 8008cc8:	9309      	str	r3, [sp, #36]	; 0x24
 8008cca:	e767      	b.n	8008b9c <_vfiprintf_r+0x94>
 8008ccc:	fb0c 3202 	mla	r2, ip, r2, r3
 8008cd0:	460c      	mov	r4, r1
 8008cd2:	2001      	movs	r0, #1
 8008cd4:	e7a5      	b.n	8008c22 <_vfiprintf_r+0x11a>
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	3401      	adds	r4, #1
 8008cda:	9305      	str	r3, [sp, #20]
 8008cdc:	4619      	mov	r1, r3
 8008cde:	f04f 0c0a 	mov.w	ip, #10
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ce8:	3a30      	subs	r2, #48	; 0x30
 8008cea:	2a09      	cmp	r2, #9
 8008cec:	d903      	bls.n	8008cf6 <_vfiprintf_r+0x1ee>
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d0c5      	beq.n	8008c7e <_vfiprintf_r+0x176>
 8008cf2:	9105      	str	r1, [sp, #20]
 8008cf4:	e7c3      	b.n	8008c7e <_vfiprintf_r+0x176>
 8008cf6:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cfa:	4604      	mov	r4, r0
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	e7f0      	b.n	8008ce2 <_vfiprintf_r+0x1da>
 8008d00:	ab03      	add	r3, sp, #12
 8008d02:	9300      	str	r3, [sp, #0]
 8008d04:	462a      	mov	r2, r5
 8008d06:	4b16      	ldr	r3, [pc, #88]	; (8008d60 <_vfiprintf_r+0x258>)
 8008d08:	a904      	add	r1, sp, #16
 8008d0a:	4630      	mov	r0, r6
 8008d0c:	f7fd fde6 	bl	80068dc <_printf_float>
 8008d10:	4607      	mov	r7, r0
 8008d12:	1c78      	adds	r0, r7, #1
 8008d14:	d1d6      	bne.n	8008cc4 <_vfiprintf_r+0x1bc>
 8008d16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d18:	07d9      	lsls	r1, r3, #31
 8008d1a:	d405      	bmi.n	8008d28 <_vfiprintf_r+0x220>
 8008d1c:	89ab      	ldrh	r3, [r5, #12]
 8008d1e:	059a      	lsls	r2, r3, #22
 8008d20:	d402      	bmi.n	8008d28 <_vfiprintf_r+0x220>
 8008d22:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d24:	f000 faaf 	bl	8009286 <__retarget_lock_release_recursive>
 8008d28:	89ab      	ldrh	r3, [r5, #12]
 8008d2a:	065b      	lsls	r3, r3, #25
 8008d2c:	f53f af12 	bmi.w	8008b54 <_vfiprintf_r+0x4c>
 8008d30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008d32:	e711      	b.n	8008b58 <_vfiprintf_r+0x50>
 8008d34:	ab03      	add	r3, sp, #12
 8008d36:	9300      	str	r3, [sp, #0]
 8008d38:	462a      	mov	r2, r5
 8008d3a:	4b09      	ldr	r3, [pc, #36]	; (8008d60 <_vfiprintf_r+0x258>)
 8008d3c:	a904      	add	r1, sp, #16
 8008d3e:	4630      	mov	r0, r6
 8008d40:	f7fe f870 	bl	8006e24 <_printf_i>
 8008d44:	e7e4      	b.n	8008d10 <_vfiprintf_r+0x208>
 8008d46:	bf00      	nop
 8008d48:	08009b1c 	.word	0x08009b1c
 8008d4c:	08009b3c 	.word	0x08009b3c
 8008d50:	08009afc 	.word	0x08009afc
 8008d54:	080099a4 	.word	0x080099a4
 8008d58:	080099ae 	.word	0x080099ae
 8008d5c:	080068dd 	.word	0x080068dd
 8008d60:	08008ae3 	.word	0x08008ae3
 8008d64:	080099aa 	.word	0x080099aa

08008d68 <__swbuf_r>:
 8008d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d6a:	460e      	mov	r6, r1
 8008d6c:	4614      	mov	r4, r2
 8008d6e:	4605      	mov	r5, r0
 8008d70:	b118      	cbz	r0, 8008d7a <__swbuf_r+0x12>
 8008d72:	6983      	ldr	r3, [r0, #24]
 8008d74:	b90b      	cbnz	r3, 8008d7a <__swbuf_r+0x12>
 8008d76:	f000 f9e7 	bl	8009148 <__sinit>
 8008d7a:	4b21      	ldr	r3, [pc, #132]	; (8008e00 <__swbuf_r+0x98>)
 8008d7c:	429c      	cmp	r4, r3
 8008d7e:	d12b      	bne.n	8008dd8 <__swbuf_r+0x70>
 8008d80:	686c      	ldr	r4, [r5, #4]
 8008d82:	69a3      	ldr	r3, [r4, #24]
 8008d84:	60a3      	str	r3, [r4, #8]
 8008d86:	89a3      	ldrh	r3, [r4, #12]
 8008d88:	071a      	lsls	r2, r3, #28
 8008d8a:	d52f      	bpl.n	8008dec <__swbuf_r+0x84>
 8008d8c:	6923      	ldr	r3, [r4, #16]
 8008d8e:	b36b      	cbz	r3, 8008dec <__swbuf_r+0x84>
 8008d90:	6923      	ldr	r3, [r4, #16]
 8008d92:	6820      	ldr	r0, [r4, #0]
 8008d94:	1ac0      	subs	r0, r0, r3
 8008d96:	6963      	ldr	r3, [r4, #20]
 8008d98:	b2f6      	uxtb	r6, r6
 8008d9a:	4283      	cmp	r3, r0
 8008d9c:	4637      	mov	r7, r6
 8008d9e:	dc04      	bgt.n	8008daa <__swbuf_r+0x42>
 8008da0:	4621      	mov	r1, r4
 8008da2:	4628      	mov	r0, r5
 8008da4:	f000 f93c 	bl	8009020 <_fflush_r>
 8008da8:	bb30      	cbnz	r0, 8008df8 <__swbuf_r+0x90>
 8008daa:	68a3      	ldr	r3, [r4, #8]
 8008dac:	3b01      	subs	r3, #1
 8008dae:	60a3      	str	r3, [r4, #8]
 8008db0:	6823      	ldr	r3, [r4, #0]
 8008db2:	1c5a      	adds	r2, r3, #1
 8008db4:	6022      	str	r2, [r4, #0]
 8008db6:	701e      	strb	r6, [r3, #0]
 8008db8:	6963      	ldr	r3, [r4, #20]
 8008dba:	3001      	adds	r0, #1
 8008dbc:	4283      	cmp	r3, r0
 8008dbe:	d004      	beq.n	8008dca <__swbuf_r+0x62>
 8008dc0:	89a3      	ldrh	r3, [r4, #12]
 8008dc2:	07db      	lsls	r3, r3, #31
 8008dc4:	d506      	bpl.n	8008dd4 <__swbuf_r+0x6c>
 8008dc6:	2e0a      	cmp	r6, #10
 8008dc8:	d104      	bne.n	8008dd4 <__swbuf_r+0x6c>
 8008dca:	4621      	mov	r1, r4
 8008dcc:	4628      	mov	r0, r5
 8008dce:	f000 f927 	bl	8009020 <_fflush_r>
 8008dd2:	b988      	cbnz	r0, 8008df8 <__swbuf_r+0x90>
 8008dd4:	4638      	mov	r0, r7
 8008dd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008dd8:	4b0a      	ldr	r3, [pc, #40]	; (8008e04 <__swbuf_r+0x9c>)
 8008dda:	429c      	cmp	r4, r3
 8008ddc:	d101      	bne.n	8008de2 <__swbuf_r+0x7a>
 8008dde:	68ac      	ldr	r4, [r5, #8]
 8008de0:	e7cf      	b.n	8008d82 <__swbuf_r+0x1a>
 8008de2:	4b09      	ldr	r3, [pc, #36]	; (8008e08 <__swbuf_r+0xa0>)
 8008de4:	429c      	cmp	r4, r3
 8008de6:	bf08      	it	eq
 8008de8:	68ec      	ldreq	r4, [r5, #12]
 8008dea:	e7ca      	b.n	8008d82 <__swbuf_r+0x1a>
 8008dec:	4621      	mov	r1, r4
 8008dee:	4628      	mov	r0, r5
 8008df0:	f000 f81a 	bl	8008e28 <__swsetup_r>
 8008df4:	2800      	cmp	r0, #0
 8008df6:	d0cb      	beq.n	8008d90 <__swbuf_r+0x28>
 8008df8:	f04f 37ff 	mov.w	r7, #4294967295
 8008dfc:	e7ea      	b.n	8008dd4 <__swbuf_r+0x6c>
 8008dfe:	bf00      	nop
 8008e00:	08009b1c 	.word	0x08009b1c
 8008e04:	08009b3c 	.word	0x08009b3c
 8008e08:	08009afc 	.word	0x08009afc

08008e0c <__ascii_wctomb>:
 8008e0c:	b149      	cbz	r1, 8008e22 <__ascii_wctomb+0x16>
 8008e0e:	2aff      	cmp	r2, #255	; 0xff
 8008e10:	bf85      	ittet	hi
 8008e12:	238a      	movhi	r3, #138	; 0x8a
 8008e14:	6003      	strhi	r3, [r0, #0]
 8008e16:	700a      	strbls	r2, [r1, #0]
 8008e18:	f04f 30ff 	movhi.w	r0, #4294967295
 8008e1c:	bf98      	it	ls
 8008e1e:	2001      	movls	r0, #1
 8008e20:	4770      	bx	lr
 8008e22:	4608      	mov	r0, r1
 8008e24:	4770      	bx	lr
	...

08008e28 <__swsetup_r>:
 8008e28:	4b32      	ldr	r3, [pc, #200]	; (8008ef4 <__swsetup_r+0xcc>)
 8008e2a:	b570      	push	{r4, r5, r6, lr}
 8008e2c:	681d      	ldr	r5, [r3, #0]
 8008e2e:	4606      	mov	r6, r0
 8008e30:	460c      	mov	r4, r1
 8008e32:	b125      	cbz	r5, 8008e3e <__swsetup_r+0x16>
 8008e34:	69ab      	ldr	r3, [r5, #24]
 8008e36:	b913      	cbnz	r3, 8008e3e <__swsetup_r+0x16>
 8008e38:	4628      	mov	r0, r5
 8008e3a:	f000 f985 	bl	8009148 <__sinit>
 8008e3e:	4b2e      	ldr	r3, [pc, #184]	; (8008ef8 <__swsetup_r+0xd0>)
 8008e40:	429c      	cmp	r4, r3
 8008e42:	d10f      	bne.n	8008e64 <__swsetup_r+0x3c>
 8008e44:	686c      	ldr	r4, [r5, #4]
 8008e46:	89a3      	ldrh	r3, [r4, #12]
 8008e48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e4c:	0719      	lsls	r1, r3, #28
 8008e4e:	d42c      	bmi.n	8008eaa <__swsetup_r+0x82>
 8008e50:	06dd      	lsls	r5, r3, #27
 8008e52:	d411      	bmi.n	8008e78 <__swsetup_r+0x50>
 8008e54:	2309      	movs	r3, #9
 8008e56:	6033      	str	r3, [r6, #0]
 8008e58:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008e5c:	81a3      	strh	r3, [r4, #12]
 8008e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e62:	e03e      	b.n	8008ee2 <__swsetup_r+0xba>
 8008e64:	4b25      	ldr	r3, [pc, #148]	; (8008efc <__swsetup_r+0xd4>)
 8008e66:	429c      	cmp	r4, r3
 8008e68:	d101      	bne.n	8008e6e <__swsetup_r+0x46>
 8008e6a:	68ac      	ldr	r4, [r5, #8]
 8008e6c:	e7eb      	b.n	8008e46 <__swsetup_r+0x1e>
 8008e6e:	4b24      	ldr	r3, [pc, #144]	; (8008f00 <__swsetup_r+0xd8>)
 8008e70:	429c      	cmp	r4, r3
 8008e72:	bf08      	it	eq
 8008e74:	68ec      	ldreq	r4, [r5, #12]
 8008e76:	e7e6      	b.n	8008e46 <__swsetup_r+0x1e>
 8008e78:	0758      	lsls	r0, r3, #29
 8008e7a:	d512      	bpl.n	8008ea2 <__swsetup_r+0x7a>
 8008e7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e7e:	b141      	cbz	r1, 8008e92 <__swsetup_r+0x6a>
 8008e80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e84:	4299      	cmp	r1, r3
 8008e86:	d002      	beq.n	8008e8e <__swsetup_r+0x66>
 8008e88:	4630      	mov	r0, r6
 8008e8a:	f7ff fb6f 	bl	800856c <_free_r>
 8008e8e:	2300      	movs	r3, #0
 8008e90:	6363      	str	r3, [r4, #52]	; 0x34
 8008e92:	89a3      	ldrh	r3, [r4, #12]
 8008e94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008e98:	81a3      	strh	r3, [r4, #12]
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	6063      	str	r3, [r4, #4]
 8008e9e:	6923      	ldr	r3, [r4, #16]
 8008ea0:	6023      	str	r3, [r4, #0]
 8008ea2:	89a3      	ldrh	r3, [r4, #12]
 8008ea4:	f043 0308 	orr.w	r3, r3, #8
 8008ea8:	81a3      	strh	r3, [r4, #12]
 8008eaa:	6923      	ldr	r3, [r4, #16]
 8008eac:	b94b      	cbnz	r3, 8008ec2 <__swsetup_r+0x9a>
 8008eae:	89a3      	ldrh	r3, [r4, #12]
 8008eb0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008eb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008eb8:	d003      	beq.n	8008ec2 <__swsetup_r+0x9a>
 8008eba:	4621      	mov	r1, r4
 8008ebc:	4630      	mov	r0, r6
 8008ebe:	f000 fa07 	bl	80092d0 <__smakebuf_r>
 8008ec2:	89a0      	ldrh	r0, [r4, #12]
 8008ec4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ec8:	f010 0301 	ands.w	r3, r0, #1
 8008ecc:	d00a      	beq.n	8008ee4 <__swsetup_r+0xbc>
 8008ece:	2300      	movs	r3, #0
 8008ed0:	60a3      	str	r3, [r4, #8]
 8008ed2:	6963      	ldr	r3, [r4, #20]
 8008ed4:	425b      	negs	r3, r3
 8008ed6:	61a3      	str	r3, [r4, #24]
 8008ed8:	6923      	ldr	r3, [r4, #16]
 8008eda:	b943      	cbnz	r3, 8008eee <__swsetup_r+0xc6>
 8008edc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008ee0:	d1ba      	bne.n	8008e58 <__swsetup_r+0x30>
 8008ee2:	bd70      	pop	{r4, r5, r6, pc}
 8008ee4:	0781      	lsls	r1, r0, #30
 8008ee6:	bf58      	it	pl
 8008ee8:	6963      	ldrpl	r3, [r4, #20]
 8008eea:	60a3      	str	r3, [r4, #8]
 8008eec:	e7f4      	b.n	8008ed8 <__swsetup_r+0xb0>
 8008eee:	2000      	movs	r0, #0
 8008ef0:	e7f7      	b.n	8008ee2 <__swsetup_r+0xba>
 8008ef2:	bf00      	nop
 8008ef4:	20000054 	.word	0x20000054
 8008ef8:	08009b1c 	.word	0x08009b1c
 8008efc:	08009b3c 	.word	0x08009b3c
 8008f00:	08009afc 	.word	0x08009afc

08008f04 <abort>:
 8008f04:	b508      	push	{r3, lr}
 8008f06:	2006      	movs	r0, #6
 8008f08:	f000 fa52 	bl	80093b0 <raise>
 8008f0c:	2001      	movs	r0, #1
 8008f0e:	f7f9 f96f 	bl	80021f0 <_exit>
	...

08008f14 <__sflush_r>:
 8008f14:	898a      	ldrh	r2, [r1, #12]
 8008f16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f1a:	4605      	mov	r5, r0
 8008f1c:	0710      	lsls	r0, r2, #28
 8008f1e:	460c      	mov	r4, r1
 8008f20:	d458      	bmi.n	8008fd4 <__sflush_r+0xc0>
 8008f22:	684b      	ldr	r3, [r1, #4]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	dc05      	bgt.n	8008f34 <__sflush_r+0x20>
 8008f28:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	dc02      	bgt.n	8008f34 <__sflush_r+0x20>
 8008f2e:	2000      	movs	r0, #0
 8008f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f36:	2e00      	cmp	r6, #0
 8008f38:	d0f9      	beq.n	8008f2e <__sflush_r+0x1a>
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008f40:	682f      	ldr	r7, [r5, #0]
 8008f42:	602b      	str	r3, [r5, #0]
 8008f44:	d032      	beq.n	8008fac <__sflush_r+0x98>
 8008f46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008f48:	89a3      	ldrh	r3, [r4, #12]
 8008f4a:	075a      	lsls	r2, r3, #29
 8008f4c:	d505      	bpl.n	8008f5a <__sflush_r+0x46>
 8008f4e:	6863      	ldr	r3, [r4, #4]
 8008f50:	1ac0      	subs	r0, r0, r3
 8008f52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f54:	b10b      	cbz	r3, 8008f5a <__sflush_r+0x46>
 8008f56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f58:	1ac0      	subs	r0, r0, r3
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f60:	6a21      	ldr	r1, [r4, #32]
 8008f62:	4628      	mov	r0, r5
 8008f64:	47b0      	blx	r6
 8008f66:	1c43      	adds	r3, r0, #1
 8008f68:	89a3      	ldrh	r3, [r4, #12]
 8008f6a:	d106      	bne.n	8008f7a <__sflush_r+0x66>
 8008f6c:	6829      	ldr	r1, [r5, #0]
 8008f6e:	291d      	cmp	r1, #29
 8008f70:	d82c      	bhi.n	8008fcc <__sflush_r+0xb8>
 8008f72:	4a2a      	ldr	r2, [pc, #168]	; (800901c <__sflush_r+0x108>)
 8008f74:	40ca      	lsrs	r2, r1
 8008f76:	07d6      	lsls	r6, r2, #31
 8008f78:	d528      	bpl.n	8008fcc <__sflush_r+0xb8>
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	6062      	str	r2, [r4, #4]
 8008f7e:	04d9      	lsls	r1, r3, #19
 8008f80:	6922      	ldr	r2, [r4, #16]
 8008f82:	6022      	str	r2, [r4, #0]
 8008f84:	d504      	bpl.n	8008f90 <__sflush_r+0x7c>
 8008f86:	1c42      	adds	r2, r0, #1
 8008f88:	d101      	bne.n	8008f8e <__sflush_r+0x7a>
 8008f8a:	682b      	ldr	r3, [r5, #0]
 8008f8c:	b903      	cbnz	r3, 8008f90 <__sflush_r+0x7c>
 8008f8e:	6560      	str	r0, [r4, #84]	; 0x54
 8008f90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f92:	602f      	str	r7, [r5, #0]
 8008f94:	2900      	cmp	r1, #0
 8008f96:	d0ca      	beq.n	8008f2e <__sflush_r+0x1a>
 8008f98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f9c:	4299      	cmp	r1, r3
 8008f9e:	d002      	beq.n	8008fa6 <__sflush_r+0x92>
 8008fa0:	4628      	mov	r0, r5
 8008fa2:	f7ff fae3 	bl	800856c <_free_r>
 8008fa6:	2000      	movs	r0, #0
 8008fa8:	6360      	str	r0, [r4, #52]	; 0x34
 8008faa:	e7c1      	b.n	8008f30 <__sflush_r+0x1c>
 8008fac:	6a21      	ldr	r1, [r4, #32]
 8008fae:	2301      	movs	r3, #1
 8008fb0:	4628      	mov	r0, r5
 8008fb2:	47b0      	blx	r6
 8008fb4:	1c41      	adds	r1, r0, #1
 8008fb6:	d1c7      	bne.n	8008f48 <__sflush_r+0x34>
 8008fb8:	682b      	ldr	r3, [r5, #0]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d0c4      	beq.n	8008f48 <__sflush_r+0x34>
 8008fbe:	2b1d      	cmp	r3, #29
 8008fc0:	d001      	beq.n	8008fc6 <__sflush_r+0xb2>
 8008fc2:	2b16      	cmp	r3, #22
 8008fc4:	d101      	bne.n	8008fca <__sflush_r+0xb6>
 8008fc6:	602f      	str	r7, [r5, #0]
 8008fc8:	e7b1      	b.n	8008f2e <__sflush_r+0x1a>
 8008fca:	89a3      	ldrh	r3, [r4, #12]
 8008fcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fd0:	81a3      	strh	r3, [r4, #12]
 8008fd2:	e7ad      	b.n	8008f30 <__sflush_r+0x1c>
 8008fd4:	690f      	ldr	r7, [r1, #16]
 8008fd6:	2f00      	cmp	r7, #0
 8008fd8:	d0a9      	beq.n	8008f2e <__sflush_r+0x1a>
 8008fda:	0793      	lsls	r3, r2, #30
 8008fdc:	680e      	ldr	r6, [r1, #0]
 8008fde:	bf08      	it	eq
 8008fe0:	694b      	ldreq	r3, [r1, #20]
 8008fe2:	600f      	str	r7, [r1, #0]
 8008fe4:	bf18      	it	ne
 8008fe6:	2300      	movne	r3, #0
 8008fe8:	eba6 0807 	sub.w	r8, r6, r7
 8008fec:	608b      	str	r3, [r1, #8]
 8008fee:	f1b8 0f00 	cmp.w	r8, #0
 8008ff2:	dd9c      	ble.n	8008f2e <__sflush_r+0x1a>
 8008ff4:	6a21      	ldr	r1, [r4, #32]
 8008ff6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008ff8:	4643      	mov	r3, r8
 8008ffa:	463a      	mov	r2, r7
 8008ffc:	4628      	mov	r0, r5
 8008ffe:	47b0      	blx	r6
 8009000:	2800      	cmp	r0, #0
 8009002:	dc06      	bgt.n	8009012 <__sflush_r+0xfe>
 8009004:	89a3      	ldrh	r3, [r4, #12]
 8009006:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800900a:	81a3      	strh	r3, [r4, #12]
 800900c:	f04f 30ff 	mov.w	r0, #4294967295
 8009010:	e78e      	b.n	8008f30 <__sflush_r+0x1c>
 8009012:	4407      	add	r7, r0
 8009014:	eba8 0800 	sub.w	r8, r8, r0
 8009018:	e7e9      	b.n	8008fee <__sflush_r+0xda>
 800901a:	bf00      	nop
 800901c:	20400001 	.word	0x20400001

08009020 <_fflush_r>:
 8009020:	b538      	push	{r3, r4, r5, lr}
 8009022:	690b      	ldr	r3, [r1, #16]
 8009024:	4605      	mov	r5, r0
 8009026:	460c      	mov	r4, r1
 8009028:	b913      	cbnz	r3, 8009030 <_fflush_r+0x10>
 800902a:	2500      	movs	r5, #0
 800902c:	4628      	mov	r0, r5
 800902e:	bd38      	pop	{r3, r4, r5, pc}
 8009030:	b118      	cbz	r0, 800903a <_fflush_r+0x1a>
 8009032:	6983      	ldr	r3, [r0, #24]
 8009034:	b90b      	cbnz	r3, 800903a <_fflush_r+0x1a>
 8009036:	f000 f887 	bl	8009148 <__sinit>
 800903a:	4b14      	ldr	r3, [pc, #80]	; (800908c <_fflush_r+0x6c>)
 800903c:	429c      	cmp	r4, r3
 800903e:	d11b      	bne.n	8009078 <_fflush_r+0x58>
 8009040:	686c      	ldr	r4, [r5, #4]
 8009042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d0ef      	beq.n	800902a <_fflush_r+0xa>
 800904a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800904c:	07d0      	lsls	r0, r2, #31
 800904e:	d404      	bmi.n	800905a <_fflush_r+0x3a>
 8009050:	0599      	lsls	r1, r3, #22
 8009052:	d402      	bmi.n	800905a <_fflush_r+0x3a>
 8009054:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009056:	f000 f915 	bl	8009284 <__retarget_lock_acquire_recursive>
 800905a:	4628      	mov	r0, r5
 800905c:	4621      	mov	r1, r4
 800905e:	f7ff ff59 	bl	8008f14 <__sflush_r>
 8009062:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009064:	07da      	lsls	r2, r3, #31
 8009066:	4605      	mov	r5, r0
 8009068:	d4e0      	bmi.n	800902c <_fflush_r+0xc>
 800906a:	89a3      	ldrh	r3, [r4, #12]
 800906c:	059b      	lsls	r3, r3, #22
 800906e:	d4dd      	bmi.n	800902c <_fflush_r+0xc>
 8009070:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009072:	f000 f908 	bl	8009286 <__retarget_lock_release_recursive>
 8009076:	e7d9      	b.n	800902c <_fflush_r+0xc>
 8009078:	4b05      	ldr	r3, [pc, #20]	; (8009090 <_fflush_r+0x70>)
 800907a:	429c      	cmp	r4, r3
 800907c:	d101      	bne.n	8009082 <_fflush_r+0x62>
 800907e:	68ac      	ldr	r4, [r5, #8]
 8009080:	e7df      	b.n	8009042 <_fflush_r+0x22>
 8009082:	4b04      	ldr	r3, [pc, #16]	; (8009094 <_fflush_r+0x74>)
 8009084:	429c      	cmp	r4, r3
 8009086:	bf08      	it	eq
 8009088:	68ec      	ldreq	r4, [r5, #12]
 800908a:	e7da      	b.n	8009042 <_fflush_r+0x22>
 800908c:	08009b1c 	.word	0x08009b1c
 8009090:	08009b3c 	.word	0x08009b3c
 8009094:	08009afc 	.word	0x08009afc

08009098 <std>:
 8009098:	2300      	movs	r3, #0
 800909a:	b510      	push	{r4, lr}
 800909c:	4604      	mov	r4, r0
 800909e:	e9c0 3300 	strd	r3, r3, [r0]
 80090a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80090a6:	6083      	str	r3, [r0, #8]
 80090a8:	8181      	strh	r1, [r0, #12]
 80090aa:	6643      	str	r3, [r0, #100]	; 0x64
 80090ac:	81c2      	strh	r2, [r0, #14]
 80090ae:	6183      	str	r3, [r0, #24]
 80090b0:	4619      	mov	r1, r3
 80090b2:	2208      	movs	r2, #8
 80090b4:	305c      	adds	r0, #92	; 0x5c
 80090b6:	f7fd fb69 	bl	800678c <memset>
 80090ba:	4b05      	ldr	r3, [pc, #20]	; (80090d0 <std+0x38>)
 80090bc:	6263      	str	r3, [r4, #36]	; 0x24
 80090be:	4b05      	ldr	r3, [pc, #20]	; (80090d4 <std+0x3c>)
 80090c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80090c2:	4b05      	ldr	r3, [pc, #20]	; (80090d8 <std+0x40>)
 80090c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80090c6:	4b05      	ldr	r3, [pc, #20]	; (80090dc <std+0x44>)
 80090c8:	6224      	str	r4, [r4, #32]
 80090ca:	6323      	str	r3, [r4, #48]	; 0x30
 80090cc:	bd10      	pop	{r4, pc}
 80090ce:	bf00      	nop
 80090d0:	080093e9 	.word	0x080093e9
 80090d4:	0800940b 	.word	0x0800940b
 80090d8:	08009443 	.word	0x08009443
 80090dc:	08009467 	.word	0x08009467

080090e0 <_cleanup_r>:
 80090e0:	4901      	ldr	r1, [pc, #4]	; (80090e8 <_cleanup_r+0x8>)
 80090e2:	f000 b8af 	b.w	8009244 <_fwalk_reent>
 80090e6:	bf00      	nop
 80090e8:	08009021 	.word	0x08009021

080090ec <__sfmoreglue>:
 80090ec:	b570      	push	{r4, r5, r6, lr}
 80090ee:	1e4a      	subs	r2, r1, #1
 80090f0:	2568      	movs	r5, #104	; 0x68
 80090f2:	4355      	muls	r5, r2
 80090f4:	460e      	mov	r6, r1
 80090f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80090fa:	f7ff fa87 	bl	800860c <_malloc_r>
 80090fe:	4604      	mov	r4, r0
 8009100:	b140      	cbz	r0, 8009114 <__sfmoreglue+0x28>
 8009102:	2100      	movs	r1, #0
 8009104:	e9c0 1600 	strd	r1, r6, [r0]
 8009108:	300c      	adds	r0, #12
 800910a:	60a0      	str	r0, [r4, #8]
 800910c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009110:	f7fd fb3c 	bl	800678c <memset>
 8009114:	4620      	mov	r0, r4
 8009116:	bd70      	pop	{r4, r5, r6, pc}

08009118 <__sfp_lock_acquire>:
 8009118:	4801      	ldr	r0, [pc, #4]	; (8009120 <__sfp_lock_acquire+0x8>)
 800911a:	f000 b8b3 	b.w	8009284 <__retarget_lock_acquire_recursive>
 800911e:	bf00      	nop
 8009120:	200005a0 	.word	0x200005a0

08009124 <__sfp_lock_release>:
 8009124:	4801      	ldr	r0, [pc, #4]	; (800912c <__sfp_lock_release+0x8>)
 8009126:	f000 b8ae 	b.w	8009286 <__retarget_lock_release_recursive>
 800912a:	bf00      	nop
 800912c:	200005a0 	.word	0x200005a0

08009130 <__sinit_lock_acquire>:
 8009130:	4801      	ldr	r0, [pc, #4]	; (8009138 <__sinit_lock_acquire+0x8>)
 8009132:	f000 b8a7 	b.w	8009284 <__retarget_lock_acquire_recursive>
 8009136:	bf00      	nop
 8009138:	2000059b 	.word	0x2000059b

0800913c <__sinit_lock_release>:
 800913c:	4801      	ldr	r0, [pc, #4]	; (8009144 <__sinit_lock_release+0x8>)
 800913e:	f000 b8a2 	b.w	8009286 <__retarget_lock_release_recursive>
 8009142:	bf00      	nop
 8009144:	2000059b 	.word	0x2000059b

08009148 <__sinit>:
 8009148:	b510      	push	{r4, lr}
 800914a:	4604      	mov	r4, r0
 800914c:	f7ff fff0 	bl	8009130 <__sinit_lock_acquire>
 8009150:	69a3      	ldr	r3, [r4, #24]
 8009152:	b11b      	cbz	r3, 800915c <__sinit+0x14>
 8009154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009158:	f7ff bff0 	b.w	800913c <__sinit_lock_release>
 800915c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009160:	6523      	str	r3, [r4, #80]	; 0x50
 8009162:	4b13      	ldr	r3, [pc, #76]	; (80091b0 <__sinit+0x68>)
 8009164:	4a13      	ldr	r2, [pc, #76]	; (80091b4 <__sinit+0x6c>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	62a2      	str	r2, [r4, #40]	; 0x28
 800916a:	42a3      	cmp	r3, r4
 800916c:	bf04      	itt	eq
 800916e:	2301      	moveq	r3, #1
 8009170:	61a3      	streq	r3, [r4, #24]
 8009172:	4620      	mov	r0, r4
 8009174:	f000 f820 	bl	80091b8 <__sfp>
 8009178:	6060      	str	r0, [r4, #4]
 800917a:	4620      	mov	r0, r4
 800917c:	f000 f81c 	bl	80091b8 <__sfp>
 8009180:	60a0      	str	r0, [r4, #8]
 8009182:	4620      	mov	r0, r4
 8009184:	f000 f818 	bl	80091b8 <__sfp>
 8009188:	2200      	movs	r2, #0
 800918a:	60e0      	str	r0, [r4, #12]
 800918c:	2104      	movs	r1, #4
 800918e:	6860      	ldr	r0, [r4, #4]
 8009190:	f7ff ff82 	bl	8009098 <std>
 8009194:	68a0      	ldr	r0, [r4, #8]
 8009196:	2201      	movs	r2, #1
 8009198:	2109      	movs	r1, #9
 800919a:	f7ff ff7d 	bl	8009098 <std>
 800919e:	68e0      	ldr	r0, [r4, #12]
 80091a0:	2202      	movs	r2, #2
 80091a2:	2112      	movs	r1, #18
 80091a4:	f7ff ff78 	bl	8009098 <std>
 80091a8:	2301      	movs	r3, #1
 80091aa:	61a3      	str	r3, [r4, #24]
 80091ac:	e7d2      	b.n	8009154 <__sinit+0xc>
 80091ae:	bf00      	nop
 80091b0:	0800977c 	.word	0x0800977c
 80091b4:	080090e1 	.word	0x080090e1

080091b8 <__sfp>:
 80091b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ba:	4607      	mov	r7, r0
 80091bc:	f7ff ffac 	bl	8009118 <__sfp_lock_acquire>
 80091c0:	4b1e      	ldr	r3, [pc, #120]	; (800923c <__sfp+0x84>)
 80091c2:	681e      	ldr	r6, [r3, #0]
 80091c4:	69b3      	ldr	r3, [r6, #24]
 80091c6:	b913      	cbnz	r3, 80091ce <__sfp+0x16>
 80091c8:	4630      	mov	r0, r6
 80091ca:	f7ff ffbd 	bl	8009148 <__sinit>
 80091ce:	3648      	adds	r6, #72	; 0x48
 80091d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80091d4:	3b01      	subs	r3, #1
 80091d6:	d503      	bpl.n	80091e0 <__sfp+0x28>
 80091d8:	6833      	ldr	r3, [r6, #0]
 80091da:	b30b      	cbz	r3, 8009220 <__sfp+0x68>
 80091dc:	6836      	ldr	r6, [r6, #0]
 80091de:	e7f7      	b.n	80091d0 <__sfp+0x18>
 80091e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80091e4:	b9d5      	cbnz	r5, 800921c <__sfp+0x64>
 80091e6:	4b16      	ldr	r3, [pc, #88]	; (8009240 <__sfp+0x88>)
 80091e8:	60e3      	str	r3, [r4, #12]
 80091ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80091ee:	6665      	str	r5, [r4, #100]	; 0x64
 80091f0:	f000 f847 	bl	8009282 <__retarget_lock_init_recursive>
 80091f4:	f7ff ff96 	bl	8009124 <__sfp_lock_release>
 80091f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80091fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009200:	6025      	str	r5, [r4, #0]
 8009202:	61a5      	str	r5, [r4, #24]
 8009204:	2208      	movs	r2, #8
 8009206:	4629      	mov	r1, r5
 8009208:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800920c:	f7fd fabe 	bl	800678c <memset>
 8009210:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009214:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009218:	4620      	mov	r0, r4
 800921a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800921c:	3468      	adds	r4, #104	; 0x68
 800921e:	e7d9      	b.n	80091d4 <__sfp+0x1c>
 8009220:	2104      	movs	r1, #4
 8009222:	4638      	mov	r0, r7
 8009224:	f7ff ff62 	bl	80090ec <__sfmoreglue>
 8009228:	4604      	mov	r4, r0
 800922a:	6030      	str	r0, [r6, #0]
 800922c:	2800      	cmp	r0, #0
 800922e:	d1d5      	bne.n	80091dc <__sfp+0x24>
 8009230:	f7ff ff78 	bl	8009124 <__sfp_lock_release>
 8009234:	230c      	movs	r3, #12
 8009236:	603b      	str	r3, [r7, #0]
 8009238:	e7ee      	b.n	8009218 <__sfp+0x60>
 800923a:	bf00      	nop
 800923c:	0800977c 	.word	0x0800977c
 8009240:	ffff0001 	.word	0xffff0001

08009244 <_fwalk_reent>:
 8009244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009248:	4606      	mov	r6, r0
 800924a:	4688      	mov	r8, r1
 800924c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009250:	2700      	movs	r7, #0
 8009252:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009256:	f1b9 0901 	subs.w	r9, r9, #1
 800925a:	d505      	bpl.n	8009268 <_fwalk_reent+0x24>
 800925c:	6824      	ldr	r4, [r4, #0]
 800925e:	2c00      	cmp	r4, #0
 8009260:	d1f7      	bne.n	8009252 <_fwalk_reent+0xe>
 8009262:	4638      	mov	r0, r7
 8009264:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009268:	89ab      	ldrh	r3, [r5, #12]
 800926a:	2b01      	cmp	r3, #1
 800926c:	d907      	bls.n	800927e <_fwalk_reent+0x3a>
 800926e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009272:	3301      	adds	r3, #1
 8009274:	d003      	beq.n	800927e <_fwalk_reent+0x3a>
 8009276:	4629      	mov	r1, r5
 8009278:	4630      	mov	r0, r6
 800927a:	47c0      	blx	r8
 800927c:	4307      	orrs	r7, r0
 800927e:	3568      	adds	r5, #104	; 0x68
 8009280:	e7e9      	b.n	8009256 <_fwalk_reent+0x12>

08009282 <__retarget_lock_init_recursive>:
 8009282:	4770      	bx	lr

08009284 <__retarget_lock_acquire_recursive>:
 8009284:	4770      	bx	lr

08009286 <__retarget_lock_release_recursive>:
 8009286:	4770      	bx	lr

08009288 <__swhatbuf_r>:
 8009288:	b570      	push	{r4, r5, r6, lr}
 800928a:	460e      	mov	r6, r1
 800928c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009290:	2900      	cmp	r1, #0
 8009292:	b096      	sub	sp, #88	; 0x58
 8009294:	4614      	mov	r4, r2
 8009296:	461d      	mov	r5, r3
 8009298:	da07      	bge.n	80092aa <__swhatbuf_r+0x22>
 800929a:	2300      	movs	r3, #0
 800929c:	602b      	str	r3, [r5, #0]
 800929e:	89b3      	ldrh	r3, [r6, #12]
 80092a0:	061a      	lsls	r2, r3, #24
 80092a2:	d410      	bmi.n	80092c6 <__swhatbuf_r+0x3e>
 80092a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80092a8:	e00e      	b.n	80092c8 <__swhatbuf_r+0x40>
 80092aa:	466a      	mov	r2, sp
 80092ac:	f000 f902 	bl	80094b4 <_fstat_r>
 80092b0:	2800      	cmp	r0, #0
 80092b2:	dbf2      	blt.n	800929a <__swhatbuf_r+0x12>
 80092b4:	9a01      	ldr	r2, [sp, #4]
 80092b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80092ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80092be:	425a      	negs	r2, r3
 80092c0:	415a      	adcs	r2, r3
 80092c2:	602a      	str	r2, [r5, #0]
 80092c4:	e7ee      	b.n	80092a4 <__swhatbuf_r+0x1c>
 80092c6:	2340      	movs	r3, #64	; 0x40
 80092c8:	2000      	movs	r0, #0
 80092ca:	6023      	str	r3, [r4, #0]
 80092cc:	b016      	add	sp, #88	; 0x58
 80092ce:	bd70      	pop	{r4, r5, r6, pc}

080092d0 <__smakebuf_r>:
 80092d0:	898b      	ldrh	r3, [r1, #12]
 80092d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80092d4:	079d      	lsls	r5, r3, #30
 80092d6:	4606      	mov	r6, r0
 80092d8:	460c      	mov	r4, r1
 80092da:	d507      	bpl.n	80092ec <__smakebuf_r+0x1c>
 80092dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80092e0:	6023      	str	r3, [r4, #0]
 80092e2:	6123      	str	r3, [r4, #16]
 80092e4:	2301      	movs	r3, #1
 80092e6:	6163      	str	r3, [r4, #20]
 80092e8:	b002      	add	sp, #8
 80092ea:	bd70      	pop	{r4, r5, r6, pc}
 80092ec:	ab01      	add	r3, sp, #4
 80092ee:	466a      	mov	r2, sp
 80092f0:	f7ff ffca 	bl	8009288 <__swhatbuf_r>
 80092f4:	9900      	ldr	r1, [sp, #0]
 80092f6:	4605      	mov	r5, r0
 80092f8:	4630      	mov	r0, r6
 80092fa:	f7ff f987 	bl	800860c <_malloc_r>
 80092fe:	b948      	cbnz	r0, 8009314 <__smakebuf_r+0x44>
 8009300:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009304:	059a      	lsls	r2, r3, #22
 8009306:	d4ef      	bmi.n	80092e8 <__smakebuf_r+0x18>
 8009308:	f023 0303 	bic.w	r3, r3, #3
 800930c:	f043 0302 	orr.w	r3, r3, #2
 8009310:	81a3      	strh	r3, [r4, #12]
 8009312:	e7e3      	b.n	80092dc <__smakebuf_r+0xc>
 8009314:	4b0d      	ldr	r3, [pc, #52]	; (800934c <__smakebuf_r+0x7c>)
 8009316:	62b3      	str	r3, [r6, #40]	; 0x28
 8009318:	89a3      	ldrh	r3, [r4, #12]
 800931a:	6020      	str	r0, [r4, #0]
 800931c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009320:	81a3      	strh	r3, [r4, #12]
 8009322:	9b00      	ldr	r3, [sp, #0]
 8009324:	6163      	str	r3, [r4, #20]
 8009326:	9b01      	ldr	r3, [sp, #4]
 8009328:	6120      	str	r0, [r4, #16]
 800932a:	b15b      	cbz	r3, 8009344 <__smakebuf_r+0x74>
 800932c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009330:	4630      	mov	r0, r6
 8009332:	f000 f8d1 	bl	80094d8 <_isatty_r>
 8009336:	b128      	cbz	r0, 8009344 <__smakebuf_r+0x74>
 8009338:	89a3      	ldrh	r3, [r4, #12]
 800933a:	f023 0303 	bic.w	r3, r3, #3
 800933e:	f043 0301 	orr.w	r3, r3, #1
 8009342:	81a3      	strh	r3, [r4, #12]
 8009344:	89a0      	ldrh	r0, [r4, #12]
 8009346:	4305      	orrs	r5, r0
 8009348:	81a5      	strh	r5, [r4, #12]
 800934a:	e7cd      	b.n	80092e8 <__smakebuf_r+0x18>
 800934c:	080090e1 	.word	0x080090e1

08009350 <_malloc_usable_size_r>:
 8009350:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009354:	1f18      	subs	r0, r3, #4
 8009356:	2b00      	cmp	r3, #0
 8009358:	bfbc      	itt	lt
 800935a:	580b      	ldrlt	r3, [r1, r0]
 800935c:	18c0      	addlt	r0, r0, r3
 800935e:	4770      	bx	lr

08009360 <_raise_r>:
 8009360:	291f      	cmp	r1, #31
 8009362:	b538      	push	{r3, r4, r5, lr}
 8009364:	4604      	mov	r4, r0
 8009366:	460d      	mov	r5, r1
 8009368:	d904      	bls.n	8009374 <_raise_r+0x14>
 800936a:	2316      	movs	r3, #22
 800936c:	6003      	str	r3, [r0, #0]
 800936e:	f04f 30ff 	mov.w	r0, #4294967295
 8009372:	bd38      	pop	{r3, r4, r5, pc}
 8009374:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009376:	b112      	cbz	r2, 800937e <_raise_r+0x1e>
 8009378:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800937c:	b94b      	cbnz	r3, 8009392 <_raise_r+0x32>
 800937e:	4620      	mov	r0, r4
 8009380:	f000 f830 	bl	80093e4 <_getpid_r>
 8009384:	462a      	mov	r2, r5
 8009386:	4601      	mov	r1, r0
 8009388:	4620      	mov	r0, r4
 800938a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800938e:	f000 b817 	b.w	80093c0 <_kill_r>
 8009392:	2b01      	cmp	r3, #1
 8009394:	d00a      	beq.n	80093ac <_raise_r+0x4c>
 8009396:	1c59      	adds	r1, r3, #1
 8009398:	d103      	bne.n	80093a2 <_raise_r+0x42>
 800939a:	2316      	movs	r3, #22
 800939c:	6003      	str	r3, [r0, #0]
 800939e:	2001      	movs	r0, #1
 80093a0:	e7e7      	b.n	8009372 <_raise_r+0x12>
 80093a2:	2400      	movs	r4, #0
 80093a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80093a8:	4628      	mov	r0, r5
 80093aa:	4798      	blx	r3
 80093ac:	2000      	movs	r0, #0
 80093ae:	e7e0      	b.n	8009372 <_raise_r+0x12>

080093b0 <raise>:
 80093b0:	4b02      	ldr	r3, [pc, #8]	; (80093bc <raise+0xc>)
 80093b2:	4601      	mov	r1, r0
 80093b4:	6818      	ldr	r0, [r3, #0]
 80093b6:	f7ff bfd3 	b.w	8009360 <_raise_r>
 80093ba:	bf00      	nop
 80093bc:	20000054 	.word	0x20000054

080093c0 <_kill_r>:
 80093c0:	b538      	push	{r3, r4, r5, lr}
 80093c2:	4d07      	ldr	r5, [pc, #28]	; (80093e0 <_kill_r+0x20>)
 80093c4:	2300      	movs	r3, #0
 80093c6:	4604      	mov	r4, r0
 80093c8:	4608      	mov	r0, r1
 80093ca:	4611      	mov	r1, r2
 80093cc:	602b      	str	r3, [r5, #0]
 80093ce:	f7f8 feff 	bl	80021d0 <_kill>
 80093d2:	1c43      	adds	r3, r0, #1
 80093d4:	d102      	bne.n	80093dc <_kill_r+0x1c>
 80093d6:	682b      	ldr	r3, [r5, #0]
 80093d8:	b103      	cbz	r3, 80093dc <_kill_r+0x1c>
 80093da:	6023      	str	r3, [r4, #0]
 80093dc:	bd38      	pop	{r3, r4, r5, pc}
 80093de:	bf00      	nop
 80093e0:	20000594 	.word	0x20000594

080093e4 <_getpid_r>:
 80093e4:	f7f8 beec 	b.w	80021c0 <_getpid>

080093e8 <__sread>:
 80093e8:	b510      	push	{r4, lr}
 80093ea:	460c      	mov	r4, r1
 80093ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093f0:	f000 f894 	bl	800951c <_read_r>
 80093f4:	2800      	cmp	r0, #0
 80093f6:	bfab      	itete	ge
 80093f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80093fa:	89a3      	ldrhlt	r3, [r4, #12]
 80093fc:	181b      	addge	r3, r3, r0
 80093fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009402:	bfac      	ite	ge
 8009404:	6563      	strge	r3, [r4, #84]	; 0x54
 8009406:	81a3      	strhlt	r3, [r4, #12]
 8009408:	bd10      	pop	{r4, pc}

0800940a <__swrite>:
 800940a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800940e:	461f      	mov	r7, r3
 8009410:	898b      	ldrh	r3, [r1, #12]
 8009412:	05db      	lsls	r3, r3, #23
 8009414:	4605      	mov	r5, r0
 8009416:	460c      	mov	r4, r1
 8009418:	4616      	mov	r6, r2
 800941a:	d505      	bpl.n	8009428 <__swrite+0x1e>
 800941c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009420:	2302      	movs	r3, #2
 8009422:	2200      	movs	r2, #0
 8009424:	f000 f868 	bl	80094f8 <_lseek_r>
 8009428:	89a3      	ldrh	r3, [r4, #12]
 800942a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800942e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009432:	81a3      	strh	r3, [r4, #12]
 8009434:	4632      	mov	r2, r6
 8009436:	463b      	mov	r3, r7
 8009438:	4628      	mov	r0, r5
 800943a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800943e:	f000 b817 	b.w	8009470 <_write_r>

08009442 <__sseek>:
 8009442:	b510      	push	{r4, lr}
 8009444:	460c      	mov	r4, r1
 8009446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800944a:	f000 f855 	bl	80094f8 <_lseek_r>
 800944e:	1c43      	adds	r3, r0, #1
 8009450:	89a3      	ldrh	r3, [r4, #12]
 8009452:	bf15      	itete	ne
 8009454:	6560      	strne	r0, [r4, #84]	; 0x54
 8009456:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800945a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800945e:	81a3      	strheq	r3, [r4, #12]
 8009460:	bf18      	it	ne
 8009462:	81a3      	strhne	r3, [r4, #12]
 8009464:	bd10      	pop	{r4, pc}

08009466 <__sclose>:
 8009466:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800946a:	f000 b813 	b.w	8009494 <_close_r>
	...

08009470 <_write_r>:
 8009470:	b538      	push	{r3, r4, r5, lr}
 8009472:	4d07      	ldr	r5, [pc, #28]	; (8009490 <_write_r+0x20>)
 8009474:	4604      	mov	r4, r0
 8009476:	4608      	mov	r0, r1
 8009478:	4611      	mov	r1, r2
 800947a:	2200      	movs	r2, #0
 800947c:	602a      	str	r2, [r5, #0]
 800947e:	461a      	mov	r2, r3
 8009480:	f7f8 fedd 	bl	800223e <_write>
 8009484:	1c43      	adds	r3, r0, #1
 8009486:	d102      	bne.n	800948e <_write_r+0x1e>
 8009488:	682b      	ldr	r3, [r5, #0]
 800948a:	b103      	cbz	r3, 800948e <_write_r+0x1e>
 800948c:	6023      	str	r3, [r4, #0]
 800948e:	bd38      	pop	{r3, r4, r5, pc}
 8009490:	20000594 	.word	0x20000594

08009494 <_close_r>:
 8009494:	b538      	push	{r3, r4, r5, lr}
 8009496:	4d06      	ldr	r5, [pc, #24]	; (80094b0 <_close_r+0x1c>)
 8009498:	2300      	movs	r3, #0
 800949a:	4604      	mov	r4, r0
 800949c:	4608      	mov	r0, r1
 800949e:	602b      	str	r3, [r5, #0]
 80094a0:	f7f8 fee9 	bl	8002276 <_close>
 80094a4:	1c43      	adds	r3, r0, #1
 80094a6:	d102      	bne.n	80094ae <_close_r+0x1a>
 80094a8:	682b      	ldr	r3, [r5, #0]
 80094aa:	b103      	cbz	r3, 80094ae <_close_r+0x1a>
 80094ac:	6023      	str	r3, [r4, #0]
 80094ae:	bd38      	pop	{r3, r4, r5, pc}
 80094b0:	20000594 	.word	0x20000594

080094b4 <_fstat_r>:
 80094b4:	b538      	push	{r3, r4, r5, lr}
 80094b6:	4d07      	ldr	r5, [pc, #28]	; (80094d4 <_fstat_r+0x20>)
 80094b8:	2300      	movs	r3, #0
 80094ba:	4604      	mov	r4, r0
 80094bc:	4608      	mov	r0, r1
 80094be:	4611      	mov	r1, r2
 80094c0:	602b      	str	r3, [r5, #0]
 80094c2:	f7f8 fee4 	bl	800228e <_fstat>
 80094c6:	1c43      	adds	r3, r0, #1
 80094c8:	d102      	bne.n	80094d0 <_fstat_r+0x1c>
 80094ca:	682b      	ldr	r3, [r5, #0]
 80094cc:	b103      	cbz	r3, 80094d0 <_fstat_r+0x1c>
 80094ce:	6023      	str	r3, [r4, #0]
 80094d0:	bd38      	pop	{r3, r4, r5, pc}
 80094d2:	bf00      	nop
 80094d4:	20000594 	.word	0x20000594

080094d8 <_isatty_r>:
 80094d8:	b538      	push	{r3, r4, r5, lr}
 80094da:	4d06      	ldr	r5, [pc, #24]	; (80094f4 <_isatty_r+0x1c>)
 80094dc:	2300      	movs	r3, #0
 80094de:	4604      	mov	r4, r0
 80094e0:	4608      	mov	r0, r1
 80094e2:	602b      	str	r3, [r5, #0]
 80094e4:	f7f8 fee3 	bl	80022ae <_isatty>
 80094e8:	1c43      	adds	r3, r0, #1
 80094ea:	d102      	bne.n	80094f2 <_isatty_r+0x1a>
 80094ec:	682b      	ldr	r3, [r5, #0]
 80094ee:	b103      	cbz	r3, 80094f2 <_isatty_r+0x1a>
 80094f0:	6023      	str	r3, [r4, #0]
 80094f2:	bd38      	pop	{r3, r4, r5, pc}
 80094f4:	20000594 	.word	0x20000594

080094f8 <_lseek_r>:
 80094f8:	b538      	push	{r3, r4, r5, lr}
 80094fa:	4d07      	ldr	r5, [pc, #28]	; (8009518 <_lseek_r+0x20>)
 80094fc:	4604      	mov	r4, r0
 80094fe:	4608      	mov	r0, r1
 8009500:	4611      	mov	r1, r2
 8009502:	2200      	movs	r2, #0
 8009504:	602a      	str	r2, [r5, #0]
 8009506:	461a      	mov	r2, r3
 8009508:	f7f8 fedc 	bl	80022c4 <_lseek>
 800950c:	1c43      	adds	r3, r0, #1
 800950e:	d102      	bne.n	8009516 <_lseek_r+0x1e>
 8009510:	682b      	ldr	r3, [r5, #0]
 8009512:	b103      	cbz	r3, 8009516 <_lseek_r+0x1e>
 8009514:	6023      	str	r3, [r4, #0]
 8009516:	bd38      	pop	{r3, r4, r5, pc}
 8009518:	20000594 	.word	0x20000594

0800951c <_read_r>:
 800951c:	b538      	push	{r3, r4, r5, lr}
 800951e:	4d07      	ldr	r5, [pc, #28]	; (800953c <_read_r+0x20>)
 8009520:	4604      	mov	r4, r0
 8009522:	4608      	mov	r0, r1
 8009524:	4611      	mov	r1, r2
 8009526:	2200      	movs	r2, #0
 8009528:	602a      	str	r2, [r5, #0]
 800952a:	461a      	mov	r2, r3
 800952c:	f7f8 fe6a 	bl	8002204 <_read>
 8009530:	1c43      	adds	r3, r0, #1
 8009532:	d102      	bne.n	800953a <_read_r+0x1e>
 8009534:	682b      	ldr	r3, [r5, #0]
 8009536:	b103      	cbz	r3, 800953a <_read_r+0x1e>
 8009538:	6023      	str	r3, [r4, #0]
 800953a:	bd38      	pop	{r3, r4, r5, pc}
 800953c:	20000594 	.word	0x20000594

08009540 <_init>:
 8009540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009542:	bf00      	nop
 8009544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009546:	bc08      	pop	{r3}
 8009548:	469e      	mov	lr, r3
 800954a:	4770      	bx	lr

0800954c <_fini>:
 800954c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800954e:	bf00      	nop
 8009550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009552:	bc08      	pop	{r3}
 8009554:	469e      	mov	lr, r3
 8009556:	4770      	bx	lr
