[{"id": "1", "content": "Implement the asynchronous reset logic for the shift register. When areset is asserted, the shift register q should be reset to 0 regardless of the clock signal.\n\nRetrieved Related Information:\n- areset: Asynchronous positive edge triggered reset (Type:Signal)\n- q: 4-bit output data representing the contents of the shift register (Type:Signal)\n- areset: Resets shift register to zero. (Type:StateTransition)\n\n", "source": "areset: Resets shift register to zero.", "parent_tasks": []}, {"id": "2", "content": "Implement the load functionality. When the load signal is high, the data input should be loaded into the shift register q on the next positive edge of the clock, overriding any shift operation.\n\nRetrieved Related Information:\n- load: Synchronous active high signal to load data into the shift register (Type:Signal)\n- load: Loads shift register with data[3:0] instead of shifting. (Type:StateTransition)\n\n", "source": "load: Loads shift register with data[3:0] instead of shifting.", "parent_tasks": ["1"]}, {"id": "3", "content": "Implement the enable signal functionality for shifting. When ena is high and load is low, the contents of the shift register q should shift right by one bit position on the next positive edge of the clock. The most significant bit (q[3]) should be set to 0, and the least significant bit (q[0]) is discarded.\n\nRetrieved Related Information:\n- ena: Synchronous active high signal to enable the shift right operation (Type:Signal)\n- (3) ena: Shift right (q[3] becomes zero, q[0] is shifted out and disappears). (Type:StateTransition)\n\n", "source": "ena: Shift right (q[3] becomes zero, q[0] is shifted out and disappears).", "parent_tasks": ["2"]}, {"id": "4", "content": "Handle the condition when both load and ena are high. Ensure that the load operation has higher priority over the shift operation. This means if both signals are asserted, the shift register should load the data input instead of performing a shift.\n\nRetrieved Related Information:\n- load: Synchronous active high signal to load data into the shift register.\n- ena: Synchronous active high signal to enable the shift right operation.\n- q: The contents of the shift register. If both the load and ena inputs are asserted (1), the load input has higher priority.\n\n", "source": "If both the load and ena inputs are asserted (1), the load input has higher priority.", "parent_tasks": ["3"]}]