Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec  3 17:35:12 2024
| Host         : DESKTOP-4EQVLHR running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 reciever/data_byte_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uci/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 3.473ns (50.642%)  route 3.385ns (49.358%))
  Logic Levels:           18  (CARRY4=12 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=993, unplaced)       0.584     2.920    reciever/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  reciever/data_byte_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 f  reciever/data_byte_out_reg[3]/Q
                         net (fo=9, unplaced)         0.782     4.158    uci/exec_valid_in_reg_0[3]
                         LUT3 (Prop_lut3_I0_O)        0.321     4.479 f  uci/charbuff[0][3]_i_2/O
                         net (fo=9, unplaced)         0.490     4.969    uci/charbuff[0][3]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  uci/charbuff[13][7]_i_119/O
                         net (fo=1, unplaced)         0.000     5.093    uci/charbuff[13][7]_i_119_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.643 r  uci/charbuff_reg[13][7]_i_108/CO[3]
                         net (fo=1, unplaced)         0.009     5.652    uci/charbuff_reg[13][7]_i_108_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  uci/charbuff_reg[13][7]_i_98/CO[3]
                         net (fo=1, unplaced)         0.000     5.766    uci/charbuff_reg[13][7]_i_98_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  uci/charbuff_reg[13][7]_i_88/CO[3]
                         net (fo=1, unplaced)         0.000     5.880    uci/charbuff_reg[13][7]_i_88_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  uci/charbuff_reg[13][7]_i_78/CO[3]
                         net (fo=1, unplaced)         0.000     5.994    uci/charbuff_reg[13][7]_i_78_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  uci/charbuff_reg[13][7]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000     6.108    uci/charbuff_reg[13][7]_i_68_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.222 r  uci/charbuff_reg[13][7]_i_58/CO[3]
                         net (fo=1, unplaced)         0.000     6.222    uci/charbuff_reg[13][7]_i_58_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.336 r  uci/charbuff_reg[13][7]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     6.336    uci/charbuff_reg[13][7]_i_48_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.450 r  uci/charbuff_reg[13][7]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     6.450    uci/charbuff_reg[13][7]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.564 r  uci/charbuff_reg[13][7]_i_28/CO[3]
                         net (fo=1, unplaced)         0.000     6.564    uci/charbuff_reg[13][7]_i_28_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.678 r  uci/charbuff_reg[13][7]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     6.678    uci/charbuff_reg[13][7]_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.792 r  uci/charbuff_reg[13][7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     6.792    uci/charbuff_reg[13][7]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.970 r  uci/charbuff_reg[13][7]_i_6/CO[1]
                         net (fo=3, unplaced)         0.629     7.599    uci/charbuff_reg[13][7]_i_6_n_2
                         LUT6 (Prop_lut6_I1_O)        0.332     7.931 f  uci/charbuff[0][7]_i_4/O
                         net (fo=4, unplaced)         0.473     8.404    uci/charbuff[0][7]_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.528 f  uci/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, unplaced)         0.449     8.977    uci/FSM_sequential_current_state[2]_i_10_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.101 r  uci/FSM_sequential_current_state[2]_i_3/O
                         net (fo=118, unplaced)       0.553     9.654    uci/FSM_sequential_current_state[2]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     9.778 r  uci/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     9.778    uci/FSM_sequential_current_state[0]_i_1_n_0
                         FDRE                                         r  uci/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=993, unplaced)       0.439    12.660    uci/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  uci/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.029    12.769    uci/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  2.991    




