Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Fri May 12 01:22:47 2023


Cell Usage:
GTP_CLKBUFG                   1 use
GTP_DDC_E1                    8 uses
GTP_DLL                       1 use
GTP_GRS                       1 use
GTP_IOCLKBUF                  3 uses
GTP_IOCLKDIV                  1 use
GTP_OSERDES                  65 uses
GTP_PLL_E3                    3 uses

I/O ports: 104
GTP_INBUF                   1 use
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 36 uses
GTP_OUTBUFT                28 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 109 of 296 (36.82%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                 | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                              | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 109     | 1           | 0           | 3            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 3       | 0        | 0          | 0             | 1         | 0        | 1        
| + axi_ctrl_inst                                  | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 1        
|   + HMIC_S_inst                                  | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 1        
|     + u_ddrphy_top                               | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                         | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice     | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice     | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[2].u_ddrphy_data_slice     | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[3].u_ddrphy_data_slice     | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_0                       | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_1                       | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                     | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                   | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                   | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                   | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + pll_top_inst                                   | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                           
******************************************************************************************************************************************************************************************
                                                                                                     Clock   Non-clock                                                                    
 Clock                                             Period       Waveform       Type                  Loads       Loads  Sources                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                           20.000       {0 10}         Declared                  0           6  {sys_clk}                                                         
   ddrphy_clk_in                                   10.000       {0 5}          Generated (sys_clk)      73           0  {axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT}                
   ioclk0                                          2.500        {0 1.25}       Generated (sys_clk)       2           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/CLKOUT0} 
   ioclk1                                          2.500        {0 1.25}       Generated (sys_clk)       0           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT1} 
   clkout2                                         2.500        {0 1.25}       Generated (sys_clk)       6           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0} 
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred  6.730        {0 3.365}      Generated (sys_clk)       0           1  {pll_top_inst/u_pll_e3/CLKOUT1}                                   
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (sys_clk)       0           0  {pll_top_inst/u_pll_e3/CLKOUT0}                                   
 top|pixclk_in                                     1000.000     {0 500}        Declared                  0           0  {pixclk_in}                                                       
==========================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 Inferred_clock_group_0        asynchronous               top|pixclk_in                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clk_in                                       3.293       0.000              0             73
 ioclk0                                              0.397       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : pixclk_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.492         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.088       2.580 f       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1)        1.091       3.671         nt_pixclk_out    
                                                                                   pixclk_out_obuf/I (GTP_OUTBUF)
                                   td                    2.803       6.474 f       pixclk_out_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.474         pixclk_out       
 pixclk_out                                                                f       pixclk_out (port)

 Data arrival time                                                   6.474         Logic Levels: 3  
                                                                                   Logic: 4.203ns(64.921%), Route: 2.271ns(35.079%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : pixclk_out (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1)        1.091       3.571         nt_pixclk_out    
                                                                                   pixclk_out_obuf/I (GTP_OUTBUF)
                                   td                    2.708       6.279 r       pixclk_out_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.279         pixclk_out       
 pixclk_out                                                                r       pixclk_out (port)

 Data arrival time                                                   6.279         Logic Levels: 3  
                                                                                   Logic: 4.008ns(63.832%), Route: 2.271ns(36.168%)
====================================================================================================

{ddrphy_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.293       5.000           1.707           High Pulse Width                          axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB
 3.293       5.000           1.707           Low Pulse Width                           axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB
 3.293       5.000           1.707           High Pulse Width                          axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------+
| Type       | File Name                                                        
+--------------------------------------------------------------------------------+
| Input      | F:/PDS_DEMO/ObjectRecognition/compile/top_comp.adf               
|            | F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc                   
| Output     | F:/PDS_DEMO/ObjectRecognition/synthesize/top_syn.adf             
|            | F:/PDS_DEMO/ObjectRecognition/synthesize/top_syn.vm              
|            | F:/PDS_DEMO/ObjectRecognition/synthesize/top_controlsets.txt     
|            | F:/PDS_DEMO/ObjectRecognition/synthesize/snr.db                  
|            | F:/PDS_DEMO/ObjectRecognition/synthesize/top.snr                 
+--------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 403 MB
Total CPU  time to synthesize completion : 0h:0m:3s
Process Total CPU  time to synthesize completion : 0h:0m:3s
Total real time to synthesize completion : 0h:0m:6s
