{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542664493742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542664493749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 16:54:53 2018 " "Processing started: Mon Nov 19 16:54:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542664493749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664493749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off brickbreaker -c brickbreaker " "Command: quartus_map --read_settings_files=on --write_settings_files=off brickbreaker -c brickbreaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664493749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542664494417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542664494417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram256x18.v 1 1 " "Found 1 design units, including 1 entities, in source file ram256x18.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram256x18 " "Found entity 1: ram256x18" {  } { { "ram256x18.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/ram256x18.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2mousekeyboard/ps2_keyboard_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file ps2mousekeyboard/ps2_keyboard_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_tracker " "Found entity 1: keyboard_tracker" {  } { { "PS2MouseKeyboard/PS2_Keyboard_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Keyboard_Controller.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504098 ""} { "Info" "ISGN_ENTITY_NAME" "2 keyboard_interface_test_mode0 " "Found entity 2: keyboard_interface_test_mode0" {  } { { "PS2MouseKeyboard/PS2_Keyboard_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Keyboard_Controller.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504098 ""} { "Info" "ISGN_ENTITY_NAME" "3 keyboard_interface_test_mode1 " "Found entity 3: keyboard_interface_test_mode1" {  } { { "PS2MouseKeyboard/PS2_Keyboard_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Keyboard_Controller.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2mousekeyboard/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2mousekeyboard/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2MouseKeyboard/PS2_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2mousekeyboard/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2mousekeyboard/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2MouseKeyboard/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2mousekeyboard/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2mousekeyboard/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2MouseKeyboard/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 PS2_Mouse_Controller.v(310) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(310): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 310 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 PS2_Mouse_Controller.v(311) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(311): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 311 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 PS2_Mouse_Controller.v(312) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(312): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 312 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 PS2_Mouse_Controller.v(313) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(313): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 313 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 PS2_Mouse_Controller.v(314) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(314): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 314 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 PS2_Mouse_Controller.v(315) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(315): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 315 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2mousekeyboard/ps2_mouse_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file ps2mousekeyboard/ps2_mouse_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_tracker " "Found entity 1: mouse_tracker" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504109 ""} { "Info" "ISGN_ENTITY_NAME" "2 mouse_interface_test " "Found entity 2: mouse_interface_test" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504109 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_decoder " "Found entity 3: hex_decoder" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  brickbreaker.v(325) " "Verilog HDL syntax error at brickbreaker.v(325) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 325 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1542664504110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clear_screen CLEAR_SCREEN brickbreaker.v(139) " "Verilog HDL Declaration information at brickbreaker.v(139): object \"clear_screen\" differs only in case from object \"CLEAR_SCREEN\" in the same scope" {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_paddle DRAW_PADDLE brickbreaker.v(133) " "Verilog HDL Declaration information at brickbreaker.v(133): object \"draw_paddle\" differs only in case from object \"DRAW_PADDLE\" in the same scope" {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_ball DRAW_BALL brickbreaker.v(136) " "Verilog HDL Declaration information at brickbreaker.v(136): object \"draw_ball\" differs only in case from object \"DRAW_BALL\" in the same scope" {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504111 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control brickbreaker.v(123) " "Ignored design unit \"control\" at brickbreaker.v(123) due to previous errors" {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 123 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1542664504112 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "brickbreaker.v(597) " "Verilog HDL information at brickbreaker.v(597): always construct contains both blocking and non-blocking assignments" {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 597 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542664504112 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath brickbreaker.v(407) " "Ignored design unit \"datapath\" at brickbreaker.v(407) due to previous errors" {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 407 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1542664504112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brickbreaker.v 0 0 " "Found 0 design units, including 0 entities, in source file brickbreaker.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504112 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jeffrey/Documents/University/CSC258/project/output_files/brickbreaker.map.smsg " "Generated suppressed messages file C:/Users/Jeffrey/Documents/University/CSC258/project/output_files/brickbreaker.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504131 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542664504185 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 19 16:55:04 2018 " "Processing ended: Mon Nov 19 16:55:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542664504185 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542664504185 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542664504185 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504185 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542664493742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542664493749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 16:54:53 2018 " "Processing started: Mon Nov 19 16:54:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542664493749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664493749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off brickbreaker -c brickbreaker " "Command: quartus_map --read_settings_files=on --write_settings_files=off brickbreaker -c brickbreaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664493749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542664494417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542664494417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram256x18.v 1 1 " "Found 1 design units, including 1 entities, in source file ram256x18.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram256x18 " "Found entity 1: ram256x18" {  } { { "ram256x18.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/ram256x18.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2mousekeyboard/ps2_keyboard_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file ps2mousekeyboard/ps2_keyboard_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_tracker " "Found entity 1: keyboard_tracker" {  } { { "PS2MouseKeyboard/PS2_Keyboard_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Keyboard_Controller.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504098 ""} { "Info" "ISGN_ENTITY_NAME" "2 keyboard_interface_test_mode0 " "Found entity 2: keyboard_interface_test_mode0" {  } { { "PS2MouseKeyboard/PS2_Keyboard_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Keyboard_Controller.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504098 ""} { "Info" "ISGN_ENTITY_NAME" "3 keyboard_interface_test_mode1 " "Found entity 3: keyboard_interface_test_mode1" {  } { { "PS2MouseKeyboard/PS2_Keyboard_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Keyboard_Controller.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2mousekeyboard/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2mousekeyboard/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2MouseKeyboard/PS2_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2mousekeyboard/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2mousekeyboard/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2MouseKeyboard/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2mousekeyboard/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2mousekeyboard/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2MouseKeyboard/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 PS2_Mouse_Controller.v(310) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(310): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 310 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 PS2_Mouse_Controller.v(311) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(311): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 311 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 PS2_Mouse_Controller.v(312) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(312): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 312 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 PS2_Mouse_Controller.v(313) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(313): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 313 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 PS2_Mouse_Controller.v(314) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(314): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 314 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 PS2_Mouse_Controller.v(315) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(315): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 315 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2mousekeyboard/ps2_mouse_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file ps2mousekeyboard/ps2_mouse_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_tracker " "Found entity 1: mouse_tracker" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504109 ""} { "Info" "ISGN_ENTITY_NAME" "2 mouse_interface_test " "Found entity 2: mouse_interface_test" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504109 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_decoder " "Found entity 3: hex_decoder" {  } { { "PS2MouseKeyboard/PS2_Mouse_Controller.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/PS2MouseKeyboard/PS2_Mouse_Controller.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542664504109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  brickbreaker.v(325) " "Verilog HDL syntax error at brickbreaker.v(325) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 325 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1542664504110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clear_screen CLEAR_SCREEN brickbreaker.v(139) " "Verilog HDL Declaration information at brickbreaker.v(139): object \"clear_screen\" differs only in case from object \"CLEAR_SCREEN\" in the same scope" {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_paddle DRAW_PADDLE brickbreaker.v(133) " "Verilog HDL Declaration information at brickbreaker.v(133): object \"draw_paddle\" differs only in case from object \"DRAW_PADDLE\" in the same scope" {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_ball DRAW_BALL brickbreaker.v(136) " "Verilog HDL Declaration information at brickbreaker.v(136): object \"draw_ball\" differs only in case from object \"DRAW_BALL\" in the same scope" {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542664504111 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control brickbreaker.v(123) " "Ignored design unit \"control\" at brickbreaker.v(123) due to previous errors" {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 123 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1542664504112 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "brickbreaker.v(597) " "Verilog HDL information at brickbreaker.v(597): always construct contains both blocking and non-blocking assignments" {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 597 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542664504112 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath brickbreaker.v(407) " "Ignored design unit \"datapath\" at brickbreaker.v(407) due to previous errors" {  } { { "brickbreaker.v" "" { Text "C:/Users/Jeffrey/Documents/University/CSC258/project/brickbreaker.v" 407 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1542664504112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brickbreaker.v 0 0 " "Found 0 design units, including 0 entities, in source file brickbreaker.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504112 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jeffrey/Documents/University/CSC258/project/output_files/brickbreaker.map.smsg " "Generated suppressed messages file C:/Users/Jeffrey/Documents/University/CSC258/project/output_files/brickbreaker.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504131 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542664504185 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 19 16:55:04 2018 " "Processing ended: Mon Nov 19 16:55:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542664504185 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542664504185 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542664504185 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542664504185 ""}
