var searchData=
[
  ['false',['FALSE',['../namespacehetest_1_1utils.html#ac7fa0c35a418955522dc45b10864fdc8a946003f97ccc52d5d3b54ac0ec31bbfc',1,'hetest::utils']]],
  ['fill_5fin_5fdata',['fill_in_data',['../structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#abd665113bfb3b0e7a33e09078f01ae43',1,'intel::hexl::fpga::FPGAObject::fill_in_data()'],['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a3aa5e6c85ae154bcf98ba99205feda16',1,'intel::hexl::fpga::FPGAObject_NTT::fill_in_data()'],['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a3af9d73a583150a06fee9288a7938e31',1,'intel::hexl::fpga::FPGAObject_INTT::fill_in_data()'],['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#aa4f825403efabeffbf3c9eee6cf0ecb1',1,'intel::hexl::fpga::FPGAObject_DyadicMultiply::fill_in_data()']]],
  ['fill_5fout_5fdata',['fill_out_data',['../structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a954c4c75077a7c406f6c81517ea7bb04',1,'intel::hexl::fpga::FPGAObject::fill_out_data()'],['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a4f31676fdaf820560f625d2f468da397',1,'intel::hexl::fpga::FPGAObject_NTT::fill_out_data()'],['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a18c10384468f7e39f15b2059fe59d5db',1,'intel::hexl::fpga::FPGAObject_INTT::fill_out_data()'],['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a2a95c53a7a8bcca57da535a5ad6e7692',1,'intel::hexl::fpga::FPGAObject_DyadicMultiply::fill_out_data()']]],
  ['for',['for',['../bench__dyadic__multiply_8cpp.html#a1b1f1299aac0fc44e1de1d990ddea174',1,'for(auto st:state):&#160;bench_dyadic_multiply.cpp'],['../bench__inv__ntt_8cpp.html#a1b1f1299aac0fc44e1de1d990ddea174',1,'for(auto st:state):&#160;bench_inv_ntt.cpp']]],
  ['forwardtransformtobitreverse64',['ForwardTransformToBitReverse64',['../namespacehetest_1_1utils.html#a603d76eecc147f0388bfd3d4ed56a80e',1,'hetest::utils']]],
  ['fpga',['FPGA',['../namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975',1,'intel::hexl::fpga']]],
  ['fpga_2eh',['fpga.h',['../fpga_8h.html',1,'']]],
  ['fpga_5fassert',['FPGA_ASSERT',['../fpga__assert_8h.html#a92619e7455b5f2360dd7fe9a657aa7a3',1,'fpga_assert.h']]],
  ['fpga_5fassert_2eh',['fpga_assert.h',['../fpga__assert_8h.html',1,'']]],
  ['fpga_5fassert_5f1_5fargs',['FPGA_ASSERT_1_ARGS',['../fpga__assert_8h.html#a215314861522d685b7de2614d6b1fc3d',1,'fpga_assert.h']]],
  ['fpga_5fassert_5f2_5fargs',['FPGA_ASSERT_2_ARGS',['../fpga__assert_8h.html#a84b988aa7af49d9f9e938c0f7d37ab82',1,'fpga_assert.h']]],
  ['fpga_5fassert_5fint',['FPGA_ASSERT_INT',['../fpga__assert_8h.html#a2c112d23b2fa4bb2514c91c888180907',1,'fpga_assert.h']]],
  ['fpga_5fassert_5fmacro_5fchooser',['FPGA_ASSERT_MACRO_CHOOSER',['../fpga__assert_8h.html#a31d942383d1db5f0ccc61e0605bd36db',1,'fpga_assert.h']]],
  ['fpga_5fcontext',['fpga_context',['../classfpga__context.html',1,'']]],
  ['fpga_5finv_5fntt_5ftest',['fpga_inv_ntt_test',['../classinv__ntt.html#a22e77cf348d2fbf6dad93b8a19b09326',1,'inv_ntt']]],
  ['fpga_5fntt_5ftest',['fpga_ntt_test',['../classntt.html#a3ad95666ae0650b7022e7e695fa3ed28',1,'ntt']]],
  ['fpga_5fuint128_5ft',['fpga_uint128_t',['../namespaceintel_1_1hexl_1_1fpga.html#abec5370ea5966ed3c9aee7817e805337',1,'intel::hexl::fpga']]],
  ['fpgaobject',['FPGAObject',['../structintel_1_1hexl_1_1fpga_1_1FPGAObject.html',1,'intel::hexl::fpga']]],
  ['fpgaobject',['FPGAObject',['../structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a1b07c859e7c9205ac12cdb7cd0ba61f7',1,'intel::hexl::fpga::FPGAObject']]],
  ['fpgaobject_5fdyadicmultiply',['FPGAObject_DyadicMultiply',['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html',1,'intel::hexl::fpga']]],
  ['fpgaobject_5fdyadicmultiply',['FPGAObject_DyadicMultiply',['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a2246da0a69a18053fe76d8d5b07a3b14',1,'intel::hexl::fpga::FPGAObject_DyadicMultiply']]],
  ['fpgaobject_5fintt',['FPGAObject_INTT',['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html',1,'intel::hexl::fpga']]],
  ['fpgaobject_5fintt',['FPGAObject_INTT',['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a153585cd172743a16e84efd8659aa66c',1,'intel::hexl::fpga::FPGAObject_INTT']]],
  ['fpgaobject_5fntt',['FPGAObject_NTT',['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html',1,'intel::hexl::fpga']]],
  ['fpgaobject_5fntt',['FPGAObject_NTT',['../structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a0ea057e0cc2e3a1b13917ac8f1bd1af3',1,'intel::hexl::fpga::FPGAObject_NTT']]],
  ['front',['front',['../classintel_1_1hexl_1_1fpga_1_1Buffer.html#abf9ee3bd20574de86aae2dc8af3913be',1,'intel::hexl::fpga::Buffer']]],
  ['fwd_5fntt_5ftest',['fwd_ntt_test',['../classfwd__ntt__test.html',1,'']]]
];
