// Seed: 2734999867
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
);
  type_5 id_2 (
      .id_0(1'd0),
      .id_1(id_3),
      .id_2(id_0),
      .id_3(id_1),
      .id_4(1)
  );
  assign id_3 = 1;
endmodule
