module sync_ram
#(parameter dwidth = 8, 
            depth  = 2,
            awidth = $clog2(depth)
            
)
(
    input  logic              clk,
    input  logic              w_en,
    input  logic              r_en,
    input  logic [dwidth-1:0] data_in,
    input  logic [awidth-1:0] addr_read,
    input  logic [awidth-1:0] addr_write,
    output logic [dwidth-1:0] data_out
);

logic [dwidth-1:0] mem [depth-1:0];

always_ff @(posedge clk) begin
    
        if(w_en == 1) begin
            mem[addr_write] <= data_in;
        end
        if(r_en == 1) begin
            data_out <= mem[addr_read];
        end
    
end

endmodule