// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="calc,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.470000,HLS_SYN_LAT=202,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=192,HLS_SYN_FF=5731,HLS_SYN_LUT=4914,HLS_VERSION=2019_1}" *)

module calc (
        ap_clk,
        ap_rst_n,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 83'd1;
parameter    ap_ST_fsm_state2 = 83'd2;
parameter    ap_ST_fsm_state3 = 83'd4;
parameter    ap_ST_fsm_state4 = 83'd8;
parameter    ap_ST_fsm_state5 = 83'd16;
parameter    ap_ST_fsm_state6 = 83'd32;
parameter    ap_ST_fsm_state7 = 83'd64;
parameter    ap_ST_fsm_state8 = 83'd128;
parameter    ap_ST_fsm_state9 = 83'd256;
parameter    ap_ST_fsm_state10 = 83'd512;
parameter    ap_ST_fsm_state11 = 83'd1024;
parameter    ap_ST_fsm_state12 = 83'd2048;
parameter    ap_ST_fsm_state13 = 83'd4096;
parameter    ap_ST_fsm_state14 = 83'd8192;
parameter    ap_ST_fsm_state15 = 83'd16384;
parameter    ap_ST_fsm_state16 = 83'd32768;
parameter    ap_ST_fsm_state17 = 83'd65536;
parameter    ap_ST_fsm_state18 = 83'd131072;
parameter    ap_ST_fsm_state19 = 83'd262144;
parameter    ap_ST_fsm_state20 = 83'd524288;
parameter    ap_ST_fsm_state21 = 83'd1048576;
parameter    ap_ST_fsm_state22 = 83'd2097152;
parameter    ap_ST_fsm_state23 = 83'd4194304;
parameter    ap_ST_fsm_state24 = 83'd8388608;
parameter    ap_ST_fsm_state25 = 83'd16777216;
parameter    ap_ST_fsm_state26 = 83'd33554432;
parameter    ap_ST_fsm_state27 = 83'd67108864;
parameter    ap_ST_fsm_state28 = 83'd134217728;
parameter    ap_ST_fsm_state29 = 83'd268435456;
parameter    ap_ST_fsm_state30 = 83'd536870912;
parameter    ap_ST_fsm_state31 = 83'd1073741824;
parameter    ap_ST_fsm_state32 = 83'd2147483648;
parameter    ap_ST_fsm_state33 = 83'd4294967296;
parameter    ap_ST_fsm_state34 = 83'd8589934592;
parameter    ap_ST_fsm_state35 = 83'd17179869184;
parameter    ap_ST_fsm_state36 = 83'd34359738368;
parameter    ap_ST_fsm_state37 = 83'd68719476736;
parameter    ap_ST_fsm_state38 = 83'd137438953472;
parameter    ap_ST_fsm_state39 = 83'd274877906944;
parameter    ap_ST_fsm_state40 = 83'd549755813888;
parameter    ap_ST_fsm_state41 = 83'd1099511627776;
parameter    ap_ST_fsm_state42 = 83'd2199023255552;
parameter    ap_ST_fsm_state43 = 83'd4398046511104;
parameter    ap_ST_fsm_state44 = 83'd8796093022208;
parameter    ap_ST_fsm_state45 = 83'd17592186044416;
parameter    ap_ST_fsm_state46 = 83'd35184372088832;
parameter    ap_ST_fsm_state47 = 83'd70368744177664;
parameter    ap_ST_fsm_state48 = 83'd140737488355328;
parameter    ap_ST_fsm_state49 = 83'd281474976710656;
parameter    ap_ST_fsm_state50 = 83'd562949953421312;
parameter    ap_ST_fsm_state51 = 83'd1125899906842624;
parameter    ap_ST_fsm_state52 = 83'd2251799813685248;
parameter    ap_ST_fsm_state53 = 83'd4503599627370496;
parameter    ap_ST_fsm_state54 = 83'd9007199254740992;
parameter    ap_ST_fsm_state55 = 83'd18014398509481984;
parameter    ap_ST_fsm_state56 = 83'd36028797018963968;
parameter    ap_ST_fsm_state57 = 83'd72057594037927936;
parameter    ap_ST_fsm_state58 = 83'd144115188075855872;
parameter    ap_ST_fsm_state59 = 83'd288230376151711744;
parameter    ap_ST_fsm_state60 = 83'd576460752303423488;
parameter    ap_ST_fsm_state61 = 83'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 83'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 83'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 83'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 83'd18446744073709551616;
parameter    ap_ST_fsm_pp0_stage0 = 83'd36893488147419103232;
parameter    ap_ST_fsm_pp0_stage1 = 83'd73786976294838206464;
parameter    ap_ST_fsm_pp0_stage2 = 83'd147573952589676412928;
parameter    ap_ST_fsm_pp0_stage3 = 83'd295147905179352825856;
parameter    ap_ST_fsm_pp0_stage4 = 83'd590295810358705651712;
parameter    ap_ST_fsm_pp0_stage5 = 83'd1180591620717411303424;
parameter    ap_ST_fsm_pp0_stage6 = 83'd2361183241434822606848;
parameter    ap_ST_fsm_pp0_stage7 = 83'd4722366482869645213696;
parameter    ap_ST_fsm_state81 = 83'd9444732965739290427392;
parameter    ap_ST_fsm_pp1_stage0 = 83'd18889465931478580854784;
parameter    ap_ST_fsm_pp1_stage1 = 83'd37778931862957161709568;
parameter    ap_ST_fsm_pp1_stage2 = 83'd75557863725914323419136;
parameter    ap_ST_fsm_pp1_stage3 = 83'd151115727451828646838272;
parameter    ap_ST_fsm_pp1_stage4 = 83'd302231454903657293676544;
parameter    ap_ST_fsm_pp1_stage5 = 83'd604462909807314587353088;
parameter    ap_ST_fsm_pp1_stage6 = 83'd1208925819614629174706176;
parameter    ap_ST_fsm_pp1_stage7 = 83'd2417851639229258349412352;
parameter    ap_ST_fsm_state91 = 83'd4835703278458516698824704;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 10;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [82:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [5:0] A_address0;
reg    A_ce0;
wire   [31:0] A_q0;
reg   [5:0] B_address0;
reg    B_ce0;
wire   [31:0] B_q0;
reg   [5:0] result_address0;
reg    result_ce0;
reg    result_we0;
reg   [31:0] result_d0;
reg   [3:0] i_0_reg_1106;
reg   [3:0] k1_0_reg_1117;
reg  signed [31:0] reg_1128;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state67_pp0_stage1_iter0;
wire    ap_block_state75_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln15_reg_2583;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state68_pp0_stage2_iter0;
wire    ap_block_state76_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state69_pp0_stage3_iter0;
wire    ap_block_state77_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state70_pp0_stage4_iter0;
wire    ap_block_state78_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state71_pp0_stage5_iter0;
wire    ap_block_state79_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state72_pp0_stage6_iter0;
wire    ap_block_state80_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state73_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state66_pp0_stage0_iter0;
wire    ap_block_state74_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] tmp_q1;
reg   [31:0] reg_1132;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state83_pp1_stage1_iter0;
wire    ap_block_pp1_stage1_11001;
reg   [0:0] icmp_ln28_reg_3163;
wire   [31:0] tmp_q0;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state84_pp1_stage2_iter0;
wire    ap_block_pp1_stage2_11001;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_state85_pp1_stage3_iter0;
wire    ap_block_pp1_stage3_11001;
reg   [31:0] reg_1137;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_state86_pp1_stage4_iter0;
wire    ap_block_pp1_stage4_11001;
reg  signed [31:0] B_load_reg_1948;
wire    ap_CS_fsm_state2;
reg  signed [31:0] B_load_8_reg_1958;
wire    ap_CS_fsm_state3;
reg  signed [31:0] B_load_9_reg_1968;
wire    ap_CS_fsm_state4;
reg  signed [31:0] B_load_10_reg_1978;
wire    ap_CS_fsm_state5;
reg  signed [31:0] B_load_11_reg_1988;
wire    ap_CS_fsm_state6;
reg  signed [31:0] B_load_12_reg_1998;
wire    ap_CS_fsm_state7;
reg  signed [31:0] B_load_13_reg_2008;
wire    ap_CS_fsm_state8;
reg  signed [31:0] B_load_14_reg_2018;
wire    ap_CS_fsm_state9;
reg  signed [31:0] B_load_15_reg_2028;
wire    ap_CS_fsm_state10;
reg  signed [31:0] B_load_16_reg_2038;
wire    ap_CS_fsm_state11;
reg  signed [31:0] B_load_17_reg_2048;
wire    ap_CS_fsm_state12;
reg  signed [31:0] B_load_18_reg_2058;
wire    ap_CS_fsm_state13;
reg  signed [31:0] B_load_19_reg_2068;
wire    ap_CS_fsm_state14;
reg  signed [31:0] B_load_20_reg_2078;
wire    ap_CS_fsm_state15;
reg  signed [31:0] B_load_21_reg_2088;
wire    ap_CS_fsm_state16;
reg  signed [31:0] B_load_22_reg_2098;
wire    ap_CS_fsm_state17;
reg  signed [31:0] B_load_23_reg_2108;
wire    ap_CS_fsm_state18;
reg  signed [31:0] B_load_24_reg_2118;
wire    ap_CS_fsm_state19;
reg  signed [31:0] B_load_25_reg_2128;
wire    ap_CS_fsm_state20;
reg  signed [31:0] B_load_26_reg_2138;
wire    ap_CS_fsm_state21;
reg  signed [31:0] B_load_27_reg_2148;
wire    ap_CS_fsm_state22;
reg  signed [31:0] B_load_28_reg_2158;
wire    ap_CS_fsm_state23;
reg  signed [31:0] B_load_29_reg_2168;
wire    ap_CS_fsm_state24;
reg  signed [31:0] B_load_30_reg_2178;
wire    ap_CS_fsm_state25;
reg  signed [31:0] B_load_31_reg_2188;
wire    ap_CS_fsm_state26;
reg  signed [31:0] B_load_32_reg_2198;
wire    ap_CS_fsm_state27;
reg  signed [31:0] B_load_33_reg_2208;
wire    ap_CS_fsm_state28;
reg  signed [31:0] B_load_34_reg_2218;
wire    ap_CS_fsm_state29;
reg  signed [31:0] B_load_35_reg_2228;
wire    ap_CS_fsm_state30;
reg  signed [31:0] B_load_36_reg_2238;
wire    ap_CS_fsm_state31;
reg  signed [31:0] B_load_37_reg_2248;
wire    ap_CS_fsm_state32;
reg  signed [31:0] B_load_38_reg_2258;
wire    ap_CS_fsm_state33;
reg  signed [31:0] B_load_39_reg_2268;
wire    ap_CS_fsm_state34;
reg  signed [31:0] B_load_40_reg_2278;
wire    ap_CS_fsm_state35;
reg  signed [31:0] B_load_41_reg_2288;
wire    ap_CS_fsm_state36;
reg  signed [31:0] B_load_42_reg_2298;
wire    ap_CS_fsm_state37;
reg  signed [31:0] B_load_43_reg_2308;
wire    ap_CS_fsm_state38;
reg  signed [31:0] B_load_44_reg_2318;
wire    ap_CS_fsm_state39;
reg  signed [31:0] B_load_45_reg_2328;
wire    ap_CS_fsm_state40;
reg  signed [31:0] B_load_46_reg_2338;
wire    ap_CS_fsm_state41;
reg  signed [31:0] B_load_47_reg_2348;
wire    ap_CS_fsm_state42;
reg  signed [31:0] B_load_48_reg_2358;
wire    ap_CS_fsm_state43;
reg  signed [31:0] B_load_49_reg_2368;
wire    ap_CS_fsm_state44;
reg  signed [31:0] B_load_50_reg_2378;
wire    ap_CS_fsm_state45;
reg  signed [31:0] B_load_51_reg_2388;
wire    ap_CS_fsm_state46;
reg  signed [31:0] B_load_52_reg_2398;
wire    ap_CS_fsm_state47;
reg  signed [31:0] B_load_53_reg_2408;
wire    ap_CS_fsm_state48;
reg  signed [31:0] B_load_54_reg_2418;
wire    ap_CS_fsm_state49;
reg  signed [31:0] B_load_55_reg_2428;
wire    ap_CS_fsm_state50;
reg  signed [31:0] B_load_56_reg_2438;
wire    ap_CS_fsm_state51;
reg  signed [31:0] B_load_57_reg_2448;
wire    ap_CS_fsm_state52;
reg  signed [31:0] B_load_58_reg_2458;
wire    ap_CS_fsm_state53;
reg  signed [31:0] B_load_59_reg_2468;
wire    ap_CS_fsm_state54;
reg  signed [31:0] B_load_60_reg_2478;
wire    ap_CS_fsm_state55;
reg  signed [31:0] B_load_61_reg_2488;
wire    ap_CS_fsm_state56;
reg  signed [31:0] B_load_62_reg_2498;
wire    ap_CS_fsm_state57;
reg  signed [31:0] B_load_63_reg_2508;
wire    ap_CS_fsm_state58;
reg  signed [31:0] B_load_64_reg_2518;
wire    ap_CS_fsm_state59;
reg  signed [31:0] B_load_65_reg_2528;
wire    ap_CS_fsm_state60;
reg  signed [31:0] B_load_66_reg_2538;
wire    ap_CS_fsm_state61;
reg  signed [31:0] B_load_67_reg_2548;
wire    ap_CS_fsm_state62;
reg  signed [31:0] B_load_68_reg_2558;
wire    ap_CS_fsm_state63;
reg  signed [31:0] B_load_69_reg_2568;
wire    ap_CS_fsm_state64;
reg  signed [31:0] B_load_70_reg_2578;
wire    ap_CS_fsm_state65;
wire   [0:0] icmp_ln15_fu_1156_p2;
reg   [0:0] icmp_ln15_reg_2583_pp0_iter1_reg;
wire   [3:0] i_fu_1162_p2;
reg   [3:0] i_reg_2587;
wire   [5:0] shl_ln_fu_1172_p3;
reg   [5:0] shl_ln_reg_2592;
wire   [63:0] zext_ln20_fu_1180_p1;
reg   [63:0] zext_ln20_reg_2603;
reg   [63:0] zext_ln20_reg_2603_pp0_iter1_reg;
wire   [63:0] zext_ln20_1_fu_1190_p1;
reg   [63:0] zext_ln20_1_reg_2613;
reg   [63:0] zext_ln20_1_reg_2613_pp0_iter1_reg;
wire   [31:0] mul_ln20_fu_1195_p2;
reg   [31:0] mul_ln20_reg_2623;
wire   [63:0] zext_ln20_2_fu_1205_p1;
reg   [63:0] zext_ln20_2_reg_2628;
reg   [63:0] zext_ln20_2_reg_2628_pp0_iter1_reg;
wire   [31:0] mul_ln20_8_fu_1210_p2;
reg   [31:0] mul_ln20_8_reg_2638;
wire   [31:0] mul_ln20_16_fu_1215_p2;
reg   [31:0] mul_ln20_16_reg_2643;
wire   [31:0] mul_ln20_24_fu_1220_p2;
reg   [31:0] mul_ln20_24_reg_2648;
wire   [31:0] mul_ln20_32_fu_1225_p2;
reg   [31:0] mul_ln20_32_reg_2653;
wire   [31:0] mul_ln20_40_fu_1230_p2;
reg   [31:0] mul_ln20_40_reg_2658;
wire   [31:0] mul_ln20_48_fu_1235_p2;
reg   [31:0] mul_ln20_48_reg_2663;
wire   [31:0] mul_ln20_56_fu_1240_p2;
reg   [31:0] mul_ln20_56_reg_2668;
wire   [31:0] mul_ln20_1_fu_1245_p2;
reg   [31:0] mul_ln20_1_reg_2673;
wire   [63:0] zext_ln20_3_fu_1255_p1;
reg   [63:0] zext_ln20_3_reg_2678;
reg   [63:0] zext_ln20_3_reg_2678_pp0_iter1_reg;
wire   [31:0] mul_ln20_9_fu_1260_p2;
reg   [31:0] mul_ln20_9_reg_2688;
wire   [31:0] mul_ln20_17_fu_1265_p2;
reg   [31:0] mul_ln20_17_reg_2693;
wire   [31:0] mul_ln20_25_fu_1270_p2;
reg   [31:0] mul_ln20_25_reg_2698;
wire   [31:0] mul_ln20_33_fu_1275_p2;
reg   [31:0] mul_ln20_33_reg_2703;
wire   [31:0] mul_ln20_41_fu_1280_p2;
reg   [31:0] mul_ln20_41_reg_2708;
wire   [31:0] mul_ln20_49_fu_1285_p2;
reg   [31:0] mul_ln20_49_reg_2713;
wire   [31:0] mul_ln20_57_fu_1290_p2;
reg   [31:0] mul_ln20_57_reg_2718;
wire   [31:0] mul_ln20_2_fu_1295_p2;
reg   [31:0] mul_ln20_2_reg_2723;
wire   [63:0] zext_ln20_4_fu_1305_p1;
reg   [63:0] zext_ln20_4_reg_2728;
reg   [63:0] zext_ln20_4_reg_2728_pp0_iter1_reg;
wire   [31:0] add_ln20_fu_1310_p2;
reg   [31:0] add_ln20_reg_2738;
wire   [31:0] mul_ln20_10_fu_1314_p2;
reg   [31:0] mul_ln20_10_reg_2743;
wire   [31:0] add_ln20_7_fu_1319_p2;
reg   [31:0] add_ln20_7_reg_2748;
wire   [31:0] mul_ln20_18_fu_1323_p2;
reg   [31:0] mul_ln20_18_reg_2753;
wire   [31:0] add_ln20_14_fu_1328_p2;
reg   [31:0] add_ln20_14_reg_2758;
wire   [31:0] mul_ln20_26_fu_1332_p2;
reg   [31:0] mul_ln20_26_reg_2763;
wire   [31:0] add_ln20_21_fu_1337_p2;
reg   [31:0] add_ln20_21_reg_2768;
wire   [31:0] mul_ln20_34_fu_1341_p2;
reg   [31:0] mul_ln20_34_reg_2773;
wire   [31:0] add_ln20_28_fu_1346_p2;
reg   [31:0] add_ln20_28_reg_2778;
wire   [31:0] mul_ln20_42_fu_1350_p2;
reg   [31:0] mul_ln20_42_reg_2783;
wire   [31:0] add_ln20_35_fu_1355_p2;
reg   [31:0] add_ln20_35_reg_2788;
wire   [31:0] mul_ln20_50_fu_1359_p2;
reg   [31:0] mul_ln20_50_reg_2793;
wire   [31:0] add_ln20_42_fu_1364_p2;
reg   [31:0] add_ln20_42_reg_2798;
wire   [31:0] mul_ln20_58_fu_1368_p2;
reg   [31:0] mul_ln20_58_reg_2803;
wire   [31:0] add_ln20_49_fu_1373_p2;
reg   [31:0] add_ln20_49_reg_2808;
wire   [31:0] mul_ln20_3_fu_1377_p2;
reg   [31:0] mul_ln20_3_reg_2813;
wire   [63:0] zext_ln20_5_fu_1387_p1;
reg   [63:0] zext_ln20_5_reg_2818;
wire   [31:0] mul_ln20_11_fu_1392_p2;
reg   [31:0] mul_ln20_11_reg_2828;
wire   [31:0] mul_ln20_19_fu_1397_p2;
reg   [31:0] mul_ln20_19_reg_2833;
wire   [31:0] mul_ln20_27_fu_1402_p2;
reg   [31:0] mul_ln20_27_reg_2838;
wire   [31:0] mul_ln20_35_fu_1407_p2;
reg   [31:0] mul_ln20_35_reg_2843;
wire   [31:0] mul_ln20_43_fu_1412_p2;
reg   [31:0] mul_ln20_43_reg_2848;
wire   [31:0] mul_ln20_51_fu_1417_p2;
reg   [31:0] mul_ln20_51_reg_2853;
wire   [31:0] mul_ln20_59_fu_1422_p2;
reg   [31:0] mul_ln20_59_reg_2858;
wire   [31:0] mul_ln20_4_fu_1427_p2;
reg   [31:0] mul_ln20_4_reg_2863;
wire   [63:0] zext_ln20_6_fu_1437_p1;
reg   [63:0] zext_ln20_6_reg_2868;
wire   [31:0] add_ln20_2_fu_1446_p2;
reg   [31:0] add_ln20_2_reg_2878;
wire   [31:0] mul_ln20_12_fu_1451_p2;
reg   [31:0] mul_ln20_12_reg_2883;
wire   [31:0] add_ln20_9_fu_1460_p2;
reg   [31:0] add_ln20_9_reg_2888;
wire   [31:0] mul_ln20_20_fu_1465_p2;
reg   [31:0] mul_ln20_20_reg_2893;
wire   [31:0] add_ln20_16_fu_1474_p2;
reg   [31:0] add_ln20_16_reg_2898;
wire   [31:0] mul_ln20_28_fu_1479_p2;
reg   [31:0] mul_ln20_28_reg_2903;
wire   [31:0] add_ln20_23_fu_1488_p2;
reg   [31:0] add_ln20_23_reg_2908;
wire   [31:0] mul_ln20_36_fu_1493_p2;
reg   [31:0] mul_ln20_36_reg_2913;
wire   [31:0] add_ln20_30_fu_1502_p2;
reg   [31:0] add_ln20_30_reg_2918;
wire   [31:0] mul_ln20_44_fu_1507_p2;
reg   [31:0] mul_ln20_44_reg_2923;
wire   [31:0] add_ln20_37_fu_1516_p2;
reg   [31:0] add_ln20_37_reg_2928;
wire   [31:0] mul_ln20_52_fu_1521_p2;
reg   [31:0] mul_ln20_52_reg_2933;
wire   [31:0] add_ln20_44_fu_1530_p2;
reg   [31:0] add_ln20_44_reg_2938;
wire   [31:0] mul_ln20_60_fu_1535_p2;
reg   [31:0] mul_ln20_60_reg_2943;
wire   [31:0] add_ln20_51_fu_1544_p2;
reg   [31:0] add_ln20_51_reg_2948;
wire   [31:0] mul_ln20_5_fu_1549_p2;
reg   [31:0] mul_ln20_5_reg_2953;
wire   [63:0] zext_ln20_7_fu_1559_p1;
reg   [63:0] zext_ln20_7_reg_2958;
wire   [31:0] mul_ln20_13_fu_1564_p2;
reg   [31:0] mul_ln20_13_reg_2968;
wire   [31:0] mul_ln20_21_fu_1569_p2;
reg   [31:0] mul_ln20_21_reg_2973;
wire   [31:0] mul_ln20_29_fu_1574_p2;
reg   [31:0] mul_ln20_29_reg_2978;
wire   [31:0] mul_ln20_37_fu_1579_p2;
reg   [31:0] mul_ln20_37_reg_2983;
wire   [31:0] mul_ln20_45_fu_1584_p2;
reg   [31:0] mul_ln20_45_reg_2988;
wire   [31:0] mul_ln20_53_fu_1589_p2;
reg   [31:0] mul_ln20_53_reg_2993;
wire   [31:0] mul_ln20_61_fu_1594_p2;
reg   [31:0] mul_ln20_61_reg_2998;
wire   [31:0] mul_ln20_6_fu_1599_p2;
reg   [31:0] mul_ln20_6_reg_3003;
wire   [31:0] add_ln20_3_fu_1604_p2;
reg   [31:0] add_ln20_3_reg_3008;
wire   [31:0] mul_ln20_14_fu_1608_p2;
reg   [31:0] mul_ln20_14_reg_3013;
wire   [31:0] add_ln20_10_fu_1613_p2;
reg   [31:0] add_ln20_10_reg_3018;
wire   [31:0] mul_ln20_22_fu_1617_p2;
reg   [31:0] mul_ln20_22_reg_3023;
wire   [31:0] add_ln20_17_fu_1622_p2;
reg   [31:0] add_ln20_17_reg_3028;
wire   [31:0] mul_ln20_30_fu_1626_p2;
reg   [31:0] mul_ln20_30_reg_3033;
wire   [31:0] add_ln20_24_fu_1631_p2;
reg   [31:0] add_ln20_24_reg_3038;
wire   [31:0] mul_ln20_38_fu_1635_p2;
reg   [31:0] mul_ln20_38_reg_3043;
wire   [31:0] add_ln20_31_fu_1640_p2;
reg   [31:0] add_ln20_31_reg_3048;
wire   [31:0] mul_ln20_46_fu_1644_p2;
reg   [31:0] mul_ln20_46_reg_3053;
wire   [31:0] add_ln20_38_fu_1649_p2;
reg   [31:0] add_ln20_38_reg_3058;
wire   [31:0] mul_ln20_54_fu_1653_p2;
reg   [31:0] mul_ln20_54_reg_3063;
wire   [31:0] add_ln20_45_fu_1658_p2;
reg   [31:0] add_ln20_45_reg_3068;
wire   [31:0] mul_ln20_62_fu_1662_p2;
reg   [31:0] mul_ln20_62_reg_3073;
wire   [31:0] add_ln20_52_fu_1667_p2;
reg   [31:0] add_ln20_52_reg_3078;
wire   [31:0] mul_ln20_7_fu_1671_p2;
reg   [31:0] mul_ln20_7_reg_3083;
wire   [31:0] mul_ln20_15_fu_1676_p2;
reg   [31:0] mul_ln20_15_reg_3088;
wire   [31:0] mul_ln20_23_fu_1681_p2;
reg   [31:0] mul_ln20_23_reg_3093;
wire   [31:0] mul_ln20_31_fu_1686_p2;
reg   [31:0] mul_ln20_31_reg_3098;
wire   [31:0] mul_ln20_39_fu_1691_p2;
reg   [31:0] mul_ln20_39_reg_3103;
wire   [31:0] mul_ln20_47_fu_1696_p2;
reg   [31:0] mul_ln20_47_reg_3108;
wire   [31:0] mul_ln20_55_fu_1701_p2;
reg   [31:0] mul_ln20_55_reg_3113;
wire   [31:0] mul_ln20_63_fu_1706_p2;
reg   [31:0] mul_ln20_63_reg_3118;
wire   [31:0] add_ln20_6_fu_1720_p2;
reg   [31:0] add_ln20_6_reg_3123;
wire   [31:0] add_ln20_13_fu_1734_p2;
reg   [31:0] add_ln20_13_reg_3128;
wire   [31:0] add_ln20_20_fu_1748_p2;
reg   [31:0] add_ln20_20_reg_3133;
wire   [31:0] add_ln20_27_fu_1762_p2;
reg   [31:0] add_ln20_27_reg_3138;
wire   [31:0] add_ln20_34_fu_1776_p2;
reg   [31:0] add_ln20_34_reg_3143;
wire   [31:0] add_ln20_41_fu_1790_p2;
reg   [31:0] add_ln20_41_reg_3148;
wire   [31:0] add_ln20_48_fu_1804_p2;
reg   [31:0] add_ln20_48_reg_3153;
wire   [31:0] add_ln20_55_fu_1818_p2;
reg   [31:0] add_ln20_55_reg_3158;
wire   [0:0] icmp_ln28_fu_1823_p2;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state82_pp1_stage0_iter0;
wire    ap_block_state90_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [3:0] k_fu_1829_p2;
reg   [3:0] k_reg_3167;
wire   [5:0] shl_ln1_fu_1839_p3;
reg   [5:0] shl_ln1_reg_3172;
wire   [63:0] zext_ln31_fu_1847_p1;
reg   [63:0] zext_ln31_reg_3182;
wire   [63:0] zext_ln31_1_fu_1859_p1;
reg   [63:0] zext_ln31_1_reg_3197;
wire   [63:0] zext_ln31_2_fu_1876_p1;
reg   [63:0] zext_ln31_2_reg_3213;
wire   [63:0] zext_ln31_3_fu_1886_p1;
reg   [63:0] zext_ln31_3_reg_3224;
wire   [63:0] zext_ln31_4_fu_1896_p1;
reg   [63:0] zext_ln31_4_reg_3240;
wire   [63:0] zext_ln31_5_fu_1906_p1;
reg   [63:0] zext_ln31_5_reg_3251;
reg   [31:0] empty_13_reg_3267;
wire   [63:0] zext_ln31_6_fu_1916_p1;
reg   [63:0] zext_ln31_6_reg_3272;
wire   [63:0] zext_ln31_7_fu_1926_p1;
reg   [63:0] zext_ln31_7_reg_3283;
reg   [31:0] empty_15_reg_3299;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_state87_pp1_stage5_iter0;
wire    ap_block_pp1_stage5_11001;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_state88_pp1_stage6_iter0;
wire    ap_block_pp1_stage6_11001;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_state89_pp1_stage7_iter0;
wire    ap_block_pp1_stage7_11001;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state66;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_CS_fsm_state81;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state82;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage7_subdone;
reg   [5:0] tmp_address0;
reg    tmp_ce0;
reg    tmp_we0;
reg   [31:0] tmp_d0;
reg   [5:0] tmp_address1;
reg    tmp_ce1;
reg    tmp_we1;
reg   [31:0] tmp_d1;
reg   [3:0] ap_phi_mux_i_0_phi_fu_1110_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_k1_0_phi_fu_1121_p4;
wire    ap_block_pp1_stage0;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp1_stage1;
wire    ap_block_pp1_stage2;
wire    ap_block_pp1_stage3;
wire    ap_block_pp1_stage4;
wire    ap_block_pp1_stage5;
wire    ap_block_pp1_stage6;
wire    ap_block_pp1_stage7;
wire   [31:0] sub_ln31_fu_1864_p2;
wire   [31:0] grp_fu_1142_p2;
wire   [31:0] grp_fu_1149_p2;
wire   [31:0] sub_ln31_5_fu_1931_p2;
wire   [31:0] sub_ln31_7_fu_1937_p2;
wire   [2:0] trunc_ln20_fu_1168_p1;
wire   [5:0] or_ln20_fu_1185_p2;
wire   [5:0] or_ln20_1_fu_1200_p2;
wire   [5:0] or_ln20_2_fu_1250_p2;
wire   [5:0] or_ln20_3_fu_1300_p2;
wire   [5:0] or_ln20_4_fu_1382_p2;
wire   [5:0] or_ln20_5_fu_1432_p2;
wire   [31:0] add_ln20_1_fu_1442_p2;
wire   [31:0] add_ln20_8_fu_1456_p2;
wire   [31:0] add_ln20_15_fu_1470_p2;
wire   [31:0] add_ln20_22_fu_1484_p2;
wire   [31:0] add_ln20_29_fu_1498_p2;
wire   [31:0] add_ln20_36_fu_1512_p2;
wire   [31:0] add_ln20_43_fu_1526_p2;
wire   [31:0] add_ln20_50_fu_1540_p2;
wire   [5:0] or_ln20_6_fu_1554_p2;
wire   [31:0] add_ln20_4_fu_1711_p2;
wire   [31:0] add_ln20_5_fu_1715_p2;
wire   [31:0] add_ln20_11_fu_1725_p2;
wire   [31:0] add_ln20_12_fu_1729_p2;
wire   [31:0] add_ln20_18_fu_1739_p2;
wire   [31:0] add_ln20_19_fu_1743_p2;
wire   [31:0] add_ln20_25_fu_1753_p2;
wire   [31:0] add_ln20_26_fu_1757_p2;
wire   [31:0] add_ln20_32_fu_1767_p2;
wire   [31:0] add_ln20_33_fu_1771_p2;
wire   [31:0] add_ln20_39_fu_1781_p2;
wire   [31:0] add_ln20_40_fu_1785_p2;
wire   [31:0] add_ln20_46_fu_1795_p2;
wire   [31:0] add_ln20_47_fu_1799_p2;
wire   [31:0] add_ln20_53_fu_1809_p2;
wire   [31:0] add_ln20_54_fu_1813_p2;
wire   [2:0] trunc_ln31_fu_1835_p1;
wire   [5:0] or_ln31_fu_1853_p2;
wire   [5:0] or_ln31_1_fu_1871_p2;
wire   [5:0] or_ln31_2_fu_1881_p2;
wire   [5:0] or_ln31_3_fu_1891_p2;
wire   [5:0] or_ln31_4_fu_1901_p2;
wire   [5:0] or_ln31_5_fu_1911_p2;
wire   [5:0] or_ln31_6_fu_1921_p2;
wire    ap_CS_fsm_state91;
reg   [82:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp1_stage3_subdone;
wire    ap_block_pp1_stage4_subdone;
wire    ap_block_pp1_stage5_subdone;
wire    ap_block_pp1_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 83'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

calc_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
calc_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .A_address0(A_address0),
    .A_ce0(A_ce0),
    .A_q0(A_q0),
    .B_address0(B_address0),
    .B_ce0(B_ce0),
    .B_q0(B_q0),
    .result_address0(result_address0),
    .result_ce0(result_ce0),
    .result_we0(result_we0),
    .result_d0(result_d0)
);

calc_tmp #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tmp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(tmp_address0),
    .ce0(tmp_ce0),
    .we0(tmp_we0),
    .d0(tmp_d0),
    .q0(tmp_q0),
    .address1(tmp_address1),
    .ce1(tmp_ce1),
    .we1(tmp_we1),
    .d1(tmp_d1),
    .q1(tmp_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state66) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state65)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state65)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state82) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state81)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state81)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln15_reg_2583 == 1'd0))) begin
        i_0_reg_1106 <= i_reg_2587;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        i_0_reg_1106 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        k1_0_reg_1117 <= 4'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln28_reg_3163 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k1_0_reg_1117 <= k_reg_3167;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln28_reg_3163 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln28_reg_3163 == 1'd0)))) begin
        reg_1132 <= tmp_q0;
    end else if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln28_reg_3163 == 1'd0))) begin
        reg_1132 <= tmp_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln28_reg_3163 == 1'd0))) begin
        if (((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            reg_1137 <= tmp_q0;
        end else if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            reg_1137 <= tmp_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        B_load_10_reg_1978 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        B_load_11_reg_1988 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        B_load_12_reg_1998 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        B_load_13_reg_2008 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        B_load_14_reg_2018 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        B_load_15_reg_2028 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        B_load_16_reg_2038 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        B_load_17_reg_2048 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        B_load_18_reg_2058 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_load_19_reg_2068 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        B_load_20_reg_2078 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        B_load_21_reg_2088 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        B_load_22_reg_2098 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        B_load_23_reg_2108 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        B_load_24_reg_2118 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        B_load_25_reg_2128 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        B_load_26_reg_2138 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        B_load_27_reg_2148 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        B_load_28_reg_2158 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        B_load_29_reg_2168 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        B_load_30_reg_2178 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        B_load_31_reg_2188 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        B_load_32_reg_2198 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        B_load_33_reg_2208 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        B_load_34_reg_2218 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        B_load_35_reg_2228 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        B_load_36_reg_2238 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_load_37_reg_2248 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        B_load_38_reg_2258 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        B_load_39_reg_2268 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        B_load_40_reg_2278 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        B_load_41_reg_2288 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        B_load_42_reg_2298 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        B_load_43_reg_2308 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        B_load_44_reg_2318 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        B_load_45_reg_2328 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        B_load_46_reg_2338 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        B_load_47_reg_2348 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        B_load_48_reg_2358 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        B_load_49_reg_2368 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        B_load_50_reg_2378 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        B_load_51_reg_2388 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        B_load_52_reg_2398 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        B_load_53_reg_2408 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        B_load_54_reg_2418 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        B_load_55_reg_2428 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        B_load_56_reg_2438 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        B_load_57_reg_2448 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        B_load_58_reg_2458 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        B_load_59_reg_2468 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        B_load_60_reg_2478 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        B_load_61_reg_2488 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        B_load_62_reg_2498 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        B_load_63_reg_2508 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        B_load_64_reg_2518 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        B_load_65_reg_2528 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        B_load_66_reg_2538 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        B_load_67_reg_2548 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        B_load_68_reg_2558 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        B_load_69_reg_2568 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        B_load_70_reg_2578 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_load_8_reg_1958 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_load_9_reg_1968 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        B_load_reg_1948 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln15_reg_2583 == 1'd0))) begin
        add_ln20_10_reg_3018 <= add_ln20_10_fu_1613_p2;
        add_ln20_17_reg_3028 <= add_ln20_17_fu_1622_p2;
        add_ln20_24_reg_3038 <= add_ln20_24_fu_1631_p2;
        add_ln20_31_reg_3048 <= add_ln20_31_fu_1640_p2;
        add_ln20_38_reg_3058 <= add_ln20_38_fu_1649_p2;
        add_ln20_3_reg_3008 <= add_ln20_3_fu_1604_p2;
        add_ln20_45_reg_3068 <= add_ln20_45_fu_1658_p2;
        add_ln20_52_reg_3078 <= add_ln20_52_fu_1667_p2;
        mul_ln20_14_reg_3013 <= mul_ln20_14_fu_1608_p2;
        mul_ln20_22_reg_3023 <= mul_ln20_22_fu_1617_p2;
        mul_ln20_30_reg_3033 <= mul_ln20_30_fu_1626_p2;
        mul_ln20_38_reg_3043 <= mul_ln20_38_fu_1635_p2;
        mul_ln20_46_reg_3053 <= mul_ln20_46_fu_1644_p2;
        mul_ln20_54_reg_3063 <= mul_ln20_54_fu_1653_p2;
        mul_ln20_62_reg_3073 <= mul_ln20_62_fu_1662_p2;
        mul_ln20_6_reg_3003 <= mul_ln20_6_fu_1599_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln15_reg_2583_pp0_iter1_reg == 1'd0))) begin
        add_ln20_13_reg_3128 <= add_ln20_13_fu_1734_p2;
        add_ln20_20_reg_3133 <= add_ln20_20_fu_1748_p2;
        add_ln20_27_reg_3138 <= add_ln20_27_fu_1762_p2;
        add_ln20_34_reg_3143 <= add_ln20_34_fu_1776_p2;
        add_ln20_41_reg_3148 <= add_ln20_41_fu_1790_p2;
        add_ln20_48_reg_3153 <= add_ln20_48_fu_1804_p2;
        add_ln20_55_reg_3158 <= add_ln20_55_fu_1818_p2;
        add_ln20_6_reg_3123 <= add_ln20_6_fu_1720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln15_reg_2583 == 1'd0))) begin
        add_ln20_14_reg_2758 <= add_ln20_14_fu_1328_p2;
        add_ln20_21_reg_2768 <= add_ln20_21_fu_1337_p2;
        add_ln20_28_reg_2778 <= add_ln20_28_fu_1346_p2;
        add_ln20_35_reg_2788 <= add_ln20_35_fu_1355_p2;
        add_ln20_42_reg_2798 <= add_ln20_42_fu_1364_p2;
        add_ln20_49_reg_2808 <= add_ln20_49_fu_1373_p2;
        add_ln20_7_reg_2748 <= add_ln20_7_fu_1319_p2;
        add_ln20_reg_2738 <= add_ln20_fu_1310_p2;
        mul_ln20_10_reg_2743 <= mul_ln20_10_fu_1314_p2;
        mul_ln20_18_reg_2753 <= mul_ln20_18_fu_1323_p2;
        mul_ln20_26_reg_2763 <= mul_ln20_26_fu_1332_p2;
        mul_ln20_2_reg_2723 <= mul_ln20_2_fu_1295_p2;
        mul_ln20_34_reg_2773 <= mul_ln20_34_fu_1341_p2;
        mul_ln20_42_reg_2783 <= mul_ln20_42_fu_1350_p2;
        mul_ln20_50_reg_2793 <= mul_ln20_50_fu_1359_p2;
        mul_ln20_58_reg_2803 <= mul_ln20_58_fu_1368_p2;
        zext_ln20_4_reg_2728[5 : 3] <= zext_ln20_4_fu_1305_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln15_reg_2583 == 1'd0))) begin
        add_ln20_16_reg_2898 <= add_ln20_16_fu_1474_p2;
        add_ln20_23_reg_2908 <= add_ln20_23_fu_1488_p2;
        add_ln20_2_reg_2878 <= add_ln20_2_fu_1446_p2;
        add_ln20_30_reg_2918 <= add_ln20_30_fu_1502_p2;
        add_ln20_37_reg_2928 <= add_ln20_37_fu_1516_p2;
        add_ln20_44_reg_2938 <= add_ln20_44_fu_1530_p2;
        add_ln20_51_reg_2948 <= add_ln20_51_fu_1544_p2;
        add_ln20_9_reg_2888 <= add_ln20_9_fu_1460_p2;
        mul_ln20_12_reg_2883 <= mul_ln20_12_fu_1451_p2;
        mul_ln20_20_reg_2893 <= mul_ln20_20_fu_1465_p2;
        mul_ln20_28_reg_2903 <= mul_ln20_28_fu_1479_p2;
        mul_ln20_36_reg_2913 <= mul_ln20_36_fu_1493_p2;
        mul_ln20_44_reg_2923 <= mul_ln20_44_fu_1507_p2;
        mul_ln20_4_reg_2863 <= mul_ln20_4_fu_1427_p2;
        mul_ln20_52_reg_2933 <= mul_ln20_52_fu_1521_p2;
        mul_ln20_60_reg_2943 <= mul_ln20_60_fu_1535_p2;
        zext_ln20_6_reg_2868[5 : 3] <= zext_ln20_6_fu_1437_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln28_reg_3163 == 1'd0))) begin
        empty_13_reg_3267 <= tmp_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln28_reg_3163 == 1'd0))) begin
        empty_15_reg_3299 <= tmp_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_reg_2587 <= i_fu_1162_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln15_reg_2583 <= icmp_ln15_fu_1156_p2;
        icmp_ln15_reg_2583_pp0_iter1_reg <= icmp_ln15_reg_2583;
        zext_ln20_reg_2603_pp0_iter1_reg[5 : 3] <= zext_ln20_reg_2603[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln28_reg_3163 <= icmp_ln28_fu_1823_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_reg_3167 <= k_fu_1829_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln15_reg_2583 == 1'd0))) begin
        mul_ln20_11_reg_2828 <= mul_ln20_11_fu_1392_p2;
        mul_ln20_19_reg_2833 <= mul_ln20_19_fu_1397_p2;
        mul_ln20_27_reg_2838 <= mul_ln20_27_fu_1402_p2;
        mul_ln20_35_reg_2843 <= mul_ln20_35_fu_1407_p2;
        mul_ln20_3_reg_2813 <= mul_ln20_3_fu_1377_p2;
        mul_ln20_43_reg_2848 <= mul_ln20_43_fu_1412_p2;
        mul_ln20_51_reg_2853 <= mul_ln20_51_fu_1417_p2;
        mul_ln20_59_reg_2858 <= mul_ln20_59_fu_1422_p2;
        zext_ln20_5_reg_2818[5 : 3] <= zext_ln20_5_fu_1387_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln15_reg_2583 == 1'd0))) begin
        mul_ln20_13_reg_2968 <= mul_ln20_13_fu_1564_p2;
        mul_ln20_21_reg_2973 <= mul_ln20_21_fu_1569_p2;
        mul_ln20_29_reg_2978 <= mul_ln20_29_fu_1574_p2;
        mul_ln20_37_reg_2983 <= mul_ln20_37_fu_1579_p2;
        mul_ln20_45_reg_2988 <= mul_ln20_45_fu_1584_p2;
        mul_ln20_53_reg_2993 <= mul_ln20_53_fu_1589_p2;
        mul_ln20_5_reg_2953 <= mul_ln20_5_fu_1549_p2;
        mul_ln20_61_reg_2998 <= mul_ln20_61_fu_1594_p2;
        zext_ln20_7_reg_2958[5 : 3] <= zext_ln20_7_fu_1559_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln15_reg_2583_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul_ln20_15_reg_3088 <= mul_ln20_15_fu_1676_p2;
        mul_ln20_23_reg_3093 <= mul_ln20_23_fu_1681_p2;
        mul_ln20_31_reg_3098 <= mul_ln20_31_fu_1686_p2;
        mul_ln20_39_reg_3103 <= mul_ln20_39_fu_1691_p2;
        mul_ln20_47_reg_3108 <= mul_ln20_47_fu_1696_p2;
        mul_ln20_55_reg_3113 <= mul_ln20_55_fu_1701_p2;
        mul_ln20_63_reg_3118 <= mul_ln20_63_fu_1706_p2;
        mul_ln20_7_reg_3083 <= mul_ln20_7_fu_1671_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln15_reg_2583 == 1'd0))) begin
        mul_ln20_16_reg_2643 <= mul_ln20_16_fu_1215_p2;
        mul_ln20_24_reg_2648 <= mul_ln20_24_fu_1220_p2;
        mul_ln20_32_reg_2653 <= mul_ln20_32_fu_1225_p2;
        mul_ln20_40_reg_2658 <= mul_ln20_40_fu_1230_p2;
        mul_ln20_48_reg_2663 <= mul_ln20_48_fu_1235_p2;
        mul_ln20_56_reg_2668 <= mul_ln20_56_fu_1240_p2;
        mul_ln20_8_reg_2638 <= mul_ln20_8_fu_1210_p2;
        mul_ln20_reg_2623 <= mul_ln20_fu_1195_p2;
        zext_ln20_2_reg_2628[5 : 3] <= zext_ln20_2_fu_1205_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln15_reg_2583 == 1'd0))) begin
        mul_ln20_17_reg_2693 <= mul_ln20_17_fu_1265_p2;
        mul_ln20_1_reg_2673 <= mul_ln20_1_fu_1245_p2;
        mul_ln20_25_reg_2698 <= mul_ln20_25_fu_1270_p2;
        mul_ln20_33_reg_2703 <= mul_ln20_33_fu_1275_p2;
        mul_ln20_41_reg_2708 <= mul_ln20_41_fu_1280_p2;
        mul_ln20_49_reg_2713 <= mul_ln20_49_fu_1285_p2;
        mul_ln20_57_reg_2718 <= mul_ln20_57_fu_1290_p2;
        mul_ln20_9_reg_2688 <= mul_ln20_9_fu_1260_p2;
        zext_ln20_3_reg_2678[5 : 3] <= zext_ln20_3_fu_1255_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln15_reg_2583 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln15_reg_2583 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln15_reg_2583 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln15_reg_2583 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln15_reg_2583 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln15_reg_2583 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln15_reg_2583 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln15_reg_2583 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_1128 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln28_fu_1823_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        shl_ln1_reg_3172[5 : 3] <= shl_ln1_fu_1839_p3[5 : 3];
        zext_ln31_1_reg_3197[5 : 3] <= zext_ln31_1_fu_1859_p1[5 : 3];
        zext_ln31_reg_3182[5 : 3] <= zext_ln31_fu_1847_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln15_fu_1156_p2 == 1'd0))) begin
        shl_ln_reg_2592[5 : 3] <= shl_ln_fu_1172_p3[5 : 3];
        zext_ln20_reg_2603[5 : 3] <= zext_ln20_fu_1180_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln15_reg_2583 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        zext_ln20_1_reg_2613[5 : 3] <= zext_ln20_1_fu_1190_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        zext_ln20_1_reg_2613_pp0_iter1_reg[5 : 3] <= zext_ln20_1_reg_2613[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        zext_ln20_2_reg_2628_pp0_iter1_reg[5 : 3] <= zext_ln20_2_reg_2628[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        zext_ln20_3_reg_2678_pp0_iter1_reg[5 : 3] <= zext_ln20_3_reg_2678[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        zext_ln20_4_reg_2728_pp0_iter1_reg[5 : 3] <= zext_ln20_4_reg_2728[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln28_reg_3163 == 1'd0))) begin
        zext_ln31_2_reg_3213[5 : 3] <= zext_ln31_2_fu_1876_p1[5 : 3];
        zext_ln31_3_reg_3224[5 : 3] <= zext_ln31_3_fu_1886_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln28_reg_3163 == 1'd0))) begin
        zext_ln31_4_reg_3240[5 : 3] <= zext_ln31_4_fu_1896_p1[5 : 3];
        zext_ln31_5_reg_3251[5 : 3] <= zext_ln31_5_fu_1906_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln28_reg_3163 == 1'd0))) begin
        zext_ln31_6_reg_3272[5 : 3] <= zext_ln31_6_fu_1916_p1[5 : 3];
        zext_ln31_7_reg_3283[5 : 3] <= zext_ln31_7_fu_1926_p1[5 : 3];
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            A_address0 = zext_ln20_7_fu_1559_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            A_address0 = zext_ln20_6_fu_1437_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            A_address0 = zext_ln20_5_fu_1387_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            A_address0 = zext_ln20_4_fu_1305_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            A_address0 = zext_ln20_3_fu_1255_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            A_address0 = zext_ln20_2_fu_1205_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            A_address0 = zext_ln20_1_fu_1190_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            A_address0 = zext_ln20_fu_1180_p1;
        end else begin
            A_address0 = 'bx;
        end
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7))) begin
        B_address0 = zext_ln31_7_reg_3283;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6))) begin
        B_address0 = zext_ln31_6_reg_3272;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        B_address0 = zext_ln31_5_reg_3251;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4))) begin
        B_address0 = zext_ln31_4_reg_3240;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3))) begin
        B_address0 = zext_ln31_3_reg_3224;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2))) begin
        B_address0 = zext_ln31_2_reg_3213;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        B_address0 = zext_ln31_1_reg_3197;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        B_address0 = zext_ln31_fu_1847_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        B_address0 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        B_address0 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        B_address0 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        B_address0 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        B_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        B_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        B_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        B_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        B_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        B_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        B_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        B_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        B_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        B_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        B_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        B_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        B_address0 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        B_address0 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        B_address0 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        B_address0 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        B_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        B_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        B_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        B_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        B_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        B_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        B_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        B_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        B_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        B_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        B_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        B_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        B_address0 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        B_address0 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        B_address0 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        B_address0 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        B_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        B_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        B_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        B_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        B_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        B_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        B_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        B_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        B_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        B_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        B_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        B_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        B_address0 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        B_address0 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        B_address0 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        B_address0 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        B_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        B_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        B_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        B_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        B_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        B_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        B_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        B_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        B_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        B_address0 = 64'd0;
    end else begin
        B_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        B_ce0 = 1'b1;
    end else begin
        B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln15_fu_1156_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state66 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state66 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln28_fu_1823_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state82 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state82 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln15_reg_2583 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i_0_phi_fu_1110_p4 = i_reg_2587;
    end else begin
        ap_phi_mux_i_0_phi_fu_1110_p4 = i_0_reg_1106;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln28_reg_3163 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_k1_0_phi_fu_1121_p4 = k_reg_3167;
    end else begin
        ap_phi_mux_k1_0_phi_fu_1121_p4 = k1_0_reg_1117;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        result_address0 = zext_ln31_7_reg_3283;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7))) begin
        result_address0 = zext_ln31_6_reg_3272;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6))) begin
        result_address0 = zext_ln31_5_reg_3251;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        result_address0 = zext_ln31_4_reg_3240;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4))) begin
        result_address0 = zext_ln31_3_reg_3224;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3))) begin
        result_address0 = zext_ln31_2_reg_3213;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2))) begin
        result_address0 = zext_ln31_1_reg_3197;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        result_address0 = zext_ln31_reg_3182;
    end else begin
        result_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        result_ce0 = 1'b1;
    end else begin
        result_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        result_d0 = sub_ln31_7_fu_1937_p2;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6))) begin
        result_d0 = sub_ln31_5_fu_1931_p2;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)))) begin
        result_d0 = grp_fu_1149_p2;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3)) | ((1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)))) begin
        result_d0 = grp_fu_1142_p2;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        result_d0 = sub_ln31_fu_1864_p2;
    end else begin
        result_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln28_reg_3163 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln28_reg_3163 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln28_reg_3163 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln28_reg_3163 == 1'd0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (icmp_ln28_reg_3163 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (icmp_ln28_reg_3163 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (icmp_ln28_reg_3163 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln28_reg_3163 == 1'd0)))) begin
        result_we0 = 1'b1;
    end else begin
        result_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3))) begin
        tmp_address0 = zext_ln31_6_fu_1916_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2))) begin
        tmp_address0 = zext_ln31_4_fu_1896_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        tmp_address0 = zext_ln31_2_fu_1876_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        tmp_address0 = zext_ln31_fu_1847_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        tmp_address0 = zext_ln20_6_reg_2868;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        tmp_address0 = zext_ln20_4_reg_2728_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        tmp_address0 = zext_ln20_2_reg_2628_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        tmp_address0 = zext_ln20_reg_2603_pp0_iter1_reg;
    end else begin
        tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3))) begin
        tmp_address1 = zext_ln31_7_fu_1926_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2))) begin
        tmp_address1 = zext_ln31_5_fu_1906_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        tmp_address1 = zext_ln31_3_fu_1886_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        tmp_address1 = zext_ln31_1_fu_1859_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        tmp_address1 = zext_ln20_7_reg_2958;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        tmp_address1 = zext_ln20_5_reg_2818;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        tmp_address1 = zext_ln20_3_reg_2678_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        tmp_address1 = zext_ln20_1_reg_2613_pp0_iter1_reg;
    end else begin
        tmp_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        tmp_ce0 = 1'b1;
    end else begin
        tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        tmp_ce1 = 1'b1;
    end else begin
        tmp_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            tmp_d0 = add_ln20_48_reg_3153;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            tmp_d0 = add_ln20_34_reg_3143;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            tmp_d0 = add_ln20_20_reg_3133;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            tmp_d0 = add_ln20_6_reg_3123;
        end else begin
            tmp_d0 = 'bx;
        end
    end else begin
        tmp_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            tmp_d1 = add_ln20_55_reg_3158;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            tmp_d1 = add_ln20_41_reg_3148;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            tmp_d1 = add_ln20_27_reg_3138;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            tmp_d1 = add_ln20_13_reg_3128;
        end else begin
            tmp_d1 = 'bx;
        end
    end else begin
        tmp_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln15_reg_2583_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln15_reg_2583_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln15_reg_2583_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln15_reg_2583_pp0_iter1_reg == 1'd0)))) begin
        tmp_we0 = 1'b1;
    end else begin
        tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln15_reg_2583_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln15_reg_2583_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln15_reg_2583_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln15_reg_2583_pp0_iter1_reg == 1'd0)))) begin
        tmp_we1 = 1'b1;
    end else begin
        tmp_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln15_fu_1156_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln15_fu_1156_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage6_subdone)) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln28_fu_1823_p2 == 1'd1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln28_fu_1823_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln20_10_fu_1613_p2 = (mul_ln20_13_reg_2968 + mul_ln20_12_reg_2883);

assign add_ln20_11_fu_1725_p2 = (mul_ln20_15_reg_3088 + mul_ln20_14_reg_3013);

assign add_ln20_12_fu_1729_p2 = (add_ln20_10_reg_3018 + add_ln20_11_fu_1725_p2);

assign add_ln20_13_fu_1734_p2 = (add_ln20_9_reg_2888 + add_ln20_12_fu_1729_p2);

assign add_ln20_14_fu_1328_p2 = (mul_ln20_17_reg_2693 + mul_ln20_16_reg_2643);

assign add_ln20_15_fu_1470_p2 = (mul_ln20_19_reg_2833 + mul_ln20_18_reg_2753);

assign add_ln20_16_fu_1474_p2 = (add_ln20_14_reg_2758 + add_ln20_15_fu_1470_p2);

assign add_ln20_17_fu_1622_p2 = (mul_ln20_21_reg_2973 + mul_ln20_20_reg_2893);

assign add_ln20_18_fu_1739_p2 = (mul_ln20_23_reg_3093 + mul_ln20_22_reg_3023);

assign add_ln20_19_fu_1743_p2 = (add_ln20_17_reg_3028 + add_ln20_18_fu_1739_p2);

assign add_ln20_1_fu_1442_p2 = (mul_ln20_3_reg_2813 + mul_ln20_2_reg_2723);

assign add_ln20_20_fu_1748_p2 = (add_ln20_16_reg_2898 + add_ln20_19_fu_1743_p2);

assign add_ln20_21_fu_1337_p2 = (mul_ln20_25_reg_2698 + mul_ln20_24_reg_2648);

assign add_ln20_22_fu_1484_p2 = (mul_ln20_27_reg_2838 + mul_ln20_26_reg_2763);

assign add_ln20_23_fu_1488_p2 = (add_ln20_21_reg_2768 + add_ln20_22_fu_1484_p2);

assign add_ln20_24_fu_1631_p2 = (mul_ln20_29_reg_2978 + mul_ln20_28_reg_2903);

assign add_ln20_25_fu_1753_p2 = (mul_ln20_31_reg_3098 + mul_ln20_30_reg_3033);

assign add_ln20_26_fu_1757_p2 = (add_ln20_24_reg_3038 + add_ln20_25_fu_1753_p2);

assign add_ln20_27_fu_1762_p2 = (add_ln20_23_reg_2908 + add_ln20_26_fu_1757_p2);

assign add_ln20_28_fu_1346_p2 = (mul_ln20_33_reg_2703 + mul_ln20_32_reg_2653);

assign add_ln20_29_fu_1498_p2 = (mul_ln20_35_reg_2843 + mul_ln20_34_reg_2773);

assign add_ln20_2_fu_1446_p2 = (add_ln20_reg_2738 + add_ln20_1_fu_1442_p2);

assign add_ln20_30_fu_1502_p2 = (add_ln20_28_reg_2778 + add_ln20_29_fu_1498_p2);

assign add_ln20_31_fu_1640_p2 = (mul_ln20_37_reg_2983 + mul_ln20_36_reg_2913);

assign add_ln20_32_fu_1767_p2 = (mul_ln20_39_reg_3103 + mul_ln20_38_reg_3043);

assign add_ln20_33_fu_1771_p2 = (add_ln20_31_reg_3048 + add_ln20_32_fu_1767_p2);

assign add_ln20_34_fu_1776_p2 = (add_ln20_30_reg_2918 + add_ln20_33_fu_1771_p2);

assign add_ln20_35_fu_1355_p2 = (mul_ln20_41_reg_2708 + mul_ln20_40_reg_2658);

assign add_ln20_36_fu_1512_p2 = (mul_ln20_43_reg_2848 + mul_ln20_42_reg_2783);

assign add_ln20_37_fu_1516_p2 = (add_ln20_35_reg_2788 + add_ln20_36_fu_1512_p2);

assign add_ln20_38_fu_1649_p2 = (mul_ln20_45_reg_2988 + mul_ln20_44_reg_2923);

assign add_ln20_39_fu_1781_p2 = (mul_ln20_47_reg_3108 + mul_ln20_46_reg_3053);

assign add_ln20_3_fu_1604_p2 = (mul_ln20_5_reg_2953 + mul_ln20_4_reg_2863);

assign add_ln20_40_fu_1785_p2 = (add_ln20_38_reg_3058 + add_ln20_39_fu_1781_p2);

assign add_ln20_41_fu_1790_p2 = (add_ln20_37_reg_2928 + add_ln20_40_fu_1785_p2);

assign add_ln20_42_fu_1364_p2 = (mul_ln20_49_reg_2713 + mul_ln20_48_reg_2663);

assign add_ln20_43_fu_1526_p2 = (mul_ln20_51_reg_2853 + mul_ln20_50_reg_2793);

assign add_ln20_44_fu_1530_p2 = (add_ln20_42_reg_2798 + add_ln20_43_fu_1526_p2);

assign add_ln20_45_fu_1658_p2 = (mul_ln20_53_reg_2993 + mul_ln20_52_reg_2933);

assign add_ln20_46_fu_1795_p2 = (mul_ln20_55_reg_3113 + mul_ln20_54_reg_3063);

assign add_ln20_47_fu_1799_p2 = (add_ln20_45_reg_3068 + add_ln20_46_fu_1795_p2);

assign add_ln20_48_fu_1804_p2 = (add_ln20_44_reg_2938 + add_ln20_47_fu_1799_p2);

assign add_ln20_49_fu_1373_p2 = (mul_ln20_57_reg_2718 + mul_ln20_56_reg_2668);

assign add_ln20_4_fu_1711_p2 = (mul_ln20_7_reg_3083 + mul_ln20_6_reg_3003);

assign add_ln20_50_fu_1540_p2 = (mul_ln20_59_reg_2858 + mul_ln20_58_reg_2803);

assign add_ln20_51_fu_1544_p2 = (add_ln20_49_reg_2808 + add_ln20_50_fu_1540_p2);

assign add_ln20_52_fu_1667_p2 = (mul_ln20_61_reg_2998 + mul_ln20_60_reg_2943);

assign add_ln20_53_fu_1809_p2 = (mul_ln20_63_reg_3118 + mul_ln20_62_reg_3073);

assign add_ln20_54_fu_1813_p2 = (add_ln20_52_reg_3078 + add_ln20_53_fu_1809_p2);

assign add_ln20_55_fu_1818_p2 = (add_ln20_51_reg_2948 + add_ln20_54_fu_1813_p2);

assign add_ln20_5_fu_1715_p2 = (add_ln20_3_reg_3008 + add_ln20_4_fu_1711_p2);

assign add_ln20_6_fu_1720_p2 = (add_ln20_2_reg_2878 + add_ln20_5_fu_1715_p2);

assign add_ln20_7_fu_1319_p2 = (mul_ln20_9_reg_2688 + mul_ln20_8_reg_2638);

assign add_ln20_8_fu_1456_p2 = (mul_ln20_11_reg_2828 + mul_ln20_10_reg_2743);

assign add_ln20_9_fu_1460_p2 = (add_ln20_7_reg_2748 + add_ln20_8_fu_1456_p2);

assign add_ln20_fu_1310_p2 = (mul_ln20_1_reg_2673 + mul_ln20_reg_2623);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd82];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp1_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp1_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp1_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_fu_1142_p2 = (reg_1132 - B_q0);

assign grp_fu_1149_p2 = (reg_1137 - B_q0);

assign i_fu_1162_p2 = (ap_phi_mux_i_0_phi_fu_1110_p4 + 4'd1);

assign icmp_ln15_fu_1156_p2 = ((ap_phi_mux_i_0_phi_fu_1110_p4 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_1823_p2 = ((ap_phi_mux_k1_0_phi_fu_1121_p4 == 4'd8) ? 1'b1 : 1'b0);

assign k_fu_1829_p2 = (ap_phi_mux_k1_0_phi_fu_1121_p4 + 4'd1);

assign mul_ln20_10_fu_1314_p2 = ($signed(B_load_17_reg_2048) * $signed(reg_1128));

assign mul_ln20_11_fu_1392_p2 = ($signed(B_load_18_reg_2058) * $signed(reg_1128));

assign mul_ln20_12_fu_1451_p2 = ($signed(B_load_19_reg_2068) * $signed(reg_1128));

assign mul_ln20_13_fu_1564_p2 = ($signed(B_load_20_reg_2078) * $signed(reg_1128));

assign mul_ln20_14_fu_1608_p2 = ($signed(B_load_21_reg_2088) * $signed(reg_1128));

assign mul_ln20_15_fu_1676_p2 = ($signed(B_load_22_reg_2098) * $signed(reg_1128));

assign mul_ln20_16_fu_1215_p2 = ($signed(B_load_23_reg_2108) * $signed(reg_1128));

assign mul_ln20_17_fu_1265_p2 = ($signed(B_load_24_reg_2118) * $signed(reg_1128));

assign mul_ln20_18_fu_1323_p2 = ($signed(B_load_25_reg_2128) * $signed(reg_1128));

assign mul_ln20_19_fu_1397_p2 = ($signed(B_load_26_reg_2138) * $signed(reg_1128));

assign mul_ln20_1_fu_1245_p2 = ($signed(B_load_8_reg_1958) * $signed(reg_1128));

assign mul_ln20_20_fu_1465_p2 = ($signed(B_load_27_reg_2148) * $signed(reg_1128));

assign mul_ln20_21_fu_1569_p2 = ($signed(B_load_28_reg_2158) * $signed(reg_1128));

assign mul_ln20_22_fu_1617_p2 = ($signed(B_load_29_reg_2168) * $signed(reg_1128));

assign mul_ln20_23_fu_1681_p2 = ($signed(B_load_30_reg_2178) * $signed(reg_1128));

assign mul_ln20_24_fu_1220_p2 = ($signed(B_load_31_reg_2188) * $signed(reg_1128));

assign mul_ln20_25_fu_1270_p2 = ($signed(B_load_32_reg_2198) * $signed(reg_1128));

assign mul_ln20_26_fu_1332_p2 = ($signed(B_load_33_reg_2208) * $signed(reg_1128));

assign mul_ln20_27_fu_1402_p2 = ($signed(B_load_34_reg_2218) * $signed(reg_1128));

assign mul_ln20_28_fu_1479_p2 = ($signed(B_load_35_reg_2228) * $signed(reg_1128));

assign mul_ln20_29_fu_1574_p2 = ($signed(B_load_36_reg_2238) * $signed(reg_1128));

assign mul_ln20_2_fu_1295_p2 = ($signed(B_load_9_reg_1968) * $signed(reg_1128));

assign mul_ln20_30_fu_1626_p2 = ($signed(B_load_37_reg_2248) * $signed(reg_1128));

assign mul_ln20_31_fu_1686_p2 = ($signed(B_load_38_reg_2258) * $signed(reg_1128));

assign mul_ln20_32_fu_1225_p2 = ($signed(B_load_39_reg_2268) * $signed(reg_1128));

assign mul_ln20_33_fu_1275_p2 = ($signed(B_load_40_reg_2278) * $signed(reg_1128));

assign mul_ln20_34_fu_1341_p2 = ($signed(B_load_41_reg_2288) * $signed(reg_1128));

assign mul_ln20_35_fu_1407_p2 = ($signed(B_load_42_reg_2298) * $signed(reg_1128));

assign mul_ln20_36_fu_1493_p2 = ($signed(B_load_43_reg_2308) * $signed(reg_1128));

assign mul_ln20_37_fu_1579_p2 = ($signed(B_load_44_reg_2318) * $signed(reg_1128));

assign mul_ln20_38_fu_1635_p2 = ($signed(B_load_45_reg_2328) * $signed(reg_1128));

assign mul_ln20_39_fu_1691_p2 = ($signed(B_load_46_reg_2338) * $signed(reg_1128));

assign mul_ln20_3_fu_1377_p2 = ($signed(B_load_10_reg_1978) * $signed(reg_1128));

assign mul_ln20_40_fu_1230_p2 = ($signed(B_load_47_reg_2348) * $signed(reg_1128));

assign mul_ln20_41_fu_1280_p2 = ($signed(B_load_48_reg_2358) * $signed(reg_1128));

assign mul_ln20_42_fu_1350_p2 = ($signed(B_load_49_reg_2368) * $signed(reg_1128));

assign mul_ln20_43_fu_1412_p2 = ($signed(B_load_50_reg_2378) * $signed(reg_1128));

assign mul_ln20_44_fu_1507_p2 = ($signed(B_load_51_reg_2388) * $signed(reg_1128));

assign mul_ln20_45_fu_1584_p2 = ($signed(B_load_52_reg_2398) * $signed(reg_1128));

assign mul_ln20_46_fu_1644_p2 = ($signed(B_load_53_reg_2408) * $signed(reg_1128));

assign mul_ln20_47_fu_1696_p2 = ($signed(B_load_54_reg_2418) * $signed(reg_1128));

assign mul_ln20_48_fu_1235_p2 = ($signed(B_load_55_reg_2428) * $signed(reg_1128));

assign mul_ln20_49_fu_1285_p2 = ($signed(B_load_56_reg_2438) * $signed(reg_1128));

assign mul_ln20_4_fu_1427_p2 = ($signed(B_load_11_reg_1988) * $signed(reg_1128));

assign mul_ln20_50_fu_1359_p2 = ($signed(B_load_57_reg_2448) * $signed(reg_1128));

assign mul_ln20_51_fu_1417_p2 = ($signed(B_load_58_reg_2458) * $signed(reg_1128));

assign mul_ln20_52_fu_1521_p2 = ($signed(B_load_59_reg_2468) * $signed(reg_1128));

assign mul_ln20_53_fu_1589_p2 = ($signed(B_load_60_reg_2478) * $signed(reg_1128));

assign mul_ln20_54_fu_1653_p2 = ($signed(B_load_61_reg_2488) * $signed(reg_1128));

assign mul_ln20_55_fu_1701_p2 = ($signed(B_load_62_reg_2498) * $signed(reg_1128));

assign mul_ln20_56_fu_1240_p2 = ($signed(B_load_63_reg_2508) * $signed(reg_1128));

assign mul_ln20_57_fu_1290_p2 = ($signed(B_load_64_reg_2518) * $signed(reg_1128));

assign mul_ln20_58_fu_1368_p2 = ($signed(B_load_65_reg_2528) * $signed(reg_1128));

assign mul_ln20_59_fu_1422_p2 = ($signed(B_load_66_reg_2538) * $signed(reg_1128));

assign mul_ln20_5_fu_1549_p2 = ($signed(B_load_12_reg_1998) * $signed(reg_1128));

assign mul_ln20_60_fu_1535_p2 = ($signed(B_load_67_reg_2548) * $signed(reg_1128));

assign mul_ln20_61_fu_1594_p2 = ($signed(B_load_68_reg_2558) * $signed(reg_1128));

assign mul_ln20_62_fu_1662_p2 = ($signed(B_load_69_reg_2568) * $signed(reg_1128));

assign mul_ln20_63_fu_1706_p2 = ($signed(B_load_70_reg_2578) * $signed(reg_1128));

assign mul_ln20_6_fu_1599_p2 = ($signed(B_load_13_reg_2008) * $signed(reg_1128));

assign mul_ln20_7_fu_1671_p2 = ($signed(B_load_14_reg_2018) * $signed(reg_1128));

assign mul_ln20_8_fu_1210_p2 = ($signed(B_load_15_reg_2028) * $signed(reg_1128));

assign mul_ln20_9_fu_1260_p2 = ($signed(B_load_16_reg_2038) * $signed(reg_1128));

assign mul_ln20_fu_1195_p2 = ($signed(B_load_reg_1948) * $signed(reg_1128));

assign or_ln20_1_fu_1200_p2 = (shl_ln_reg_2592 | 6'd2);

assign or_ln20_2_fu_1250_p2 = (shl_ln_reg_2592 | 6'd3);

assign or_ln20_3_fu_1300_p2 = (shl_ln_reg_2592 | 6'd4);

assign or_ln20_4_fu_1382_p2 = (shl_ln_reg_2592 | 6'd5);

assign or_ln20_5_fu_1432_p2 = (shl_ln_reg_2592 | 6'd6);

assign or_ln20_6_fu_1554_p2 = (shl_ln_reg_2592 | 6'd7);

assign or_ln20_fu_1185_p2 = (shl_ln_reg_2592 | 6'd1);

assign or_ln31_1_fu_1871_p2 = (shl_ln1_reg_3172 | 6'd2);

assign or_ln31_2_fu_1881_p2 = (shl_ln1_reg_3172 | 6'd3);

assign or_ln31_3_fu_1891_p2 = (shl_ln1_reg_3172 | 6'd4);

assign or_ln31_4_fu_1901_p2 = (shl_ln1_reg_3172 | 6'd5);

assign or_ln31_5_fu_1911_p2 = (shl_ln1_reg_3172 | 6'd6);

assign or_ln31_6_fu_1921_p2 = (shl_ln1_reg_3172 | 6'd7);

assign or_ln31_fu_1853_p2 = (shl_ln1_fu_1839_p3 | 6'd1);

assign shl_ln1_fu_1839_p3 = {{trunc_ln31_fu_1835_p1}, {3'd0}};

assign shl_ln_fu_1172_p3 = {{trunc_ln20_fu_1168_p1}, {3'd0}};

assign sub_ln31_5_fu_1931_p2 = (empty_13_reg_3267 - B_q0);

assign sub_ln31_7_fu_1937_p2 = (empty_15_reg_3299 - B_q0);

assign sub_ln31_fu_1864_p2 = (tmp_q0 - B_q0);

assign trunc_ln20_fu_1168_p1 = ap_phi_mux_i_0_phi_fu_1110_p4[2:0];

assign trunc_ln31_fu_1835_p1 = ap_phi_mux_k1_0_phi_fu_1121_p4[2:0];

assign zext_ln20_1_fu_1190_p1 = or_ln20_fu_1185_p2;

assign zext_ln20_2_fu_1205_p1 = or_ln20_1_fu_1200_p2;

assign zext_ln20_3_fu_1255_p1 = or_ln20_2_fu_1250_p2;

assign zext_ln20_4_fu_1305_p1 = or_ln20_3_fu_1300_p2;

assign zext_ln20_5_fu_1387_p1 = or_ln20_4_fu_1382_p2;

assign zext_ln20_6_fu_1437_p1 = or_ln20_5_fu_1432_p2;

assign zext_ln20_7_fu_1559_p1 = or_ln20_6_fu_1554_p2;

assign zext_ln20_fu_1180_p1 = shl_ln_fu_1172_p3;

assign zext_ln31_1_fu_1859_p1 = or_ln31_fu_1853_p2;

assign zext_ln31_2_fu_1876_p1 = or_ln31_1_fu_1871_p2;

assign zext_ln31_3_fu_1886_p1 = or_ln31_2_fu_1881_p2;

assign zext_ln31_4_fu_1896_p1 = or_ln31_3_fu_1891_p2;

assign zext_ln31_5_fu_1906_p1 = or_ln31_4_fu_1901_p2;

assign zext_ln31_6_fu_1916_p1 = or_ln31_5_fu_1911_p2;

assign zext_ln31_7_fu_1926_p1 = or_ln31_6_fu_1921_p2;

assign zext_ln31_fu_1847_p1 = shl_ln1_fu_1839_p3;

always @ (posedge ap_clk) begin
    shl_ln_reg_2592[2:0] <= 3'b000;
    zext_ln20_reg_2603[2:0] <= 3'b000;
    zext_ln20_reg_2603[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_2603_pp0_iter1_reg[2:0] <= 3'b000;
    zext_ln20_reg_2603_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_1_reg_2613[2:0] <= 3'b001;
    zext_ln20_1_reg_2613[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_1_reg_2613_pp0_iter1_reg[2:0] <= 3'b001;
    zext_ln20_1_reg_2613_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_2_reg_2628[2:0] <= 3'b010;
    zext_ln20_2_reg_2628[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_2_reg_2628_pp0_iter1_reg[2:0] <= 3'b010;
    zext_ln20_2_reg_2628_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_3_reg_2678[2:0] <= 3'b011;
    zext_ln20_3_reg_2678[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_3_reg_2678_pp0_iter1_reg[2:0] <= 3'b011;
    zext_ln20_3_reg_2678_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_4_reg_2728[2:0] <= 3'b100;
    zext_ln20_4_reg_2728[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_4_reg_2728_pp0_iter1_reg[2:0] <= 3'b100;
    zext_ln20_4_reg_2728_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_5_reg_2818[2:0] <= 3'b101;
    zext_ln20_5_reg_2818[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_6_reg_2868[2:0] <= 3'b110;
    zext_ln20_6_reg_2868[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_7_reg_2958[2:0] <= 3'b111;
    zext_ln20_7_reg_2958[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    shl_ln1_reg_3172[2:0] <= 3'b000;
    zext_ln31_reg_3182[2:0] <= 3'b000;
    zext_ln31_reg_3182[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_1_reg_3197[2:0] <= 3'b001;
    zext_ln31_1_reg_3197[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_2_reg_3213[2:0] <= 3'b010;
    zext_ln31_2_reg_3213[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_3_reg_3224[2:0] <= 3'b011;
    zext_ln31_3_reg_3224[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_4_reg_3240[2:0] <= 3'b100;
    zext_ln31_4_reg_3240[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_5_reg_3251[2:0] <= 3'b101;
    zext_ln31_5_reg_3251[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_6_reg_3272[2:0] <= 3'b110;
    zext_ln31_6_reg_3272[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_7_reg_3283[2:0] <= 3'b111;
    zext_ln31_7_reg_3283[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //calc
