`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Oct  3 2022 12:17:09 CEST (Oct  3 2022 10:17:09 UTC)

module fir_Add_3Ux1U_4U_4(in2, in1, out1);
  input [2:0] in2;
  input in1;
  output [3:0] out1;
  wire [2:0] in2;
  wire in1;
  wire [3:0] out1;
  wire inc_add_23_2_1_n_0, inc_add_23_2_1_n_2;
  MOAI22D0BWP inc_add_23_2_1_g30(.A1 (in2[2]), .A2
       (inc_add_23_2_1_n_2), .B1 (in2[2]), .B2 (inc_add_23_2_1_n_2),
       .ZN (out1[2]));
  INR2XD0BWP inc_add_23_2_1_g31(.A1 (in2[2]), .B1 (inc_add_23_2_1_n_2),
       .ZN (out1[3]));
  MOAI22D0BWP inc_add_23_2_1_g32(.A1 (in2[1]), .A2
       (inc_add_23_2_1_n_0), .B1 (in2[1]), .B2 (inc_add_23_2_1_n_0),
       .ZN (out1[1]));
  IND2D1BWP inc_add_23_2_1_g33(.A1 (inc_add_23_2_1_n_0), .B1 (in2[1]),
       .ZN (inc_add_23_2_1_n_2));
  XOR2D1BWP inc_add_23_2_1_g34(.A1 (in2[0]), .A2 (in1), .Z (out1[0]));
  CKND2D1BWP inc_add_23_2_1_g35(.A1 (in2[0]), .A2 (in1), .ZN
       (inc_add_23_2_1_n_0));
endmodule



