{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683285628233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683285628233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 16:50:28 2023 " "Processing started: Fri May 05 16:50:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683285628233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683285628233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683285628233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683285628630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683285628630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_tb-bhv " "Found design unit 1: CPU_tb-bhv" {  } { { "CPU_tb.vhd" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/CPU_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635652 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.vhd" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/CPU_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683285635652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhdl 65 32 " "Found 65 design units, including 32 entities, in source file components.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Components " "Found design unit 1: Components" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reverse_decoder_3to8-dec " "Found design unit 2: reverse_decoder_3to8-dec" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 418 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 custom_encoder-enc " "Found design unit 3: custom_encoder-enc" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 439 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 subtractor-sub " "Found design unit 4: subtractor-sub" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 470 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 T_reg-bhv " "Found design unit 5: T_reg-bhv" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 505 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 extender_nine-major_extending " "Found design unit 6: extender_nine-major_extending" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 530 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Lshifter6-multiply_by_two " "Found design unit 7: Lshifter6-multiply_by_two" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Lshifter9-multiply_by_two " "Found design unit 8: Lshifter9-multiply_by_two" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 bbD1-blackboxed " "Found design unit 9: bbD1-blackboxed" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 605 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 bbD2-blackboxed2 " "Found design unit 10: bbD2-blackboxed2" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 647 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 bb_cwr_zwr-blackboxed3 " "Found design unit 11: bb_cwr_zwr-blackboxed3" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 688 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 bb_branching-blackboxed4 " "Found design unit 12: bb_branching-blackboxed4" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 748 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 pc_mux-blackboxed5 " "Found design unit 13: pc_mux-blackboxed5" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 784 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ALU_unit_cell-unit " "Found design unit 14: ALU_unit_cell-unit" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 819 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ALU-addnand " "Found design unit 15: ALU-addnand" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 854 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ADDER_unit_cell-unit " "Found design unit 16: ADDER_unit_cell-unit" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 890 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ADDER-add " "Found design unit 17: ADDER-add" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 931 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 alpha-update " "Found design unit 18: alpha-update" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 973 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 CZreg-bhv " "Found design unit 19: CZreg-bhv" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1003 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 mux_2_1-Structer " "Found design unit 20: mux_2_1-Structer" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1042 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 mux_4_1-Structer4 " "Found design unit 21: mux_4_1-Structer4" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1073 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 mux51-Structer5 " "Found design unit 22: mux51-Structer5" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 Memory_Code-memorykakaam " "Found design unit 23: Memory_Code-memorykakaam" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 Memory_Data-memorykakaam " "Found design unit 24: Memory_Data-memorykakaam" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 IF2IDreg-bhv1 " "Found design unit 25: IF2IDreg-bhv1" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1206 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 branch_predictor-predict " "Found design unit 26: branch_predictor-predict" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1258 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 controller-dictator " "Found design unit 27: controller-dictator" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 prog_reg-pr " "Found design unit 28: prog_reg-pr" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1471 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 signed_extender-ext " "Found design unit 29: signed_extender-ext" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1566 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 EX2MAreg-bhv4 " "Found design unit 30: EX2MAreg-bhv4" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 ID2ORreg-bhv2 " "Found design unit 31: ID2ORreg-bhv2" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1715 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 MA2WBreg-bhv5 " "Found design unit 32: MA2WBreg-bhv5" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1820 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "33 OR2EXreg-bhv3 " "Found design unit 33: OR2EXreg-bhv3" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1913 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_decoder_3to8 " "Found entity 1: reverse_decoder_3to8" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "2 custom_encoder " "Found entity 2: custom_encoder" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor " "Found entity 3: subtractor" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "4 T_reg " "Found entity 4: T_reg" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "5 extender_nine " "Found entity 5: extender_nine" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lshifter6 " "Found entity 6: Lshifter6" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lshifter9 " "Found entity 7: Lshifter9" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "8 bbD1 " "Found entity 8: bbD1" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "9 bbD2 " "Found entity 9: bbD2" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "10 bb_cwr_zwr " "Found entity 10: bb_cwr_zwr" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "11 bb_branching " "Found entity 11: bb_branching" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "12 pc_mux " "Found entity 12: pc_mux" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "13 ALU_unit_cell " "Found entity 13: ALU_unit_cell" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "14 ALU " "Found entity 14: ALU" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 845 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "15 ADDER_unit_cell " "Found entity 15: ADDER_unit_cell" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "16 ADDER " "Found entity 16: ADDER" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "17 alpha " "Found entity 17: alpha" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "18 CZreg " "Found entity 18: CZreg" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "19 mux_2_1 " "Found entity 19: mux_2_1" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "20 mux_4_1 " "Found entity 20: mux_4_1" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1067 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "21 mux51 " "Found entity 21: mux51" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "22 Memory_Code " "Found entity 22: Memory_Code" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "23 Memory_Data " "Found entity 23: Memory_Data" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "24 IF2IDreg " "Found entity 24: IF2IDreg" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "25 branch_predictor " "Found entity 25: branch_predictor" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "26 controller " "Found entity 26: controller" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "27 prog_reg " "Found entity 27: prog_reg" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "28 signed_extender " "Found entity 28: signed_extender" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "29 EX2MAreg " "Found entity 29: EX2MAreg" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "30 ID2ORreg " "Found entity 30: ID2ORreg" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "31 MA2WBreg " "Found entity 31: MA2WBreg" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""} { "Info" "ISGN_ENTITY_NAME" "32 OR2EXreg " "Found entity 32: OR2EXreg" {  } { { "Components.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl" 1872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683285635657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683285635660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-trivial " "Found design unit 1: DataPath-trivial" {  } { { "DataPath.vhd" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/DataPath.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635662 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/DataPath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683285635662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683285635662 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "PC_MUX component DataPath.vhd(149) " "VHDL error at DataPath.vhd(149): type of identifier \"PC_MUX\" does not agree with its usage as \"component\" type" {  } { { "DataPath.vhd" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/DataPath.vhd" 149 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1683285635668 ""}
{ "Error" "EVRFX_VHDL_NOT_A_COMPONENT" "PC_MUX DataPath.vhd(149) " "VHDL Component Configuration or Component Instantiation Statement error at DataPath.vhd(149): component \"PC_MUX\" is used but not declared" {  } { { "DataPath.vhd" "" { Text "E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/DataPath.vhd" 149 0 0 } }  } 0 10467 "VHDL Component Configuration or Component Instantiation Statement error at %2!s!: component \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1683285635668 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683285635813 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 05 16:50:35 2023 " "Processing ended: Fri May 05 16:50:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683285635813 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683285635813 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683285635813 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683285635813 ""}
