<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH net-next-2.6 ] can: EG20T PCH: add  prefix to macro
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2010-November/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%20%5D%20can%3A%20EG20T%20PCH%3A%20add%20%20prefix%20to%20macro&In-Reply-To=%3C4CE39C7C.9040006%40pengutronix.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004969.html">
   <LINK REL="Next"  HREF="004971.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH net-next-2.6 ] can: EG20T PCH: add  prefix to macro</H1>
    <B>Marc Kleine-Budde</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%20%5D%20can%3A%20EG20T%20PCH%3A%20add%20%20prefix%20to%20macro&In-Reply-To=%3C4CE39C7C.9040006%40pengutronix.de%3E"
       TITLE="[PATCH net-next-2.6 ] can: EG20T PCH: add  prefix to macro">mkl at pengutronix.de
       </A><BR>
    <I>Wed Nov 17 10:12:28 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="004969.html">[PATCH net-next-2.6 ] can: EG20T PCH: add  prefix to macro
</A></li>
        <LI>Next message: <A HREF="004971.html">[PATCH net-next-2.6 v2] can: EG20T PCH: add  prefix to macro
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4970">[ date ]</a>
              <a href="thread.html#4970">[ thread ]</a>
              <a href="subject.html#4970">[ subject ]</a>
              <a href="author.html#4970">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On 11/17/2010 06:13 AM, Tomoya MORINAGA wrote:
&gt;<i> For easy to readable/identifiable, add prefix &quot;PCH_&quot; to all of #define macros.
</I>&gt;<i> 
</I>&gt;<i> Signed-off-by: Tomoya MORINAGA &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">tomoya-linux at dsn.okisemi.com</A>&gt;
</I>
You broke the indention in some lines, fix it and add my:
Acked-by: Marc Kleine-Budde &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">mkl at pengutronix.de</A>&gt;

cheers, Marc

&gt;<i> ---
</I>&gt;<i>  drivers/net/can/pch_can.c |  392 ++++++++++++++++++++++-----------------------
</I>&gt;<i>  1 files changed, 190 insertions(+), 202 deletions(-)
</I>&gt;<i> 
</I>&gt;<i> diff --git a/drivers/net/can/pch_can.c b/drivers/net/can/pch_can.c
</I>&gt;<i> index 6727182..b4bb775 100644
</I>&gt;<i> --- a/drivers/net/can/pch_can.c
</I>&gt;<i> +++ b/drivers/net/can/pch_can.c
</I>&gt;<i> @@ -32,49 +32,48 @@
</I>&gt;<i>  #include &lt;linux/can/dev.h&gt;
</I>&gt;<i>  #include &lt;linux/can/error.h&gt;
</I>&gt;<i>  
</I>&gt;<i> -#define MAX_MSG_OBJ		32
</I>&gt;<i> -#define MSG_OBJ_RX		0 /* The receive message object flag. */
</I>&gt;<i> -#define MSG_OBJ_TX		1 /* The transmit message object flag. */
</I>&gt;<i> -
</I>&gt;<i> -#define ENABLE			1 /* The enable flag */
</I>&gt;<i> -#define DISABLE			0 /* The disable flag */
</I>&gt;<i> -#define CAN_CTRL_INIT		0x0001 /* The INIT bit of CANCONT register. */
</I>&gt;<i> -#define CAN_CTRL_IE		0x0002 /* The IE bit of CAN control register */
</I>&gt;<i> -#define CAN_CTRL_IE_SIE_EIE	0x000e
</I>&gt;<i> -#define CAN_CTRL_CCE		0x0040
</I>&gt;<i> -#define CAN_CTRL_OPT		0x0080 /* The OPT bit of CANCONT register. */
</I>&gt;<i> -#define CAN_OPT_SILENT		0x0008 /* The Silent bit of CANOPT reg. */
</I>&gt;<i> -#define CAN_OPT_LBACK		0x0010 /* The LoopBack bit of CANOPT reg. */
</I>&gt;<i> -#define CAN_CMASK_RX_TX_SET	0x00f3
</I>&gt;<i> -#define CAN_CMASK_RX_TX_GET	0x0073
</I>&gt;<i> -#define CAN_CMASK_ALL		0xff
</I>&gt;<i> -#define CAN_CMASK_RDWR		0x80
</I>&gt;<i> -#define CAN_CMASK_ARB		0x20
</I>&gt;<i> -#define CAN_CMASK_CTRL		0x10
</I>&gt;<i> -#define CAN_CMASK_MASK		0x40
</I>&gt;<i> -#define CAN_CMASK_NEWDAT	0x04
</I>&gt;<i> -#define CAN_CMASK_CLRINTPND	0x08
</I>&gt;<i> -
</I>&gt;<i> -#define CAN_IF_MCONT_NEWDAT	0x8000
</I>&gt;<i> -#define CAN_IF_MCONT_INTPND	0x2000
</I>&gt;<i> -#define CAN_IF_MCONT_UMASK	0x1000
</I>&gt;<i> -#define CAN_IF_MCONT_TXIE	0x0800
</I>&gt;<i> -#define CAN_IF_MCONT_RXIE	0x0400
</I>&gt;<i> -#define CAN_IF_MCONT_RMTEN	0x0200
</I>&gt;<i> -#define CAN_IF_MCONT_TXRQXT	0x0100
</I>&gt;<i> -#define CAN_IF_MCONT_EOB	0x0080
</I>&gt;<i> -#define CAN_IF_MCONT_DLC	0x000f
</I>&gt;<i> -#define CAN_IF_MCONT_MSGLOST	0x4000
</I>&gt;<i> -#define CAN_MASK2_MDIR_MXTD	0xc000
</I>&gt;<i> -#define CAN_ID2_DIR		0x2000
</I>&gt;<i> -#define CAN_ID_MSGVAL		0x8000
</I>&gt;<i> -
</I>&gt;<i> -#define CAN_STATUS_INT		0x8000
</I>&gt;<i> -#define CAN_IF_CREQ_BUSY	0x8000
</I>&gt;<i> -#define CAN_ID2_XTD		0x4000
</I>&gt;<i> -
</I>&gt;<i> -#define CAN_REC			0x00007f00
</I>&gt;<i> -#define CAN_TEC			0x000000ff
</I>&gt;<i> +#define PCH_MAX_MSG_OBJ		32
</I>&gt;<i> +#define PCH_MSG_OBJ_RX		0 /* The receive message object flag. */
</I>&gt;<i> +#define PCH_MSG_OBJ_TX		1 /* The transmit message object flag. */
</I>&gt;<i> +
</I>&gt;<i> +#define PCH_ENABLE			1 /* The enable flag */
</I>&gt;<i> +#define PCH_DISABLE			0 /* The disable flag */
</I>
^^^ here

&gt;<i> +#define PCH_CTRL_INIT		0x0001 /* The INIT bit of CANCONT register. */
</I>&gt;<i> +#define PCH_CTRL_IE		0x0002 /* The IE bit of CAN control register */
</I>&gt;<i> +#define PCH_CTRL_IE_SIE_EIE	0x000e
</I>&gt;<i> +#define PCH_CTRL_CCE		0x0040
</I>&gt;<i> +#define PCH_CTRL_OPT		0x0080 /* The OPT bit of CANCONT register. */
</I>&gt;<i> +#define PCH_OPT_SILENT		0x0008 /* The Silent bit of CANOPT reg. */
</I>&gt;<i> +#define PCH_OPT_LBACK		0x0010 /* The LoopBack bit of CANOPT reg. */
</I>&gt;<i> +#define PCH_CMASK_RX_TX_SET	0x00f3
</I>&gt;<i> +#define PCH_CMASK_RX_TX_GET	0x0073
</I>&gt;<i> +#define PCH_CMASK_ALL		0xff
</I>&gt;<i> +#define PCH_CMASK_RDWR		0x80
</I>&gt;<i> +#define PCH_CMASK_ARB		0x20
</I>&gt;<i> +#define PCH_CMASK_CTRL		0x10
</I>&gt;<i> +#define PCH_CMASK_MASK		0x40
</I>&gt;<i> +#define PCH_CMASK_NEWDAT	0x04
</I>&gt;<i> +#define PCH_CMASK_CLRINTPND	0x08
</I>&gt;<i> +#define PCH_IF_MCONT_NEWDAT	0x8000
</I>&gt;<i> +#define PCH_IF_MCONT_INTPND	0x2000
</I>&gt;<i> +#define PCH_IF_MCONT_UMASK	0x1000
</I>&gt;<i> +#define PCH_IF_MCONT_TXIE	0x0800
</I>&gt;<i> +#define PCH_IF_MCONT_RXIE	0x0400
</I>&gt;<i> +#define PCH_IF_MCONT_RMTEN	0x0200
</I>&gt;<i> +#define PCH_IF_MCONT_TXRQXT	0x0100
</I>&gt;<i> +#define PCH_IF_MCONT_EOB	0x0080
</I>&gt;<i> +#define PCH_IF_MCONT_DLC	0x000f
</I>&gt;<i> +#define PCH_IF_MCONT_MSGLOST	0x4000
</I>&gt;<i> +#define PCH_MASK2_MDIR_MXTD	0xc000
</I>&gt;<i> +#define PCH_ID2_DIR		0x2000
</I>&gt;<i> +#define PCH_ID2_XTD		0x4000
</I>&gt;<i> +#define PCH_ID_MSGVAL		0x8000
</I>&gt;<i> +#define PCH_IF_CREQ_BUSY	0x8000
</I>&gt;<i> +
</I>&gt;<i> +#define PCH_STATUS_INT		0x8000
</I>&gt;<i> +#define PCH_REC			0x00007f00
</I>&gt;<i> +#define PCH_TEC			0x000000ff
</I>&gt;<i> +
</I>&gt;<i>  
</I>&gt;<i>  #define PCH_RX_OK		0x00000010
</I>&gt;<i>  #define PCH_TX_OK		0x00000008
</I>&gt;<i> @@ -93,26 +92,15 @@
</I>&gt;<i>  #define PCH_CRC_ERR		(PCH_LEC1 | PCH_LEC2)
</I>&gt;<i>  
</I>&gt;<i>  /* bit position of certain controller bits. */
</I>&gt;<i> -#define BIT_BITT_BRP		0
</I>&gt;<i> -#define BIT_BITT_SJW		6
</I>&gt;<i> -#define BIT_BITT_TSEG1		8
</I>&gt;<i> -#define BIT_BITT_TSEG2		12
</I>&gt;<i> -#define BIT_IF1_MCONT_RXIE	10
</I>&gt;<i> -#define BIT_IF2_MCONT_TXIE	11
</I>&gt;<i> -#define BIT_BRPE_BRPE		6
</I>&gt;<i> -#define BIT_ES_TXERRCNT		0
</I>&gt;<i> -#define BIT_ES_RXERRCNT		8
</I>&gt;<i> -#define MSK_BITT_BRP		0x3f
</I>&gt;<i> -#define MSK_BITT_SJW		0xc0
</I>&gt;<i> -#define MSK_BITT_TSEG1		0xf00
</I>&gt;<i> -#define MSK_BITT_TSEG2		0x7000
</I>&gt;<i> -#define MSK_BRPE_BRPE		0x3c0
</I>&gt;<i> -#define MSK_BRPE_GET		0x0f
</I>&gt;<i> -#define MSK_CTRL_IE_SIE_EIE	0x07
</I>&gt;<i> -#define MSK_MCONT_TXIE		0x08
</I>&gt;<i> -#define MSK_MCONT_RXIE		0x10
</I>&gt;<i> -#define PCH_CAN_NO_TX_BUFF	1
</I>&gt;<i> -#define COUNTER_LIMIT		10
</I>&gt;<i> +#define PCH_BIT_BRP		0
</I>&gt;<i> +#define PCH_BIT_SJW		6
</I>&gt;<i> +#define PCH_BIT_TSEG1		8
</I>&gt;<i> +#define PCH_BIT_TSEG2		12
</I>&gt;<i> +#define PCH_BIT_BRPE_BRPE		6
</I>&gt;<i> +#define PCH_MSK_BITT_BRP		0x3f
</I>&gt;<i> +#define PCH_MSK_BRPE_BRPE		0x3c0
</I>
^^^ here

&gt;<i> +#define PCH_MSK_CTRL_IE_SIE_EIE	0x07
</I>&gt;<i> +#define PCH_COUNTER_LIMIT		10
</I>&gt;<i>  
</I>&gt;<i>  #define PCH_CAN_CLK		50000000	/* 50MHz */
</I>&gt;<i>  
</I>&gt;<i> @@ -181,14 +169,14 @@ struct pch_can_priv {
</I>&gt;<i>  	struct can_priv can;
</I>&gt;<i>  	unsigned int can_num;
</I>&gt;<i>  	struct pci_dev *dev;
</I>&gt;<i> -	unsigned int tx_enable[MAX_MSG_OBJ];
</I>&gt;<i> -	unsigned int rx_enable[MAX_MSG_OBJ];
</I>&gt;<i> -	unsigned int rx_link[MAX_MSG_OBJ];
</I>&gt;<i> +	unsigned int tx_enable[PCH_MAX_MSG_OBJ];
</I>&gt;<i> +	unsigned int rx_enable[PCH_MAX_MSG_OBJ];
</I>&gt;<i> +	unsigned int rx_link[PCH_MAX_MSG_OBJ];
</I>&gt;<i>  	unsigned int int_enables;
</I>&gt;<i>  	unsigned int int_stat;
</I>&gt;<i>  	struct net_device *ndev;
</I>&gt;<i>  	spinlock_t msgif_reg_lock; /* Message Interface Registers Access Lock*/
</I>&gt;<i> -	unsigned int msg_obj[MAX_MSG_OBJ];
</I>&gt;<i> +	unsigned int msg_obj[PCH_MAX_MSG_OBJ];
</I>&gt;<i>  	struct pch_can_regs __iomem *regs;
</I>&gt;<i>  	struct napi_struct napi;
</I>&gt;<i>  	unsigned int tx_obj;	/* Point next Tx Obj index */
</I>&gt;<i> @@ -228,11 +216,11 @@ static void pch_can_set_run_mode(struct pch_can_priv *priv,
</I>&gt;<i>  {
</I>&gt;<i>  	switch (mode) {
</I>&gt;<i>  	case PCH_CAN_RUN:
</I>&gt;<i> -		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;cont, CAN_CTRL_INIT);
</I>&gt;<i> +		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;cont, PCH_CTRL_INIT);
</I>&gt;<i>  		break;
</I>&gt;<i>  
</I>&gt;<i>  	case PCH_CAN_STOP:
</I>&gt;<i> -		pch_can_bit_set(&amp;priv-&gt;regs-&gt;cont, CAN_CTRL_INIT);
</I>&gt;<i> +		pch_can_bit_set(&amp;priv-&gt;regs-&gt;cont, PCH_CTRL_INIT);
</I>&gt;<i>  		break;
</I>&gt;<i>  
</I>&gt;<i>  	default:
</I>&gt;<i> @@ -246,30 +234,30 @@ static void pch_can_set_optmode(struct pch_can_priv *priv)
</I>&gt;<i>  	u32 reg_val = ioread32(&amp;priv-&gt;regs-&gt;opt);
</I>&gt;<i>  
</I>&gt;<i>  	if (priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_LISTENONLY)
</I>&gt;<i> -		reg_val |= CAN_OPT_SILENT;
</I>&gt;<i> +		reg_val |= PCH_OPT_SILENT;
</I>&gt;<i>  
</I>&gt;<i>  	if (priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_LOOPBACK)
</I>&gt;<i> -		reg_val |= CAN_OPT_LBACK;
</I>&gt;<i> +		reg_val |= PCH_OPT_LBACK;
</I>&gt;<i>  
</I>&gt;<i> -	pch_can_bit_set(&amp;priv-&gt;regs-&gt;cont, CAN_CTRL_OPT);
</I>&gt;<i> +	pch_can_bit_set(&amp;priv-&gt;regs-&gt;cont, PCH_CTRL_OPT);
</I>&gt;<i>  	iowrite32(reg_val, &amp;priv-&gt;regs-&gt;opt);
</I>&gt;<i>  }
</I>&gt;<i>  
</I>&gt;<i>  static void pch_can_set_int_custom(struct pch_can_priv *priv)
</I>&gt;<i>  {
</I>&gt;<i>  	/* Clearing the IE, SIE and EIE bits of Can control register. */
</I>&gt;<i> -	pch_can_bit_clear(&amp;priv-&gt;regs-&gt;cont, CAN_CTRL_IE_SIE_EIE);
</I>&gt;<i> +	pch_can_bit_clear(&amp;priv-&gt;regs-&gt;cont, PCH_CTRL_IE_SIE_EIE);
</I>&gt;<i>  
</I>&gt;<i>  	/* Appropriately setting them. */
</I>&gt;<i>  	pch_can_bit_set(&amp;priv-&gt;regs-&gt;cont,
</I>&gt;<i> -			((priv-&gt;int_enables &amp; MSK_CTRL_IE_SIE_EIE) &lt;&lt; 1));
</I>&gt;<i> +			((priv-&gt;int_enables &amp; PCH_MSK_CTRL_IE_SIE_EIE) &lt;&lt; 1));
</I>&gt;<i>  }
</I>&gt;<i>  
</I>&gt;<i>  /* This function retrieves interrupt enabled for the CAN device. */
</I>&gt;<i>  static void pch_can_get_int_enables(struct pch_can_priv *priv, u32 *enables)
</I>&gt;<i>  {
</I>&gt;<i>  	/* Obtaining the status of IE, SIE and EIE interrupt bits. */
</I>&gt;<i> -	*enables = ((ioread32(&amp;priv-&gt;regs-&gt;cont) &amp; CAN_CTRL_IE_SIE_EIE) &gt;&gt; 1);
</I>&gt;<i> +	*enables = ((ioread32(&amp;priv-&gt;regs-&gt;cont) &amp; PCH_CTRL_IE_SIE_EIE) &gt;&gt; 1);
</I>&gt;<i>  }
</I>&gt;<i>  
</I>&gt;<i>  static void pch_can_set_int_enables(struct pch_can_priv *priv,
</I>&gt;<i> @@ -277,19 +265,19 @@ static void pch_can_set_int_enables(struct pch_can_priv *priv,
</I>&gt;<i>  {
</I>&gt;<i>  	switch (interrupt_no) {
</I>&gt;<i>  	case PCH_CAN_ENABLE:
</I>&gt;<i> -		pch_can_bit_set(&amp;priv-&gt;regs-&gt;cont, CAN_CTRL_IE);
</I>&gt;<i> +		pch_can_bit_set(&amp;priv-&gt;regs-&gt;cont, PCH_CTRL_IE);
</I>&gt;<i>  		break;
</I>&gt;<i>  
</I>&gt;<i>  	case PCH_CAN_DISABLE:
</I>&gt;<i> -		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;cont, CAN_CTRL_IE);
</I>&gt;<i> +		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;cont, PCH_CTRL_IE);
</I>&gt;<i>  		break;
</I>&gt;<i>  
</I>&gt;<i>  	case PCH_CAN_ALL:
</I>&gt;<i> -		pch_can_bit_set(&amp;priv-&gt;regs-&gt;cont, CAN_CTRL_IE_SIE_EIE);
</I>&gt;<i> +		pch_can_bit_set(&amp;priv-&gt;regs-&gt;cont, PCH_CTRL_IE_SIE_EIE);
</I>&gt;<i>  		break;
</I>&gt;<i>  
</I>&gt;<i>  	case PCH_CAN_NONE:
</I>&gt;<i> -		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;cont, CAN_CTRL_IE_SIE_EIE);
</I>&gt;<i> +		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;cont, PCH_CTRL_IE_SIE_EIE);
</I>&gt;<i>  		break;
</I>&gt;<i>  
</I>&gt;<i>  	default:
</I>&gt;<i> @@ -300,12 +288,12 @@ static void pch_can_set_int_enables(struct pch_can_priv *priv,
</I>&gt;<i>  
</I>&gt;<i>  static void pch_can_check_if_busy(u32 __iomem *creq_addr, u32 num)
</I>&gt;<i>  {
</I>&gt;<i> -	u32 counter = COUNTER_LIMIT;
</I>&gt;<i> +	u32 counter = PCH_COUNTER_LIMIT;
</I>&gt;<i>  	u32 ifx_creq;
</I>&gt;<i>  
</I>&gt;<i>  	iowrite32(num, creq_addr);
</I>&gt;<i>  	while (counter) {
</I>&gt;<i> -		ifx_creq = ioread32(creq_addr) &amp; CAN_IF_CREQ_BUSY;
</I>&gt;<i> +		ifx_creq = ioread32(creq_addr) &amp; PCH_IF_CREQ_BUSY;
</I>&gt;<i>  		if (!ifx_creq)
</I>&gt;<i>  			break;
</I>&gt;<i>  		counter--;
</I>&gt;<i> @@ -322,22 +310,22 @@ static void pch_can_set_rx_enable(struct pch_can_priv *priv, u32 buff_num,
</I>&gt;<i>  
</I>&gt;<i>  	spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i>  	/* Reading the receive buffer data from RAM to Interface1 registers */
</I>&gt;<i> -	iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> +	iowrite32(PCH_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  	pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, buff_num);
</I>&gt;<i>  
</I>&gt;<i>  	/* Setting the IF1MASK1 register to access MsgVal and RxIE bits */
</I>&gt;<i> -	iowrite32(CAN_CMASK_RDWR | CAN_CMASK_ARB | CAN_CMASK_CTRL,
</I>&gt;<i> +	iowrite32(PCH_CMASK_RDWR | PCH_CMASK_ARB | PCH_CMASK_CTRL,
</I>&gt;<i>  		  &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  
</I>&gt;<i> -	if (set == ENABLE) {
</I>&gt;<i> +	if (set == PCH_ENABLE) {
</I>&gt;<i>  		/* Setting the MsgVal and RxIE bits */
</I>&gt;<i> -		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if1_mcont, CAN_IF_MCONT_RXIE);
</I>&gt;<i> -		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if1_id2, CAN_ID_MSGVAL);
</I>&gt;<i> +		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if1_mcont, PCH_IF_MCONT_RXIE);
</I>&gt;<i> +		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if1_id2, PCH_ID_MSGVAL);
</I>&gt;<i>  
</I>&gt;<i> -	} else if (set == DISABLE) {
</I>&gt;<i> +	} else if (set == PCH_DISABLE) {
</I>&gt;<i>  		/* Resetting the MsgVal and RxIE bits */
</I>&gt;<i> -		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_mcont, CAN_IF_MCONT_RXIE);
</I>&gt;<i> -		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_id2, CAN_ID_MSGVAL);
</I>&gt;<i> +		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_mcont, PCH_IF_MCONT_RXIE);
</I>&gt;<i> +		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_id2, PCH_ID_MSGVAL);
</I>&gt;<i>  	}
</I>&gt;<i>  
</I>&gt;<i>  	pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, buff_num);
</I>&gt;<i> @@ -350,8 +338,8 @@ static void pch_can_rx_enable_all(struct pch_can_priv *priv)
</I>&gt;<i>  
</I>&gt;<i>  	/* Traversing to obtain the object configured as receivers. */
</I>&gt;<i>  	for (i = 0; i &lt; PCH_OBJ_NUM; i++) {
</I>&gt;<i> -		if (priv-&gt;msg_obj[i] == MSG_OBJ_RX)
</I>&gt;<i> -			pch_can_set_rx_enable(priv, i + 1, ENABLE);
</I>&gt;<i> +		if (priv-&gt;msg_obj[i] == PCH_MSG_OBJ_RX)
</I>&gt;<i> +			pch_can_set_rx_enable(priv, i + 1, PCH_ENABLE);
</I>&gt;<i>  	}
</I>&gt;<i>  }
</I>&gt;<i>  
</I>&gt;<i> @@ -361,8 +349,8 @@ static void pch_can_rx_disable_all(struct pch_can_priv *priv)
</I>&gt;<i>  
</I>&gt;<i>  	/* Traversing to obtain the object configured as receivers. */
</I>&gt;<i>  	for (i = 0; i &lt; PCH_OBJ_NUM; i++) {
</I>&gt;<i> -		if (priv-&gt;msg_obj[i] == MSG_OBJ_RX)
</I>&gt;<i> -			pch_can_set_rx_enable(priv, i + 1, DISABLE);
</I>&gt;<i> +		if (priv-&gt;msg_obj[i] == PCH_MSG_OBJ_RX)
</I>&gt;<i> +			pch_can_set_rx_enable(priv, i + 1, PCH_DISABLE);
</I>&gt;<i>  	}
</I>&gt;<i>  }
</I>&gt;<i>  
</I>&gt;<i> @@ -373,22 +361,22 @@ static void pch_can_set_tx_enable(struct pch_can_priv *priv, u32 buff_num,
</I>&gt;<i>  
</I>&gt;<i>  	spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i>  	/* Reading the Msg buffer from Message RAM to Interface2 registers. */
</I>&gt;<i> -	iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i> +	iowrite32(PCH_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i>  	pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, buff_num);
</I>&gt;<i>  
</I>&gt;<i>  	/* Setting the IF2CMASK register for accessing the
</I>&gt;<i>  		MsgVal and TxIE bits */
</I>&gt;<i> -	iowrite32(CAN_CMASK_RDWR | CAN_CMASK_ARB | CAN_CMASK_CTRL,
</I>&gt;<i> +	iowrite32(PCH_CMASK_RDWR | PCH_CMASK_ARB | PCH_CMASK_CTRL,
</I>&gt;<i>  		 &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i>  
</I>&gt;<i> -	if (set == ENABLE) {
</I>&gt;<i> +	if (set == PCH_ENABLE) {
</I>&gt;<i>  		/* Setting the MsgVal and TxIE bits */
</I>&gt;<i> -		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_mcont, CAN_IF_MCONT_TXIE);
</I>&gt;<i> -		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_id2, CAN_ID_MSGVAL);
</I>&gt;<i> -	} else if (set == DISABLE) {
</I>&gt;<i> +		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_mcont, PCH_IF_MCONT_TXIE);
</I>&gt;<i> +		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_id2, PCH_ID_MSGVAL);
</I>&gt;<i> +	} else if (set == PCH_DISABLE) {
</I>&gt;<i>  		/* Resetting the MsgVal and TxIE bits. */
</I>&gt;<i> -		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_mcont, CAN_IF_MCONT_TXIE);
</I>&gt;<i> -		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_id2, CAN_ID_MSGVAL);
</I>&gt;<i> +		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_mcont, PCH_IF_MCONT_TXIE);
</I>&gt;<i> +		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_id2, PCH_ID_MSGVAL);
</I>&gt;<i>  	}
</I>&gt;<i>  
</I>&gt;<i>  	pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, buff_num);
</I>&gt;<i> @@ -401,8 +389,8 @@ static void pch_can_tx_enable_all(struct pch_can_priv *priv)
</I>&gt;<i>  
</I>&gt;<i>  	/* Traversing to obtain the object configured as transmit object. */
</I>&gt;<i>  	for (i = 0; i &lt; PCH_OBJ_NUM; i++) {
</I>&gt;<i> -		if (priv-&gt;msg_obj[i] == MSG_OBJ_TX)
</I>&gt;<i> -			pch_can_set_tx_enable(priv, i + 1, ENABLE);
</I>&gt;<i> +		if (priv-&gt;msg_obj[i] == PCH_MSG_OBJ_TX)
</I>&gt;<i> +			pch_can_set_tx_enable(priv, i + 1, PCH_ENABLE);
</I>&gt;<i>  	}
</I>&gt;<i>  }
</I>&gt;<i>  
</I>&gt;<i> @@ -412,8 +400,8 @@ static void pch_can_tx_disable_all(struct pch_can_priv *priv)
</I>&gt;<i>  
</I>&gt;<i>  	/* Traversing to obtain the object configured as transmit object. */
</I>&gt;<i>  	for (i = 0; i &lt; PCH_OBJ_NUM; i++) {
</I>&gt;<i> -		if (priv-&gt;msg_obj[i] == MSG_OBJ_TX)
</I>&gt;<i> -			pch_can_set_tx_enable(priv, i + 1, DISABLE);
</I>&gt;<i> +		if (priv-&gt;msg_obj[i] == PCH_MSG_OBJ_TX)
</I>&gt;<i> +			pch_can_set_tx_enable(priv, i + 1, PCH_DISABLE);
</I>&gt;<i>  	}
</I>&gt;<i>  }
</I>&gt;<i>  
</I>&gt;<i> @@ -423,15 +411,15 @@ static void pch_can_get_rx_enable(struct pch_can_priv *priv, u32 buff_num,
</I>&gt;<i>  	unsigned long flags;
</I>&gt;<i>  
</I>&gt;<i>  	spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> -	iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> +	iowrite32(PCH_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  	pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, buff_num);
</I>&gt;<i>  
</I>&gt;<i> -	if (((ioread32(&amp;priv-&gt;regs-&gt;if1_id2)) &amp; CAN_ID_MSGVAL) &amp;&amp;
</I>&gt;<i> +	if (((ioread32(&amp;priv-&gt;regs-&gt;if1_id2)) &amp; PCH_ID_MSGVAL) &amp;&amp;
</I>&gt;<i>  			((ioread32(&amp;priv-&gt;regs-&gt;if1_mcont)) &amp;
</I>&gt;<i> -			CAN_IF_MCONT_RXIE))
</I>&gt;<i> -		*enable = ENABLE;
</I>&gt;<i> +			PCH_IF_MCONT_RXIE))
</I>&gt;<i> +		*enable = PCH_ENABLE;
</I>&gt;<i>  	else
</I>&gt;<i> -		*enable = DISABLE;
</I>&gt;<i> +		*enable = PCH_DISABLE;
</I>&gt;<i>  	spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i>  }
</I>&gt;<i>  
</I>&gt;<i> @@ -441,15 +429,15 @@ static void pch_can_get_tx_enable(struct pch_can_priv *priv, u32 buff_num,
</I>&gt;<i>  	unsigned long flags;
</I>&gt;<i>  
</I>&gt;<i>  	spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> -	iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i> +	iowrite32(PCH_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i>  	pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, buff_num);
</I>&gt;<i>  
</I>&gt;<i> -	if (((ioread32(&amp;priv-&gt;regs-&gt;if2_id2)) &amp; CAN_ID_MSGVAL) &amp;&amp;
</I>&gt;<i> +	if (((ioread32(&amp;priv-&gt;regs-&gt;if2_id2)) &amp; PCH_ID_MSGVAL) &amp;&amp;
</I>&gt;<i>  			((ioread32(&amp;priv-&gt;regs-&gt;if2_mcont)) &amp;
</I>&gt;<i> -			CAN_IF_MCONT_TXIE)) {
</I>&gt;<i> -		*enable = ENABLE;
</I>&gt;<i> +			PCH_IF_MCONT_TXIE)) {
</I>&gt;<i> +		*enable = PCH_ENABLE;
</I>&gt;<i>  	} else {
</I>&gt;<i> -		*enable = DISABLE;
</I>&gt;<i> +		*enable = PCH_DISABLE;
</I>&gt;<i>  	}
</I>&gt;<i>  	spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i>  }
</I>&gt;<i> @@ -465,13 +453,13 @@ static void pch_can_set_rx_buffer_link(struct pch_can_priv *priv,
</I>&gt;<i>  	unsigned long flags;
</I>&gt;<i>  
</I>&gt;<i>  	spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> -	iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> +	iowrite32(PCH_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  	pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, buffer_num);
</I>&gt;<i> -	iowrite32(CAN_CMASK_RDWR | CAN_CMASK_CTRL, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> -	if (set == ENABLE)
</I>&gt;<i> -		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_mcont, CAN_IF_MCONT_EOB);
</I>&gt;<i> +	iowrite32(PCH_CMASK_RDWR | PCH_CMASK_CTRL, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> +	if (set == PCH_ENABLE)
</I>&gt;<i> +		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_mcont, PCH_IF_MCONT_EOB);
</I>&gt;<i>  	else
</I>&gt;<i> -		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if1_mcont, CAN_IF_MCONT_EOB);
</I>&gt;<i> +		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if1_mcont, PCH_IF_MCONT_EOB);
</I>&gt;<i>  
</I>&gt;<i>  	pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, buffer_num);
</I>&gt;<i>  	spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> @@ -483,13 +471,13 @@ static void pch_can_get_rx_buffer_link(struct pch_can_priv *priv,
</I>&gt;<i>  	unsigned long flags;
</I>&gt;<i>  
</I>&gt;<i>  	spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> -	iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> +	iowrite32(PCH_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  	pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, buffer_num);
</I>&gt;<i>  
</I>&gt;<i> -	if (ioread32(&amp;priv-&gt;regs-&gt;if1_mcont) &amp; CAN_IF_MCONT_EOB)
</I>&gt;<i> -		*link = DISABLE;
</I>&gt;<i> +	if (ioread32(&amp;priv-&gt;regs-&gt;if1_mcont) &amp; PCH_IF_MCONT_EOB)
</I>&gt;<i> +		*link = PCH_DISABLE;
</I>&gt;<i>  	else
</I>&gt;<i> -		*link = ENABLE;
</I>&gt;<i> +		*link = PCH_ENABLE;
</I>&gt;<i>  	spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i>  }
</I>&gt;<i>  
</I>&gt;<i> @@ -498,7 +486,7 @@ static void pch_can_clear_buffers(struct pch_can_priv *priv)
</I>&gt;<i>  	int i;
</I>&gt;<i>  
</I>&gt;<i>  	for (i = 0; i &lt; PCH_RX_OBJ_NUM; i++) {
</I>&gt;<i> -		iowrite32(CAN_CMASK_RX_TX_SET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> +		iowrite32(PCH_CMASK_RX_TX_SET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  		iowrite32(0xffff, &amp;priv-&gt;regs-&gt;if1_mask1);
</I>&gt;<i>  		iowrite32(0xffff, &amp;priv-&gt;regs-&gt;if1_mask2);
</I>&gt;<i>  		iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_id1);
</I>&gt;<i> @@ -508,14 +496,14 @@ static void pch_can_clear_buffers(struct pch_can_priv *priv)
</I>&gt;<i>  		iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_dataa2);
</I>&gt;<i>  		iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_datab1);
</I>&gt;<i>  		iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_datab2);
</I>&gt;<i> -		iowrite32(CAN_CMASK_RDWR | CAN_CMASK_MASK |
</I>&gt;<i> -			  CAN_CMASK_ARB | CAN_CMASK_CTRL,
</I>&gt;<i> +		iowrite32(PCH_CMASK_RDWR | PCH_CMASK_MASK |
</I>&gt;<i> +			  PCH_CMASK_ARB | PCH_CMASK_CTRL,
</I>&gt;<i>  			  &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  		pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, i+1);
</I>&gt;<i>  	}
</I>&gt;<i>  
</I>&gt;<i>  	for (i = i;  i &lt; PCH_OBJ_NUM; i++) {
</I>&gt;<i> -		iowrite32(CAN_CMASK_RX_TX_SET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i> +		iowrite32(PCH_CMASK_RX_TX_SET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i>  		iowrite32(0xffff, &amp;priv-&gt;regs-&gt;if2_mask1);
</I>&gt;<i>  		iowrite32(0xffff, &amp;priv-&gt;regs-&gt;if2_mask2);
</I>&gt;<i>  		iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_id1);
</I>&gt;<i> @@ -525,8 +513,8 @@ static void pch_can_clear_buffers(struct pch_can_priv *priv)
</I>&gt;<i>  		iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_dataa2);
</I>&gt;<i>  		iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_datab1);
</I>&gt;<i>  		iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_datab2);
</I>&gt;<i> -		iowrite32(CAN_CMASK_RDWR | CAN_CMASK_MASK |
</I>&gt;<i> -			  CAN_CMASK_ARB | CAN_CMASK_CTRL,
</I>&gt;<i> +		iowrite32(PCH_CMASK_RDWR | PCH_CMASK_MASK |
</I>&gt;<i> +			  PCH_CMASK_ARB | PCH_CMASK_CTRL,
</I>&gt;<i>  			  &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i>  		pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, i+1);
</I>&gt;<i>  	}
</I>&gt;<i> @@ -540,8 +528,8 @@ static void pch_can_config_rx_tx_buffers(struct pch_can_priv *priv)
</I>&gt;<i>  	spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i>  
</I>&gt;<i>  	for (i = 0; i &lt; PCH_OBJ_NUM; i++) {
</I>&gt;<i> -		if (priv-&gt;msg_obj[i] == MSG_OBJ_RX) {
</I>&gt;<i> -			iowrite32(CAN_CMASK_RX_TX_GET,
</I>&gt;<i> +		if (priv-&gt;msg_obj[i] == PCH_MSG_OBJ_RX) {
</I>&gt;<i> +			iowrite32(PCH_CMASK_RX_TX_GET,
</I>&gt;<i>  				&amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  			pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, i+1);
</I>&gt;<i>  
</I>&gt;<i> @@ -549,48 +537,48 @@ static void pch_can_config_rx_tx_buffers(struct pch_can_priv *priv)
</I>&gt;<i>  			iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_id2);
</I>&gt;<i>  
</I>&gt;<i>  			pch_can_bit_set(&amp;priv-&gt;regs-&gt;if1_mcont,
</I>&gt;<i> -					CAN_IF_MCONT_UMASK);
</I>&gt;<i> +					PCH_IF_MCONT_UMASK);
</I>&gt;<i>  
</I>&gt;<i>  			/* Set FIFO mode set to 0 except last Rx Obj*/
</I>&gt;<i>  			pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_mcont,
</I>&gt;<i> -					  CAN_IF_MCONT_EOB);
</I>&gt;<i> +					  PCH_IF_MCONT_EOB);
</I>&gt;<i>  			/* In case FIFO mode, Last EoB of Rx Obj must be 1 */
</I>&gt;<i>  			if (i == (PCH_RX_OBJ_NUM - 1))
</I>&gt;<i>  				pch_can_bit_set(&amp;priv-&gt;regs-&gt;if1_mcont,
</I>&gt;<i> -						  CAN_IF_MCONT_EOB);
</I>&gt;<i> +						  PCH_IF_MCONT_EOB);
</I>&gt;<i>  
</I>&gt;<i>  			iowrite32(0, &amp;priv-&gt;regs-&gt;if1_mask1);
</I>&gt;<i>  			pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_mask2,
</I>&gt;<i> -					  0x1fff | CAN_MASK2_MDIR_MXTD);
</I>&gt;<i> +					  0x1fff | PCH_MASK2_MDIR_MXTD);
</I>&gt;<i>  
</I>&gt;<i>  			/* Setting CMASK for writing */
</I>&gt;<i> -			iowrite32(CAN_CMASK_RDWR | CAN_CMASK_MASK |
</I>&gt;<i> -				  CAN_CMASK_ARB | CAN_CMASK_CTRL,
</I>&gt;<i> +			iowrite32(PCH_CMASK_RDWR | PCH_CMASK_MASK |
</I>&gt;<i> +				  PCH_CMASK_ARB | PCH_CMASK_CTRL,
</I>&gt;<i>  				  &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  
</I>&gt;<i>  			pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, i+1);
</I>&gt;<i> -		} else if (priv-&gt;msg_obj[i] == MSG_OBJ_TX) {
</I>&gt;<i> -			iowrite32(CAN_CMASK_RX_TX_GET,
</I>&gt;<i> +		} else if (priv-&gt;msg_obj[i] == PCH_MSG_OBJ_TX) {
</I>&gt;<i> +			iowrite32(PCH_CMASK_RX_TX_GET,
</I>&gt;<i>  				&amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i>  			pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, i+1);
</I>&gt;<i>  
</I>&gt;<i>  			/* Resetting DIR bit for reception */
</I>&gt;<i>  			iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_id1);
</I>&gt;<i>  			iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_id2);
</I>&gt;<i> -			pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_id2, CAN_ID2_DIR);
</I>&gt;<i> +			pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_id2, PCH_ID2_DIR);
</I>&gt;<i>  
</I>&gt;<i>  			/* Setting EOB bit for transmitter */
</I>&gt;<i> -			iowrite32(CAN_IF_MCONT_EOB, &amp;priv-&gt;regs-&gt;if2_mcont);
</I>&gt;<i> +			iowrite32(PCH_IF_MCONT_EOB, &amp;priv-&gt;regs-&gt;if2_mcont);
</I>&gt;<i>  
</I>&gt;<i>  			pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_mcont,
</I>&gt;<i> -					CAN_IF_MCONT_UMASK);
</I>&gt;<i> +					PCH_IF_MCONT_UMASK);
</I>&gt;<i>  
</I>&gt;<i>  			iowrite32(0, &amp;priv-&gt;regs-&gt;if2_mask1);
</I>&gt;<i>  			pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_mask2, 0x1fff);
</I>&gt;<i>  
</I>&gt;<i>  			/* Setting CMASK for writing */
</I>&gt;<i> -			iowrite32(CAN_CMASK_RDWR | CAN_CMASK_MASK |
</I>&gt;<i> -				  CAN_CMASK_ARB | CAN_CMASK_CTRL,
</I>&gt;<i> +			iowrite32(PCH_CMASK_RDWR | PCH_CMASK_MASK |
</I>&gt;<i> +				  PCH_CMASK_ARB | PCH_CMASK_CTRL,
</I>&gt;<i>  				  &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i>  
</I>&gt;<i>  			pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, i+1);
</I>&gt;<i> @@ -632,39 +620,39 @@ static void pch_can_release(struct pch_can_priv *priv)
</I>&gt;<i>  /* This function clears interrupt(s) from the CAN device. */
</I>&gt;<i>  static void pch_can_int_clr(struct pch_can_priv *priv, u32 mask)
</I>&gt;<i>  {
</I>&gt;<i> -	if (mask == CAN_STATUS_INT) {
</I>&gt;<i> +	if (mask == PCH_STATUS_INT) {
</I>&gt;<i>  		ioread32(&amp;priv-&gt;regs-&gt;stat);
</I>&gt;<i>  		return;
</I>&gt;<i>  	}
</I>&gt;<i>  
</I>&gt;<i>  	/* Clear interrupt for transmit object */
</I>&gt;<i> -	if (priv-&gt;msg_obj[mask - 1] == MSG_OBJ_TX) {
</I>&gt;<i> +	if (priv-&gt;msg_obj[mask - 1] == PCH_MSG_OBJ_TX) {
</I>&gt;<i>  		/* Setting CMASK for clearing interrupts for
</I>&gt;<i>  					 frame transmission. */
</I>&gt;<i> -		iowrite32(CAN_CMASK_RDWR | CAN_CMASK_CTRL | CAN_CMASK_ARB,
</I>&gt;<i> +		iowrite32(PCH_CMASK_RDWR | PCH_CMASK_CTRL | PCH_CMASK_ARB,
</I>&gt;<i>  			  &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i>  
</I>&gt;<i>  		/* Resetting the ID registers. */
</I>&gt;<i>  		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_id2,
</I>&gt;<i> -			       CAN_ID2_DIR | (0x7ff &lt;&lt; 2));
</I>&gt;<i> +			       PCH_ID2_DIR | (0x7ff &lt;&lt; 2));
</I>&gt;<i>  		iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_id1);
</I>&gt;<i>  
</I>&gt;<i>  		/* Claring NewDat, TxRqst &amp; IntPnd */
</I>&gt;<i>  		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_mcont,
</I>&gt;<i> -				  CAN_IF_MCONT_NEWDAT | CAN_IF_MCONT_INTPND |
</I>&gt;<i> -				  CAN_IF_MCONT_TXRQXT);
</I>&gt;<i> +				  PCH_IF_MCONT_NEWDAT | PCH_IF_MCONT_INTPND |
</I>&gt;<i> +				  PCH_IF_MCONT_TXRQXT);
</I>&gt;<i>  		pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, mask);
</I>&gt;<i> -	} else if (priv-&gt;msg_obj[mask - 1] == MSG_OBJ_RX) {
</I>&gt;<i> +	} else if (priv-&gt;msg_obj[mask - 1] == PCH_MSG_OBJ_RX) {
</I>&gt;<i>  		/* Setting CMASK for clearing the reception interrupts. */
</I>&gt;<i> -		iowrite32(CAN_CMASK_RDWR | CAN_CMASK_CTRL | CAN_CMASK_ARB,
</I>&gt;<i> +		iowrite32(PCH_CMASK_RDWR | PCH_CMASK_CTRL | PCH_CMASK_ARB,
</I>&gt;<i>  			  &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  
</I>&gt;<i>  		/* Clearing the Dir bit. */
</I>&gt;<i> -		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_id2, CAN_ID2_DIR);
</I>&gt;<i> +		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_id2, PCH_ID2_DIR);
</I>&gt;<i>  
</I>&gt;<i>  		/* Clearing NewDat &amp; IntPnd */
</I>&gt;<i>  		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_mcont,
</I>&gt;<i> -				  CAN_IF_MCONT_NEWDAT | CAN_IF_MCONT_INTPND);
</I>&gt;<i> +				  PCH_IF_MCONT_NEWDAT | PCH_IF_MCONT_INTPND);
</I>&gt;<i>  
</I>&gt;<i>  		pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, mask);
</I>&gt;<i>  	}
</I>&gt;<i> @@ -712,9 +700,9 @@ static void pch_can_error(struct net_device *ndev, u32 status)
</I>&gt;<i>  		priv-&gt;can.can_stats.error_warning++;
</I>&gt;<i>  		cf-&gt;can_id |= CAN_ERR_CRTL;
</I>&gt;<i>  		errc = ioread32(&amp;priv-&gt;regs-&gt;errc);
</I>&gt;<i> -		if (((errc &amp; CAN_REC) &gt;&gt; 8) &gt; 96)
</I>&gt;<i> +		if (((errc &amp; PCH_REC) &gt;&gt; 8) &gt; 96)
</I>&gt;<i>  			cf-&gt;data[1] |= CAN_ERR_CRTL_RX_WARNING;
</I>&gt;<i> -		if ((errc &amp; CAN_TEC) &gt; 96)
</I>&gt;<i> +		if ((errc &amp; PCH_TEC) &gt; 96)
</I>&gt;<i>  			cf-&gt;data[1] |= CAN_ERR_CRTL_TX_WARNING;
</I>&gt;<i>  		dev_warn(&amp;ndev-&gt;dev,
</I>&gt;<i>  			&quot;%s -&gt; Error Counter is more than 96.\n&quot;, __func__);
</I>&gt;<i> @@ -725,9 +713,9 @@ static void pch_can_error(struct net_device *ndev, u32 status)
</I>&gt;<i>  		state = CAN_STATE_ERROR_PASSIVE;
</I>&gt;<i>  		cf-&gt;can_id |= CAN_ERR_CRTL;
</I>&gt;<i>  		errc = ioread32(&amp;priv-&gt;regs-&gt;errc);
</I>&gt;<i> -		if (((errc &amp; CAN_REC) &gt;&gt; 8) &gt; 127)
</I>&gt;<i> +		if (((errc &amp; PCH_REC) &gt;&gt; 8) &gt; 127)
</I>&gt;<i>  			cf-&gt;data[1] |= CAN_ERR_CRTL_RX_PASSIVE;
</I>&gt;<i> -		if ((errc &amp; CAN_TEC) &gt; 127)
</I>&gt;<i> +		if ((errc &amp; PCH_TEC) &gt; 127)
</I>&gt;<i>  			cf-&gt;data[1] |= CAN_ERR_CRTL_TX_PASSIVE;
</I>&gt;<i>  		dev_err(&amp;ndev-&gt;dev,
</I>&gt;<i>  			&quot;%s -&gt; CAN controller is ERROR PASSIVE .\n&quot;, __func__);
</I>&gt;<i> @@ -795,20 +783,20 @@ static int pch_can_rx_normal(struct net_device *ndev, u32 int_stat)
</I>&gt;<i>  	struct net_device_stats *stats = &amp;(priv-&gt;ndev-&gt;stats);
</I>&gt;<i>  
</I>&gt;<i>  	/* Reading the messsage object from the Message RAM */
</I>&gt;<i> -	iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> +	iowrite32(PCH_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  	pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, int_stat);
</I>&gt;<i>  
</I>&gt;<i>  	/* Reading the MCONT register. */
</I>&gt;<i>  	reg = ioread32(&amp;priv-&gt;regs-&gt;if1_mcont);
</I>&gt;<i>  	reg &amp;= 0xffff;
</I>&gt;<i>  
</I>&gt;<i> -	for (k = int_stat; !(reg &amp; CAN_IF_MCONT_EOB); k++) {
</I>&gt;<i> +	for (k = int_stat; !(reg &amp; PCH_IF_MCONT_EOB); k++) {
</I>&gt;<i>  		/* If MsgLost bit set. */
</I>&gt;<i> -		if (reg &amp; CAN_IF_MCONT_MSGLOST) {
</I>&gt;<i> +		if (reg &amp; PCH_IF_MCONT_MSGLOST) {
</I>&gt;<i>  			dev_err(&amp;priv-&gt;ndev-&gt;dev, &quot;Msg Obj is overwritten.\n&quot;);
</I>&gt;<i>  			pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_mcont,
</I>&gt;<i> -					  CAN_IF_MCONT_MSGLOST);
</I>&gt;<i> -			iowrite32(CAN_CMASK_RDWR | CAN_CMASK_CTRL,
</I>&gt;<i> +					  PCH_IF_MCONT_MSGLOST);
</I>&gt;<i> +			iowrite32(PCH_CMASK_RDWR | PCH_CMASK_CTRL,
</I>&gt;<i>  				  &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  			pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, k);
</I>&gt;<i>  
</I>&gt;<i> @@ -828,7 +816,7 @@ static int pch_can_rx_normal(struct net_device *ndev, u32 int_stat)
</I>&gt;<i>  			rcv_pkts++;
</I>&gt;<i>  			goto RX_NEXT;
</I>&gt;<i>  		}
</I>&gt;<i> -		if (!(reg &amp; CAN_IF_MCONT_NEWDAT))
</I>&gt;<i> +		if (!(reg &amp; PCH_IF_MCONT_NEWDAT))
</I>&gt;<i>  			goto RX_NEXT;
</I>&gt;<i>  
</I>&gt;<i>  		skb = alloc_can_skb(priv-&gt;ndev, &amp;cf);
</I>&gt;<i> @@ -836,7 +824,7 @@ static int pch_can_rx_normal(struct net_device *ndev, u32 int_stat)
</I>&gt;<i>  			return -ENOMEM;
</I>&gt;<i>  
</I>&gt;<i>  		/* Get Received data */
</I>&gt;<i> -		ide = ((ioread32(&amp;priv-&gt;regs-&gt;if1_id2)) &amp; CAN_ID2_XTD) &gt;&gt; 14;
</I>&gt;<i> +		ide = ((ioread32(&amp;priv-&gt;regs-&gt;if1_id2)) &amp; PCH_ID2_XTD) &gt;&gt; 14;
</I>&gt;<i>  		if (ide) {
</I>&gt;<i>  			id = (ioread32(&amp;priv-&gt;regs-&gt;if1_id1) &amp; 0xffff);
</I>&gt;<i>  			id |= (((ioread32(&amp;priv-&gt;regs-&gt;if1_id2)) &amp;
</I>&gt;<i> @@ -848,7 +836,7 @@ static int pch_can_rx_normal(struct net_device *ndev, u32 int_stat)
</I>&gt;<i>  			cf-&gt;can_id = (id &amp; CAN_SFF_MASK);
</I>&gt;<i>  		}
</I>&gt;<i>  
</I>&gt;<i> -		rtr = (ioread32(&amp;priv-&gt;regs-&gt;if1_id2) &amp;  CAN_ID2_DIR);
</I>&gt;<i> +		rtr = (ioread32(&amp;priv-&gt;regs-&gt;if1_id2) &amp;  PCH_ID2_DIR);
</I>&gt;<i>  		if (rtr) {
</I>&gt;<i>  			cf-&gt;can_dlc = 0;
</I>&gt;<i>  			cf-&gt;can_id |= CAN_RTR_FLAG;
</I>&gt;<i> @@ -871,15 +859,15 @@ static int pch_can_rx_normal(struct net_device *ndev, u32 int_stat)
</I>&gt;<i>  		stats-&gt;rx_bytes += cf-&gt;can_dlc;
</I>&gt;<i>  
</I>&gt;<i>  		if (k &lt; PCH_FIFO_THRESH) {
</I>&gt;<i> -			iowrite32(CAN_CMASK_RDWR | CAN_CMASK_CTRL |
</I>&gt;<i> -				  CAN_CMASK_ARB, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> +			iowrite32(PCH_CMASK_RDWR | PCH_CMASK_CTRL |
</I>&gt;<i> +				  PCH_CMASK_ARB, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  
</I>&gt;<i>  			/* Clearing the Dir bit. */
</I>&gt;<i> -			pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_id2, CAN_ID2_DIR);
</I>&gt;<i> +			pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_id2, PCH_ID2_DIR);
</I>&gt;<i>  
</I>&gt;<i>  			/* Clearing NewDat &amp; IntPnd */
</I>&gt;<i>  			pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_mcont,
</I>&gt;<i> -					  CAN_IF_MCONT_INTPND);
</I>&gt;<i> +					  PCH_IF_MCONT_INTPND);
</I>&gt;<i>  			pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, k);
</I>&gt;<i>  		} else if (k &gt; PCH_FIFO_THRESH) {
</I>&gt;<i>  			pch_can_int_clr(priv, k);
</I>&gt;<i> @@ -890,7 +878,7 @@ static int pch_can_rx_normal(struct net_device *ndev, u32 int_stat)
</I>&gt;<i>  		}
</I>&gt;<i>  RX_NEXT:
</I>&gt;<i>  		/* Reading the messsage object from the Message RAM */
</I>&gt;<i> -		iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> +		iowrite32(PCH_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i>  		pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, k + 1);
</I>&gt;<i>  		reg = ioread32(&amp;priv-&gt;regs-&gt;if1_mcont);
</I>&gt;<i>  	}
</I>&gt;<i> @@ -913,7 +901,7 @@ static int pch_can_rx_poll(struct napi_struct *napi, int quota)
</I>&gt;<i>  		return 0;
</I>&gt;<i>  
</I>&gt;<i>  INT_STAT:
</I>&gt;<i> -	if (int_stat == CAN_STATUS_INT) {
</I>&gt;<i> +	if (int_stat == PCH_STATUS_INT) {
</I>&gt;<i>  		reg_stat = ioread32(&amp;priv-&gt;regs-&gt;stat);
</I>&gt;<i>  		if (reg_stat &amp; (PCH_BUS_OFF | PCH_LEC_ALL)) {
</I>&gt;<i>  			if ((reg_stat &amp; PCH_LEC_ALL) != PCH_LEC_ALL)
</I>&gt;<i> @@ -922,7 +910,7 @@ INT_STAT:
</I>&gt;<i>  
</I>&gt;<i>  		if (reg_stat &amp; PCH_TX_OK) {
</I>&gt;<i>  			spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> -			iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i> +			iowrite32(PCH_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i>  			pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq,
</I>&gt;<i>  					       ioread32(&amp;priv-&gt;regs-&gt;intr));
</I>&gt;<i>  			spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> @@ -933,7 +921,7 @@ INT_STAT:
</I>&gt;<i>  			pch_can_bit_clear(&amp;priv-&gt;regs-&gt;stat, PCH_RX_OK);
</I>&gt;<i>  
</I>&gt;<i>  		int_stat = pch_can_int_pending(priv);
</I>&gt;<i> -		if (int_stat == CAN_STATUS_INT)
</I>&gt;<i> +		if (int_stat == PCH_STATUS_INT)
</I>&gt;<i>  			goto INT_STAT;
</I>&gt;<i>  	}
</I>&gt;<i>  
</I>&gt;<i> @@ -945,14 +933,14 @@ MSG_OBJ:
</I>&gt;<i>  		if (rcv_pkts &lt; 0)
</I>&gt;<i>  			return 0;
</I>&gt;<i>  	} else if ((int_stat &gt; PCH_RX_OBJ_NUM) &amp;&amp; (int_stat &lt;= PCH_OBJ_NUM)) {
</I>&gt;<i> -		if (priv-&gt;msg_obj[int_stat - 1] == MSG_OBJ_TX) {
</I>&gt;<i> +		if (priv-&gt;msg_obj[int_stat - 1] == PCH_MSG_OBJ_TX) {
</I>&gt;<i>  			/* Handle transmission interrupt */
</I>&gt;<i>  			can_get_echo_skb(ndev, int_stat - PCH_RX_OBJ_NUM - 1);
</I>&gt;<i>  			spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> -			iowrite32(CAN_CMASK_RX_TX_GET | CAN_CMASK_CLRINTPND,
</I>&gt;<i> +			iowrite32(PCH_CMASK_RX_TX_GET | PCH_CMASK_CLRINTPND,
</I>&gt;<i>  				  &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i>  			dlc = ioread32(&amp;priv-&gt;regs-&gt;if2_mcont) &amp;
</I>&gt;<i> -				       CAN_IF_MCONT_DLC;
</I>&gt;<i> +				       PCH_IF_MCONT_DLC;
</I>&gt;<i>  			pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, int_stat);
</I>&gt;<i>  			spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i>  			if (dlc &gt; 8)
</I>&gt;<i> @@ -963,7 +951,7 @@ MSG_OBJ:
</I>&gt;<i>  	}
</I>&gt;<i>  
</I>&gt;<i>  	int_stat = pch_can_int_pending(priv);
</I>&gt;<i> -	if (int_stat == CAN_STATUS_INT)
</I>&gt;<i> +	if (int_stat == PCH_STATUS_INT)
</I>&gt;<i>  		goto INT_STAT;
</I>&gt;<i>  	else if (int_stat &gt;= 1 &amp;&amp; int_stat &lt;= 32)
</I>&gt;<i>  		goto MSG_OBJ;
</I>&gt;<i> @@ -983,17 +971,17 @@ static int pch_set_bittiming(struct net_device *ndev)
</I>&gt;<i>  	u32 brp;
</I>&gt;<i>  
</I>&gt;<i>  	/* Setting the CCE bit for accessing the Can Timing register. */
</I>&gt;<i> -	pch_can_bit_set(&amp;priv-&gt;regs-&gt;cont, CAN_CTRL_CCE);
</I>&gt;<i> +	pch_can_bit_set(&amp;priv-&gt;regs-&gt;cont, PCH_CTRL_CCE);
</I>&gt;<i>  
</I>&gt;<i>  	brp = (bt-&gt;tq) / (1000000000/PCH_CAN_CLK) - 1;
</I>&gt;<i> -	canbit = brp &amp; MSK_BITT_BRP;
</I>&gt;<i> -	canbit |= (bt-&gt;sjw - 1) &lt;&lt; BIT_BITT_SJW;
</I>&gt;<i> -	canbit |= (bt-&gt;phase_seg1 + bt-&gt;prop_seg - 1) &lt;&lt; BIT_BITT_TSEG1;
</I>&gt;<i> -	canbit |= (bt-&gt;phase_seg2 - 1) &lt;&lt; BIT_BITT_TSEG2;
</I>&gt;<i> -	bepe = (brp &amp; MSK_BRPE_BRPE) &gt;&gt; BIT_BRPE_BRPE;
</I>&gt;<i> +	canbit = brp &amp; PCH_MSK_BITT_BRP;
</I>&gt;<i> +	canbit |= (bt-&gt;sjw - 1) &lt;&lt; PCH_BIT_SJW;
</I>&gt;<i> +	canbit |= (bt-&gt;phase_seg1 + bt-&gt;prop_seg - 1) &lt;&lt; PCH_BIT_TSEG1;
</I>&gt;<i> +	canbit |= (bt-&gt;phase_seg2 - 1) &lt;&lt; PCH_BIT_TSEG2;
</I>&gt;<i> +	bepe = (brp &amp; PCH_MSK_BRPE_BRPE) &gt;&gt; PCH_BIT_BRPE_BRPE;
</I>&gt;<i>  	iowrite32(canbit, &amp;priv-&gt;regs-&gt;bitt);
</I>&gt;<i>  	iowrite32(bepe, &amp;priv-&gt;regs-&gt;brpe);
</I>&gt;<i> -	pch_can_bit_clear(&amp;priv-&gt;regs-&gt;cont, CAN_CTRL_CCE);
</I>&gt;<i> +	pch_can_bit_clear(&amp;priv-&gt;regs-&gt;cont, PCH_CTRL_CCE);
</I>&gt;<i>  
</I>&gt;<i>  	return 0;
</I>&gt;<i>  }
</I>&gt;<i> @@ -1137,19 +1125,19 @@ static netdev_tx_t pch_xmit(struct sk_buff *skb, struct net_device *ndev)
</I>&gt;<i>  	spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i>  
</I>&gt;<i>  	/* Reading the Msg Obj from the Msg RAM to the Interface register. */
</I>&gt;<i> -	iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i> +	iowrite32(PCH_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i>  	pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, tx_buffer_avail);
</I>&gt;<i>  
</I>&gt;<i>  	/* Setting the CMASK register. */
</I>&gt;<i> -	pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_cmask, CAN_CMASK_ALL);
</I>&gt;<i> +	pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_cmask, PCH_CMASK_ALL);
</I>&gt;<i>  
</I>&gt;<i>  	/* If ID extended is set. */
</I>&gt;<i>  	pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_id1, 0xffff);
</I>&gt;<i> -	pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_id2, 0x1fff | CAN_ID2_XTD);
</I>&gt;<i> +	pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_id2, 0x1fff | PCH_ID2_XTD);
</I>&gt;<i>  	if (cf-&gt;can_id &amp; CAN_EFF_FLAG) {
</I>&gt;<i>  		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_id1, cf-&gt;can_id &amp; 0xffff);
</I>&gt;<i>  		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_id2,
</I>&gt;<i> -				((cf-&gt;can_id &gt;&gt; 16) &amp; 0x1fff) | CAN_ID2_XTD);
</I>&gt;<i> +				((cf-&gt;can_id &gt;&gt; 16) &amp; 0x1fff) | PCH_ID2_XTD);
</I>&gt;<i>  	} else {
</I>&gt;<i>  		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_id1, 0);
</I>&gt;<i>  		pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_id2,
</I>&gt;<i> @@ -1158,7 +1146,7 @@ static netdev_tx_t pch_xmit(struct sk_buff *skb, struct net_device *ndev)
</I>&gt;<i>  
</I>&gt;<i>  	/* If remote frame has to be transmitted.. */
</I>&gt;<i>  	if (cf-&gt;can_id &amp; CAN_RTR_FLAG)
</I>&gt;<i> -		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_id2, CAN_ID2_DIR);
</I>&gt;<i> +		pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_id2, PCH_ID2_DIR);
</I>&gt;<i>  
</I>&gt;<i>  	for (i = 0, j = 0; i &lt; cf-&gt;can_dlc; j++) {
</I>&gt;<i>  		iowrite32(le32_to_cpu(cf-&gt;data[i++]),
</I>&gt;<i> @@ -1177,12 +1165,12 @@ static netdev_tx_t pch_xmit(struct sk_buff *skb, struct net_device *ndev)
</I>&gt;<i>  
</I>&gt;<i>  	/* Clearing IntPend, NewDat &amp; TxRqst */
</I>&gt;<i>  	pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_mcont,
</I>&gt;<i> -			  CAN_IF_MCONT_NEWDAT | CAN_IF_MCONT_INTPND |
</I>&gt;<i> -			  CAN_IF_MCONT_TXRQXT);
</I>&gt;<i> +			  PCH_IF_MCONT_NEWDAT | PCH_IF_MCONT_INTPND |
</I>&gt;<i> +			  PCH_IF_MCONT_TXRQXT);
</I>&gt;<i>  
</I>&gt;<i>  	/* Setting NewDat, TxRqst bits */
</I>&gt;<i>  	pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_mcont,
</I>&gt;<i> -			CAN_IF_MCONT_NEWDAT | CAN_IF_MCONT_TXRQXT);
</I>&gt;<i> +			PCH_IF_MCONT_NEWDAT | PCH_IF_MCONT_TXRQXT);
</I>&gt;<i>  
</I>&gt;<i>  	pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, tx_buffer_avail);
</I>&gt;<i>  
</I>&gt;<i> @@ -1245,7 +1233,7 @@ static int pch_can_suspend(struct pci_dev *pdev, pm_message_t state)
</I>&gt;<i>  
</I>&gt;<i>  	/* Save Tx buffer enable state */
</I>&gt;<i>  	for (i = 0; i &lt; PCH_OBJ_NUM; i++) {
</I>&gt;<i> -		if (priv-&gt;msg_obj[i] == MSG_OBJ_TX)
</I>&gt;<i> +		if (priv-&gt;msg_obj[i] == PCH_MSG_OBJ_TX)
</I>&gt;<i>  			pch_can_get_tx_enable(priv, i + 1,
</I>&gt;<i>  					      &amp;(priv-&gt;tx_enable[i]));
</I>&gt;<i>  	}
</I>&gt;<i> @@ -1255,7 +1243,7 @@ static int pch_can_suspend(struct pci_dev *pdev, pm_message_t state)
</I>&gt;<i>  
</I>&gt;<i>  	/* Save Rx buffer enable state */
</I>&gt;<i>  	for (i = 0; i &lt; PCH_OBJ_NUM; i++) {
</I>&gt;<i> -		if (priv-&gt;msg_obj[i] == MSG_OBJ_RX) {
</I>&gt;<i> +		if (priv-&gt;msg_obj[i] == PCH_MSG_OBJ_RX) {
</I>&gt;<i>  			pch_can_get_rx_enable(priv, i + 1,
</I>&gt;<i>  						&amp;(priv-&gt;rx_enable[i]));
</I>&gt;<i>  			pch_can_get_rx_buffer_link(priv, i + 1,
</I>&gt;<i> @@ -1313,7 +1301,7 @@ static int pch_can_resume(struct pci_dev *pdev)
</I>&gt;<i>  
</I>&gt;<i>  	/* Enabling the transmit buffer. */
</I>&gt;<i>  	for (i = 0; i &lt; PCH_OBJ_NUM; i++) {
</I>&gt;<i> -		if (priv-&gt;msg_obj[i] == MSG_OBJ_TX) {
</I>&gt;<i> +		if (priv-&gt;msg_obj[i] == PCH_MSG_OBJ_TX) {
</I>&gt;<i>  			pch_can_set_tx_enable(priv, i + 1,
</I>&gt;<i>  					      priv-&gt;tx_enable[i]);
</I>&gt;<i>  		}
</I>&gt;<i> @@ -1321,7 +1309,7 @@ static int pch_can_resume(struct pci_dev *pdev)
</I>&gt;<i>  
</I>&gt;<i>  	/* Configuring the receive buffer and enabling them. */
</I>&gt;<i>  	for (i = 0; i &lt; PCH_OBJ_NUM; i++) {
</I>&gt;<i> -		if (priv-&gt;msg_obj[i] == MSG_OBJ_RX) {
</I>&gt;<i> +		if (priv-&gt;msg_obj[i] == PCH_MSG_OBJ_RX) {
</I>&gt;<i>  			/* Restore buffer link */
</I>&gt;<i>  			pch_can_set_rx_buffer_link(priv, i + 1,
</I>&gt;<i>  						   priv-&gt;rx_link[i]);
</I>&gt;<i> @@ -1349,8 +1337,8 @@ static int pch_can_get_berr_counter(const struct net_device *dev,
</I>&gt;<i>  {
</I>&gt;<i>  	struct pch_can_priv *priv = netdev_priv(dev);
</I>&gt;<i>  
</I>&gt;<i> -	bec-&gt;txerr = ioread32(&amp;priv-&gt;regs-&gt;errc) &amp; CAN_TEC;
</I>&gt;<i> -	bec-&gt;rxerr = (ioread32(&amp;priv-&gt;regs-&gt;errc) &amp; CAN_REC) &gt;&gt; 8;
</I>&gt;<i> +	bec-&gt;txerr = ioread32(&amp;priv-&gt;regs-&gt;errc) &amp; PCH_TEC;
</I>&gt;<i> +	bec-&gt;rxerr = (ioread32(&amp;priv-&gt;regs-&gt;errc) &amp; PCH_REC) &gt;&gt; 8;
</I>&gt;<i>  
</I>&gt;<i>  	return 0;
</I>&gt;<i>  }
</I>&gt;<i> @@ -1410,10 +1398,10 @@ static int __devinit pch_can_probe(struct pci_dev *pdev,
</I>&gt;<i>  
</I>&gt;<i>  	priv-&gt;can.clock.freq = PCH_CAN_CLK; /* Hz */
</I>&gt;<i>  	for (index = 0; index &lt; PCH_RX_OBJ_NUM;)
</I>&gt;<i> -		priv-&gt;msg_obj[index++] = MSG_OBJ_RX;
</I>&gt;<i> +		priv-&gt;msg_obj[index++] = PCH_MSG_OBJ_RX;
</I>&gt;<i>  
</I>&gt;<i>  	for (index = index;  index &lt; PCH_OBJ_NUM;)
</I>&gt;<i> -		priv-&gt;msg_obj[index++] = MSG_OBJ_TX;
</I>&gt;<i> +		priv-&gt;msg_obj[index++] = PCH_MSG_OBJ_TX;
</I>&gt;<i>  
</I>&gt;<i>  	netif_napi_add(ndev, &amp;priv-&gt;napi, pch_can_rx_poll, PCH_RX_OBJ_NUM);
</I>&gt;<i>  
</I>

-- 
Pengutronix e.K.                  | Marc Kleine-Budde           |
Industrial Linux Solutions        | Phone: +49-231-2826-924     |
Vertretung West/Dortmund          | Fax:   +49-5121-206917-5555 |
Amtsgericht Hildesheim, HRA 2686  | <A HREF="http://www.pengutronix.de">http://www.pengutronix.de</A>   |

-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 262 bytes
Desc: OpenPGP digital signature
URL: &lt;<A HREF="https://lists.berlios.de/pipermail/socketcan-core/attachments/20101117/fe3160a1/attachment.pgp">https://lists.berlios.de/pipermail/socketcan-core/attachments/20101117/fe3160a1/attachment.pgp</A>&gt;
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004969.html">[PATCH net-next-2.6 ] can: EG20T PCH: add  prefix to macro
</A></li>
	<LI>Next message: <A HREF="004971.html">[PATCH net-next-2.6 v2] can: EG20T PCH: add  prefix to macro
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4970">[ date ]</a>
              <a href="thread.html#4970">[ thread ]</a>
              <a href="subject.html#4970">[ subject ]</a>
              <a href="author.html#4970">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
