ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 1


   1              	/*******************************************************************************
   2              	* File Name: CyBootAsmGnu.s
   3              	* Version 4.20
   4              	*
   5              	*  Description:
   6              	*   Assembly routines for GNU as.
   7              	*
   8              	********************************************************************************
   9              	* Copyright 2010-2014, Cypress Semiconductor Corporation.  All rights reserved.
  10              	* You may use this file only in accordance with the license, terms, conditions,
  11              	* disclaimers, and limitations in the end user license agreement accompanying
  12              	* the software package with which this file was provided.
  13              	*******************************************************************************/
  14              	
  15              	.syntax unified
  16              	.text
  17              	.thumb
  18              	.include "cyfittergnu.inc"
   1              	.ifndef INCLUDED_CYFITTERGNU_INC
   2              	.set INCLUDED_CYFITTERGNU_INC, 1
   3              	.include "cydevicegnu_trm.inc"
   1              	/*******************************************************************************
   2              	* FILENAME: cydevicegnu_trm.inc
   3              	* 
   4              	* PSoC Creator  3.1 Component Pack 1
   5              	*
   6              	* DESCRIPTION:
   7              	* This file provides all of the address values for the entire PSoC device.
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright 2008-2013, Cypress Semiconductor Corporation.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.set CYDEV_FLASH_BASE, 0x00000000
  18              	.set CYDEV_FLASH_SIZE, 0x00020000
  19              	.set CYREG_FLASH_DATA_MBASE, 0x00000000
  20              	.set CYREG_FLASH_DATA_MSIZE, 0x00020000
  21              	.set CYDEV_SFLASH_BASE, 0x0ffff000
  22              	.set CYDEV_SFLASH_SIZE, 0x00000800
  23              	.set CYREG_SFLASH_PROT_ROW00, 0x0ffff000
  24              	.set CYREG_SFLASH_PROT_ROW01, 0x0ffff001
  25              	.set CYREG_SFLASH_PROT_ROW02, 0x0ffff002
  26              	.set CYREG_SFLASH_PROT_ROW03, 0x0ffff003
  27              	.set CYREG_SFLASH_PROT_ROW04, 0x0ffff004
  28              	.set CYREG_SFLASH_PROT_ROW05, 0x0ffff005
  29              	.set CYREG_SFLASH_PROT_ROW06, 0x0ffff006
  30              	.set CYREG_SFLASH_PROT_ROW07, 0x0ffff007
  31              	.set CYREG_SFLASH_PROT_ROW08, 0x0ffff008
  32              	.set CYREG_SFLASH_PROT_ROW09, 0x0ffff009
  33              	.set CYREG_SFLASH_PROT_ROW10, 0x0ffff00a
  34              	.set CYREG_SFLASH_PROT_ROW11, 0x0ffff00b
  35              	.set CYREG_SFLASH_PROT_ROW12, 0x0ffff00c
  36              	.set CYREG_SFLASH_PROT_ROW13, 0x0ffff00d
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 2


  37              	.set CYREG_SFLASH_PROT_ROW14, 0x0ffff00e
  38              	.set CYREG_SFLASH_PROT_ROW15, 0x0ffff00f
  39              	.set CYREG_SFLASH_PROT_ROW16, 0x0ffff010
  40              	.set CYREG_SFLASH_PROT_ROW17, 0x0ffff011
  41              	.set CYREG_SFLASH_PROT_ROW18, 0x0ffff012
  42              	.set CYREG_SFLASH_PROT_ROW19, 0x0ffff013
  43              	.set CYREG_SFLASH_PROT_ROW20, 0x0ffff014
  44              	.set CYREG_SFLASH_PROT_ROW21, 0x0ffff015
  45              	.set CYREG_SFLASH_PROT_ROW22, 0x0ffff016
  46              	.set CYREG_SFLASH_PROT_ROW23, 0x0ffff017
  47              	.set CYREG_SFLASH_PROT_ROW24, 0x0ffff018
  48              	.set CYREG_SFLASH_PROT_ROW25, 0x0ffff019
  49              	.set CYREG_SFLASH_PROT_ROW26, 0x0ffff01a
  50              	.set CYREG_SFLASH_PROT_ROW27, 0x0ffff01b
  51              	.set CYREG_SFLASH_PROT_ROW28, 0x0ffff01c
  52              	.set CYREG_SFLASH_PROT_ROW29, 0x0ffff01d
  53              	.set CYREG_SFLASH_PROT_ROW30, 0x0ffff01e
  54              	.set CYREG_SFLASH_PROT_ROW31, 0x0ffff01f
  55              	.set CYREG_SFLASH_PROT_ROW32, 0x0ffff020
  56              	.set CYREG_SFLASH_PROT_ROW33, 0x0ffff021
  57              	.set CYREG_SFLASH_PROT_ROW34, 0x0ffff022
  58              	.set CYREG_SFLASH_PROT_ROW35, 0x0ffff023
  59              	.set CYREG_SFLASH_PROT_ROW36, 0x0ffff024
  60              	.set CYREG_SFLASH_PROT_ROW37, 0x0ffff025
  61              	.set CYREG_SFLASH_PROT_ROW38, 0x0ffff026
  62              	.set CYREG_SFLASH_PROT_ROW39, 0x0ffff027
  63              	.set CYREG_SFLASH_PROT_ROW40, 0x0ffff028
  64              	.set CYREG_SFLASH_PROT_ROW41, 0x0ffff029
  65              	.set CYREG_SFLASH_PROT_ROW42, 0x0ffff02a
  66              	.set CYREG_SFLASH_PROT_ROW43, 0x0ffff02b
  67              	.set CYREG_SFLASH_PROT_ROW44, 0x0ffff02c
  68              	.set CYREG_SFLASH_PROT_ROW45, 0x0ffff02d
  69              	.set CYREG_SFLASH_PROT_ROW46, 0x0ffff02e
  70              	.set CYREG_SFLASH_PROT_ROW47, 0x0ffff02f
  71              	.set CYREG_SFLASH_PROT_ROW48, 0x0ffff030
  72              	.set CYREG_SFLASH_PROT_ROW49, 0x0ffff031
  73              	.set CYREG_SFLASH_PROT_ROW50, 0x0ffff032
  74              	.set CYREG_SFLASH_PROT_ROW51, 0x0ffff033
  75              	.set CYREG_SFLASH_PROT_ROW52, 0x0ffff034
  76              	.set CYREG_SFLASH_PROT_ROW53, 0x0ffff035
  77              	.set CYREG_SFLASH_PROT_ROW54, 0x0ffff036
  78              	.set CYREG_SFLASH_PROT_ROW55, 0x0ffff037
  79              	.set CYREG_SFLASH_PROT_ROW56, 0x0ffff038
  80              	.set CYREG_SFLASH_PROT_ROW57, 0x0ffff039
  81              	.set CYREG_SFLASH_PROT_ROW58, 0x0ffff03a
  82              	.set CYREG_SFLASH_PROT_ROW59, 0x0ffff03b
  83              	.set CYREG_SFLASH_PROT_ROW60, 0x0ffff03c
  84              	.set CYREG_SFLASH_PROT_ROW61, 0x0ffff03d
  85              	.set CYREG_SFLASH_PROT_ROW62, 0x0ffff03e
  86              	.set CYREG_SFLASH_PROT_ROW63, 0x0ffff03f
  87              	.set CYREG_SFLASH_PROT_PROTECTION, 0x0ffff07f
  88              	.set CYREG_SFLASH_AV_PAIRS_8B000, 0x0ffff080
  89              	.set CYREG_SFLASH_AV_PAIRS_8B001, 0x0ffff081
  90              	.set CYREG_SFLASH_AV_PAIRS_8B002, 0x0ffff082
  91              	.set CYREG_SFLASH_AV_PAIRS_8B003, 0x0ffff083
  92              	.set CYREG_SFLASH_AV_PAIRS_8B004, 0x0ffff084
  93              	.set CYREG_SFLASH_AV_PAIRS_8B005, 0x0ffff085
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 3


  94              	.set CYREG_SFLASH_AV_PAIRS_8B006, 0x0ffff086
  95              	.set CYREG_SFLASH_AV_PAIRS_8B007, 0x0ffff087
  96              	.set CYREG_SFLASH_AV_PAIRS_8B008, 0x0ffff088
  97              	.set CYREG_SFLASH_AV_PAIRS_8B009, 0x0ffff089
  98              	.set CYREG_SFLASH_AV_PAIRS_8B010, 0x0ffff08a
  99              	.set CYREG_SFLASH_AV_PAIRS_8B011, 0x0ffff08b
 100              	.set CYREG_SFLASH_AV_PAIRS_8B012, 0x0ffff08c
 101              	.set CYREG_SFLASH_AV_PAIRS_8B013, 0x0ffff08d
 102              	.set CYREG_SFLASH_AV_PAIRS_8B014, 0x0ffff08e
 103              	.set CYREG_SFLASH_AV_PAIRS_8B015, 0x0ffff08f
 104              	.set CYREG_SFLASH_AV_PAIRS_8B016, 0x0ffff090
 105              	.set CYREG_SFLASH_AV_PAIRS_8B017, 0x0ffff091
 106              	.set CYREG_SFLASH_AV_PAIRS_8B018, 0x0ffff092
 107              	.set CYREG_SFLASH_AV_PAIRS_8B019, 0x0ffff093
 108              	.set CYREG_SFLASH_AV_PAIRS_8B020, 0x0ffff094
 109              	.set CYREG_SFLASH_AV_PAIRS_8B021, 0x0ffff095
 110              	.set CYREG_SFLASH_AV_PAIRS_8B022, 0x0ffff096
 111              	.set CYREG_SFLASH_AV_PAIRS_8B023, 0x0ffff097
 112              	.set CYREG_SFLASH_AV_PAIRS_8B024, 0x0ffff098
 113              	.set CYREG_SFLASH_AV_PAIRS_8B025, 0x0ffff099
 114              	.set CYREG_SFLASH_AV_PAIRS_8B026, 0x0ffff09a
 115              	.set CYREG_SFLASH_AV_PAIRS_8B027, 0x0ffff09b
 116              	.set CYREG_SFLASH_AV_PAIRS_8B028, 0x0ffff09c
 117              	.set CYREG_SFLASH_AV_PAIRS_8B029, 0x0ffff09d
 118              	.set CYREG_SFLASH_AV_PAIRS_8B030, 0x0ffff09e
 119              	.set CYREG_SFLASH_AV_PAIRS_8B031, 0x0ffff09f
 120              	.set CYREG_SFLASH_AV_PAIRS_8B032, 0x0ffff0a0
 121              	.set CYREG_SFLASH_AV_PAIRS_8B033, 0x0ffff0a1
 122              	.set CYREG_SFLASH_AV_PAIRS_8B034, 0x0ffff0a2
 123              	.set CYREG_SFLASH_AV_PAIRS_8B035, 0x0ffff0a3
 124              	.set CYREG_SFLASH_AV_PAIRS_8B036, 0x0ffff0a4
 125              	.set CYREG_SFLASH_AV_PAIRS_8B037, 0x0ffff0a5
 126              	.set CYREG_SFLASH_AV_PAIRS_8B038, 0x0ffff0a6
 127              	.set CYREG_SFLASH_AV_PAIRS_8B039, 0x0ffff0a7
 128              	.set CYREG_SFLASH_AV_PAIRS_8B040, 0x0ffff0a8
 129              	.set CYREG_SFLASH_AV_PAIRS_8B041, 0x0ffff0a9
 130              	.set CYREG_SFLASH_AV_PAIRS_8B042, 0x0ffff0aa
 131              	.set CYREG_SFLASH_AV_PAIRS_8B043, 0x0ffff0ab
 132              	.set CYREG_SFLASH_AV_PAIRS_8B044, 0x0ffff0ac
 133              	.set CYREG_SFLASH_AV_PAIRS_8B045, 0x0ffff0ad
 134              	.set CYREG_SFLASH_AV_PAIRS_8B046, 0x0ffff0ae
 135              	.set CYREG_SFLASH_AV_PAIRS_8B047, 0x0ffff0af
 136              	.set CYREG_SFLASH_AV_PAIRS_8B048, 0x0ffff0b0
 137              	.set CYREG_SFLASH_AV_PAIRS_8B049, 0x0ffff0b1
 138              	.set CYREG_SFLASH_AV_PAIRS_8B050, 0x0ffff0b2
 139              	.set CYREG_SFLASH_AV_PAIRS_8B051, 0x0ffff0b3
 140              	.set CYREG_SFLASH_AV_PAIRS_8B052, 0x0ffff0b4
 141              	.set CYREG_SFLASH_AV_PAIRS_8B053, 0x0ffff0b5
 142              	.set CYREG_SFLASH_AV_PAIRS_8B054, 0x0ffff0b6
 143              	.set CYREG_SFLASH_AV_PAIRS_8B055, 0x0ffff0b7
 144              	.set CYREG_SFLASH_AV_PAIRS_8B056, 0x0ffff0b8
 145              	.set CYREG_SFLASH_AV_PAIRS_8B057, 0x0ffff0b9
 146              	.set CYREG_SFLASH_AV_PAIRS_8B058, 0x0ffff0ba
 147              	.set CYREG_SFLASH_AV_PAIRS_8B059, 0x0ffff0bb
 148              	.set CYREG_SFLASH_AV_PAIRS_8B060, 0x0ffff0bc
 149              	.set CYREG_SFLASH_AV_PAIRS_8B061, 0x0ffff0bd
 150              	.set CYREG_SFLASH_AV_PAIRS_8B062, 0x0ffff0be
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 4


 151              	.set CYREG_SFLASH_AV_PAIRS_8B063, 0x0ffff0bf
 152              	.set CYREG_SFLASH_AV_PAIRS_8B064, 0x0ffff0c0
 153              	.set CYREG_SFLASH_AV_PAIRS_8B065, 0x0ffff0c1
 154              	.set CYREG_SFLASH_AV_PAIRS_8B066, 0x0ffff0c2
 155              	.set CYREG_SFLASH_AV_PAIRS_8B067, 0x0ffff0c3
 156              	.set CYREG_SFLASH_AV_PAIRS_8B068, 0x0ffff0c4
 157              	.set CYREG_SFLASH_AV_PAIRS_8B069, 0x0ffff0c5
 158              	.set CYREG_SFLASH_AV_PAIRS_8B070, 0x0ffff0c6
 159              	.set CYREG_SFLASH_AV_PAIRS_8B071, 0x0ffff0c7
 160              	.set CYREG_SFLASH_AV_PAIRS_8B072, 0x0ffff0c8
 161              	.set CYREG_SFLASH_AV_PAIRS_8B073, 0x0ffff0c9
 162              	.set CYREG_SFLASH_AV_PAIRS_8B074, 0x0ffff0ca
 163              	.set CYREG_SFLASH_AV_PAIRS_8B075, 0x0ffff0cb
 164              	.set CYREG_SFLASH_AV_PAIRS_8B076, 0x0ffff0cc
 165              	.set CYREG_SFLASH_AV_PAIRS_8B077, 0x0ffff0cd
 166              	.set CYREG_SFLASH_AV_PAIRS_8B078, 0x0ffff0ce
 167              	.set CYREG_SFLASH_AV_PAIRS_8B079, 0x0ffff0cf
 168              	.set CYREG_SFLASH_AV_PAIRS_8B080, 0x0ffff0d0
 169              	.set CYREG_SFLASH_AV_PAIRS_8B081, 0x0ffff0d1
 170              	.set CYREG_SFLASH_AV_PAIRS_8B082, 0x0ffff0d2
 171              	.set CYREG_SFLASH_AV_PAIRS_8B083, 0x0ffff0d3
 172              	.set CYREG_SFLASH_AV_PAIRS_8B084, 0x0ffff0d4
 173              	.set CYREG_SFLASH_AV_PAIRS_8B085, 0x0ffff0d5
 174              	.set CYREG_SFLASH_AV_PAIRS_8B086, 0x0ffff0d6
 175              	.set CYREG_SFLASH_AV_PAIRS_8B087, 0x0ffff0d7
 176              	.set CYREG_SFLASH_AV_PAIRS_8B088, 0x0ffff0d8
 177              	.set CYREG_SFLASH_AV_PAIRS_8B089, 0x0ffff0d9
 178              	.set CYREG_SFLASH_AV_PAIRS_8B090, 0x0ffff0da
 179              	.set CYREG_SFLASH_AV_PAIRS_8B091, 0x0ffff0db
 180              	.set CYREG_SFLASH_AV_PAIRS_8B092, 0x0ffff0dc
 181              	.set CYREG_SFLASH_AV_PAIRS_8B093, 0x0ffff0dd
 182              	.set CYREG_SFLASH_AV_PAIRS_8B094, 0x0ffff0de
 183              	.set CYREG_SFLASH_AV_PAIRS_8B095, 0x0ffff0df
 184              	.set CYREG_SFLASH_AV_PAIRS_8B096, 0x0ffff0e0
 185              	.set CYREG_SFLASH_AV_PAIRS_8B097, 0x0ffff0e1
 186              	.set CYREG_SFLASH_AV_PAIRS_8B098, 0x0ffff0e2
 187              	.set CYREG_SFLASH_AV_PAIRS_8B099, 0x0ffff0e3
 188              	.set CYREG_SFLASH_AV_PAIRS_8B100, 0x0ffff0e4
 189              	.set CYREG_SFLASH_AV_PAIRS_8B101, 0x0ffff0e5
 190              	.set CYREG_SFLASH_AV_PAIRS_8B102, 0x0ffff0e6
 191              	.set CYREG_SFLASH_AV_PAIRS_8B103, 0x0ffff0e7
 192              	.set CYREG_SFLASH_AV_PAIRS_8B104, 0x0ffff0e8
 193              	.set CYREG_SFLASH_AV_PAIRS_8B105, 0x0ffff0e9
 194              	.set CYREG_SFLASH_AV_PAIRS_8B106, 0x0ffff0ea
 195              	.set CYREG_SFLASH_AV_PAIRS_8B107, 0x0ffff0eb
 196              	.set CYREG_SFLASH_AV_PAIRS_8B108, 0x0ffff0ec
 197              	.set CYREG_SFLASH_AV_PAIRS_8B109, 0x0ffff0ed
 198              	.set CYREG_SFLASH_AV_PAIRS_8B110, 0x0ffff0ee
 199              	.set CYREG_SFLASH_AV_PAIRS_8B111, 0x0ffff0ef
 200              	.set CYREG_SFLASH_AV_PAIRS_8B112, 0x0ffff0f0
 201              	.set CYREG_SFLASH_AV_PAIRS_8B113, 0x0ffff0f1
 202              	.set CYREG_SFLASH_AV_PAIRS_8B114, 0x0ffff0f2
 203              	.set CYREG_SFLASH_AV_PAIRS_8B115, 0x0ffff0f3
 204              	.set CYREG_SFLASH_AV_PAIRS_8B116, 0x0ffff0f4
 205              	.set CYREG_SFLASH_AV_PAIRS_8B117, 0x0ffff0f5
 206              	.set CYREG_SFLASH_AV_PAIRS_8B118, 0x0ffff0f6
 207              	.set CYREG_SFLASH_AV_PAIRS_8B119, 0x0ffff0f7
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 5


 208              	.set CYREG_SFLASH_AV_PAIRS_8B120, 0x0ffff0f8
 209              	.set CYREG_SFLASH_AV_PAIRS_8B121, 0x0ffff0f9
 210              	.set CYREG_SFLASH_AV_PAIRS_8B122, 0x0ffff0fa
 211              	.set CYREG_SFLASH_AV_PAIRS_8B123, 0x0ffff0fb
 212              	.set CYREG_SFLASH_AV_PAIRS_8B124, 0x0ffff0fc
 213              	.set CYREG_SFLASH_AV_PAIRS_8B125, 0x0ffff0fd
 214              	.set CYREG_SFLASH_AV_PAIRS_8B126, 0x0ffff0fe
 215              	.set CYREG_SFLASH_AV_PAIRS_8B127, 0x0ffff0ff
 216              	.set CYREG_SFLASH_AV_PAIRS_32B00, 0x0ffff100
 217              	.set CYREG_SFLASH_AV_PAIRS_32B01, 0x0ffff104
 218              	.set CYREG_SFLASH_AV_PAIRS_32B02, 0x0ffff108
 219              	.set CYREG_SFLASH_AV_PAIRS_32B03, 0x0ffff10c
 220              	.set CYREG_SFLASH_AV_PAIRS_32B04, 0x0ffff110
 221              	.set CYREG_SFLASH_AV_PAIRS_32B05, 0x0ffff114
 222              	.set CYREG_SFLASH_AV_PAIRS_32B06, 0x0ffff118
 223              	.set CYREG_SFLASH_AV_PAIRS_32B07, 0x0ffff11c
 224              	.set CYREG_SFLASH_AV_PAIRS_32B08, 0x0ffff120
 225              	.set CYREG_SFLASH_AV_PAIRS_32B09, 0x0ffff124
 226              	.set CYREG_SFLASH_AV_PAIRS_32B10, 0x0ffff128
 227              	.set CYREG_SFLASH_AV_PAIRS_32B11, 0x0ffff12c
 228              	.set CYREG_SFLASH_AV_PAIRS_32B12, 0x0ffff130
 229              	.set CYREG_SFLASH_AV_PAIRS_32B13, 0x0ffff134
 230              	.set CYREG_SFLASH_AV_PAIRS_32B14, 0x0ffff138
 231              	.set CYREG_SFLASH_AV_PAIRS_32B15, 0x0ffff13c
 232              	.set CYREG_SFLASH_CPUSS_WOUNDING, 0x0ffff140
 233              	.set CYREG_SFLASH_SILICON_ID, 0x0ffff144
 234              	.set CYREG_SFLASH_CPUSS_PRIV_RAM, 0x0ffff148
 235              	.set CYREG_SFLASH_CPUSS_PRIV_ROM_BROM, 0x0ffff14a
 236              	.set CYREG_SFLASH_CPUSS_PRIV_FLASH, 0x0ffff14c
 237              	.set CYREG_SFLASH_CPUSS_PRIV_ROM_SROM, 0x0ffff14e
 238              	.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff150
 239              	.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff152
 240              	.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff154
 241              	.set CYREG_SFLASH_INITIAL_SPCIF_TRIM_M1_DAC0, 0x0ffff155
 242              	.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff158
 243              	.set CYREG_SFLASH_FLASH_START, 0x0ffff15c
 244              	.set CYREG_SFLASH_CSD_TRIM1_HVIDAC, 0x0ffff160
 245              	.set CYREG_SFLASH_CSD_TRIM2_HVIDAC, 0x0ffff161
 246              	.set CYREG_SFLASH_CSD_TRIM1_CSD, 0x0ffff162
 247              	.set CYREG_SFLASH_CSD_TRIM2_CSD, 0x0ffff163
 248              	.set CYREG_SFLASH_SAR_TEMP_MULTIPLIER, 0x0ffff164
 249              	.set CYREG_SFLASH_SAR_TEMP_OFFSET, 0x0ffff166
 250              	.set CYREG_SFLASH_SKIP_CHECKSUM, 0x0ffff169
 251              	.set CYREG_SFLASH_PROT_VIRGINKEY0, 0x0ffff170
 252              	.set CYREG_SFLASH_PROT_VIRGINKEY1, 0x0ffff171
 253              	.set CYREG_SFLASH_PROT_VIRGINKEY2, 0x0ffff172
 254              	.set CYREG_SFLASH_PROT_VIRGINKEY3, 0x0ffff173
 255              	.set CYREG_SFLASH_PROT_VIRGINKEY4, 0x0ffff174
 256              	.set CYREG_SFLASH_PROT_VIRGINKEY5, 0x0ffff175
 257              	.set CYREG_SFLASH_PROT_VIRGINKEY6, 0x0ffff176
 258              	.set CYREG_SFLASH_PROT_VIRGINKEY7, 0x0ffff177
 259              	.set CYREG_SFLASH_DIE_LOT0, 0x0ffff178
 260              	.set CYREG_SFLASH_DIE_LOT1, 0x0ffff179
 261              	.set CYREG_SFLASH_DIE_LOT2, 0x0ffff17a
 262              	.set CYREG_SFLASH_DIE_WAFER, 0x0ffff17b
 263              	.set CYREG_SFLASH_DIE_X, 0x0ffff17c
 264              	.set CYREG_SFLASH_DIE_Y, 0x0ffff17d
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 6


 265              	.set CYREG_SFLASH_DIE_SORT, 0x0ffff17e
 266              	.set CYREG_SFLASH_DIE_MINOR, 0x0ffff17f
 267              	.set CYREG_SFLASH_PE_TE_DATA00, 0x0ffff180
 268              	.set CYREG_SFLASH_PE_TE_DATA01, 0x0ffff181
 269              	.set CYREG_SFLASH_PE_TE_DATA02, 0x0ffff182
 270              	.set CYREG_SFLASH_PE_TE_DATA03, 0x0ffff183
 271              	.set CYREG_SFLASH_PE_TE_DATA04, 0x0ffff184
 272              	.set CYREG_SFLASH_PE_TE_DATA05, 0x0ffff185
 273              	.set CYREG_SFLASH_PE_TE_DATA06, 0x0ffff186
 274              	.set CYREG_SFLASH_PE_TE_DATA07, 0x0ffff187
 275              	.set CYREG_SFLASH_PE_TE_DATA08, 0x0ffff188
 276              	.set CYREG_SFLASH_PE_TE_DATA09, 0x0ffff189
 277              	.set CYREG_SFLASH_PE_TE_DATA10, 0x0ffff18a
 278              	.set CYREG_SFLASH_PE_TE_DATA11, 0x0ffff18b
 279              	.set CYREG_SFLASH_PE_TE_DATA12, 0x0ffff18c
 280              	.set CYREG_SFLASH_PE_TE_DATA13, 0x0ffff18d
 281              	.set CYREG_SFLASH_PE_TE_DATA14, 0x0ffff18e
 282              	.set CYREG_SFLASH_PE_TE_DATA15, 0x0ffff18f
 283              	.set CYREG_SFLASH_PE_TE_DATA16, 0x0ffff190
 284              	.set CYREG_SFLASH_PE_TE_DATA17, 0x0ffff191
 285              	.set CYREG_SFLASH_PE_TE_DATA18, 0x0ffff192
 286              	.set CYREG_SFLASH_PE_TE_DATA19, 0x0ffff193
 287              	.set CYREG_SFLASH_PE_TE_DATA20, 0x0ffff194
 288              	.set CYREG_SFLASH_PE_TE_DATA21, 0x0ffff195
 289              	.set CYREG_SFLASH_PE_TE_DATA22, 0x0ffff196
 290              	.set CYREG_SFLASH_PE_TE_DATA23, 0x0ffff197
 291              	.set CYREG_SFLASH_PE_TE_DATA24, 0x0ffff198
 292              	.set CYREG_SFLASH_PE_TE_DATA25, 0x0ffff199
 293              	.set CYREG_SFLASH_PE_TE_DATA26, 0x0ffff19a
 294              	.set CYREG_SFLASH_PE_TE_DATA27, 0x0ffff19b
 295              	.set CYREG_SFLASH_PE_TE_DATA28, 0x0ffff19c
 296              	.set CYREG_SFLASH_PE_TE_DATA29, 0x0ffff19d
 297              	.set CYREG_SFLASH_PE_TE_DATA30, 0x0ffff19e
 298              	.set CYREG_SFLASH_PE_TE_DATA31, 0x0ffff19f
 299              	.set CYREG_SFLASH_PP, 0x0ffff1a0
 300              	.set CYREG_SFLASH_E, 0x0ffff1a4
 301              	.set CYREG_SFLASH_P, 0x0ffff1a8
 302              	.set CYREG_SFLASH_EA_E, 0x0ffff1ac
 303              	.set CYREG_SFLASH_EA_P, 0x0ffff1b0
 304              	.set CYREG_SFLASH_ES_E, 0x0ffff1b4
 305              	.set CYREG_SFLASH_ES_P_EO, 0x0ffff1b8
 306              	.set CYREG_SFLASH_E_VCTAT, 0x0ffff1bc
 307              	.set CYREG_SFLASH_P_VCTAT, 0x0ffff1bd
 308              	.set CYREG_SFLASH_IMO_MAXF0, 0x0ffff1c0
 309              	.set CYREG_SFLASH_IMO_ABS0, 0x0ffff1c1
 310              	.set CYREG_SFLASH_IMO_TMPCO0, 0x0ffff1c2
 311              	.set CYREG_SFLASH_IMO_MAXF1, 0x0ffff1c3
 312              	.set CYREG_SFLASH_IMO_ABS1, 0x0ffff1c4
 313              	.set CYREG_SFLASH_IMO_TMPCO1, 0x0ffff1c5
 314              	.set CYREG_SFLASH_IMO_MAXF2, 0x0ffff1c6
 315              	.set CYREG_SFLASH_IMO_ABS2, 0x0ffff1c7
 316              	.set CYREG_SFLASH_IMO_TMPCO2, 0x0ffff1c8
 317              	.set CYREG_SFLASH_IMO_MAXF3, 0x0ffff1c9
 318              	.set CYREG_SFLASH_IMO_ABS3, 0x0ffff1ca
 319              	.set CYREG_SFLASH_IMO_TMPCO3, 0x0ffff1cb
 320              	.set CYREG_SFLASH_IMO_ABS4, 0x0ffff1cc
 321              	.set CYREG_SFLASH_IMO_TMPCO4, 0x0ffff1cd
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 7


 322              	.set CYREG_SFLASH_IMO_TRIM00, 0x0ffff1d0
 323              	.set CYREG_SFLASH_IMO_TRIM01, 0x0ffff1d1
 324              	.set CYREG_SFLASH_IMO_TRIM02, 0x0ffff1d2
 325              	.set CYREG_SFLASH_IMO_TRIM03, 0x0ffff1d3
 326              	.set CYREG_SFLASH_IMO_TRIM04, 0x0ffff1d4
 327              	.set CYREG_SFLASH_IMO_TRIM05, 0x0ffff1d5
 328              	.set CYREG_SFLASH_IMO_TRIM06, 0x0ffff1d6
 329              	.set CYREG_SFLASH_IMO_TRIM07, 0x0ffff1d7
 330              	.set CYREG_SFLASH_IMO_TRIM08, 0x0ffff1d8
 331              	.set CYREG_SFLASH_IMO_TRIM09, 0x0ffff1d9
 332              	.set CYREG_SFLASH_IMO_TRIM10, 0x0ffff1da
 333              	.set CYREG_SFLASH_IMO_TRIM11, 0x0ffff1db
 334              	.set CYREG_SFLASH_IMO_TRIM12, 0x0ffff1dc
 335              	.set CYREG_SFLASH_IMO_TRIM13, 0x0ffff1dd
 336              	.set CYREG_SFLASH_IMO_TRIM14, 0x0ffff1de
 337              	.set CYREG_SFLASH_IMO_TRIM15, 0x0ffff1df
 338              	.set CYREG_SFLASH_IMO_TRIM16, 0x0ffff1e0
 339              	.set CYREG_SFLASH_IMO_TRIM17, 0x0ffff1e1
 340              	.set CYREG_SFLASH_IMO_TRIM18, 0x0ffff1e2
 341              	.set CYREG_SFLASH_IMO_TRIM19, 0x0ffff1e3
 342              	.set CYREG_SFLASH_IMO_TRIM20, 0x0ffff1e4
 343              	.set CYREG_SFLASH_IMO_TRIM21, 0x0ffff1e5
 344              	.set CYREG_SFLASH_IMO_TRIM22, 0x0ffff1e6
 345              	.set CYREG_SFLASH_IMO_TRIM23, 0x0ffff1e7
 346              	.set CYREG_SFLASH_IMO_TRIM24, 0x0ffff1e8
 347              	.set CYREG_SFLASH_IMO_TRIM25, 0x0ffff1e9
 348              	.set CYREG_SFLASH_IMO_TRIM26, 0x0ffff1ea
 349              	.set CYREG_SFLASH_IMO_TRIM27, 0x0ffff1eb
 350              	.set CYREG_SFLASH_IMO_TRIM28, 0x0ffff1ec
 351              	.set CYREG_SFLASH_IMO_TRIM29, 0x0ffff1ed
 352              	.set CYREG_SFLASH_IMO_TRIM30, 0x0ffff1ee
 353              	.set CYREG_SFLASH_IMO_TRIM31, 0x0ffff1ef
 354              	.set CYREG_SFLASH_IMO_TRIM32, 0x0ffff1f0
 355              	.set CYREG_SFLASH_IMO_TRIM33, 0x0ffff1f1
 356              	.set CYREG_SFLASH_IMO_TRIM34, 0x0ffff1f2
 357              	.set CYREG_SFLASH_IMO_TRIM35, 0x0ffff1f3
 358              	.set CYREG_SFLASH_IMO_TRIM36, 0x0ffff1f4
 359              	.set CYREG_SFLASH_IMO_TRIM37, 0x0ffff1f5
 360              	.set CYREG_SFLASH_IMO_TRIM38, 0x0ffff1f6
 361              	.set CYREG_SFLASH_IMO_TRIM39, 0x0ffff1f7
 362              	.set CYREG_SFLASH_IMO_TRIM40, 0x0ffff1f8
 363              	.set CYREG_SFLASH_IMO_TRIM41, 0x0ffff1f9
 364              	.set CYREG_SFLASH_IMO_TRIM42, 0x0ffff1fa
 365              	.set CYREG_SFLASH_IMO_TRIM43, 0x0ffff1fb
 366              	.set CYREG_SFLASH_IMO_TRIM44, 0x0ffff1fc
 367              	.set CYREG_SFLASH_IMO_TRIM45, 0x0ffff1fd
 368              	.set CYREG_SFLASH_CHECKSUM, 0x0ffff1fe
 369              	.set CYREG_SFLASH_ALT_PROT_ROW000, 0x0ffff400
 370              	.set CYREG_SFLASH_ALT_PROT_ROW001, 0x0ffff401
 371              	.set CYREG_SFLASH_ALT_PROT_ROW002, 0x0ffff402
 372              	.set CYREG_SFLASH_ALT_PROT_ROW003, 0x0ffff403
 373              	.set CYREG_SFLASH_ALT_PROT_ROW004, 0x0ffff404
 374              	.set CYREG_SFLASH_ALT_PROT_ROW005, 0x0ffff405
 375              	.set CYREG_SFLASH_ALT_PROT_ROW006, 0x0ffff406
 376              	.set CYREG_SFLASH_ALT_PROT_ROW007, 0x0ffff407
 377              	.set CYREG_SFLASH_ALT_PROT_ROW008, 0x0ffff408
 378              	.set CYREG_SFLASH_ALT_PROT_ROW009, 0x0ffff409
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 8


 379              	.set CYREG_SFLASH_ALT_PROT_ROW010, 0x0ffff40a
 380              	.set CYREG_SFLASH_ALT_PROT_ROW011, 0x0ffff40b
 381              	.set CYREG_SFLASH_ALT_PROT_ROW012, 0x0ffff40c
 382              	.set CYREG_SFLASH_ALT_PROT_ROW013, 0x0ffff40d
 383              	.set CYREG_SFLASH_ALT_PROT_ROW014, 0x0ffff40e
 384              	.set CYREG_SFLASH_ALT_PROT_ROW015, 0x0ffff40f
 385              	.set CYREG_SFLASH_ALT_PROT_ROW016, 0x0ffff410
 386              	.set CYREG_SFLASH_ALT_PROT_ROW017, 0x0ffff411
 387              	.set CYREG_SFLASH_ALT_PROT_ROW018, 0x0ffff412
 388              	.set CYREG_SFLASH_ALT_PROT_ROW019, 0x0ffff413
 389              	.set CYREG_SFLASH_ALT_PROT_ROW020, 0x0ffff414
 390              	.set CYREG_SFLASH_ALT_PROT_ROW021, 0x0ffff415
 391              	.set CYREG_SFLASH_ALT_PROT_ROW022, 0x0ffff416
 392              	.set CYREG_SFLASH_ALT_PROT_ROW023, 0x0ffff417
 393              	.set CYREG_SFLASH_ALT_PROT_ROW024, 0x0ffff418
 394              	.set CYREG_SFLASH_ALT_PROT_ROW025, 0x0ffff419
 395              	.set CYREG_SFLASH_ALT_PROT_ROW026, 0x0ffff41a
 396              	.set CYREG_SFLASH_ALT_PROT_ROW027, 0x0ffff41b
 397              	.set CYREG_SFLASH_ALT_PROT_ROW028, 0x0ffff41c
 398              	.set CYREG_SFLASH_ALT_PROT_ROW029, 0x0ffff41d
 399              	.set CYREG_SFLASH_ALT_PROT_ROW030, 0x0ffff41e
 400              	.set CYREG_SFLASH_ALT_PROT_ROW031, 0x0ffff41f
 401              	.set CYREG_SFLASH_ALT_PROT_ROW032, 0x0ffff420
 402              	.set CYREG_SFLASH_ALT_PROT_ROW033, 0x0ffff421
 403              	.set CYREG_SFLASH_ALT_PROT_ROW034, 0x0ffff422
 404              	.set CYREG_SFLASH_ALT_PROT_ROW035, 0x0ffff423
 405              	.set CYREG_SFLASH_ALT_PROT_ROW036, 0x0ffff424
 406              	.set CYREG_SFLASH_ALT_PROT_ROW037, 0x0ffff425
 407              	.set CYREG_SFLASH_ALT_PROT_ROW038, 0x0ffff426
 408              	.set CYREG_SFLASH_ALT_PROT_ROW039, 0x0ffff427
 409              	.set CYREG_SFLASH_ALT_PROT_ROW040, 0x0ffff428
 410              	.set CYREG_SFLASH_ALT_PROT_ROW041, 0x0ffff429
 411              	.set CYREG_SFLASH_ALT_PROT_ROW042, 0x0ffff42a
 412              	.set CYREG_SFLASH_ALT_PROT_ROW043, 0x0ffff42b
 413              	.set CYREG_SFLASH_ALT_PROT_ROW044, 0x0ffff42c
 414              	.set CYREG_SFLASH_ALT_PROT_ROW045, 0x0ffff42d
 415              	.set CYREG_SFLASH_ALT_PROT_ROW046, 0x0ffff42e
 416              	.set CYREG_SFLASH_ALT_PROT_ROW047, 0x0ffff42f
 417              	.set CYREG_SFLASH_ALT_PROT_ROW048, 0x0ffff430
 418              	.set CYREG_SFLASH_ALT_PROT_ROW049, 0x0ffff431
 419              	.set CYREG_SFLASH_ALT_PROT_ROW050, 0x0ffff432
 420              	.set CYREG_SFLASH_ALT_PROT_ROW051, 0x0ffff433
 421              	.set CYREG_SFLASH_ALT_PROT_ROW052, 0x0ffff434
 422              	.set CYREG_SFLASH_ALT_PROT_ROW053, 0x0ffff435
 423              	.set CYREG_SFLASH_ALT_PROT_ROW054, 0x0ffff436
 424              	.set CYREG_SFLASH_ALT_PROT_ROW055, 0x0ffff437
 425              	.set CYREG_SFLASH_ALT_PROT_ROW056, 0x0ffff438
 426              	.set CYREG_SFLASH_ALT_PROT_ROW057, 0x0ffff439
 427              	.set CYREG_SFLASH_ALT_PROT_ROW058, 0x0ffff43a
 428              	.set CYREG_SFLASH_ALT_PROT_ROW059, 0x0ffff43b
 429              	.set CYREG_SFLASH_ALT_PROT_ROW060, 0x0ffff43c
 430              	.set CYREG_SFLASH_ALT_PROT_ROW061, 0x0ffff43d
 431              	.set CYREG_SFLASH_ALT_PROT_ROW062, 0x0ffff43e
 432              	.set CYREG_SFLASH_ALT_PROT_ROW063, 0x0ffff43f
 433              	.set CYREG_SFLASH_ALT_PROT_ROW064, 0x0ffff440
 434              	.set CYREG_SFLASH_ALT_PROT_ROW065, 0x0ffff441
 435              	.set CYREG_SFLASH_ALT_PROT_ROW066, 0x0ffff442
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 9


 436              	.set CYREG_SFLASH_ALT_PROT_ROW067, 0x0ffff443
 437              	.set CYREG_SFLASH_ALT_PROT_ROW068, 0x0ffff444
 438              	.set CYREG_SFLASH_ALT_PROT_ROW069, 0x0ffff445
 439              	.set CYREG_SFLASH_ALT_PROT_ROW070, 0x0ffff446
 440              	.set CYREG_SFLASH_ALT_PROT_ROW071, 0x0ffff447
 441              	.set CYREG_SFLASH_ALT_PROT_ROW072, 0x0ffff448
 442              	.set CYREG_SFLASH_ALT_PROT_ROW073, 0x0ffff449
 443              	.set CYREG_SFLASH_ALT_PROT_ROW074, 0x0ffff44a
 444              	.set CYREG_SFLASH_ALT_PROT_ROW075, 0x0ffff44b
 445              	.set CYREG_SFLASH_ALT_PROT_ROW076, 0x0ffff44c
 446              	.set CYREG_SFLASH_ALT_PROT_ROW077, 0x0ffff44d
 447              	.set CYREG_SFLASH_ALT_PROT_ROW078, 0x0ffff44e
 448              	.set CYREG_SFLASH_ALT_PROT_ROW079, 0x0ffff44f
 449              	.set CYREG_SFLASH_ALT_PROT_ROW080, 0x0ffff450
 450              	.set CYREG_SFLASH_ALT_PROT_ROW081, 0x0ffff451
 451              	.set CYREG_SFLASH_ALT_PROT_ROW082, 0x0ffff452
 452              	.set CYREG_SFLASH_ALT_PROT_ROW083, 0x0ffff453
 453              	.set CYREG_SFLASH_ALT_PROT_ROW084, 0x0ffff454
 454              	.set CYREG_SFLASH_ALT_PROT_ROW085, 0x0ffff455
 455              	.set CYREG_SFLASH_ALT_PROT_ROW086, 0x0ffff456
 456              	.set CYREG_SFLASH_ALT_PROT_ROW087, 0x0ffff457
 457              	.set CYREG_SFLASH_ALT_PROT_ROW088, 0x0ffff458
 458              	.set CYREG_SFLASH_ALT_PROT_ROW089, 0x0ffff459
 459              	.set CYREG_SFLASH_ALT_PROT_ROW090, 0x0ffff45a
 460              	.set CYREG_SFLASH_ALT_PROT_ROW091, 0x0ffff45b
 461              	.set CYREG_SFLASH_ALT_PROT_ROW092, 0x0ffff45c
 462              	.set CYREG_SFLASH_ALT_PROT_ROW093, 0x0ffff45d
 463              	.set CYREG_SFLASH_ALT_PROT_ROW094, 0x0ffff45e
 464              	.set CYREG_SFLASH_ALT_PROT_ROW095, 0x0ffff45f
 465              	.set CYREG_SFLASH_ALT_PROT_ROW096, 0x0ffff460
 466              	.set CYREG_SFLASH_ALT_PROT_ROW097, 0x0ffff461
 467              	.set CYREG_SFLASH_ALT_PROT_ROW098, 0x0ffff462
 468              	.set CYREG_SFLASH_ALT_PROT_ROW099, 0x0ffff463
 469              	.set CYREG_SFLASH_ALT_PROT_ROW100, 0x0ffff464
 470              	.set CYREG_SFLASH_ALT_PROT_ROW101, 0x0ffff465
 471              	.set CYREG_SFLASH_ALT_PROT_ROW102, 0x0ffff466
 472              	.set CYREG_SFLASH_ALT_PROT_ROW103, 0x0ffff467
 473              	.set CYREG_SFLASH_ALT_PROT_ROW104, 0x0ffff468
 474              	.set CYREG_SFLASH_ALT_PROT_ROW105, 0x0ffff469
 475              	.set CYREG_SFLASH_ALT_PROT_ROW106, 0x0ffff46a
 476              	.set CYREG_SFLASH_ALT_PROT_ROW107, 0x0ffff46b
 477              	.set CYREG_SFLASH_ALT_PROT_ROW108, 0x0ffff46c
 478              	.set CYREG_SFLASH_ALT_PROT_ROW109, 0x0ffff46d
 479              	.set CYREG_SFLASH_ALT_PROT_ROW110, 0x0ffff46e
 480              	.set CYREG_SFLASH_ALT_PROT_ROW111, 0x0ffff46f
 481              	.set CYREG_SFLASH_ALT_PROT_ROW112, 0x0ffff470
 482              	.set CYREG_SFLASH_ALT_PROT_ROW113, 0x0ffff471
 483              	.set CYREG_SFLASH_ALT_PROT_ROW114, 0x0ffff472
 484              	.set CYREG_SFLASH_ALT_PROT_ROW115, 0x0ffff473
 485              	.set CYREG_SFLASH_ALT_PROT_ROW116, 0x0ffff474
 486              	.set CYREG_SFLASH_ALT_PROT_ROW117, 0x0ffff475
 487              	.set CYREG_SFLASH_ALT_PROT_ROW118, 0x0ffff476
 488              	.set CYREG_SFLASH_ALT_PROT_ROW119, 0x0ffff477
 489              	.set CYREG_SFLASH_ALT_PROT_ROW120, 0x0ffff478
 490              	.set CYREG_SFLASH_ALT_PROT_ROW121, 0x0ffff479
 491              	.set CYREG_SFLASH_ALT_PROT_ROW122, 0x0ffff47a
 492              	.set CYREG_SFLASH_ALT_PROT_ROW123, 0x0ffff47b
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 10


 493              	.set CYREG_SFLASH_ALT_PROT_ROW124, 0x0ffff47c
 494              	.set CYREG_SFLASH_ALT_PROT_ROW125, 0x0ffff47d
 495              	.set CYREG_SFLASH_ALT_PROT_ROW126, 0x0ffff47e
 496              	.set CYREG_SFLASH_ALT_PROT_ROW127, 0x0ffff47f
 497              	.set CYREG_SFLASH_ALT_PROT_ROW128, 0x0ffff480
 498              	.set CYREG_SFLASH_ALT_PROT_ROW129, 0x0ffff481
 499              	.set CYREG_SFLASH_ALT_PROT_ROW130, 0x0ffff482
 500              	.set CYREG_SFLASH_ALT_PROT_ROW131, 0x0ffff483
 501              	.set CYREG_SFLASH_ALT_PROT_ROW132, 0x0ffff484
 502              	.set CYREG_SFLASH_ALT_PROT_ROW133, 0x0ffff485
 503              	.set CYREG_SFLASH_ALT_PROT_ROW134, 0x0ffff486
 504              	.set CYREG_SFLASH_ALT_PROT_ROW135, 0x0ffff487
 505              	.set CYREG_SFLASH_ALT_PROT_ROW136, 0x0ffff488
 506              	.set CYREG_SFLASH_ALT_PROT_ROW137, 0x0ffff489
 507              	.set CYREG_SFLASH_ALT_PROT_ROW138, 0x0ffff48a
 508              	.set CYREG_SFLASH_ALT_PROT_ROW139, 0x0ffff48b
 509              	.set CYREG_SFLASH_ALT_PROT_ROW140, 0x0ffff48c
 510              	.set CYREG_SFLASH_ALT_PROT_ROW141, 0x0ffff48d
 511              	.set CYREG_SFLASH_ALT_PROT_ROW142, 0x0ffff48e
 512              	.set CYREG_SFLASH_ALT_PROT_ROW143, 0x0ffff48f
 513              	.set CYREG_SFLASH_ALT_PROT_ROW144, 0x0ffff490
 514              	.set CYREG_SFLASH_ALT_PROT_ROW145, 0x0ffff491
 515              	.set CYREG_SFLASH_ALT_PROT_ROW146, 0x0ffff492
 516              	.set CYREG_SFLASH_ALT_PROT_ROW147, 0x0ffff493
 517              	.set CYREG_SFLASH_ALT_PROT_ROW148, 0x0ffff494
 518              	.set CYREG_SFLASH_ALT_PROT_ROW149, 0x0ffff495
 519              	.set CYREG_SFLASH_ALT_PROT_ROW150, 0x0ffff496
 520              	.set CYREG_SFLASH_ALT_PROT_ROW151, 0x0ffff497
 521              	.set CYREG_SFLASH_ALT_PROT_ROW152, 0x0ffff498
 522              	.set CYREG_SFLASH_ALT_PROT_ROW153, 0x0ffff499
 523              	.set CYREG_SFLASH_ALT_PROT_ROW154, 0x0ffff49a
 524              	.set CYREG_SFLASH_ALT_PROT_ROW155, 0x0ffff49b
 525              	.set CYREG_SFLASH_ALT_PROT_ROW156, 0x0ffff49c
 526              	.set CYREG_SFLASH_ALT_PROT_ROW157, 0x0ffff49d
 527              	.set CYREG_SFLASH_ALT_PROT_ROW158, 0x0ffff49e
 528              	.set CYREG_SFLASH_ALT_PROT_ROW159, 0x0ffff49f
 529              	.set CYREG_SFLASH_ALT_PROT_ROW160, 0x0ffff4a0
 530              	.set CYREG_SFLASH_ALT_PROT_ROW161, 0x0ffff4a1
 531              	.set CYREG_SFLASH_ALT_PROT_ROW162, 0x0ffff4a2
 532              	.set CYREG_SFLASH_ALT_PROT_ROW163, 0x0ffff4a3
 533              	.set CYREG_SFLASH_ALT_PROT_ROW164, 0x0ffff4a4
 534              	.set CYREG_SFLASH_ALT_PROT_ROW165, 0x0ffff4a5
 535              	.set CYREG_SFLASH_ALT_PROT_ROW166, 0x0ffff4a6
 536              	.set CYREG_SFLASH_ALT_PROT_ROW167, 0x0ffff4a7
 537              	.set CYREG_SFLASH_ALT_PROT_ROW168, 0x0ffff4a8
 538              	.set CYREG_SFLASH_ALT_PROT_ROW169, 0x0ffff4a9
 539              	.set CYREG_SFLASH_ALT_PROT_ROW170, 0x0ffff4aa
 540              	.set CYREG_SFLASH_ALT_PROT_ROW171, 0x0ffff4ab
 541              	.set CYREG_SFLASH_ALT_PROT_ROW172, 0x0ffff4ac
 542              	.set CYREG_SFLASH_ALT_PROT_ROW173, 0x0ffff4ad
 543              	.set CYREG_SFLASH_ALT_PROT_ROW174, 0x0ffff4ae
 544              	.set CYREG_SFLASH_ALT_PROT_ROW175, 0x0ffff4af
 545              	.set CYREG_SFLASH_ALT_PROT_ROW176, 0x0ffff4b0
 546              	.set CYREG_SFLASH_ALT_PROT_ROW177, 0x0ffff4b1
 547              	.set CYREG_SFLASH_ALT_PROT_ROW178, 0x0ffff4b2
 548              	.set CYREG_SFLASH_ALT_PROT_ROW179, 0x0ffff4b3
 549              	.set CYREG_SFLASH_ALT_PROT_ROW180, 0x0ffff4b4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 11


 550              	.set CYREG_SFLASH_ALT_PROT_ROW181, 0x0ffff4b5
 551              	.set CYREG_SFLASH_ALT_PROT_ROW182, 0x0ffff4b6
 552              	.set CYREG_SFLASH_ALT_PROT_ROW183, 0x0ffff4b7
 553              	.set CYREG_SFLASH_ALT_PROT_ROW184, 0x0ffff4b8
 554              	.set CYREG_SFLASH_ALT_PROT_ROW185, 0x0ffff4b9
 555              	.set CYREG_SFLASH_ALT_PROT_ROW186, 0x0ffff4ba
 556              	.set CYREG_SFLASH_ALT_PROT_ROW187, 0x0ffff4bb
 557              	.set CYREG_SFLASH_ALT_PROT_ROW188, 0x0ffff4bc
 558              	.set CYREG_SFLASH_ALT_PROT_ROW189, 0x0ffff4bd
 559              	.set CYREG_SFLASH_ALT_PROT_ROW190, 0x0ffff4be
 560              	.set CYREG_SFLASH_ALT_PROT_ROW191, 0x0ffff4bf
 561              	.set CYREG_SFLASH_ALT_PROT_ROW192, 0x0ffff4c0
 562              	.set CYREG_SFLASH_ALT_PROT_ROW193, 0x0ffff4c1
 563              	.set CYREG_SFLASH_ALT_PROT_ROW194, 0x0ffff4c2
 564              	.set CYREG_SFLASH_ALT_PROT_ROW195, 0x0ffff4c3
 565              	.set CYREG_SFLASH_ALT_PROT_ROW196, 0x0ffff4c4
 566              	.set CYREG_SFLASH_ALT_PROT_ROW197, 0x0ffff4c5
 567              	.set CYREG_SFLASH_ALT_PROT_ROW198, 0x0ffff4c6
 568              	.set CYREG_SFLASH_ALT_PROT_ROW199, 0x0ffff4c7
 569              	.set CYREG_SFLASH_ALT_PROT_ROW200, 0x0ffff4c8
 570              	.set CYREG_SFLASH_ALT_PROT_ROW201, 0x0ffff4c9
 571              	.set CYREG_SFLASH_ALT_PROT_ROW202, 0x0ffff4ca
 572              	.set CYREG_SFLASH_ALT_PROT_ROW203, 0x0ffff4cb
 573              	.set CYREG_SFLASH_ALT_PROT_ROW204, 0x0ffff4cc
 574              	.set CYREG_SFLASH_ALT_PROT_ROW205, 0x0ffff4cd
 575              	.set CYREG_SFLASH_ALT_PROT_ROW206, 0x0ffff4ce
 576              	.set CYREG_SFLASH_ALT_PROT_ROW207, 0x0ffff4cf
 577              	.set CYREG_SFLASH_ALT_PROT_ROW208, 0x0ffff4d0
 578              	.set CYREG_SFLASH_ALT_PROT_ROW209, 0x0ffff4d1
 579              	.set CYREG_SFLASH_ALT_PROT_ROW210, 0x0ffff4d2
 580              	.set CYREG_SFLASH_ALT_PROT_ROW211, 0x0ffff4d3
 581              	.set CYREG_SFLASH_ALT_PROT_ROW212, 0x0ffff4d4
 582              	.set CYREG_SFLASH_ALT_PROT_ROW213, 0x0ffff4d5
 583              	.set CYREG_SFLASH_ALT_PROT_ROW214, 0x0ffff4d6
 584              	.set CYREG_SFLASH_ALT_PROT_ROW215, 0x0ffff4d7
 585              	.set CYREG_SFLASH_ALT_PROT_ROW216, 0x0ffff4d8
 586              	.set CYREG_SFLASH_ALT_PROT_ROW217, 0x0ffff4d9
 587              	.set CYREG_SFLASH_ALT_PROT_ROW218, 0x0ffff4da
 588              	.set CYREG_SFLASH_ALT_PROT_ROW219, 0x0ffff4db
 589              	.set CYREG_SFLASH_ALT_PROT_ROW220, 0x0ffff4dc
 590              	.set CYREG_SFLASH_ALT_PROT_ROW221, 0x0ffff4dd
 591              	.set CYREG_SFLASH_ALT_PROT_ROW222, 0x0ffff4de
 592              	.set CYREG_SFLASH_ALT_PROT_ROW223, 0x0ffff4df
 593              	.set CYREG_SFLASH_ALT_PROT_ROW224, 0x0ffff4e0
 594              	.set CYREG_SFLASH_ALT_PROT_ROW225, 0x0ffff4e1
 595              	.set CYREG_SFLASH_ALT_PROT_ROW226, 0x0ffff4e2
 596              	.set CYREG_SFLASH_ALT_PROT_ROW227, 0x0ffff4e3
 597              	.set CYREG_SFLASH_ALT_PROT_ROW228, 0x0ffff4e4
 598              	.set CYREG_SFLASH_ALT_PROT_ROW229, 0x0ffff4e5
 599              	.set CYREG_SFLASH_ALT_PROT_ROW230, 0x0ffff4e6
 600              	.set CYREG_SFLASH_ALT_PROT_ROW231, 0x0ffff4e7
 601              	.set CYREG_SFLASH_ALT_PROT_ROW232, 0x0ffff4e8
 602              	.set CYREG_SFLASH_ALT_PROT_ROW233, 0x0ffff4e9
 603              	.set CYREG_SFLASH_ALT_PROT_ROW234, 0x0ffff4ea
 604              	.set CYREG_SFLASH_ALT_PROT_ROW235, 0x0ffff4eb
 605              	.set CYREG_SFLASH_ALT_PROT_ROW236, 0x0ffff4ec
 606              	.set CYREG_SFLASH_ALT_PROT_ROW237, 0x0ffff4ed
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 12


 607              	.set CYREG_SFLASH_ALT_PROT_ROW238, 0x0ffff4ee
 608              	.set CYREG_SFLASH_ALT_PROT_ROW239, 0x0ffff4ef
 609              	.set CYREG_SFLASH_ALT_PROT_ROW240, 0x0ffff4f0
 610              	.set CYREG_SFLASH_ALT_PROT_ROW241, 0x0ffff4f1
 611              	.set CYREG_SFLASH_ALT_PROT_ROW242, 0x0ffff4f2
 612              	.set CYREG_SFLASH_ALT_PROT_ROW243, 0x0ffff4f3
 613              	.set CYREG_SFLASH_ALT_PROT_ROW244, 0x0ffff4f4
 614              	.set CYREG_SFLASH_ALT_PROT_ROW245, 0x0ffff4f5
 615              	.set CYREG_SFLASH_ALT_PROT_ROW246, 0x0ffff4f6
 616              	.set CYREG_SFLASH_ALT_PROT_ROW247, 0x0ffff4f7
 617              	.set CYREG_SFLASH_ALT_PROT_ROW248, 0x0ffff4f8
 618              	.set CYREG_SFLASH_ALT_PROT_ROW249, 0x0ffff4f9
 619              	.set CYREG_SFLASH_ALT_PROT_ROW250, 0x0ffff4fa
 620              	.set CYREG_SFLASH_ALT_PROT_ROW251, 0x0ffff4fb
 621              	.set CYREG_SFLASH_ALT_PROT_ROW252, 0x0ffff4fc
 622              	.set CYREG_SFLASH_ALT_PROT_ROW253, 0x0ffff4fd
 623              	.set CYREG_SFLASH_ALT_PROT_ROW254, 0x0ffff4fe
 624              	.set CYREG_SFLASH_ALT_PROT_ROW255, 0x0ffff4ff
 625              	.set CYREG_SFLASH_ALT_PP, 0x0ffff5a0
 626              	.set CYREG_SFLASH_ALT_E, 0x0ffff5a4
 627              	.set CYREG_SFLASH_ALT_P, 0x0ffff5a8
 628              	.set CYREG_SFLASH_ALT_EA_E, 0x0ffff5ac
 629              	.set CYREG_SFLASH_ALT_EA_P, 0x0ffff5b0
 630              	.set CYREG_SFLASH_ALT_ES_E, 0x0ffff5b4
 631              	.set CYREG_SFLASH_ALT_ES_P_EO, 0x0ffff5b8
 632              	.set CYREG_SFLASH_ALT_E_VCTAT, 0x0ffff5bc
 633              	.set CYREG_SFLASH_ALT_P_VCTAT, 0x0ffff5bd
 634              	.set CYDEV_ROM_BASE, 0x10000000
 635              	.set CYDEV_ROM_SIZE, 0x00002000
 636              	.set CYREG_ROM_DATA_MBASE, 0x10000000
 637              	.set CYREG_ROM_DATA_MSIZE, 0x00002000
 638              	.set CYDEV_SRAM_BASE, 0x20000000
 639              	.set CYDEV_SRAM_SIZE, 0x00004000
 640              	.set CYREG_SRAM_DATA_MBASE, 0x20000000
 641              	.set CYREG_SRAM_DATA_MSIZE, 0x00004000
 642              	.set CYDEV_PERI_BASE, 0x40010000
 643              	.set CYDEV_PERI_SIZE, 0x00010000
 644              	.set CYREG_PERI_DIV_CMD, 0x40010000
 645              	.set CYREG_PERI_PCLK_CTL00, 0x40010100
 646              	.set CYREG_PERI_PCLK_CTL01, 0x40010104
 647              	.set CYREG_PERI_PCLK_CTL02, 0x40010108
 648              	.set CYREG_PERI_PCLK_CTL03, 0x4001010c
 649              	.set CYREG_PERI_PCLK_CTL04, 0x40010110
 650              	.set CYREG_PERI_PCLK_CTL05, 0x40010114
 651              	.set CYREG_PERI_PCLK_CTL06, 0x40010118
 652              	.set CYREG_PERI_PCLK_CTL07, 0x4001011c
 653              	.set CYREG_PERI_PCLK_CTL08, 0x40010120
 654              	.set CYREG_PERI_PCLK_CTL09, 0x40010124
 655              	.set CYREG_PERI_PCLK_CTL10, 0x40010128
 656              	.set CYREG_PERI_PCLK_CTL11, 0x4001012c
 657              	.set CYREG_PERI_PCLK_CTL12, 0x40010130
 658              	.set CYREG_PERI_PCLK_CTL13, 0x40010134
 659              	.set CYREG_PERI_PCLK_CTL14, 0x40010138
 660              	.set CYREG_PERI_PCLK_CTL15, 0x4001013c
 661              	.set CYREG_PERI_DIV_16_CTL00, 0x40010300
 662              	.set CYREG_PERI_DIV_16_CTL01, 0x40010304
 663              	.set CYREG_PERI_DIV_16_CTL02, 0x40010308
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 13


 664              	.set CYREG_PERI_DIV_16_CTL03, 0x4001030c
 665              	.set CYREG_PERI_DIV_16_CTL04, 0x40010310
 666              	.set CYREG_PERI_DIV_16_CTL05, 0x40010314
 667              	.set CYREG_PERI_DIV_16_CTL06, 0x40010318
 668              	.set CYREG_PERI_DIV_16_CTL07, 0x4001031c
 669              	.set CYREG_PERI_DIV_16_CTL08, 0x40010320
 670              	.set CYREG_PERI_DIV_16_CTL09, 0x40010324
 671              	.set CYREG_PERI_DIV_16_5_CTL00, 0x40010400
 672              	.set CYREG_PERI_DIV_16_5_CTL01, 0x40010404
 673              	.set CYDEV_HSIOM_BASE, 0x40020000
 674              	.set CYDEV_HSIOM_SIZE, 0x00004000
 675              	.set CYREG_HSIOM_PORT_SEL0, 0x40020000
 676              	.set CYREG_HSIOM_PORT_SEL1, 0x40020100
 677              	.set CYREG_HSIOM_PORT_SEL2, 0x40020200
 678              	.set CYREG_HSIOM_PORT_SEL3, 0x40020300
 679              	.set CYREG_HSIOM_PORT_SEL4, 0x40020400
 680              	.set CYREG_HSIOM_PORT_SEL5, 0x40020500
 681              	.set CYREG_HSIOM_PORT_SEL6, 0x40020600
 682              	.set CYREG_HSIOM_AMUX_SPLIT_CTL0, 0x40022100
 683              	.set CYREG_HSIOM_AMUX_SPLIT_CTL1, 0x40022104
 684              	.set CYREG_HSIOM_AMUX_SPLIT_CTL2, 0x40022108
 685              	.set CYDEV_TST_BASE, 0x40030000
 686              	.set CYDEV_TST_SIZE, 0x00010000
 687              	.set CYREG_TST_MODE, 0x40030014
 688              	.set CYDEV_GPIO_BASE, 0x40040000
 689              	.set CYDEV_GPIO_SIZE, 0x00004000
 690              	.set CYDEV_GPIO_PRT0_BASE, 0x40040000
 691              	.set CYDEV_GPIO_PRT0_SIZE, 0x00000100
 692              	.set CYREG_GPIO_PRT0_DR, 0x40040000
 693              	.set CYREG_GPIO_PRT0_PS, 0x40040004
 694              	.set CYREG_GPIO_PRT0_PC, 0x40040008
 695              	.set CYREG_GPIO_PRT0_INTR_CFG, 0x4004000c
 696              	.set CYREG_GPIO_PRT0_INTR, 0x40040010
 697              	.set CYREG_GPIO_PRT0_PC2, 0x40040018
 698              	.set CYREG_GPIO_PRT0_DR_SET, 0x40040040
 699              	.set CYREG_GPIO_PRT0_DR_CLR, 0x40040044
 700              	.set CYREG_GPIO_PRT0_DR_INV, 0x40040048
 701              	.set CYDEV_GPIO_PRT1_BASE, 0x40040100
 702              	.set CYDEV_GPIO_PRT1_SIZE, 0x00000100
 703              	.set CYREG_GPIO_PRT1_DR, 0x40040100
 704              	.set CYREG_GPIO_PRT1_PS, 0x40040104
 705              	.set CYREG_GPIO_PRT1_PC, 0x40040108
 706              	.set CYREG_GPIO_PRT1_INTR_CFG, 0x4004010c
 707              	.set CYREG_GPIO_PRT1_INTR, 0x40040110
 708              	.set CYREG_GPIO_PRT1_PC2, 0x40040118
 709              	.set CYREG_GPIO_PRT1_DR_SET, 0x40040140
 710              	.set CYREG_GPIO_PRT1_DR_CLR, 0x40040144
 711              	.set CYREG_GPIO_PRT1_DR_INV, 0x40040148
 712              	.set CYDEV_GPIO_PRT2_BASE, 0x40040200
 713              	.set CYDEV_GPIO_PRT2_SIZE, 0x00000100
 714              	.set CYREG_GPIO_PRT2_DR, 0x40040200
 715              	.set CYREG_GPIO_PRT2_PS, 0x40040204
 716              	.set CYREG_GPIO_PRT2_PC, 0x40040208
 717              	.set CYREG_GPIO_PRT2_INTR_CFG, 0x4004020c
 718              	.set CYREG_GPIO_PRT2_INTR, 0x40040210
 719              	.set CYREG_GPIO_PRT2_PC2, 0x40040218
 720              	.set CYREG_GPIO_PRT2_DR_SET, 0x40040240
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 14


 721              	.set CYREG_GPIO_PRT2_DR_CLR, 0x40040244
 722              	.set CYREG_GPIO_PRT2_DR_INV, 0x40040248
 723              	.set CYDEV_GPIO_PRT3_BASE, 0x40040300
 724              	.set CYDEV_GPIO_PRT3_SIZE, 0x00000100
 725              	.set CYREG_GPIO_PRT3_DR, 0x40040300
 726              	.set CYREG_GPIO_PRT3_PS, 0x40040304
 727              	.set CYREG_GPIO_PRT3_PC, 0x40040308
 728              	.set CYREG_GPIO_PRT3_INTR_CFG, 0x4004030c
 729              	.set CYREG_GPIO_PRT3_INTR, 0x40040310
 730              	.set CYREG_GPIO_PRT3_PC2, 0x40040318
 731              	.set CYREG_GPIO_PRT3_DR_SET, 0x40040340
 732              	.set CYREG_GPIO_PRT3_DR_CLR, 0x40040344
 733              	.set CYREG_GPIO_PRT3_DR_INV, 0x40040348
 734              	.set CYDEV_GPIO_PRT4_BASE, 0x40040400
 735              	.set CYDEV_GPIO_PRT4_SIZE, 0x00000100
 736              	.set CYREG_GPIO_PRT4_DR, 0x40040400
 737              	.set CYREG_GPIO_PRT4_PS, 0x40040404
 738              	.set CYREG_GPIO_PRT4_PC, 0x40040408
 739              	.set CYREG_GPIO_PRT4_INTR_CFG, 0x4004040c
 740              	.set CYREG_GPIO_PRT4_INTR, 0x40040410
 741              	.set CYREG_GPIO_PRT4_PC2, 0x40040418
 742              	.set CYREG_GPIO_PRT4_DR_SET, 0x40040440
 743              	.set CYREG_GPIO_PRT4_DR_CLR, 0x40040444
 744              	.set CYREG_GPIO_PRT4_DR_INV, 0x40040448
 745              	.set CYDEV_GPIO_PRT5_BASE, 0x40040500
 746              	.set CYDEV_GPIO_PRT5_SIZE, 0x00000100
 747              	.set CYREG_GPIO_PRT5_DR, 0x40040500
 748              	.set CYREG_GPIO_PRT5_PS, 0x40040504
 749              	.set CYREG_GPIO_PRT5_PC, 0x40040508
 750              	.set CYREG_GPIO_PRT5_INTR_CFG, 0x4004050c
 751              	.set CYREG_GPIO_PRT5_INTR, 0x40040510
 752              	.set CYREG_GPIO_PRT5_PC2, 0x40040518
 753              	.set CYREG_GPIO_PRT5_DR_SET, 0x40040540
 754              	.set CYREG_GPIO_PRT5_DR_CLR, 0x40040544
 755              	.set CYREG_GPIO_PRT5_DR_INV, 0x40040548
 756              	.set CYDEV_GPIO_PRT6_BASE, 0x40040600
 757              	.set CYDEV_GPIO_PRT6_SIZE, 0x00000100
 758              	.set CYREG_GPIO_PRT6_DR, 0x40040600
 759              	.set CYREG_GPIO_PRT6_PS, 0x40040604
 760              	.set CYREG_GPIO_PRT6_PC, 0x40040608
 761              	.set CYREG_GPIO_PRT6_INTR_CFG, 0x4004060c
 762              	.set CYREG_GPIO_PRT6_INTR, 0x40040610
 763              	.set CYREG_GPIO_PRT6_PC2, 0x40040618
 764              	.set CYREG_GPIO_PRT6_DR_SET, 0x40040640
 765              	.set CYREG_GPIO_PRT6_DR_CLR, 0x40040644
 766              	.set CYREG_GPIO_PRT6_DR_INV, 0x40040648
 767              	.set CYREG_GPIO_INTR_CAUSE, 0x40041000
 768              	.set CYDEV__BASE, 0x400b0000
 769              	.set CYDEV__SIZE, 0x00010000
 770              	.set CYREG_PWR_CONTROL, 0x400b0000
 771              	.set CYREG_PWR_INTR, 0x400b0004
 772              	.set CYREG_PWR_INTR_MASK, 0x400b0008
 773              	.set CYREG_PWR_KEY_DELAY, 0x400b000c
 774              	.set CYREG_PWR_PWRSYS_CONFIG, 0x400b0010
 775              	.set CYREG_PWR_BG_CONFIG, 0x400b0014
 776              	.set CYREG_PWR_VMON_CONFIG, 0x400b0018
 777              	.set CYREG_PWR_DFT_SELECT, 0x400b001c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 15


 778              	.set CYREG_PWR_DDFT_SELECT, 0x400b0020
 779              	.set CYREG_PWR_DFT_KEY, 0x400b0024
 780              	.set CYREG_PWR_BOD_KEY, 0x400b0028
 781              	.set CYREG_PWR_STOP, 0x400b002c
 782              	.set CYREG_CLK_SELECT, 0x400b0100
 783              	.set CYREG_CLK_ILO_CONFIG, 0x400b0104
 784              	.set CYREG_CLK_IMO_CONFIG, 0x400b0108
 785              	.set CYREG_CLK_IMO_SPREAD, 0x400b010c
 786              	.set CYREG_CLK_DFT_SELECT, 0x400b0110
 787              	.set CYREG_WDT_CTRLOW, 0x400b0200
 788              	.set CYREG_WDT_CTRHIGH, 0x400b0204
 789              	.set CYREG_WDT_MATCH, 0x400b0208
 790              	.set CYREG_WDT_CONFIG, 0x400b020c
 791              	.set CYREG_WDT_CONTROL, 0x400b0210
 792              	.set CYREG_RES_CAUSE, 0x400b0300
 793              	.set CYREG_PWR_PWRSYS_TRIM1, 0x400bff00
 794              	.set CYREG_PWR_PWRSYS_TRIM2, 0x400bff04
 795              	.set CYREG_PWR_PWRSYS_TRIM3, 0x400bff08
 796              	.set CYREG_PWR_PWRSYS_TRIM4, 0x400bff0c
 797              	.set CYREG_PWR_BG_TRIM1, 0x400bff10
 798              	.set CYREG_PWR_BG_TRIM2, 0x400bff14
 799              	.set CYREG_PWR_BG_TRIM3, 0x400bff18
 800              	.set CYREG_PWR_BG_TRIM4, 0x400bff1c
 801              	.set CYREG_PWR_BG_TRIM5, 0x400bff20
 802              	.set CYREG_CLK_ILO_TRIM, 0x400bff24
 803              	.set CYREG_CLK_IMO_TRIM1, 0x400bff28
 804              	.set CYREG_CLK_IMO_TRIM2, 0x400bff2c
 805              	.set CYREG_CLK_IMO_TRIM3, 0x400bff30
 806              	.set CYREG_CLK_IMO_TRIM4, 0x400bff34
 807              	.set CYREG_PWR_RSVD_TRIM, 0x400bff38
 808              	.set CYDEV_UDB_BASE, 0x400f0000
 809              	.set CYDEV_UDB_SIZE, 0x00010000
 810              	.set CYDEV_UDB_W8_BASE, 0x400f0000
 811              	.set CYDEV_UDB_W8_SIZE, 0x00001000
 812              	.set CYREG_UDB_W8_A0_00, 0x400f0000
 813              	.set CYREG_UDB_W8_A0_01, 0x400f0001
 814              	.set CYREG_UDB_W8_A0_02, 0x400f0002
 815              	.set CYREG_UDB_W8_A0_03, 0x400f0003
 816              	.set CYREG_UDB_W8_A1_00, 0x400f0010
 817              	.set CYREG_UDB_W8_A1_01, 0x400f0011
 818              	.set CYREG_UDB_W8_A1_02, 0x400f0012
 819              	.set CYREG_UDB_W8_A1_03, 0x400f0013
 820              	.set CYREG_UDB_W8_D0_00, 0x400f0020
 821              	.set CYREG_UDB_W8_D0_01, 0x400f0021
 822              	.set CYREG_UDB_W8_D0_02, 0x400f0022
 823              	.set CYREG_UDB_W8_D0_03, 0x400f0023
 824              	.set CYREG_UDB_W8_D1_00, 0x400f0030
 825              	.set CYREG_UDB_W8_D1_01, 0x400f0031
 826              	.set CYREG_UDB_W8_D1_02, 0x400f0032
 827              	.set CYREG_UDB_W8_D1_03, 0x400f0033
 828              	.set CYREG_UDB_W8_F0_00, 0x400f0040
 829              	.set CYREG_UDB_W8_F0_01, 0x400f0041
 830              	.set CYREG_UDB_W8_F0_02, 0x400f0042
 831              	.set CYREG_UDB_W8_F0_03, 0x400f0043
 832              	.set CYREG_UDB_W8_F1_00, 0x400f0050
 833              	.set CYREG_UDB_W8_F1_01, 0x400f0051
 834              	.set CYREG_UDB_W8_F1_02, 0x400f0052
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 16


 835              	.set CYREG_UDB_W8_F1_03, 0x400f0053
 836              	.set CYREG_UDB_W8_ST_00, 0x400f0060
 837              	.set CYREG_UDB_W8_ST_01, 0x400f0061
 838              	.set CYREG_UDB_W8_ST_02, 0x400f0062
 839              	.set CYREG_UDB_W8_ST_03, 0x400f0063
 840              	.set CYREG_UDB_W8_CTL_00, 0x400f0070
 841              	.set CYREG_UDB_W8_CTL_01, 0x400f0071
 842              	.set CYREG_UDB_W8_CTL_02, 0x400f0072
 843              	.set CYREG_UDB_W8_CTL_03, 0x400f0073
 844              	.set CYREG_UDB_W8_MSK_00, 0x400f0080
 845              	.set CYREG_UDB_W8_MSK_01, 0x400f0081
 846              	.set CYREG_UDB_W8_MSK_02, 0x400f0082
 847              	.set CYREG_UDB_W8_MSK_03, 0x400f0083
 848              	.set CYREG_UDB_W8_ACTL_00, 0x400f0090
 849              	.set CYREG_UDB_W8_ACTL_01, 0x400f0091
 850              	.set CYREG_UDB_W8_ACTL_02, 0x400f0092
 851              	.set CYREG_UDB_W8_ACTL_03, 0x400f0093
 852              	.set CYREG_UDB_W8_MC_00, 0x400f00a0
 853              	.set CYREG_UDB_W8_MC_01, 0x400f00a1
 854              	.set CYREG_UDB_W8_MC_02, 0x400f00a2
 855              	.set CYREG_UDB_W8_MC_03, 0x400f00a3
 856              	.set CYDEV_UDB_CAT16_BASE, 0x400f1000
 857              	.set CYDEV_UDB_CAT16_SIZE, 0x00001000
 858              	.set CYREG_UDB_CAT16_A_00, 0x400f1000
 859              	.set CYREG_UDB_CAT16_A_01, 0x400f1002
 860              	.set CYREG_UDB_CAT16_A_02, 0x400f1004
 861              	.set CYREG_UDB_CAT16_A_03, 0x400f1006
 862              	.set CYREG_UDB_CAT16_D_00, 0x400f1040
 863              	.set CYREG_UDB_CAT16_D_01, 0x400f1042
 864              	.set CYREG_UDB_CAT16_D_02, 0x400f1044
 865              	.set CYREG_UDB_CAT16_D_03, 0x400f1046
 866              	.set CYREG_UDB_CAT16_F_00, 0x400f1080
 867              	.set CYREG_UDB_CAT16_F_01, 0x400f1082
 868              	.set CYREG_UDB_CAT16_F_02, 0x400f1084
 869              	.set CYREG_UDB_CAT16_F_03, 0x400f1086
 870              	.set CYREG_UDB_CAT16_CTL_ST_00, 0x400f10c0
 871              	.set CYREG_UDB_CAT16_CTL_ST_01, 0x400f10c2
 872              	.set CYREG_UDB_CAT16_CTL_ST_02, 0x400f10c4
 873              	.set CYREG_UDB_CAT16_CTL_ST_03, 0x400f10c6
 874              	.set CYREG_UDB_CAT16_ACTL_MSK_00, 0x400f1100
 875              	.set CYREG_UDB_CAT16_ACTL_MSK_01, 0x400f1102
 876              	.set CYREG_UDB_CAT16_ACTL_MSK_02, 0x400f1104
 877              	.set CYREG_UDB_CAT16_ACTL_MSK_03, 0x400f1106
 878              	.set CYREG_UDB_CAT16_MC_00, 0x400f1140
 879              	.set CYREG_UDB_CAT16_MC_01, 0x400f1142
 880              	.set CYREG_UDB_CAT16_MC_02, 0x400f1144
 881              	.set CYREG_UDB_CAT16_MC_03, 0x400f1146
 882              	.set CYDEV_UDB_W16_BASE, 0x400f1000
 883              	.set CYDEV_UDB_W16_SIZE, 0x00001000
 884              	.set CYREG_UDB_W16_A0_00, 0x400f1000
 885              	.set CYREG_UDB_W16_A0_01, 0x400f1002
 886              	.set CYREG_UDB_W16_A0_02, 0x400f1004
 887              	.set CYREG_UDB_W16_A1_00, 0x400f1020
 888              	.set CYREG_UDB_W16_A1_01, 0x400f1022
 889              	.set CYREG_UDB_W16_A1_02, 0x400f1024
 890              	.set CYREG_UDB_W16_D0_00, 0x400f1040
 891              	.set CYREG_UDB_W16_D0_01, 0x400f1042
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 17


 892              	.set CYREG_UDB_W16_D0_02, 0x400f1044
 893              	.set CYREG_UDB_W16_D1_00, 0x400f1060
 894              	.set CYREG_UDB_W16_D1_01, 0x400f1062
 895              	.set CYREG_UDB_W16_D1_02, 0x400f1064
 896              	.set CYREG_UDB_W16_F0_00, 0x400f1080
 897              	.set CYREG_UDB_W16_F0_01, 0x400f1082
 898              	.set CYREG_UDB_W16_F0_02, 0x400f1084
 899              	.set CYREG_UDB_W16_F1_00, 0x400f10a0
 900              	.set CYREG_UDB_W16_F1_01, 0x400f10a2
 901              	.set CYREG_UDB_W16_F1_02, 0x400f10a4
 902              	.set CYREG_UDB_W16_ST_00, 0x400f10c0
 903              	.set CYREG_UDB_W16_ST_01, 0x400f10c2
 904              	.set CYREG_UDB_W16_ST_02, 0x400f10c4
 905              	.set CYREG_UDB_W16_CTL_00, 0x400f10e0
 906              	.set CYREG_UDB_W16_CTL_01, 0x400f10e2
 907              	.set CYREG_UDB_W16_CTL_02, 0x400f10e4
 908              	.set CYREG_UDB_W16_MSK_00, 0x400f1100
 909              	.set CYREG_UDB_W16_MSK_01, 0x400f1102
 910              	.set CYREG_UDB_W16_MSK_02, 0x400f1104
 911              	.set CYREG_UDB_W16_ACTL_00, 0x400f1120
 912              	.set CYREG_UDB_W16_ACTL_01, 0x400f1122
 913              	.set CYREG_UDB_W16_ACTL_02, 0x400f1124
 914              	.set CYREG_UDB_W16_MC_00, 0x400f1140
 915              	.set CYREG_UDB_W16_MC_01, 0x400f1142
 916              	.set CYREG_UDB_W16_MC_02, 0x400f1144
 917              	.set CYDEV_UDB_W32_BASE, 0x400f2000
 918              	.set CYDEV_UDB_W32_SIZE, 0x00001000
 919              	.set CYREG_UDB_W32_A0_00, 0x400f2000
 920              	.set CYREG_UDB_W32_A1_00, 0x400f2040
 921              	.set CYREG_UDB_W32_D0_00, 0x400f2080
 922              	.set CYREG_UDB_W32_D1_00, 0x400f20c0
 923              	.set CYREG_UDB_W32_F0_00, 0x400f2100
 924              	.set CYREG_UDB_W32_F1_00, 0x400f2140
 925              	.set CYREG_UDB_W32_ST_00, 0x400f2180
 926              	.set CYREG_UDB_W32_CTL_00, 0x400f21c0
 927              	.set CYREG_UDB_W32_MSK_00, 0x400f2200
 928              	.set CYREG_UDB_W32_ACTL_00, 0x400f2240
 929              	.set CYREG_UDB_W32_MC_00, 0x400f2280
 930              	.set CYDEV_UDB_P0_BASE, 0x400f3000
 931              	.set CYDEV_UDB_P0_SIZE, 0x00000200
 932              	.set CYDEV_UDB_P0_U0_BASE, 0x400f3000
 933              	.set CYDEV_UDB_P0_U0_SIZE, 0x00000080
 934              	.set CYREG_UDB_P0_U0_PLD_IT0, 0x400f3000
 935              	.set CYREG_UDB_P0_U0_PLD_IT1, 0x400f3004
 936              	.set CYREG_UDB_P0_U0_PLD_IT2, 0x400f3008
 937              	.set CYREG_UDB_P0_U0_PLD_IT3, 0x400f300c
 938              	.set CYREG_UDB_P0_U0_PLD_IT4, 0x400f3010
 939              	.set CYREG_UDB_P0_U0_PLD_IT5, 0x400f3014
 940              	.set CYREG_UDB_P0_U0_PLD_IT6, 0x400f3018
 941              	.set CYREG_UDB_P0_U0_PLD_IT7, 0x400f301c
 942              	.set CYREG_UDB_P0_U0_PLD_IT8, 0x400f3020
 943              	.set CYREG_UDB_P0_U0_PLD_IT9, 0x400f3024
 944              	.set CYREG_UDB_P0_U0_PLD_IT10, 0x400f3028
 945              	.set CYREG_UDB_P0_U0_PLD_IT11, 0x400f302c
 946              	.set CYREG_UDB_P0_U0_PLD_ORT0, 0x400f3030
 947              	.set CYREG_UDB_P0_U0_PLD_ORT1, 0x400f3032
 948              	.set CYREG_UDB_P0_U0_PLD_ORT2, 0x400f3034
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 18


 949              	.set CYREG_UDB_P0_U0_PLD_ORT3, 0x400f3036
 950              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST, 0x400f3038
 951              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB, 0x400f303a
 952              	.set CYREG_UDB_P0_U0_PLD_MC_SET_RESET, 0x400f303c
 953              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS, 0x400f303e
 954              	.set CYREG_UDB_P0_U0_CFG0, 0x400f3040
 955              	.set CYREG_UDB_P0_U0_CFG1, 0x400f3041
 956              	.set CYREG_UDB_P0_U0_CFG2, 0x400f3042
 957              	.set CYREG_UDB_P0_U0_CFG3, 0x400f3043
 958              	.set CYREG_UDB_P0_U0_CFG4, 0x400f3044
 959              	.set CYREG_UDB_P0_U0_CFG5, 0x400f3045
 960              	.set CYREG_UDB_P0_U0_CFG6, 0x400f3046
 961              	.set CYREG_UDB_P0_U0_CFG7, 0x400f3047
 962              	.set CYREG_UDB_P0_U0_CFG8, 0x400f3048
 963              	.set CYREG_UDB_P0_U0_CFG9, 0x400f3049
 964              	.set CYREG_UDB_P0_U0_CFG10, 0x400f304a
 965              	.set CYREG_UDB_P0_U0_CFG11, 0x400f304b
 966              	.set CYREG_UDB_P0_U0_CFG12, 0x400f304c
 967              	.set CYREG_UDB_P0_U0_CFG13, 0x400f304d
 968              	.set CYREG_UDB_P0_U0_CFG14, 0x400f304e
 969              	.set CYREG_UDB_P0_U0_CFG15, 0x400f304f
 970              	.set CYREG_UDB_P0_U0_CFG16, 0x400f3050
 971              	.set CYREG_UDB_P0_U0_CFG17, 0x400f3051
 972              	.set CYREG_UDB_P0_U0_CFG18, 0x400f3052
 973              	.set CYREG_UDB_P0_U0_CFG19, 0x400f3053
 974              	.set CYREG_UDB_P0_U0_CFG20, 0x400f3054
 975              	.set CYREG_UDB_P0_U0_CFG21, 0x400f3055
 976              	.set CYREG_UDB_P0_U0_CFG22, 0x400f3056
 977              	.set CYREG_UDB_P0_U0_CFG23, 0x400f3057
 978              	.set CYREG_UDB_P0_U0_CFG24, 0x400f3058
 979              	.set CYREG_UDB_P0_U0_CFG25, 0x400f3059
 980              	.set CYREG_UDB_P0_U0_CFG26, 0x400f305a
 981              	.set CYREG_UDB_P0_U0_CFG27, 0x400f305b
 982              	.set CYREG_UDB_P0_U0_CFG28, 0x400f305c
 983              	.set CYREG_UDB_P0_U0_CFG29, 0x400f305d
 984              	.set CYREG_UDB_P0_U0_CFG30, 0x400f305e
 985              	.set CYREG_UDB_P0_U0_CFG31, 0x400f305f
 986              	.set CYREG_UDB_P0_U0_DCFG0, 0x400f3060
 987              	.set CYREG_UDB_P0_U0_DCFG1, 0x400f3062
 988              	.set CYREG_UDB_P0_U0_DCFG2, 0x400f3064
 989              	.set CYREG_UDB_P0_U0_DCFG3, 0x400f3066
 990              	.set CYREG_UDB_P0_U0_DCFG4, 0x400f3068
 991              	.set CYREG_UDB_P0_U0_DCFG5, 0x400f306a
 992              	.set CYREG_UDB_P0_U0_DCFG6, 0x400f306c
 993              	.set CYREG_UDB_P0_U0_DCFG7, 0x400f306e
 994              	.set CYDEV_UDB_P0_U1_BASE, 0x400f3080
 995              	.set CYDEV_UDB_P0_U1_SIZE, 0x00000080
 996              	.set CYREG_UDB_P0_U1_PLD_IT0, 0x400f3080
 997              	.set CYREG_UDB_P0_U1_PLD_IT1, 0x400f3084
 998              	.set CYREG_UDB_P0_U1_PLD_IT2, 0x400f3088
 999              	.set CYREG_UDB_P0_U1_PLD_IT3, 0x400f308c
 1000              	.set CYREG_UDB_P0_U1_PLD_IT4, 0x400f3090
 1001              	.set CYREG_UDB_P0_U1_PLD_IT5, 0x400f3094
 1002              	.set CYREG_UDB_P0_U1_PLD_IT6, 0x400f3098
 1003              	.set CYREG_UDB_P0_U1_PLD_IT7, 0x400f309c
 1004              	.set CYREG_UDB_P0_U1_PLD_IT8, 0x400f30a0
 1005              	.set CYREG_UDB_P0_U1_PLD_IT9, 0x400f30a4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 19


 1006              	.set CYREG_UDB_P0_U1_PLD_IT10, 0x400f30a8
 1007              	.set CYREG_UDB_P0_U1_PLD_IT11, 0x400f30ac
 1008              	.set CYREG_UDB_P0_U1_PLD_ORT0, 0x400f30b0
 1009              	.set CYREG_UDB_P0_U1_PLD_ORT1, 0x400f30b2
 1010              	.set CYREG_UDB_P0_U1_PLD_ORT2, 0x400f30b4
 1011              	.set CYREG_UDB_P0_U1_PLD_ORT3, 0x400f30b6
 1012              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST, 0x400f30b8
 1013              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB, 0x400f30ba
 1014              	.set CYREG_UDB_P0_U1_PLD_MC_SET_RESET, 0x400f30bc
 1015              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS, 0x400f30be
 1016              	.set CYREG_UDB_P0_U1_CFG0, 0x400f30c0
 1017              	.set CYREG_UDB_P0_U1_CFG1, 0x400f30c1
 1018              	.set CYREG_UDB_P0_U1_CFG2, 0x400f30c2
 1019              	.set CYREG_UDB_P0_U1_CFG3, 0x400f30c3
 1020              	.set CYREG_UDB_P0_U1_CFG4, 0x400f30c4
 1021              	.set CYREG_UDB_P0_U1_CFG5, 0x400f30c5
 1022              	.set CYREG_UDB_P0_U1_CFG6, 0x400f30c6
 1023              	.set CYREG_UDB_P0_U1_CFG7, 0x400f30c7
 1024              	.set CYREG_UDB_P0_U1_CFG8, 0x400f30c8
 1025              	.set CYREG_UDB_P0_U1_CFG9, 0x400f30c9
 1026              	.set CYREG_UDB_P0_U1_CFG10, 0x400f30ca
 1027              	.set CYREG_UDB_P0_U1_CFG11, 0x400f30cb
 1028              	.set CYREG_UDB_P0_U1_CFG12, 0x400f30cc
 1029              	.set CYREG_UDB_P0_U1_CFG13, 0x400f30cd
 1030              	.set CYREG_UDB_P0_U1_CFG14, 0x400f30ce
 1031              	.set CYREG_UDB_P0_U1_CFG15, 0x400f30cf
 1032              	.set CYREG_UDB_P0_U1_CFG16, 0x400f30d0
 1033              	.set CYREG_UDB_P0_U1_CFG17, 0x400f30d1
 1034              	.set CYREG_UDB_P0_U1_CFG18, 0x400f30d2
 1035              	.set CYREG_UDB_P0_U1_CFG19, 0x400f30d3
 1036              	.set CYREG_UDB_P0_U1_CFG20, 0x400f30d4
 1037              	.set CYREG_UDB_P0_U1_CFG21, 0x400f30d5
 1038              	.set CYREG_UDB_P0_U1_CFG22, 0x400f30d6
 1039              	.set CYREG_UDB_P0_U1_CFG23, 0x400f30d7
 1040              	.set CYREG_UDB_P0_U1_CFG24, 0x400f30d8
 1041              	.set CYREG_UDB_P0_U1_CFG25, 0x400f30d9
 1042              	.set CYREG_UDB_P0_U1_CFG26, 0x400f30da
 1043              	.set CYREG_UDB_P0_U1_CFG27, 0x400f30db
 1044              	.set CYREG_UDB_P0_U1_CFG28, 0x400f30dc
 1045              	.set CYREG_UDB_P0_U1_CFG29, 0x400f30dd
 1046              	.set CYREG_UDB_P0_U1_CFG30, 0x400f30de
 1047              	.set CYREG_UDB_P0_U1_CFG31, 0x400f30df
 1048              	.set CYREG_UDB_P0_U1_DCFG0, 0x400f30e0
 1049              	.set CYREG_UDB_P0_U1_DCFG1, 0x400f30e2
 1050              	.set CYREG_UDB_P0_U1_DCFG2, 0x400f30e4
 1051              	.set CYREG_UDB_P0_U1_DCFG3, 0x400f30e6
 1052              	.set CYREG_UDB_P0_U1_DCFG4, 0x400f30e8
 1053              	.set CYREG_UDB_P0_U1_DCFG5, 0x400f30ea
 1054              	.set CYREG_UDB_P0_U1_DCFG6, 0x400f30ec
 1055              	.set CYREG_UDB_P0_U1_DCFG7, 0x400f30ee
 1056              	.set CYDEV_UDB_P0_ROUTE_BASE, 0x400f3100
 1057              	.set CYDEV_UDB_P0_ROUTE_SIZE, 0x00000100
 1058              	.set CYREG_UDB_P0_ROUTE_HC0, 0x400f3100
 1059              	.set CYREG_UDB_P0_ROUTE_HC1, 0x400f3101
 1060              	.set CYREG_UDB_P0_ROUTE_HC2, 0x400f3102
 1061              	.set CYREG_UDB_P0_ROUTE_HC3, 0x400f3103
 1062              	.set CYREG_UDB_P0_ROUTE_HC4, 0x400f3104
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 20


 1063              	.set CYREG_UDB_P0_ROUTE_HC5, 0x400f3105
 1064              	.set CYREG_UDB_P0_ROUTE_HC6, 0x400f3106
 1065              	.set CYREG_UDB_P0_ROUTE_HC7, 0x400f3107
 1066              	.set CYREG_UDB_P0_ROUTE_HC8, 0x400f3108
 1067              	.set CYREG_UDB_P0_ROUTE_HC9, 0x400f3109
 1068              	.set CYREG_UDB_P0_ROUTE_HC10, 0x400f310a
 1069              	.set CYREG_UDB_P0_ROUTE_HC11, 0x400f310b
 1070              	.set CYREG_UDB_P0_ROUTE_HC12, 0x400f310c
 1071              	.set CYREG_UDB_P0_ROUTE_HC13, 0x400f310d
 1072              	.set CYREG_UDB_P0_ROUTE_HC14, 0x400f310e
 1073              	.set CYREG_UDB_P0_ROUTE_HC15, 0x400f310f
 1074              	.set CYREG_UDB_P0_ROUTE_HC16, 0x400f3110
 1075              	.set CYREG_UDB_P0_ROUTE_HC17, 0x400f3111
 1076              	.set CYREG_UDB_P0_ROUTE_HC18, 0x400f3112
 1077              	.set CYREG_UDB_P0_ROUTE_HC19, 0x400f3113
 1078              	.set CYREG_UDB_P0_ROUTE_HC20, 0x400f3114
 1079              	.set CYREG_UDB_P0_ROUTE_HC21, 0x400f3115
 1080              	.set CYREG_UDB_P0_ROUTE_HC22, 0x400f3116
 1081              	.set CYREG_UDB_P0_ROUTE_HC23, 0x400f3117
 1082              	.set CYREG_UDB_P0_ROUTE_HC24, 0x400f3118
 1083              	.set CYREG_UDB_P0_ROUTE_HC25, 0x400f3119
 1084              	.set CYREG_UDB_P0_ROUTE_HC26, 0x400f311a
 1085              	.set CYREG_UDB_P0_ROUTE_HC27, 0x400f311b
 1086              	.set CYREG_UDB_P0_ROUTE_HC28, 0x400f311c
 1087              	.set CYREG_UDB_P0_ROUTE_HC29, 0x400f311d
 1088              	.set CYREG_UDB_P0_ROUTE_HC30, 0x400f311e
 1089              	.set CYREG_UDB_P0_ROUTE_HC31, 0x400f311f
 1090              	.set CYREG_UDB_P0_ROUTE_HC32, 0x400f3120
 1091              	.set CYREG_UDB_P0_ROUTE_HC33, 0x400f3121
 1092              	.set CYREG_UDB_P0_ROUTE_HC34, 0x400f3122
 1093              	.set CYREG_UDB_P0_ROUTE_HC35, 0x400f3123
 1094              	.set CYREG_UDB_P0_ROUTE_HC36, 0x400f3124
 1095              	.set CYREG_UDB_P0_ROUTE_HC37, 0x400f3125
 1096              	.set CYREG_UDB_P0_ROUTE_HC38, 0x400f3126
 1097              	.set CYREG_UDB_P0_ROUTE_HC39, 0x400f3127
 1098              	.set CYREG_UDB_P0_ROUTE_HC40, 0x400f3128
 1099              	.set CYREG_UDB_P0_ROUTE_HC41, 0x400f3129
 1100              	.set CYREG_UDB_P0_ROUTE_HC42, 0x400f312a
 1101              	.set CYREG_UDB_P0_ROUTE_HC43, 0x400f312b
 1102              	.set CYREG_UDB_P0_ROUTE_HC44, 0x400f312c
 1103              	.set CYREG_UDB_P0_ROUTE_HC45, 0x400f312d
 1104              	.set CYREG_UDB_P0_ROUTE_HC46, 0x400f312e
 1105              	.set CYREG_UDB_P0_ROUTE_HC47, 0x400f312f
 1106              	.set CYREG_UDB_P0_ROUTE_HC48, 0x400f3130
 1107              	.set CYREG_UDB_P0_ROUTE_HC49, 0x400f3131
 1108              	.set CYREG_UDB_P0_ROUTE_HC50, 0x400f3132
 1109              	.set CYREG_UDB_P0_ROUTE_HC51, 0x400f3133
 1110              	.set CYREG_UDB_P0_ROUTE_HC52, 0x400f3134
 1111              	.set CYREG_UDB_P0_ROUTE_HC53, 0x400f3135
 1112              	.set CYREG_UDB_P0_ROUTE_HC54, 0x400f3136
 1113              	.set CYREG_UDB_P0_ROUTE_HC55, 0x400f3137
 1114              	.set CYREG_UDB_P0_ROUTE_HC56, 0x400f3138
 1115              	.set CYREG_UDB_P0_ROUTE_HC57, 0x400f3139
 1116              	.set CYREG_UDB_P0_ROUTE_HC58, 0x400f313a
 1117              	.set CYREG_UDB_P0_ROUTE_HC59, 0x400f313b
 1118              	.set CYREG_UDB_P0_ROUTE_HC60, 0x400f313c
 1119              	.set CYREG_UDB_P0_ROUTE_HC61, 0x400f313d
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 21


 1120              	.set CYREG_UDB_P0_ROUTE_HC62, 0x400f313e
 1121              	.set CYREG_UDB_P0_ROUTE_HC63, 0x400f313f
 1122              	.set CYREG_UDB_P0_ROUTE_HC64, 0x400f3140
 1123              	.set CYREG_UDB_P0_ROUTE_HC65, 0x400f3141
 1124              	.set CYREG_UDB_P0_ROUTE_HC66, 0x400f3142
 1125              	.set CYREG_UDB_P0_ROUTE_HC67, 0x400f3143
 1126              	.set CYREG_UDB_P0_ROUTE_HC68, 0x400f3144
 1127              	.set CYREG_UDB_P0_ROUTE_HC69, 0x400f3145
 1128              	.set CYREG_UDB_P0_ROUTE_HC70, 0x400f3146
 1129              	.set CYREG_UDB_P0_ROUTE_HC71, 0x400f3147
 1130              	.set CYREG_UDB_P0_ROUTE_HC72, 0x400f3148
 1131              	.set CYREG_UDB_P0_ROUTE_HC73, 0x400f3149
 1132              	.set CYREG_UDB_P0_ROUTE_HC74, 0x400f314a
 1133              	.set CYREG_UDB_P0_ROUTE_HC75, 0x400f314b
 1134              	.set CYREG_UDB_P0_ROUTE_HC76, 0x400f314c
 1135              	.set CYREG_UDB_P0_ROUTE_HC77, 0x400f314d
 1136              	.set CYREG_UDB_P0_ROUTE_HC78, 0x400f314e
 1137              	.set CYREG_UDB_P0_ROUTE_HC79, 0x400f314f
 1138              	.set CYREG_UDB_P0_ROUTE_HC80, 0x400f3150
 1139              	.set CYREG_UDB_P0_ROUTE_HC81, 0x400f3151
 1140              	.set CYREG_UDB_P0_ROUTE_HC82, 0x400f3152
 1141              	.set CYREG_UDB_P0_ROUTE_HC83, 0x400f3153
 1142              	.set CYREG_UDB_P0_ROUTE_HC84, 0x400f3154
 1143              	.set CYREG_UDB_P0_ROUTE_HC85, 0x400f3155
 1144              	.set CYREG_UDB_P0_ROUTE_HC86, 0x400f3156
 1145              	.set CYREG_UDB_P0_ROUTE_HC87, 0x400f3157
 1146              	.set CYREG_UDB_P0_ROUTE_HC88, 0x400f3158
 1147              	.set CYREG_UDB_P0_ROUTE_HC89, 0x400f3159
 1148              	.set CYREG_UDB_P0_ROUTE_HC90, 0x400f315a
 1149              	.set CYREG_UDB_P0_ROUTE_HC91, 0x400f315b
 1150              	.set CYREG_UDB_P0_ROUTE_HC92, 0x400f315c
 1151              	.set CYREG_UDB_P0_ROUTE_HC93, 0x400f315d
 1152              	.set CYREG_UDB_P0_ROUTE_HC94, 0x400f315e
 1153              	.set CYREG_UDB_P0_ROUTE_HC95, 0x400f315f
 1154              	.set CYREG_UDB_P0_ROUTE_HC96, 0x400f3160
 1155              	.set CYREG_UDB_P0_ROUTE_HC97, 0x400f3161
 1156              	.set CYREG_UDB_P0_ROUTE_HC98, 0x400f3162
 1157              	.set CYREG_UDB_P0_ROUTE_HC99, 0x400f3163
 1158              	.set CYREG_UDB_P0_ROUTE_HC100, 0x400f3164
 1159              	.set CYREG_UDB_P0_ROUTE_HC101, 0x400f3165
 1160              	.set CYREG_UDB_P0_ROUTE_HC102, 0x400f3166
 1161              	.set CYREG_UDB_P0_ROUTE_HC103, 0x400f3167
 1162              	.set CYREG_UDB_P0_ROUTE_HC104, 0x400f3168
 1163              	.set CYREG_UDB_P0_ROUTE_HC105, 0x400f3169
 1164              	.set CYREG_UDB_P0_ROUTE_HC106, 0x400f316a
 1165              	.set CYREG_UDB_P0_ROUTE_HC107, 0x400f316b
 1166              	.set CYREG_UDB_P0_ROUTE_HC108, 0x400f316c
 1167              	.set CYREG_UDB_P0_ROUTE_HC109, 0x400f316d
 1168              	.set CYREG_UDB_P0_ROUTE_HC110, 0x400f316e
 1169              	.set CYREG_UDB_P0_ROUTE_HC111, 0x400f316f
 1170              	.set CYREG_UDB_P0_ROUTE_HC112, 0x400f3170
 1171              	.set CYREG_UDB_P0_ROUTE_HC113, 0x400f3171
 1172              	.set CYREG_UDB_P0_ROUTE_HC114, 0x400f3172
 1173              	.set CYREG_UDB_P0_ROUTE_HC115, 0x400f3173
 1174              	.set CYREG_UDB_P0_ROUTE_HC116, 0x400f3174
 1175              	.set CYREG_UDB_P0_ROUTE_HC117, 0x400f3175
 1176              	.set CYREG_UDB_P0_ROUTE_HC118, 0x400f3176
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 22


 1177              	.set CYREG_UDB_P0_ROUTE_HC119, 0x400f3177
 1178              	.set CYREG_UDB_P0_ROUTE_HC120, 0x400f3178
 1179              	.set CYREG_UDB_P0_ROUTE_HC121, 0x400f3179
 1180              	.set CYREG_UDB_P0_ROUTE_HC122, 0x400f317a
 1181              	.set CYREG_UDB_P0_ROUTE_HC123, 0x400f317b
 1182              	.set CYREG_UDB_P0_ROUTE_HC124, 0x400f317c
 1183              	.set CYREG_UDB_P0_ROUTE_HC125, 0x400f317d
 1184              	.set CYREG_UDB_P0_ROUTE_HC126, 0x400f317e
 1185              	.set CYREG_UDB_P0_ROUTE_HC127, 0x400f317f
 1186              	.set CYREG_UDB_P0_ROUTE_HV_L0, 0x400f3180
 1187              	.set CYREG_UDB_P0_ROUTE_HV_L1, 0x400f3181
 1188              	.set CYREG_UDB_P0_ROUTE_HV_L2, 0x400f3182
 1189              	.set CYREG_UDB_P0_ROUTE_HV_L3, 0x400f3183
 1190              	.set CYREG_UDB_P0_ROUTE_HV_L4, 0x400f3184
 1191              	.set CYREG_UDB_P0_ROUTE_HV_L5, 0x400f3185
 1192              	.set CYREG_UDB_P0_ROUTE_HV_L6, 0x400f3186
 1193              	.set CYREG_UDB_P0_ROUTE_HV_L7, 0x400f3187
 1194              	.set CYREG_UDB_P0_ROUTE_HV_L8, 0x400f3188
 1195              	.set CYREG_UDB_P0_ROUTE_HV_L9, 0x400f3189
 1196              	.set CYREG_UDB_P0_ROUTE_HV_L10, 0x400f318a
 1197              	.set CYREG_UDB_P0_ROUTE_HV_L11, 0x400f318b
 1198              	.set CYREG_UDB_P0_ROUTE_HV_L12, 0x400f318c
 1199              	.set CYREG_UDB_P0_ROUTE_HV_L13, 0x400f318d
 1200              	.set CYREG_UDB_P0_ROUTE_HV_L14, 0x400f318e
 1201              	.set CYREG_UDB_P0_ROUTE_HV_L15, 0x400f318f
 1202              	.set CYREG_UDB_P0_ROUTE_HS0, 0x400f3190
 1203              	.set CYREG_UDB_P0_ROUTE_HS1, 0x400f3191
 1204              	.set CYREG_UDB_P0_ROUTE_HS2, 0x400f3192
 1205              	.set CYREG_UDB_P0_ROUTE_HS3, 0x400f3193
 1206              	.set CYREG_UDB_P0_ROUTE_HS4, 0x400f3194
 1207              	.set CYREG_UDB_P0_ROUTE_HS5, 0x400f3195
 1208              	.set CYREG_UDB_P0_ROUTE_HS6, 0x400f3196
 1209              	.set CYREG_UDB_P0_ROUTE_HS7, 0x400f3197
 1210              	.set CYREG_UDB_P0_ROUTE_HS8, 0x400f3198
 1211              	.set CYREG_UDB_P0_ROUTE_HS9, 0x400f3199
 1212              	.set CYREG_UDB_P0_ROUTE_HS10, 0x400f319a
 1213              	.set CYREG_UDB_P0_ROUTE_HS11, 0x400f319b
 1214              	.set CYREG_UDB_P0_ROUTE_HS12, 0x400f319c
 1215              	.set CYREG_UDB_P0_ROUTE_HS13, 0x400f319d
 1216              	.set CYREG_UDB_P0_ROUTE_HS14, 0x400f319e
 1217              	.set CYREG_UDB_P0_ROUTE_HS15, 0x400f319f
 1218              	.set CYREG_UDB_P0_ROUTE_HS16, 0x400f31a0
 1219              	.set CYREG_UDB_P0_ROUTE_HS17, 0x400f31a1
 1220              	.set CYREG_UDB_P0_ROUTE_HS18, 0x400f31a2
 1221              	.set CYREG_UDB_P0_ROUTE_HS19, 0x400f31a3
 1222              	.set CYREG_UDB_P0_ROUTE_HS20, 0x400f31a4
 1223              	.set CYREG_UDB_P0_ROUTE_HS21, 0x400f31a5
 1224              	.set CYREG_UDB_P0_ROUTE_HS22, 0x400f31a6
 1225              	.set CYREG_UDB_P0_ROUTE_HS23, 0x400f31a7
 1226              	.set CYREG_UDB_P0_ROUTE_HV_R0, 0x400f31a8
 1227              	.set CYREG_UDB_P0_ROUTE_HV_R1, 0x400f31a9
 1228              	.set CYREG_UDB_P0_ROUTE_HV_R2, 0x400f31aa
 1229              	.set CYREG_UDB_P0_ROUTE_HV_R3, 0x400f31ab
 1230              	.set CYREG_UDB_P0_ROUTE_HV_R4, 0x400f31ac
 1231              	.set CYREG_UDB_P0_ROUTE_HV_R5, 0x400f31ad
 1232              	.set CYREG_UDB_P0_ROUTE_HV_R6, 0x400f31ae
 1233              	.set CYREG_UDB_P0_ROUTE_HV_R7, 0x400f31af
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 23


 1234              	.set CYREG_UDB_P0_ROUTE_HV_R8, 0x400f31b0
 1235              	.set CYREG_UDB_P0_ROUTE_HV_R9, 0x400f31b1
 1236              	.set CYREG_UDB_P0_ROUTE_HV_R10, 0x400f31b2
 1237              	.set CYREG_UDB_P0_ROUTE_HV_R11, 0x400f31b3
 1238              	.set CYREG_UDB_P0_ROUTE_HV_R12, 0x400f31b4
 1239              	.set CYREG_UDB_P0_ROUTE_HV_R13, 0x400f31b5
 1240              	.set CYREG_UDB_P0_ROUTE_HV_R14, 0x400f31b6
 1241              	.set CYREG_UDB_P0_ROUTE_HV_R15, 0x400f31b7
 1242              	.set CYREG_UDB_P0_ROUTE_PLD0IN0, 0x400f31c0
 1243              	.set CYREG_UDB_P0_ROUTE_PLD0IN1, 0x400f31c2
 1244              	.set CYREG_UDB_P0_ROUTE_PLD0IN2, 0x400f31c4
 1245              	.set CYREG_UDB_P0_ROUTE_PLD1IN0, 0x400f31ca
 1246              	.set CYREG_UDB_P0_ROUTE_PLD1IN1, 0x400f31cc
 1247              	.set CYREG_UDB_P0_ROUTE_PLD1IN2, 0x400f31ce
 1248              	.set CYREG_UDB_P0_ROUTE_DPIN0, 0x400f31d0
 1249              	.set CYREG_UDB_P0_ROUTE_DPIN1, 0x400f31d2
 1250              	.set CYREG_UDB_P0_ROUTE_SCIN, 0x400f31d6
 1251              	.set CYREG_UDB_P0_ROUTE_SCIOIN, 0x400f31d8
 1252              	.set CYREG_UDB_P0_ROUTE_RCIN, 0x400f31de
 1253              	.set CYREG_UDB_P0_ROUTE_VS0, 0x400f31e0
 1254              	.set CYREG_UDB_P0_ROUTE_VS1, 0x400f31e2
 1255              	.set CYREG_UDB_P0_ROUTE_VS2, 0x400f31e4
 1256              	.set CYREG_UDB_P0_ROUTE_VS3, 0x400f31e6
 1257              	.set CYREG_UDB_P0_ROUTE_VS4, 0x400f31e8
 1258              	.set CYREG_UDB_P0_ROUTE_VS5, 0x400f31ea
 1259              	.set CYREG_UDB_P0_ROUTE_VS6, 0x400f31ec
 1260              	.set CYREG_UDB_P0_ROUTE_VS7, 0x400f31ee
 1261              	.set CYDEV_UDB_P1_BASE, 0x400f3200
 1262              	.set CYDEV_UDB_P1_SIZE, 0x00000200
 1263              	.set CYDEV_UDB_P1_U0_BASE, 0x400f3200
 1264              	.set CYDEV_UDB_P1_U0_SIZE, 0x00000080
 1265              	.set CYREG_UDB_P1_U0_PLD_IT0, 0x400f3200
 1266              	.set CYREG_UDB_P1_U0_PLD_IT1, 0x400f3204
 1267              	.set CYREG_UDB_P1_U0_PLD_IT2, 0x400f3208
 1268              	.set CYREG_UDB_P1_U0_PLD_IT3, 0x400f320c
 1269              	.set CYREG_UDB_P1_U0_PLD_IT4, 0x400f3210
 1270              	.set CYREG_UDB_P1_U0_PLD_IT5, 0x400f3214
 1271              	.set CYREG_UDB_P1_U0_PLD_IT6, 0x400f3218
 1272              	.set CYREG_UDB_P1_U0_PLD_IT7, 0x400f321c
 1273              	.set CYREG_UDB_P1_U0_PLD_IT8, 0x400f3220
 1274              	.set CYREG_UDB_P1_U0_PLD_IT9, 0x400f3224
 1275              	.set CYREG_UDB_P1_U0_PLD_IT10, 0x400f3228
 1276              	.set CYREG_UDB_P1_U0_PLD_IT11, 0x400f322c
 1277              	.set CYREG_UDB_P1_U0_PLD_ORT0, 0x400f3230
 1278              	.set CYREG_UDB_P1_U0_PLD_ORT1, 0x400f3232
 1279              	.set CYREG_UDB_P1_U0_PLD_ORT2, 0x400f3234
 1280              	.set CYREG_UDB_P1_U0_PLD_ORT3, 0x400f3236
 1281              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST, 0x400f3238
 1282              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB, 0x400f323a
 1283              	.set CYREG_UDB_P1_U0_PLD_MC_SET_RESET, 0x400f323c
 1284              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS, 0x400f323e
 1285              	.set CYREG_UDB_P1_U0_CFG0, 0x400f3240
 1286              	.set CYREG_UDB_P1_U0_CFG1, 0x400f3241
 1287              	.set CYREG_UDB_P1_U0_CFG2, 0x400f3242
 1288              	.set CYREG_UDB_P1_U0_CFG3, 0x400f3243
 1289              	.set CYREG_UDB_P1_U0_CFG4, 0x400f3244
 1290              	.set CYREG_UDB_P1_U0_CFG5, 0x400f3245
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 24


 1291              	.set CYREG_UDB_P1_U0_CFG6, 0x400f3246
 1292              	.set CYREG_UDB_P1_U0_CFG7, 0x400f3247
 1293              	.set CYREG_UDB_P1_U0_CFG8, 0x400f3248
 1294              	.set CYREG_UDB_P1_U0_CFG9, 0x400f3249
 1295              	.set CYREG_UDB_P1_U0_CFG10, 0x400f324a
 1296              	.set CYREG_UDB_P1_U0_CFG11, 0x400f324b
 1297              	.set CYREG_UDB_P1_U0_CFG12, 0x400f324c
 1298              	.set CYREG_UDB_P1_U0_CFG13, 0x400f324d
 1299              	.set CYREG_UDB_P1_U0_CFG14, 0x400f324e
 1300              	.set CYREG_UDB_P1_U0_CFG15, 0x400f324f
 1301              	.set CYREG_UDB_P1_U0_CFG16, 0x400f3250
 1302              	.set CYREG_UDB_P1_U0_CFG17, 0x400f3251
 1303              	.set CYREG_UDB_P1_U0_CFG18, 0x400f3252
 1304              	.set CYREG_UDB_P1_U0_CFG19, 0x400f3253
 1305              	.set CYREG_UDB_P1_U0_CFG20, 0x400f3254
 1306              	.set CYREG_UDB_P1_U0_CFG21, 0x400f3255
 1307              	.set CYREG_UDB_P1_U0_CFG22, 0x400f3256
 1308              	.set CYREG_UDB_P1_U0_CFG23, 0x400f3257
 1309              	.set CYREG_UDB_P1_U0_CFG24, 0x400f3258
 1310              	.set CYREG_UDB_P1_U0_CFG25, 0x400f3259
 1311              	.set CYREG_UDB_P1_U0_CFG26, 0x400f325a
 1312              	.set CYREG_UDB_P1_U0_CFG27, 0x400f325b
 1313              	.set CYREG_UDB_P1_U0_CFG28, 0x400f325c
 1314              	.set CYREG_UDB_P1_U0_CFG29, 0x400f325d
 1315              	.set CYREG_UDB_P1_U0_CFG30, 0x400f325e
 1316              	.set CYREG_UDB_P1_U0_CFG31, 0x400f325f
 1317              	.set CYREG_UDB_P1_U0_DCFG0, 0x400f3260
 1318              	.set CYREG_UDB_P1_U0_DCFG1, 0x400f3262
 1319              	.set CYREG_UDB_P1_U0_DCFG2, 0x400f3264
 1320              	.set CYREG_UDB_P1_U0_DCFG3, 0x400f3266
 1321              	.set CYREG_UDB_P1_U0_DCFG4, 0x400f3268
 1322              	.set CYREG_UDB_P1_U0_DCFG5, 0x400f326a
 1323              	.set CYREG_UDB_P1_U0_DCFG6, 0x400f326c
 1324              	.set CYREG_UDB_P1_U0_DCFG7, 0x400f326e
 1325              	.set CYDEV_UDB_P1_U1_BASE, 0x400f3280
 1326              	.set CYDEV_UDB_P1_U1_SIZE, 0x00000080
 1327              	.set CYREG_UDB_P1_U1_PLD_IT0, 0x400f3280
 1328              	.set CYREG_UDB_P1_U1_PLD_IT1, 0x400f3284
 1329              	.set CYREG_UDB_P1_U1_PLD_IT2, 0x400f3288
 1330              	.set CYREG_UDB_P1_U1_PLD_IT3, 0x400f328c
 1331              	.set CYREG_UDB_P1_U1_PLD_IT4, 0x400f3290
 1332              	.set CYREG_UDB_P1_U1_PLD_IT5, 0x400f3294
 1333              	.set CYREG_UDB_P1_U1_PLD_IT6, 0x400f3298
 1334              	.set CYREG_UDB_P1_U1_PLD_IT7, 0x400f329c
 1335              	.set CYREG_UDB_P1_U1_PLD_IT8, 0x400f32a0
 1336              	.set CYREG_UDB_P1_U1_PLD_IT9, 0x400f32a4
 1337              	.set CYREG_UDB_P1_U1_PLD_IT10, 0x400f32a8
 1338              	.set CYREG_UDB_P1_U1_PLD_IT11, 0x400f32ac
 1339              	.set CYREG_UDB_P1_U1_PLD_ORT0, 0x400f32b0
 1340              	.set CYREG_UDB_P1_U1_PLD_ORT1, 0x400f32b2
 1341              	.set CYREG_UDB_P1_U1_PLD_ORT2, 0x400f32b4
 1342              	.set CYREG_UDB_P1_U1_PLD_ORT3, 0x400f32b6
 1343              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST, 0x400f32b8
 1344              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB, 0x400f32ba
 1345              	.set CYREG_UDB_P1_U1_PLD_MC_SET_RESET, 0x400f32bc
 1346              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS, 0x400f32be
 1347              	.set CYREG_UDB_P1_U1_CFG0, 0x400f32c0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 25


 1348              	.set CYREG_UDB_P1_U1_CFG1, 0x400f32c1
 1349              	.set CYREG_UDB_P1_U1_CFG2, 0x400f32c2
 1350              	.set CYREG_UDB_P1_U1_CFG3, 0x400f32c3
 1351              	.set CYREG_UDB_P1_U1_CFG4, 0x400f32c4
 1352              	.set CYREG_UDB_P1_U1_CFG5, 0x400f32c5
 1353              	.set CYREG_UDB_P1_U1_CFG6, 0x400f32c6
 1354              	.set CYREG_UDB_P1_U1_CFG7, 0x400f32c7
 1355              	.set CYREG_UDB_P1_U1_CFG8, 0x400f32c8
 1356              	.set CYREG_UDB_P1_U1_CFG9, 0x400f32c9
 1357              	.set CYREG_UDB_P1_U1_CFG10, 0x400f32ca
 1358              	.set CYREG_UDB_P1_U1_CFG11, 0x400f32cb
 1359              	.set CYREG_UDB_P1_U1_CFG12, 0x400f32cc
 1360              	.set CYREG_UDB_P1_U1_CFG13, 0x400f32cd
 1361              	.set CYREG_UDB_P1_U1_CFG14, 0x400f32ce
 1362              	.set CYREG_UDB_P1_U1_CFG15, 0x400f32cf
 1363              	.set CYREG_UDB_P1_U1_CFG16, 0x400f32d0
 1364              	.set CYREG_UDB_P1_U1_CFG17, 0x400f32d1
 1365              	.set CYREG_UDB_P1_U1_CFG18, 0x400f32d2
 1366              	.set CYREG_UDB_P1_U1_CFG19, 0x400f32d3
 1367              	.set CYREG_UDB_P1_U1_CFG20, 0x400f32d4
 1368              	.set CYREG_UDB_P1_U1_CFG21, 0x400f32d5
 1369              	.set CYREG_UDB_P1_U1_CFG22, 0x400f32d6
 1370              	.set CYREG_UDB_P1_U1_CFG23, 0x400f32d7
 1371              	.set CYREG_UDB_P1_U1_CFG24, 0x400f32d8
 1372              	.set CYREG_UDB_P1_U1_CFG25, 0x400f32d9
 1373              	.set CYREG_UDB_P1_U1_CFG26, 0x400f32da
 1374              	.set CYREG_UDB_P1_U1_CFG27, 0x400f32db
 1375              	.set CYREG_UDB_P1_U1_CFG28, 0x400f32dc
 1376              	.set CYREG_UDB_P1_U1_CFG29, 0x400f32dd
 1377              	.set CYREG_UDB_P1_U1_CFG30, 0x400f32de
 1378              	.set CYREG_UDB_P1_U1_CFG31, 0x400f32df
 1379              	.set CYREG_UDB_P1_U1_DCFG0, 0x400f32e0
 1380              	.set CYREG_UDB_P1_U1_DCFG1, 0x400f32e2
 1381              	.set CYREG_UDB_P1_U1_DCFG2, 0x400f32e4
 1382              	.set CYREG_UDB_P1_U1_DCFG3, 0x400f32e6
 1383              	.set CYREG_UDB_P1_U1_DCFG4, 0x400f32e8
 1384              	.set CYREG_UDB_P1_U1_DCFG5, 0x400f32ea
 1385              	.set CYREG_UDB_P1_U1_DCFG6, 0x400f32ec
 1386              	.set CYREG_UDB_P1_U1_DCFG7, 0x400f32ee
 1387              	.set CYDEV_UDB_P1_ROUTE_BASE, 0x400f3300
 1388              	.set CYDEV_UDB_P1_ROUTE_SIZE, 0x00000100
 1389              	.set CYREG_UDB_P1_ROUTE_HC0, 0x400f3300
 1390              	.set CYREG_UDB_P1_ROUTE_HC1, 0x400f3301
 1391              	.set CYREG_UDB_P1_ROUTE_HC2, 0x400f3302
 1392              	.set CYREG_UDB_P1_ROUTE_HC3, 0x400f3303
 1393              	.set CYREG_UDB_P1_ROUTE_HC4, 0x400f3304
 1394              	.set CYREG_UDB_P1_ROUTE_HC5, 0x400f3305
 1395              	.set CYREG_UDB_P1_ROUTE_HC6, 0x400f3306
 1396              	.set CYREG_UDB_P1_ROUTE_HC7, 0x400f3307
 1397              	.set CYREG_UDB_P1_ROUTE_HC8, 0x400f3308
 1398              	.set CYREG_UDB_P1_ROUTE_HC9, 0x400f3309
 1399              	.set CYREG_UDB_P1_ROUTE_HC10, 0x400f330a
 1400              	.set CYREG_UDB_P1_ROUTE_HC11, 0x400f330b
 1401              	.set CYREG_UDB_P1_ROUTE_HC12, 0x400f330c
 1402              	.set CYREG_UDB_P1_ROUTE_HC13, 0x400f330d
 1403              	.set CYREG_UDB_P1_ROUTE_HC14, 0x400f330e
 1404              	.set CYREG_UDB_P1_ROUTE_HC15, 0x400f330f
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 26


 1405              	.set CYREG_UDB_P1_ROUTE_HC16, 0x400f3310
 1406              	.set CYREG_UDB_P1_ROUTE_HC17, 0x400f3311
 1407              	.set CYREG_UDB_P1_ROUTE_HC18, 0x400f3312
 1408              	.set CYREG_UDB_P1_ROUTE_HC19, 0x400f3313
 1409              	.set CYREG_UDB_P1_ROUTE_HC20, 0x400f3314
 1410              	.set CYREG_UDB_P1_ROUTE_HC21, 0x400f3315
 1411              	.set CYREG_UDB_P1_ROUTE_HC22, 0x400f3316
 1412              	.set CYREG_UDB_P1_ROUTE_HC23, 0x400f3317
 1413              	.set CYREG_UDB_P1_ROUTE_HC24, 0x400f3318
 1414              	.set CYREG_UDB_P1_ROUTE_HC25, 0x400f3319
 1415              	.set CYREG_UDB_P1_ROUTE_HC26, 0x400f331a
 1416              	.set CYREG_UDB_P1_ROUTE_HC27, 0x400f331b
 1417              	.set CYREG_UDB_P1_ROUTE_HC28, 0x400f331c
 1418              	.set CYREG_UDB_P1_ROUTE_HC29, 0x400f331d
 1419              	.set CYREG_UDB_P1_ROUTE_HC30, 0x400f331e
 1420              	.set CYREG_UDB_P1_ROUTE_HC31, 0x400f331f
 1421              	.set CYREG_UDB_P1_ROUTE_HC32, 0x400f3320
 1422              	.set CYREG_UDB_P1_ROUTE_HC33, 0x400f3321
 1423              	.set CYREG_UDB_P1_ROUTE_HC34, 0x400f3322
 1424              	.set CYREG_UDB_P1_ROUTE_HC35, 0x400f3323
 1425              	.set CYREG_UDB_P1_ROUTE_HC36, 0x400f3324
 1426              	.set CYREG_UDB_P1_ROUTE_HC37, 0x400f3325
 1427              	.set CYREG_UDB_P1_ROUTE_HC38, 0x400f3326
 1428              	.set CYREG_UDB_P1_ROUTE_HC39, 0x400f3327
 1429              	.set CYREG_UDB_P1_ROUTE_HC40, 0x400f3328
 1430              	.set CYREG_UDB_P1_ROUTE_HC41, 0x400f3329
 1431              	.set CYREG_UDB_P1_ROUTE_HC42, 0x400f332a
 1432              	.set CYREG_UDB_P1_ROUTE_HC43, 0x400f332b
 1433              	.set CYREG_UDB_P1_ROUTE_HC44, 0x400f332c
 1434              	.set CYREG_UDB_P1_ROUTE_HC45, 0x400f332d
 1435              	.set CYREG_UDB_P1_ROUTE_HC46, 0x400f332e
 1436              	.set CYREG_UDB_P1_ROUTE_HC47, 0x400f332f
 1437              	.set CYREG_UDB_P1_ROUTE_HC48, 0x400f3330
 1438              	.set CYREG_UDB_P1_ROUTE_HC49, 0x400f3331
 1439              	.set CYREG_UDB_P1_ROUTE_HC50, 0x400f3332
 1440              	.set CYREG_UDB_P1_ROUTE_HC51, 0x400f3333
 1441              	.set CYREG_UDB_P1_ROUTE_HC52, 0x400f3334
 1442              	.set CYREG_UDB_P1_ROUTE_HC53, 0x400f3335
 1443              	.set CYREG_UDB_P1_ROUTE_HC54, 0x400f3336
 1444              	.set CYREG_UDB_P1_ROUTE_HC55, 0x400f3337
 1445              	.set CYREG_UDB_P1_ROUTE_HC56, 0x400f3338
 1446              	.set CYREG_UDB_P1_ROUTE_HC57, 0x400f3339
 1447              	.set CYREG_UDB_P1_ROUTE_HC58, 0x400f333a
 1448              	.set CYREG_UDB_P1_ROUTE_HC59, 0x400f333b
 1449              	.set CYREG_UDB_P1_ROUTE_HC60, 0x400f333c
 1450              	.set CYREG_UDB_P1_ROUTE_HC61, 0x400f333d
 1451              	.set CYREG_UDB_P1_ROUTE_HC62, 0x400f333e
 1452              	.set CYREG_UDB_P1_ROUTE_HC63, 0x400f333f
 1453              	.set CYREG_UDB_P1_ROUTE_HC64, 0x400f3340
 1454              	.set CYREG_UDB_P1_ROUTE_HC65, 0x400f3341
 1455              	.set CYREG_UDB_P1_ROUTE_HC66, 0x400f3342
 1456              	.set CYREG_UDB_P1_ROUTE_HC67, 0x400f3343
 1457              	.set CYREG_UDB_P1_ROUTE_HC68, 0x400f3344
 1458              	.set CYREG_UDB_P1_ROUTE_HC69, 0x400f3345
 1459              	.set CYREG_UDB_P1_ROUTE_HC70, 0x400f3346
 1460              	.set CYREG_UDB_P1_ROUTE_HC71, 0x400f3347
 1461              	.set CYREG_UDB_P1_ROUTE_HC72, 0x400f3348
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 27


 1462              	.set CYREG_UDB_P1_ROUTE_HC73, 0x400f3349
 1463              	.set CYREG_UDB_P1_ROUTE_HC74, 0x400f334a
 1464              	.set CYREG_UDB_P1_ROUTE_HC75, 0x400f334b
 1465              	.set CYREG_UDB_P1_ROUTE_HC76, 0x400f334c
 1466              	.set CYREG_UDB_P1_ROUTE_HC77, 0x400f334d
 1467              	.set CYREG_UDB_P1_ROUTE_HC78, 0x400f334e
 1468              	.set CYREG_UDB_P1_ROUTE_HC79, 0x400f334f
 1469              	.set CYREG_UDB_P1_ROUTE_HC80, 0x400f3350
 1470              	.set CYREG_UDB_P1_ROUTE_HC81, 0x400f3351
 1471              	.set CYREG_UDB_P1_ROUTE_HC82, 0x400f3352
 1472              	.set CYREG_UDB_P1_ROUTE_HC83, 0x400f3353
 1473              	.set CYREG_UDB_P1_ROUTE_HC84, 0x400f3354
 1474              	.set CYREG_UDB_P1_ROUTE_HC85, 0x400f3355
 1475              	.set CYREG_UDB_P1_ROUTE_HC86, 0x400f3356
 1476              	.set CYREG_UDB_P1_ROUTE_HC87, 0x400f3357
 1477              	.set CYREG_UDB_P1_ROUTE_HC88, 0x400f3358
 1478              	.set CYREG_UDB_P1_ROUTE_HC89, 0x400f3359
 1479              	.set CYREG_UDB_P1_ROUTE_HC90, 0x400f335a
 1480              	.set CYREG_UDB_P1_ROUTE_HC91, 0x400f335b
 1481              	.set CYREG_UDB_P1_ROUTE_HC92, 0x400f335c
 1482              	.set CYREG_UDB_P1_ROUTE_HC93, 0x400f335d
 1483              	.set CYREG_UDB_P1_ROUTE_HC94, 0x400f335e
 1484              	.set CYREG_UDB_P1_ROUTE_HC95, 0x400f335f
 1485              	.set CYREG_UDB_P1_ROUTE_HC96, 0x400f3360
 1486              	.set CYREG_UDB_P1_ROUTE_HC97, 0x400f3361
 1487              	.set CYREG_UDB_P1_ROUTE_HC98, 0x400f3362
 1488              	.set CYREG_UDB_P1_ROUTE_HC99, 0x400f3363
 1489              	.set CYREG_UDB_P1_ROUTE_HC100, 0x400f3364
 1490              	.set CYREG_UDB_P1_ROUTE_HC101, 0x400f3365
 1491              	.set CYREG_UDB_P1_ROUTE_HC102, 0x400f3366
 1492              	.set CYREG_UDB_P1_ROUTE_HC103, 0x400f3367
 1493              	.set CYREG_UDB_P1_ROUTE_HC104, 0x400f3368
 1494              	.set CYREG_UDB_P1_ROUTE_HC105, 0x400f3369
 1495              	.set CYREG_UDB_P1_ROUTE_HC106, 0x400f336a
 1496              	.set CYREG_UDB_P1_ROUTE_HC107, 0x400f336b
 1497              	.set CYREG_UDB_P1_ROUTE_HC108, 0x400f336c
 1498              	.set CYREG_UDB_P1_ROUTE_HC109, 0x400f336d
 1499              	.set CYREG_UDB_P1_ROUTE_HC110, 0x400f336e
 1500              	.set CYREG_UDB_P1_ROUTE_HC111, 0x400f336f
 1501              	.set CYREG_UDB_P1_ROUTE_HC112, 0x400f3370
 1502              	.set CYREG_UDB_P1_ROUTE_HC113, 0x400f3371
 1503              	.set CYREG_UDB_P1_ROUTE_HC114, 0x400f3372
 1504              	.set CYREG_UDB_P1_ROUTE_HC115, 0x400f3373
 1505              	.set CYREG_UDB_P1_ROUTE_HC116, 0x400f3374
 1506              	.set CYREG_UDB_P1_ROUTE_HC117, 0x400f3375
 1507              	.set CYREG_UDB_P1_ROUTE_HC118, 0x400f3376
 1508              	.set CYREG_UDB_P1_ROUTE_HC119, 0x400f3377
 1509              	.set CYREG_UDB_P1_ROUTE_HC120, 0x400f3378
 1510              	.set CYREG_UDB_P1_ROUTE_HC121, 0x400f3379
 1511              	.set CYREG_UDB_P1_ROUTE_HC122, 0x400f337a
 1512              	.set CYREG_UDB_P1_ROUTE_HC123, 0x400f337b
 1513              	.set CYREG_UDB_P1_ROUTE_HC124, 0x400f337c
 1514              	.set CYREG_UDB_P1_ROUTE_HC125, 0x400f337d
 1515              	.set CYREG_UDB_P1_ROUTE_HC126, 0x400f337e
 1516              	.set CYREG_UDB_P1_ROUTE_HC127, 0x400f337f
 1517              	.set CYREG_UDB_P1_ROUTE_HV_L0, 0x400f3380
 1518              	.set CYREG_UDB_P1_ROUTE_HV_L1, 0x400f3381
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 28


 1519              	.set CYREG_UDB_P1_ROUTE_HV_L2, 0x400f3382
 1520              	.set CYREG_UDB_P1_ROUTE_HV_L3, 0x400f3383
 1521              	.set CYREG_UDB_P1_ROUTE_HV_L4, 0x400f3384
 1522              	.set CYREG_UDB_P1_ROUTE_HV_L5, 0x400f3385
 1523              	.set CYREG_UDB_P1_ROUTE_HV_L6, 0x400f3386
 1524              	.set CYREG_UDB_P1_ROUTE_HV_L7, 0x400f3387
 1525              	.set CYREG_UDB_P1_ROUTE_HV_L8, 0x400f3388
 1526              	.set CYREG_UDB_P1_ROUTE_HV_L9, 0x400f3389
 1527              	.set CYREG_UDB_P1_ROUTE_HV_L10, 0x400f338a
 1528              	.set CYREG_UDB_P1_ROUTE_HV_L11, 0x400f338b
 1529              	.set CYREG_UDB_P1_ROUTE_HV_L12, 0x400f338c
 1530              	.set CYREG_UDB_P1_ROUTE_HV_L13, 0x400f338d
 1531              	.set CYREG_UDB_P1_ROUTE_HV_L14, 0x400f338e
 1532              	.set CYREG_UDB_P1_ROUTE_HV_L15, 0x400f338f
 1533              	.set CYREG_UDB_P1_ROUTE_HS0, 0x400f3390
 1534              	.set CYREG_UDB_P1_ROUTE_HS1, 0x400f3391
 1535              	.set CYREG_UDB_P1_ROUTE_HS2, 0x400f3392
 1536              	.set CYREG_UDB_P1_ROUTE_HS3, 0x400f3393
 1537              	.set CYREG_UDB_P1_ROUTE_HS4, 0x400f3394
 1538              	.set CYREG_UDB_P1_ROUTE_HS5, 0x400f3395
 1539              	.set CYREG_UDB_P1_ROUTE_HS6, 0x400f3396
 1540              	.set CYREG_UDB_P1_ROUTE_HS7, 0x400f3397
 1541              	.set CYREG_UDB_P1_ROUTE_HS8, 0x400f3398
 1542              	.set CYREG_UDB_P1_ROUTE_HS9, 0x400f3399
 1543              	.set CYREG_UDB_P1_ROUTE_HS10, 0x400f339a
 1544              	.set CYREG_UDB_P1_ROUTE_HS11, 0x400f339b
 1545              	.set CYREG_UDB_P1_ROUTE_HS12, 0x400f339c
 1546              	.set CYREG_UDB_P1_ROUTE_HS13, 0x400f339d
 1547              	.set CYREG_UDB_P1_ROUTE_HS14, 0x400f339e
 1548              	.set CYREG_UDB_P1_ROUTE_HS15, 0x400f339f
 1549              	.set CYREG_UDB_P1_ROUTE_HS16, 0x400f33a0
 1550              	.set CYREG_UDB_P1_ROUTE_HS17, 0x400f33a1
 1551              	.set CYREG_UDB_P1_ROUTE_HS18, 0x400f33a2
 1552              	.set CYREG_UDB_P1_ROUTE_HS19, 0x400f33a3
 1553              	.set CYREG_UDB_P1_ROUTE_HS20, 0x400f33a4
 1554              	.set CYREG_UDB_P1_ROUTE_HS21, 0x400f33a5
 1555              	.set CYREG_UDB_P1_ROUTE_HS22, 0x400f33a6
 1556              	.set CYREG_UDB_P1_ROUTE_HS23, 0x400f33a7
 1557              	.set CYREG_UDB_P1_ROUTE_HV_R0, 0x400f33a8
 1558              	.set CYREG_UDB_P1_ROUTE_HV_R1, 0x400f33a9
 1559              	.set CYREG_UDB_P1_ROUTE_HV_R2, 0x400f33aa
 1560              	.set CYREG_UDB_P1_ROUTE_HV_R3, 0x400f33ab
 1561              	.set CYREG_UDB_P1_ROUTE_HV_R4, 0x400f33ac
 1562              	.set CYREG_UDB_P1_ROUTE_HV_R5, 0x400f33ad
 1563              	.set CYREG_UDB_P1_ROUTE_HV_R6, 0x400f33ae
 1564              	.set CYREG_UDB_P1_ROUTE_HV_R7, 0x400f33af
 1565              	.set CYREG_UDB_P1_ROUTE_HV_R8, 0x400f33b0
 1566              	.set CYREG_UDB_P1_ROUTE_HV_R9, 0x400f33b1
 1567              	.set CYREG_UDB_P1_ROUTE_HV_R10, 0x400f33b2
 1568              	.set CYREG_UDB_P1_ROUTE_HV_R11, 0x400f33b3
 1569              	.set CYREG_UDB_P1_ROUTE_HV_R12, 0x400f33b4
 1570              	.set CYREG_UDB_P1_ROUTE_HV_R13, 0x400f33b5
 1571              	.set CYREG_UDB_P1_ROUTE_HV_R14, 0x400f33b6
 1572              	.set CYREG_UDB_P1_ROUTE_HV_R15, 0x400f33b7
 1573              	.set CYREG_UDB_P1_ROUTE_PLD0IN0, 0x400f33c0
 1574              	.set CYREG_UDB_P1_ROUTE_PLD0IN1, 0x400f33c2
 1575              	.set CYREG_UDB_P1_ROUTE_PLD0IN2, 0x400f33c4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 29


 1576              	.set CYREG_UDB_P1_ROUTE_PLD1IN0, 0x400f33ca
 1577              	.set CYREG_UDB_P1_ROUTE_PLD1IN1, 0x400f33cc
 1578              	.set CYREG_UDB_P1_ROUTE_PLD1IN2, 0x400f33ce
 1579              	.set CYREG_UDB_P1_ROUTE_DPIN0, 0x400f33d0
 1580              	.set CYREG_UDB_P1_ROUTE_DPIN1, 0x400f33d2
 1581              	.set CYREG_UDB_P1_ROUTE_SCIN, 0x400f33d6
 1582              	.set CYREG_UDB_P1_ROUTE_SCIOIN, 0x400f33d8
 1583              	.set CYREG_UDB_P1_ROUTE_RCIN, 0x400f33de
 1584              	.set CYREG_UDB_P1_ROUTE_VS0, 0x400f33e0
 1585              	.set CYREG_UDB_P1_ROUTE_VS1, 0x400f33e2
 1586              	.set CYREG_UDB_P1_ROUTE_VS2, 0x400f33e4
 1587              	.set CYREG_UDB_P1_ROUTE_VS3, 0x400f33e6
 1588              	.set CYREG_UDB_P1_ROUTE_VS4, 0x400f33e8
 1589              	.set CYREG_UDB_P1_ROUTE_VS5, 0x400f33ea
 1590              	.set CYREG_UDB_P1_ROUTE_VS6, 0x400f33ec
 1591              	.set CYREG_UDB_P1_ROUTE_VS7, 0x400f33ee
 1592              	.set CYDEV_UDB_DSI0_BASE, 0x400f4000
 1593              	.set CYDEV_UDB_DSI0_SIZE, 0x00000100
 1594              	.set CYREG_UDB_DSI0_HC0, 0x400f4000
 1595              	.set CYREG_UDB_DSI0_HC1, 0x400f4001
 1596              	.set CYREG_UDB_DSI0_HC2, 0x400f4002
 1597              	.set CYREG_UDB_DSI0_HC3, 0x400f4003
 1598              	.set CYREG_UDB_DSI0_HC4, 0x400f4004
 1599              	.set CYREG_UDB_DSI0_HC5, 0x400f4005
 1600              	.set CYREG_UDB_DSI0_HC6, 0x400f4006
 1601              	.set CYREG_UDB_DSI0_HC7, 0x400f4007
 1602              	.set CYREG_UDB_DSI0_HC8, 0x400f4008
 1603              	.set CYREG_UDB_DSI0_HC9, 0x400f4009
 1604              	.set CYREG_UDB_DSI0_HC10, 0x400f400a
 1605              	.set CYREG_UDB_DSI0_HC11, 0x400f400b
 1606              	.set CYREG_UDB_DSI0_HC12, 0x400f400c
 1607              	.set CYREG_UDB_DSI0_HC13, 0x400f400d
 1608              	.set CYREG_UDB_DSI0_HC14, 0x400f400e
 1609              	.set CYREG_UDB_DSI0_HC15, 0x400f400f
 1610              	.set CYREG_UDB_DSI0_HC16, 0x400f4010
 1611              	.set CYREG_UDB_DSI0_HC17, 0x400f4011
 1612              	.set CYREG_UDB_DSI0_HC18, 0x400f4012
 1613              	.set CYREG_UDB_DSI0_HC19, 0x400f4013
 1614              	.set CYREG_UDB_DSI0_HC20, 0x400f4014
 1615              	.set CYREG_UDB_DSI0_HC21, 0x400f4015
 1616              	.set CYREG_UDB_DSI0_HC22, 0x400f4016
 1617              	.set CYREG_UDB_DSI0_HC23, 0x400f4017
 1618              	.set CYREG_UDB_DSI0_HC24, 0x400f4018
 1619              	.set CYREG_UDB_DSI0_HC25, 0x400f4019
 1620              	.set CYREG_UDB_DSI0_HC26, 0x400f401a
 1621              	.set CYREG_UDB_DSI0_HC27, 0x400f401b
 1622              	.set CYREG_UDB_DSI0_HC28, 0x400f401c
 1623              	.set CYREG_UDB_DSI0_HC29, 0x400f401d
 1624              	.set CYREG_UDB_DSI0_HC30, 0x400f401e
 1625              	.set CYREG_UDB_DSI0_HC31, 0x400f401f
 1626              	.set CYREG_UDB_DSI0_HC32, 0x400f4020
 1627              	.set CYREG_UDB_DSI0_HC33, 0x400f4021
 1628              	.set CYREG_UDB_DSI0_HC34, 0x400f4022
 1629              	.set CYREG_UDB_DSI0_HC35, 0x400f4023
 1630              	.set CYREG_UDB_DSI0_HC36, 0x400f4024
 1631              	.set CYREG_UDB_DSI0_HC37, 0x400f4025
 1632              	.set CYREG_UDB_DSI0_HC38, 0x400f4026
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 30


 1633              	.set CYREG_UDB_DSI0_HC39, 0x400f4027
 1634              	.set CYREG_UDB_DSI0_HC40, 0x400f4028
 1635              	.set CYREG_UDB_DSI0_HC41, 0x400f4029
 1636              	.set CYREG_UDB_DSI0_HC42, 0x400f402a
 1637              	.set CYREG_UDB_DSI0_HC43, 0x400f402b
 1638              	.set CYREG_UDB_DSI0_HC44, 0x400f402c
 1639              	.set CYREG_UDB_DSI0_HC45, 0x400f402d
 1640              	.set CYREG_UDB_DSI0_HC46, 0x400f402e
 1641              	.set CYREG_UDB_DSI0_HC47, 0x400f402f
 1642              	.set CYREG_UDB_DSI0_HC48, 0x400f4030
 1643              	.set CYREG_UDB_DSI0_HC49, 0x400f4031
 1644              	.set CYREG_UDB_DSI0_HC50, 0x400f4032
 1645              	.set CYREG_UDB_DSI0_HC51, 0x400f4033
 1646              	.set CYREG_UDB_DSI0_HC52, 0x400f4034
 1647              	.set CYREG_UDB_DSI0_HC53, 0x400f4035
 1648              	.set CYREG_UDB_DSI0_HC54, 0x400f4036
 1649              	.set CYREG_UDB_DSI0_HC55, 0x400f4037
 1650              	.set CYREG_UDB_DSI0_HC56, 0x400f4038
 1651              	.set CYREG_UDB_DSI0_HC57, 0x400f4039
 1652              	.set CYREG_UDB_DSI0_HC58, 0x400f403a
 1653              	.set CYREG_UDB_DSI0_HC59, 0x400f403b
 1654              	.set CYREG_UDB_DSI0_HC60, 0x400f403c
 1655              	.set CYREG_UDB_DSI0_HC61, 0x400f403d
 1656              	.set CYREG_UDB_DSI0_HC62, 0x400f403e
 1657              	.set CYREG_UDB_DSI0_HC63, 0x400f403f
 1658              	.set CYREG_UDB_DSI0_HC64, 0x400f4040
 1659              	.set CYREG_UDB_DSI0_HC65, 0x400f4041
 1660              	.set CYREG_UDB_DSI0_HC66, 0x400f4042
 1661              	.set CYREG_UDB_DSI0_HC67, 0x400f4043
 1662              	.set CYREG_UDB_DSI0_HC68, 0x400f4044
 1663              	.set CYREG_UDB_DSI0_HC69, 0x400f4045
 1664              	.set CYREG_UDB_DSI0_HC70, 0x400f4046
 1665              	.set CYREG_UDB_DSI0_HC71, 0x400f4047
 1666              	.set CYREG_UDB_DSI0_HC72, 0x400f4048
 1667              	.set CYREG_UDB_DSI0_HC73, 0x400f4049
 1668              	.set CYREG_UDB_DSI0_HC74, 0x400f404a
 1669              	.set CYREG_UDB_DSI0_HC75, 0x400f404b
 1670              	.set CYREG_UDB_DSI0_HC76, 0x400f404c
 1671              	.set CYREG_UDB_DSI0_HC77, 0x400f404d
 1672              	.set CYREG_UDB_DSI0_HC78, 0x400f404e
 1673              	.set CYREG_UDB_DSI0_HC79, 0x400f404f
 1674              	.set CYREG_UDB_DSI0_HC80, 0x400f4050
 1675              	.set CYREG_UDB_DSI0_HC81, 0x400f4051
 1676              	.set CYREG_UDB_DSI0_HC82, 0x400f4052
 1677              	.set CYREG_UDB_DSI0_HC83, 0x400f4053
 1678              	.set CYREG_UDB_DSI0_HC84, 0x400f4054
 1679              	.set CYREG_UDB_DSI0_HC85, 0x400f4055
 1680              	.set CYREG_UDB_DSI0_HC86, 0x400f4056
 1681              	.set CYREG_UDB_DSI0_HC87, 0x400f4057
 1682              	.set CYREG_UDB_DSI0_HC88, 0x400f4058
 1683              	.set CYREG_UDB_DSI0_HC89, 0x400f4059
 1684              	.set CYREG_UDB_DSI0_HC90, 0x400f405a
 1685              	.set CYREG_UDB_DSI0_HC91, 0x400f405b
 1686              	.set CYREG_UDB_DSI0_HC92, 0x400f405c
 1687              	.set CYREG_UDB_DSI0_HC93, 0x400f405d
 1688              	.set CYREG_UDB_DSI0_HC94, 0x400f405e
 1689              	.set CYREG_UDB_DSI0_HC95, 0x400f405f
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 31


 1690              	.set CYREG_UDB_DSI0_HC96, 0x400f4060
 1691              	.set CYREG_UDB_DSI0_HC97, 0x400f4061
 1692              	.set CYREG_UDB_DSI0_HC98, 0x400f4062
 1693              	.set CYREG_UDB_DSI0_HC99, 0x400f4063
 1694              	.set CYREG_UDB_DSI0_HC100, 0x400f4064
 1695              	.set CYREG_UDB_DSI0_HC101, 0x400f4065
 1696              	.set CYREG_UDB_DSI0_HC102, 0x400f4066
 1697              	.set CYREG_UDB_DSI0_HC103, 0x400f4067
 1698              	.set CYREG_UDB_DSI0_HC104, 0x400f4068
 1699              	.set CYREG_UDB_DSI0_HC105, 0x400f4069
 1700              	.set CYREG_UDB_DSI0_HC106, 0x400f406a
 1701              	.set CYREG_UDB_DSI0_HC107, 0x400f406b
 1702              	.set CYREG_UDB_DSI0_HC108, 0x400f406c
 1703              	.set CYREG_UDB_DSI0_HC109, 0x400f406d
 1704              	.set CYREG_UDB_DSI0_HC110, 0x400f406e
 1705              	.set CYREG_UDB_DSI0_HC111, 0x400f406f
 1706              	.set CYREG_UDB_DSI0_HC112, 0x400f4070
 1707              	.set CYREG_UDB_DSI0_HC113, 0x400f4071
 1708              	.set CYREG_UDB_DSI0_HC114, 0x400f4072
 1709              	.set CYREG_UDB_DSI0_HC115, 0x400f4073
 1710              	.set CYREG_UDB_DSI0_HC116, 0x400f4074
 1711              	.set CYREG_UDB_DSI0_HC117, 0x400f4075
 1712              	.set CYREG_UDB_DSI0_HC118, 0x400f4076
 1713              	.set CYREG_UDB_DSI0_HC119, 0x400f4077
 1714              	.set CYREG_UDB_DSI0_HC120, 0x400f4078
 1715              	.set CYREG_UDB_DSI0_HC121, 0x400f4079
 1716              	.set CYREG_UDB_DSI0_HC122, 0x400f407a
 1717              	.set CYREG_UDB_DSI0_HC123, 0x400f407b
 1718              	.set CYREG_UDB_DSI0_HC124, 0x400f407c
 1719              	.set CYREG_UDB_DSI0_HC125, 0x400f407d
 1720              	.set CYREG_UDB_DSI0_HC126, 0x400f407e
 1721              	.set CYREG_UDB_DSI0_HC127, 0x400f407f
 1722              	.set CYREG_UDB_DSI0_HV_L0, 0x400f4080
 1723              	.set CYREG_UDB_DSI0_HV_L1, 0x400f4081
 1724              	.set CYREG_UDB_DSI0_HV_L2, 0x400f4082
 1725              	.set CYREG_UDB_DSI0_HV_L3, 0x400f4083
 1726              	.set CYREG_UDB_DSI0_HV_L4, 0x400f4084
 1727              	.set CYREG_UDB_DSI0_HV_L5, 0x400f4085
 1728              	.set CYREG_UDB_DSI0_HV_L6, 0x400f4086
 1729              	.set CYREG_UDB_DSI0_HV_L7, 0x400f4087
 1730              	.set CYREG_UDB_DSI0_HV_L8, 0x400f4088
 1731              	.set CYREG_UDB_DSI0_HV_L9, 0x400f4089
 1732              	.set CYREG_UDB_DSI0_HV_L10, 0x400f408a
 1733              	.set CYREG_UDB_DSI0_HV_L11, 0x400f408b
 1734              	.set CYREG_UDB_DSI0_HV_L12, 0x400f408c
 1735              	.set CYREG_UDB_DSI0_HV_L13, 0x400f408d
 1736              	.set CYREG_UDB_DSI0_HV_L14, 0x400f408e
 1737              	.set CYREG_UDB_DSI0_HV_L15, 0x400f408f
 1738              	.set CYREG_UDB_DSI0_HS0, 0x400f4090
 1739              	.set CYREG_UDB_DSI0_HS1, 0x400f4091
 1740              	.set CYREG_UDB_DSI0_HS2, 0x400f4092
 1741              	.set CYREG_UDB_DSI0_HS3, 0x400f4093
 1742              	.set CYREG_UDB_DSI0_HS4, 0x400f4094
 1743              	.set CYREG_UDB_DSI0_HS5, 0x400f4095
 1744              	.set CYREG_UDB_DSI0_HS6, 0x400f4096
 1745              	.set CYREG_UDB_DSI0_HS7, 0x400f4097
 1746              	.set CYREG_UDB_DSI0_HS8, 0x400f4098
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 32


 1747              	.set CYREG_UDB_DSI0_HS9, 0x400f4099
 1748              	.set CYREG_UDB_DSI0_HS10, 0x400f409a
 1749              	.set CYREG_UDB_DSI0_HS11, 0x400f409b
 1750              	.set CYREG_UDB_DSI0_HS12, 0x400f409c
 1751              	.set CYREG_UDB_DSI0_HS13, 0x400f409d
 1752              	.set CYREG_UDB_DSI0_HS14, 0x400f409e
 1753              	.set CYREG_UDB_DSI0_HS15, 0x400f409f
 1754              	.set CYREG_UDB_DSI0_HS16, 0x400f40a0
 1755              	.set CYREG_UDB_DSI0_HS17, 0x400f40a1
 1756              	.set CYREG_UDB_DSI0_HS18, 0x400f40a2
 1757              	.set CYREG_UDB_DSI0_HS19, 0x400f40a3
 1758              	.set CYREG_UDB_DSI0_HS20, 0x400f40a4
 1759              	.set CYREG_UDB_DSI0_HS21, 0x400f40a5
 1760              	.set CYREG_UDB_DSI0_HS22, 0x400f40a6
 1761              	.set CYREG_UDB_DSI0_HS23, 0x400f40a7
 1762              	.set CYREG_UDB_DSI0_HV_R0, 0x400f40a8
 1763              	.set CYREG_UDB_DSI0_HV_R1, 0x400f40a9
 1764              	.set CYREG_UDB_DSI0_HV_R2, 0x400f40aa
 1765              	.set CYREG_UDB_DSI0_HV_R3, 0x400f40ab
 1766              	.set CYREG_UDB_DSI0_HV_R4, 0x400f40ac
 1767              	.set CYREG_UDB_DSI0_HV_R5, 0x400f40ad
 1768              	.set CYREG_UDB_DSI0_HV_R6, 0x400f40ae
 1769              	.set CYREG_UDB_DSI0_HV_R7, 0x400f40af
 1770              	.set CYREG_UDB_DSI0_HV_R8, 0x400f40b0
 1771              	.set CYREG_UDB_DSI0_HV_R9, 0x400f40b1
 1772              	.set CYREG_UDB_DSI0_HV_R10, 0x400f40b2
 1773              	.set CYREG_UDB_DSI0_HV_R11, 0x400f40b3
 1774              	.set CYREG_UDB_DSI0_HV_R12, 0x400f40b4
 1775              	.set CYREG_UDB_DSI0_HV_R13, 0x400f40b5
 1776              	.set CYREG_UDB_DSI0_HV_R14, 0x400f40b6
 1777              	.set CYREG_UDB_DSI0_HV_R15, 0x400f40b7
 1778              	.set CYREG_UDB_DSI0_DSIINP0, 0x400f40c0
 1779              	.set CYREG_UDB_DSI0_DSIINP1, 0x400f40c2
 1780              	.set CYREG_UDB_DSI0_DSIINP2, 0x400f40c4
 1781              	.set CYREG_UDB_DSI0_DSIINP3, 0x400f40c6
 1782              	.set CYREG_UDB_DSI0_DSIINP4, 0x400f40c8
 1783              	.set CYREG_UDB_DSI0_DSIINP5, 0x400f40ca
 1784              	.set CYREG_UDB_DSI0_DSIOUTP0, 0x400f40cc
 1785              	.set CYREG_UDB_DSI0_DSIOUTP1, 0x400f40ce
 1786              	.set CYREG_UDB_DSI0_DSIOUTP2, 0x400f40d0
 1787              	.set CYREG_UDB_DSI0_DSIOUTP3, 0x400f40d2
 1788              	.set CYREG_UDB_DSI0_DSIOUTT0, 0x400f40d4
 1789              	.set CYREG_UDB_DSI0_DSIOUTT1, 0x400f40d6
 1790              	.set CYREG_UDB_DSI0_DSIOUTT2, 0x400f40d8
 1791              	.set CYREG_UDB_DSI0_DSIOUTT3, 0x400f40da
 1792              	.set CYREG_UDB_DSI0_DSIOUTT4, 0x400f40dc
 1793              	.set CYREG_UDB_DSI0_DSIOUTT5, 0x400f40de
 1794              	.set CYREG_UDB_DSI0_VS0, 0x400f40e0
 1795              	.set CYREG_UDB_DSI0_VS1, 0x400f40e2
 1796              	.set CYREG_UDB_DSI0_VS2, 0x400f40e4
 1797              	.set CYREG_UDB_DSI0_VS3, 0x400f40e6
 1798              	.set CYREG_UDB_DSI0_VS4, 0x400f40e8
 1799              	.set CYREG_UDB_DSI0_VS5, 0x400f40ea
 1800              	.set CYREG_UDB_DSI0_VS6, 0x400f40ec
 1801              	.set CYREG_UDB_DSI0_VS7, 0x400f40ee
 1802              	.set CYDEV_UDB_DSI1_BASE, 0x400f4100
 1803              	.set CYDEV_UDB_DSI1_SIZE, 0x00000100
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 33


 1804              	.set CYREG_UDB_DSI1_HC0, 0x400f4100
 1805              	.set CYREG_UDB_DSI1_HC1, 0x400f4101
 1806              	.set CYREG_UDB_DSI1_HC2, 0x400f4102
 1807              	.set CYREG_UDB_DSI1_HC3, 0x400f4103
 1808              	.set CYREG_UDB_DSI1_HC4, 0x400f4104
 1809              	.set CYREG_UDB_DSI1_HC5, 0x400f4105
 1810              	.set CYREG_UDB_DSI1_HC6, 0x400f4106
 1811              	.set CYREG_UDB_DSI1_HC7, 0x400f4107
 1812              	.set CYREG_UDB_DSI1_HC8, 0x400f4108
 1813              	.set CYREG_UDB_DSI1_HC9, 0x400f4109
 1814              	.set CYREG_UDB_DSI1_HC10, 0x400f410a
 1815              	.set CYREG_UDB_DSI1_HC11, 0x400f410b
 1816              	.set CYREG_UDB_DSI1_HC12, 0x400f410c
 1817              	.set CYREG_UDB_DSI1_HC13, 0x400f410d
 1818              	.set CYREG_UDB_DSI1_HC14, 0x400f410e
 1819              	.set CYREG_UDB_DSI1_HC15, 0x400f410f
 1820              	.set CYREG_UDB_DSI1_HC16, 0x400f4110
 1821              	.set CYREG_UDB_DSI1_HC17, 0x400f4111
 1822              	.set CYREG_UDB_DSI1_HC18, 0x400f4112
 1823              	.set CYREG_UDB_DSI1_HC19, 0x400f4113
 1824              	.set CYREG_UDB_DSI1_HC20, 0x400f4114
 1825              	.set CYREG_UDB_DSI1_HC21, 0x400f4115
 1826              	.set CYREG_UDB_DSI1_HC22, 0x400f4116
 1827              	.set CYREG_UDB_DSI1_HC23, 0x400f4117
 1828              	.set CYREG_UDB_DSI1_HC24, 0x400f4118
 1829              	.set CYREG_UDB_DSI1_HC25, 0x400f4119
 1830              	.set CYREG_UDB_DSI1_HC26, 0x400f411a
 1831              	.set CYREG_UDB_DSI1_HC27, 0x400f411b
 1832              	.set CYREG_UDB_DSI1_HC28, 0x400f411c
 1833              	.set CYREG_UDB_DSI1_HC29, 0x400f411d
 1834              	.set CYREG_UDB_DSI1_HC30, 0x400f411e
 1835              	.set CYREG_UDB_DSI1_HC31, 0x400f411f
 1836              	.set CYREG_UDB_DSI1_HC32, 0x400f4120
 1837              	.set CYREG_UDB_DSI1_HC33, 0x400f4121
 1838              	.set CYREG_UDB_DSI1_HC34, 0x400f4122
 1839              	.set CYREG_UDB_DSI1_HC35, 0x400f4123
 1840              	.set CYREG_UDB_DSI1_HC36, 0x400f4124
 1841              	.set CYREG_UDB_DSI1_HC37, 0x400f4125
 1842              	.set CYREG_UDB_DSI1_HC38, 0x400f4126
 1843              	.set CYREG_UDB_DSI1_HC39, 0x400f4127
 1844              	.set CYREG_UDB_DSI1_HC40, 0x400f4128
 1845              	.set CYREG_UDB_DSI1_HC41, 0x400f4129
 1846              	.set CYREG_UDB_DSI1_HC42, 0x400f412a
 1847              	.set CYREG_UDB_DSI1_HC43, 0x400f412b
 1848              	.set CYREG_UDB_DSI1_HC44, 0x400f412c
 1849              	.set CYREG_UDB_DSI1_HC45, 0x400f412d
 1850              	.set CYREG_UDB_DSI1_HC46, 0x400f412e
 1851              	.set CYREG_UDB_DSI1_HC47, 0x400f412f
 1852              	.set CYREG_UDB_DSI1_HC48, 0x400f4130
 1853              	.set CYREG_UDB_DSI1_HC49, 0x400f4131
 1854              	.set CYREG_UDB_DSI1_HC50, 0x400f4132
 1855              	.set CYREG_UDB_DSI1_HC51, 0x400f4133
 1856              	.set CYREG_UDB_DSI1_HC52, 0x400f4134
 1857              	.set CYREG_UDB_DSI1_HC53, 0x400f4135
 1858              	.set CYREG_UDB_DSI1_HC54, 0x400f4136
 1859              	.set CYREG_UDB_DSI1_HC55, 0x400f4137
 1860              	.set CYREG_UDB_DSI1_HC56, 0x400f4138
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 34


 1861              	.set CYREG_UDB_DSI1_HC57, 0x400f4139
 1862              	.set CYREG_UDB_DSI1_HC58, 0x400f413a
 1863              	.set CYREG_UDB_DSI1_HC59, 0x400f413b
 1864              	.set CYREG_UDB_DSI1_HC60, 0x400f413c
 1865              	.set CYREG_UDB_DSI1_HC61, 0x400f413d
 1866              	.set CYREG_UDB_DSI1_HC62, 0x400f413e
 1867              	.set CYREG_UDB_DSI1_HC63, 0x400f413f
 1868              	.set CYREG_UDB_DSI1_HC64, 0x400f4140
 1869              	.set CYREG_UDB_DSI1_HC65, 0x400f4141
 1870              	.set CYREG_UDB_DSI1_HC66, 0x400f4142
 1871              	.set CYREG_UDB_DSI1_HC67, 0x400f4143
 1872              	.set CYREG_UDB_DSI1_HC68, 0x400f4144
 1873              	.set CYREG_UDB_DSI1_HC69, 0x400f4145
 1874              	.set CYREG_UDB_DSI1_HC70, 0x400f4146
 1875              	.set CYREG_UDB_DSI1_HC71, 0x400f4147
 1876              	.set CYREG_UDB_DSI1_HC72, 0x400f4148
 1877              	.set CYREG_UDB_DSI1_HC73, 0x400f4149
 1878              	.set CYREG_UDB_DSI1_HC74, 0x400f414a
 1879              	.set CYREG_UDB_DSI1_HC75, 0x400f414b
 1880              	.set CYREG_UDB_DSI1_HC76, 0x400f414c
 1881              	.set CYREG_UDB_DSI1_HC77, 0x400f414d
 1882              	.set CYREG_UDB_DSI1_HC78, 0x400f414e
 1883              	.set CYREG_UDB_DSI1_HC79, 0x400f414f
 1884              	.set CYREG_UDB_DSI1_HC80, 0x400f4150
 1885              	.set CYREG_UDB_DSI1_HC81, 0x400f4151
 1886              	.set CYREG_UDB_DSI1_HC82, 0x400f4152
 1887              	.set CYREG_UDB_DSI1_HC83, 0x400f4153
 1888              	.set CYREG_UDB_DSI1_HC84, 0x400f4154
 1889              	.set CYREG_UDB_DSI1_HC85, 0x400f4155
 1890              	.set CYREG_UDB_DSI1_HC86, 0x400f4156
 1891              	.set CYREG_UDB_DSI1_HC87, 0x400f4157
 1892              	.set CYREG_UDB_DSI1_HC88, 0x400f4158
 1893              	.set CYREG_UDB_DSI1_HC89, 0x400f4159
 1894              	.set CYREG_UDB_DSI1_HC90, 0x400f415a
 1895              	.set CYREG_UDB_DSI1_HC91, 0x400f415b
 1896              	.set CYREG_UDB_DSI1_HC92, 0x400f415c
 1897              	.set CYREG_UDB_DSI1_HC93, 0x400f415d
 1898              	.set CYREG_UDB_DSI1_HC94, 0x400f415e
 1899              	.set CYREG_UDB_DSI1_HC95, 0x400f415f
 1900              	.set CYREG_UDB_DSI1_HC96, 0x400f4160
 1901              	.set CYREG_UDB_DSI1_HC97, 0x400f4161
 1902              	.set CYREG_UDB_DSI1_HC98, 0x400f4162
 1903              	.set CYREG_UDB_DSI1_HC99, 0x400f4163
 1904              	.set CYREG_UDB_DSI1_HC100, 0x400f4164
 1905              	.set CYREG_UDB_DSI1_HC101, 0x400f4165
 1906              	.set CYREG_UDB_DSI1_HC102, 0x400f4166
 1907              	.set CYREG_UDB_DSI1_HC103, 0x400f4167
 1908              	.set CYREG_UDB_DSI1_HC104, 0x400f4168
 1909              	.set CYREG_UDB_DSI1_HC105, 0x400f4169
 1910              	.set CYREG_UDB_DSI1_HC106, 0x400f416a
 1911              	.set CYREG_UDB_DSI1_HC107, 0x400f416b
 1912              	.set CYREG_UDB_DSI1_HC108, 0x400f416c
 1913              	.set CYREG_UDB_DSI1_HC109, 0x400f416d
 1914              	.set CYREG_UDB_DSI1_HC110, 0x400f416e
 1915              	.set CYREG_UDB_DSI1_HC111, 0x400f416f
 1916              	.set CYREG_UDB_DSI1_HC112, 0x400f4170
 1917              	.set CYREG_UDB_DSI1_HC113, 0x400f4171
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 35


 1918              	.set CYREG_UDB_DSI1_HC114, 0x400f4172
 1919              	.set CYREG_UDB_DSI1_HC115, 0x400f4173
 1920              	.set CYREG_UDB_DSI1_HC116, 0x400f4174
 1921              	.set CYREG_UDB_DSI1_HC117, 0x400f4175
 1922              	.set CYREG_UDB_DSI1_HC118, 0x400f4176
 1923              	.set CYREG_UDB_DSI1_HC119, 0x400f4177
 1924              	.set CYREG_UDB_DSI1_HC120, 0x400f4178
 1925              	.set CYREG_UDB_DSI1_HC121, 0x400f4179
 1926              	.set CYREG_UDB_DSI1_HC122, 0x400f417a
 1927              	.set CYREG_UDB_DSI1_HC123, 0x400f417b
 1928              	.set CYREG_UDB_DSI1_HC124, 0x400f417c
 1929              	.set CYREG_UDB_DSI1_HC125, 0x400f417d
 1930              	.set CYREG_UDB_DSI1_HC126, 0x400f417e
 1931              	.set CYREG_UDB_DSI1_HC127, 0x400f417f
 1932              	.set CYREG_UDB_DSI1_HV_L0, 0x400f4180
 1933              	.set CYREG_UDB_DSI1_HV_L1, 0x400f4181
 1934              	.set CYREG_UDB_DSI1_HV_L2, 0x400f4182
 1935              	.set CYREG_UDB_DSI1_HV_L3, 0x400f4183
 1936              	.set CYREG_UDB_DSI1_HV_L4, 0x400f4184
 1937              	.set CYREG_UDB_DSI1_HV_L5, 0x400f4185
 1938              	.set CYREG_UDB_DSI1_HV_L6, 0x400f4186
 1939              	.set CYREG_UDB_DSI1_HV_L7, 0x400f4187
 1940              	.set CYREG_UDB_DSI1_HV_L8, 0x400f4188
 1941              	.set CYREG_UDB_DSI1_HV_L9, 0x400f4189
 1942              	.set CYREG_UDB_DSI1_HV_L10, 0x400f418a
 1943              	.set CYREG_UDB_DSI1_HV_L11, 0x400f418b
 1944              	.set CYREG_UDB_DSI1_HV_L12, 0x400f418c
 1945              	.set CYREG_UDB_DSI1_HV_L13, 0x400f418d
 1946              	.set CYREG_UDB_DSI1_HV_L14, 0x400f418e
 1947              	.set CYREG_UDB_DSI1_HV_L15, 0x400f418f
 1948              	.set CYREG_UDB_DSI1_HS0, 0x400f4190
 1949              	.set CYREG_UDB_DSI1_HS1, 0x400f4191
 1950              	.set CYREG_UDB_DSI1_HS2, 0x400f4192
 1951              	.set CYREG_UDB_DSI1_HS3, 0x400f4193
 1952              	.set CYREG_UDB_DSI1_HS4, 0x400f4194
 1953              	.set CYREG_UDB_DSI1_HS5, 0x400f4195
 1954              	.set CYREG_UDB_DSI1_HS6, 0x400f4196
 1955              	.set CYREG_UDB_DSI1_HS7, 0x400f4197
 1956              	.set CYREG_UDB_DSI1_HS8, 0x400f4198
 1957              	.set CYREG_UDB_DSI1_HS9, 0x400f4199
 1958              	.set CYREG_UDB_DSI1_HS10, 0x400f419a
 1959              	.set CYREG_UDB_DSI1_HS11, 0x400f419b
 1960              	.set CYREG_UDB_DSI1_HS12, 0x400f419c
 1961              	.set CYREG_UDB_DSI1_HS13, 0x400f419d
 1962              	.set CYREG_UDB_DSI1_HS14, 0x400f419e
 1963              	.set CYREG_UDB_DSI1_HS15, 0x400f419f
 1964              	.set CYREG_UDB_DSI1_HS16, 0x400f41a0
 1965              	.set CYREG_UDB_DSI1_HS17, 0x400f41a1
 1966              	.set CYREG_UDB_DSI1_HS18, 0x400f41a2
 1967              	.set CYREG_UDB_DSI1_HS19, 0x400f41a3
 1968              	.set CYREG_UDB_DSI1_HS20, 0x400f41a4
 1969              	.set CYREG_UDB_DSI1_HS21, 0x400f41a5
 1970              	.set CYREG_UDB_DSI1_HS22, 0x400f41a6
 1971              	.set CYREG_UDB_DSI1_HS23, 0x400f41a7
 1972              	.set CYREG_UDB_DSI1_HV_R0, 0x400f41a8
 1973              	.set CYREG_UDB_DSI1_HV_R1, 0x400f41a9
 1974              	.set CYREG_UDB_DSI1_HV_R2, 0x400f41aa
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 36


 1975              	.set CYREG_UDB_DSI1_HV_R3, 0x400f41ab
 1976              	.set CYREG_UDB_DSI1_HV_R4, 0x400f41ac
 1977              	.set CYREG_UDB_DSI1_HV_R5, 0x400f41ad
 1978              	.set CYREG_UDB_DSI1_HV_R6, 0x400f41ae
 1979              	.set CYREG_UDB_DSI1_HV_R7, 0x400f41af
 1980              	.set CYREG_UDB_DSI1_HV_R8, 0x400f41b0
 1981              	.set CYREG_UDB_DSI1_HV_R9, 0x400f41b1
 1982              	.set CYREG_UDB_DSI1_HV_R10, 0x400f41b2
 1983              	.set CYREG_UDB_DSI1_HV_R11, 0x400f41b3
 1984              	.set CYREG_UDB_DSI1_HV_R12, 0x400f41b4
 1985              	.set CYREG_UDB_DSI1_HV_R13, 0x400f41b5
 1986              	.set CYREG_UDB_DSI1_HV_R14, 0x400f41b6
 1987              	.set CYREG_UDB_DSI1_HV_R15, 0x400f41b7
 1988              	.set CYREG_UDB_DSI1_DSIINP0, 0x400f41c0
 1989              	.set CYREG_UDB_DSI1_DSIINP1, 0x400f41c2
 1990              	.set CYREG_UDB_DSI1_DSIINP2, 0x400f41c4
 1991              	.set CYREG_UDB_DSI1_DSIINP3, 0x400f41c6
 1992              	.set CYREG_UDB_DSI1_DSIINP4, 0x400f41c8
 1993              	.set CYREG_UDB_DSI1_DSIINP5, 0x400f41ca
 1994              	.set CYREG_UDB_DSI1_DSIOUTP0, 0x400f41cc
 1995              	.set CYREG_UDB_DSI1_DSIOUTP1, 0x400f41ce
 1996              	.set CYREG_UDB_DSI1_DSIOUTP2, 0x400f41d0
 1997              	.set CYREG_UDB_DSI1_DSIOUTP3, 0x400f41d2
 1998              	.set CYREG_UDB_DSI1_DSIOUTT0, 0x400f41d4
 1999              	.set CYREG_UDB_DSI1_DSIOUTT1, 0x400f41d6
 2000              	.set CYREG_UDB_DSI1_DSIOUTT2, 0x400f41d8
 2001              	.set CYREG_UDB_DSI1_DSIOUTT3, 0x400f41da
 2002              	.set CYREG_UDB_DSI1_DSIOUTT4, 0x400f41dc
 2003              	.set CYREG_UDB_DSI1_DSIOUTT5, 0x400f41de
 2004              	.set CYREG_UDB_DSI1_VS0, 0x400f41e0
 2005              	.set CYREG_UDB_DSI1_VS1, 0x400f41e2
 2006              	.set CYREG_UDB_DSI1_VS2, 0x400f41e4
 2007              	.set CYREG_UDB_DSI1_VS3, 0x400f41e6
 2008              	.set CYREG_UDB_DSI1_VS4, 0x400f41e8
 2009              	.set CYREG_UDB_DSI1_VS5, 0x400f41ea
 2010              	.set CYREG_UDB_DSI1_VS6, 0x400f41ec
 2011              	.set CYREG_UDB_DSI1_VS7, 0x400f41ee
 2012              	.set CYDEV_UDB_DSI2_BASE, 0x400f4200
 2013              	.set CYDEV_UDB_DSI2_SIZE, 0x00000100
 2014              	.set CYREG_UDB_DSI2_HC0, 0x400f4200
 2015              	.set CYREG_UDB_DSI2_HC1, 0x400f4201
 2016              	.set CYREG_UDB_DSI2_HC2, 0x400f4202
 2017              	.set CYREG_UDB_DSI2_HC3, 0x400f4203
 2018              	.set CYREG_UDB_DSI2_HC4, 0x400f4204
 2019              	.set CYREG_UDB_DSI2_HC5, 0x400f4205
 2020              	.set CYREG_UDB_DSI2_HC6, 0x400f4206
 2021              	.set CYREG_UDB_DSI2_HC7, 0x400f4207
 2022              	.set CYREG_UDB_DSI2_HC8, 0x400f4208
 2023              	.set CYREG_UDB_DSI2_HC9, 0x400f4209
 2024              	.set CYREG_UDB_DSI2_HC10, 0x400f420a
 2025              	.set CYREG_UDB_DSI2_HC11, 0x400f420b
 2026              	.set CYREG_UDB_DSI2_HC12, 0x400f420c
 2027              	.set CYREG_UDB_DSI2_HC13, 0x400f420d
 2028              	.set CYREG_UDB_DSI2_HC14, 0x400f420e
 2029              	.set CYREG_UDB_DSI2_HC15, 0x400f420f
 2030              	.set CYREG_UDB_DSI2_HC16, 0x400f4210
 2031              	.set CYREG_UDB_DSI2_HC17, 0x400f4211
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 37


 2032              	.set CYREG_UDB_DSI2_HC18, 0x400f4212
 2033              	.set CYREG_UDB_DSI2_HC19, 0x400f4213
 2034              	.set CYREG_UDB_DSI2_HC20, 0x400f4214
 2035              	.set CYREG_UDB_DSI2_HC21, 0x400f4215
 2036              	.set CYREG_UDB_DSI2_HC22, 0x400f4216
 2037              	.set CYREG_UDB_DSI2_HC23, 0x400f4217
 2038              	.set CYREG_UDB_DSI2_HC24, 0x400f4218
 2039              	.set CYREG_UDB_DSI2_HC25, 0x400f4219
 2040              	.set CYREG_UDB_DSI2_HC26, 0x400f421a
 2041              	.set CYREG_UDB_DSI2_HC27, 0x400f421b
 2042              	.set CYREG_UDB_DSI2_HC28, 0x400f421c
 2043              	.set CYREG_UDB_DSI2_HC29, 0x400f421d
 2044              	.set CYREG_UDB_DSI2_HC30, 0x400f421e
 2045              	.set CYREG_UDB_DSI2_HC31, 0x400f421f
 2046              	.set CYREG_UDB_DSI2_HC32, 0x400f4220
 2047              	.set CYREG_UDB_DSI2_HC33, 0x400f4221
 2048              	.set CYREG_UDB_DSI2_HC34, 0x400f4222
 2049              	.set CYREG_UDB_DSI2_HC35, 0x400f4223
 2050              	.set CYREG_UDB_DSI2_HC36, 0x400f4224
 2051              	.set CYREG_UDB_DSI2_HC37, 0x400f4225
 2052              	.set CYREG_UDB_DSI2_HC38, 0x400f4226
 2053              	.set CYREG_UDB_DSI2_HC39, 0x400f4227
 2054              	.set CYREG_UDB_DSI2_HC40, 0x400f4228
 2055              	.set CYREG_UDB_DSI2_HC41, 0x400f4229
 2056              	.set CYREG_UDB_DSI2_HC42, 0x400f422a
 2057              	.set CYREG_UDB_DSI2_HC43, 0x400f422b
 2058              	.set CYREG_UDB_DSI2_HC44, 0x400f422c
 2059              	.set CYREG_UDB_DSI2_HC45, 0x400f422d
 2060              	.set CYREG_UDB_DSI2_HC46, 0x400f422e
 2061              	.set CYREG_UDB_DSI2_HC47, 0x400f422f
 2062              	.set CYREG_UDB_DSI2_HC48, 0x400f4230
 2063              	.set CYREG_UDB_DSI2_HC49, 0x400f4231
 2064              	.set CYREG_UDB_DSI2_HC50, 0x400f4232
 2065              	.set CYREG_UDB_DSI2_HC51, 0x400f4233
 2066              	.set CYREG_UDB_DSI2_HC52, 0x400f4234
 2067              	.set CYREG_UDB_DSI2_HC53, 0x400f4235
 2068              	.set CYREG_UDB_DSI2_HC54, 0x400f4236
 2069              	.set CYREG_UDB_DSI2_HC55, 0x400f4237
 2070              	.set CYREG_UDB_DSI2_HC56, 0x400f4238
 2071              	.set CYREG_UDB_DSI2_HC57, 0x400f4239
 2072              	.set CYREG_UDB_DSI2_HC58, 0x400f423a
 2073              	.set CYREG_UDB_DSI2_HC59, 0x400f423b
 2074              	.set CYREG_UDB_DSI2_HC60, 0x400f423c
 2075              	.set CYREG_UDB_DSI2_HC61, 0x400f423d
 2076              	.set CYREG_UDB_DSI2_HC62, 0x400f423e
 2077              	.set CYREG_UDB_DSI2_HC63, 0x400f423f
 2078              	.set CYREG_UDB_DSI2_HC64, 0x400f4240
 2079              	.set CYREG_UDB_DSI2_HC65, 0x400f4241
 2080              	.set CYREG_UDB_DSI2_HC66, 0x400f4242
 2081              	.set CYREG_UDB_DSI2_HC67, 0x400f4243
 2082              	.set CYREG_UDB_DSI2_HC68, 0x400f4244
 2083              	.set CYREG_UDB_DSI2_HC69, 0x400f4245
 2084              	.set CYREG_UDB_DSI2_HC70, 0x400f4246
 2085              	.set CYREG_UDB_DSI2_HC71, 0x400f4247
 2086              	.set CYREG_UDB_DSI2_HC72, 0x400f4248
 2087              	.set CYREG_UDB_DSI2_HC73, 0x400f4249
 2088              	.set CYREG_UDB_DSI2_HC74, 0x400f424a
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 38


 2089              	.set CYREG_UDB_DSI2_HC75, 0x400f424b
 2090              	.set CYREG_UDB_DSI2_HC76, 0x400f424c
 2091              	.set CYREG_UDB_DSI2_HC77, 0x400f424d
 2092              	.set CYREG_UDB_DSI2_HC78, 0x400f424e
 2093              	.set CYREG_UDB_DSI2_HC79, 0x400f424f
 2094              	.set CYREG_UDB_DSI2_HC80, 0x400f4250
 2095              	.set CYREG_UDB_DSI2_HC81, 0x400f4251
 2096              	.set CYREG_UDB_DSI2_HC82, 0x400f4252
 2097              	.set CYREG_UDB_DSI2_HC83, 0x400f4253
 2098              	.set CYREG_UDB_DSI2_HC84, 0x400f4254
 2099              	.set CYREG_UDB_DSI2_HC85, 0x400f4255
 2100              	.set CYREG_UDB_DSI2_HC86, 0x400f4256
 2101              	.set CYREG_UDB_DSI2_HC87, 0x400f4257
 2102              	.set CYREG_UDB_DSI2_HC88, 0x400f4258
 2103              	.set CYREG_UDB_DSI2_HC89, 0x400f4259
 2104              	.set CYREG_UDB_DSI2_HC90, 0x400f425a
 2105              	.set CYREG_UDB_DSI2_HC91, 0x400f425b
 2106              	.set CYREG_UDB_DSI2_HC92, 0x400f425c
 2107              	.set CYREG_UDB_DSI2_HC93, 0x400f425d
 2108              	.set CYREG_UDB_DSI2_HC94, 0x400f425e
 2109              	.set CYREG_UDB_DSI2_HC95, 0x400f425f
 2110              	.set CYREG_UDB_DSI2_HC96, 0x400f4260
 2111              	.set CYREG_UDB_DSI2_HC97, 0x400f4261
 2112              	.set CYREG_UDB_DSI2_HC98, 0x400f4262
 2113              	.set CYREG_UDB_DSI2_HC99, 0x400f4263
 2114              	.set CYREG_UDB_DSI2_HC100, 0x400f4264
 2115              	.set CYREG_UDB_DSI2_HC101, 0x400f4265
 2116              	.set CYREG_UDB_DSI2_HC102, 0x400f4266
 2117              	.set CYREG_UDB_DSI2_HC103, 0x400f4267
 2118              	.set CYREG_UDB_DSI2_HC104, 0x400f4268
 2119              	.set CYREG_UDB_DSI2_HC105, 0x400f4269
 2120              	.set CYREG_UDB_DSI2_HC106, 0x400f426a
 2121              	.set CYREG_UDB_DSI2_HC107, 0x400f426b
 2122              	.set CYREG_UDB_DSI2_HC108, 0x400f426c
 2123              	.set CYREG_UDB_DSI2_HC109, 0x400f426d
 2124              	.set CYREG_UDB_DSI2_HC110, 0x400f426e
 2125              	.set CYREG_UDB_DSI2_HC111, 0x400f426f
 2126              	.set CYREG_UDB_DSI2_HC112, 0x400f4270
 2127              	.set CYREG_UDB_DSI2_HC113, 0x400f4271
 2128              	.set CYREG_UDB_DSI2_HC114, 0x400f4272
 2129              	.set CYREG_UDB_DSI2_HC115, 0x400f4273
 2130              	.set CYREG_UDB_DSI2_HC116, 0x400f4274
 2131              	.set CYREG_UDB_DSI2_HC117, 0x400f4275
 2132              	.set CYREG_UDB_DSI2_HC118, 0x400f4276
 2133              	.set CYREG_UDB_DSI2_HC119, 0x400f4277
 2134              	.set CYREG_UDB_DSI2_HC120, 0x400f4278
 2135              	.set CYREG_UDB_DSI2_HC121, 0x400f4279
 2136              	.set CYREG_UDB_DSI2_HC122, 0x400f427a
 2137              	.set CYREG_UDB_DSI2_HC123, 0x400f427b
 2138              	.set CYREG_UDB_DSI2_HC124, 0x400f427c
 2139              	.set CYREG_UDB_DSI2_HC125, 0x400f427d
 2140              	.set CYREG_UDB_DSI2_HC126, 0x400f427e
 2141              	.set CYREG_UDB_DSI2_HC127, 0x400f427f
 2142              	.set CYREG_UDB_DSI2_HV_L0, 0x400f4280
 2143              	.set CYREG_UDB_DSI2_HV_L1, 0x400f4281
 2144              	.set CYREG_UDB_DSI2_HV_L2, 0x400f4282
 2145              	.set CYREG_UDB_DSI2_HV_L3, 0x400f4283
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 39


 2146              	.set CYREG_UDB_DSI2_HV_L4, 0x400f4284
 2147              	.set CYREG_UDB_DSI2_HV_L5, 0x400f4285
 2148              	.set CYREG_UDB_DSI2_HV_L6, 0x400f4286
 2149              	.set CYREG_UDB_DSI2_HV_L7, 0x400f4287
 2150              	.set CYREG_UDB_DSI2_HV_L8, 0x400f4288
 2151              	.set CYREG_UDB_DSI2_HV_L9, 0x400f4289
 2152              	.set CYREG_UDB_DSI2_HV_L10, 0x400f428a
 2153              	.set CYREG_UDB_DSI2_HV_L11, 0x400f428b
 2154              	.set CYREG_UDB_DSI2_HV_L12, 0x400f428c
 2155              	.set CYREG_UDB_DSI2_HV_L13, 0x400f428d
 2156              	.set CYREG_UDB_DSI2_HV_L14, 0x400f428e
 2157              	.set CYREG_UDB_DSI2_HV_L15, 0x400f428f
 2158              	.set CYREG_UDB_DSI2_HS0, 0x400f4290
 2159              	.set CYREG_UDB_DSI2_HS1, 0x400f4291
 2160              	.set CYREG_UDB_DSI2_HS2, 0x400f4292
 2161              	.set CYREG_UDB_DSI2_HS3, 0x400f4293
 2162              	.set CYREG_UDB_DSI2_HS4, 0x400f4294
 2163              	.set CYREG_UDB_DSI2_HS5, 0x400f4295
 2164              	.set CYREG_UDB_DSI2_HS6, 0x400f4296
 2165              	.set CYREG_UDB_DSI2_HS7, 0x400f4297
 2166              	.set CYREG_UDB_DSI2_HS8, 0x400f4298
 2167              	.set CYREG_UDB_DSI2_HS9, 0x400f4299
 2168              	.set CYREG_UDB_DSI2_HS10, 0x400f429a
 2169              	.set CYREG_UDB_DSI2_HS11, 0x400f429b
 2170              	.set CYREG_UDB_DSI2_HS12, 0x400f429c
 2171              	.set CYREG_UDB_DSI2_HS13, 0x400f429d
 2172              	.set CYREG_UDB_DSI2_HS14, 0x400f429e
 2173              	.set CYREG_UDB_DSI2_HS15, 0x400f429f
 2174              	.set CYREG_UDB_DSI2_HS16, 0x400f42a0
 2175              	.set CYREG_UDB_DSI2_HS17, 0x400f42a1
 2176              	.set CYREG_UDB_DSI2_HS18, 0x400f42a2
 2177              	.set CYREG_UDB_DSI2_HS19, 0x400f42a3
 2178              	.set CYREG_UDB_DSI2_HS20, 0x400f42a4
 2179              	.set CYREG_UDB_DSI2_HS21, 0x400f42a5
 2180              	.set CYREG_UDB_DSI2_HS22, 0x400f42a6
 2181              	.set CYREG_UDB_DSI2_HS23, 0x400f42a7
 2182              	.set CYREG_UDB_DSI2_HV_R0, 0x400f42a8
 2183              	.set CYREG_UDB_DSI2_HV_R1, 0x400f42a9
 2184              	.set CYREG_UDB_DSI2_HV_R2, 0x400f42aa
 2185              	.set CYREG_UDB_DSI2_HV_R3, 0x400f42ab
 2186              	.set CYREG_UDB_DSI2_HV_R4, 0x400f42ac
 2187              	.set CYREG_UDB_DSI2_HV_R5, 0x400f42ad
 2188              	.set CYREG_UDB_DSI2_HV_R6, 0x400f42ae
 2189              	.set CYREG_UDB_DSI2_HV_R7, 0x400f42af
 2190              	.set CYREG_UDB_DSI2_HV_R8, 0x400f42b0
 2191              	.set CYREG_UDB_DSI2_HV_R9, 0x400f42b1
 2192              	.set CYREG_UDB_DSI2_HV_R10, 0x400f42b2
 2193              	.set CYREG_UDB_DSI2_HV_R11, 0x400f42b3
 2194              	.set CYREG_UDB_DSI2_HV_R12, 0x400f42b4
 2195              	.set CYREG_UDB_DSI2_HV_R13, 0x400f42b5
 2196              	.set CYREG_UDB_DSI2_HV_R14, 0x400f42b6
 2197              	.set CYREG_UDB_DSI2_HV_R15, 0x400f42b7
 2198              	.set CYREG_UDB_DSI2_DSIINP0, 0x400f42c0
 2199              	.set CYREG_UDB_DSI2_DSIINP1, 0x400f42c2
 2200              	.set CYREG_UDB_DSI2_DSIINP2, 0x400f42c4
 2201              	.set CYREG_UDB_DSI2_DSIINP3, 0x400f42c6
 2202              	.set CYREG_UDB_DSI2_DSIINP4, 0x400f42c8
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 40


 2203              	.set CYREG_UDB_DSI2_DSIINP5, 0x400f42ca
 2204              	.set CYREG_UDB_DSI2_DSIOUTP0, 0x400f42cc
 2205              	.set CYREG_UDB_DSI2_DSIOUTP1, 0x400f42ce
 2206              	.set CYREG_UDB_DSI2_DSIOUTP2, 0x400f42d0
 2207              	.set CYREG_UDB_DSI2_DSIOUTP3, 0x400f42d2
 2208              	.set CYREG_UDB_DSI2_DSIOUTT0, 0x400f42d4
 2209              	.set CYREG_UDB_DSI2_DSIOUTT1, 0x400f42d6
 2210              	.set CYREG_UDB_DSI2_DSIOUTT2, 0x400f42d8
 2211              	.set CYREG_UDB_DSI2_DSIOUTT3, 0x400f42da
 2212              	.set CYREG_UDB_DSI2_DSIOUTT4, 0x400f42dc
 2213              	.set CYREG_UDB_DSI2_DSIOUTT5, 0x400f42de
 2214              	.set CYREG_UDB_DSI2_VS0, 0x400f42e0
 2215              	.set CYREG_UDB_DSI2_VS1, 0x400f42e2
 2216              	.set CYREG_UDB_DSI2_VS2, 0x400f42e4
 2217              	.set CYREG_UDB_DSI2_VS3, 0x400f42e6
 2218              	.set CYREG_UDB_DSI2_VS4, 0x400f42e8
 2219              	.set CYREG_UDB_DSI2_VS5, 0x400f42ea
 2220              	.set CYREG_UDB_DSI2_VS6, 0x400f42ec
 2221              	.set CYREG_UDB_DSI2_VS7, 0x400f42ee
 2222              	.set CYDEV_UDB_DSI3_BASE, 0x400f4300
 2223              	.set CYDEV_UDB_DSI3_SIZE, 0x00000100
 2224              	.set CYREG_UDB_DSI3_HC0, 0x400f4300
 2225              	.set CYREG_UDB_DSI3_HC1, 0x400f4301
 2226              	.set CYREG_UDB_DSI3_HC2, 0x400f4302
 2227              	.set CYREG_UDB_DSI3_HC3, 0x400f4303
 2228              	.set CYREG_UDB_DSI3_HC4, 0x400f4304
 2229              	.set CYREG_UDB_DSI3_HC5, 0x400f4305
 2230              	.set CYREG_UDB_DSI3_HC6, 0x400f4306
 2231              	.set CYREG_UDB_DSI3_HC7, 0x400f4307
 2232              	.set CYREG_UDB_DSI3_HC8, 0x400f4308
 2233              	.set CYREG_UDB_DSI3_HC9, 0x400f4309
 2234              	.set CYREG_UDB_DSI3_HC10, 0x400f430a
 2235              	.set CYREG_UDB_DSI3_HC11, 0x400f430b
 2236              	.set CYREG_UDB_DSI3_HC12, 0x400f430c
 2237              	.set CYREG_UDB_DSI3_HC13, 0x400f430d
 2238              	.set CYREG_UDB_DSI3_HC14, 0x400f430e
 2239              	.set CYREG_UDB_DSI3_HC15, 0x400f430f
 2240              	.set CYREG_UDB_DSI3_HC16, 0x400f4310
 2241              	.set CYREG_UDB_DSI3_HC17, 0x400f4311
 2242              	.set CYREG_UDB_DSI3_HC18, 0x400f4312
 2243              	.set CYREG_UDB_DSI3_HC19, 0x400f4313
 2244              	.set CYREG_UDB_DSI3_HC20, 0x400f4314
 2245              	.set CYREG_UDB_DSI3_HC21, 0x400f4315
 2246              	.set CYREG_UDB_DSI3_HC22, 0x400f4316
 2247              	.set CYREG_UDB_DSI3_HC23, 0x400f4317
 2248              	.set CYREG_UDB_DSI3_HC24, 0x400f4318
 2249              	.set CYREG_UDB_DSI3_HC25, 0x400f4319
 2250              	.set CYREG_UDB_DSI3_HC26, 0x400f431a
 2251              	.set CYREG_UDB_DSI3_HC27, 0x400f431b
 2252              	.set CYREG_UDB_DSI3_HC28, 0x400f431c
 2253              	.set CYREG_UDB_DSI3_HC29, 0x400f431d
 2254              	.set CYREG_UDB_DSI3_HC30, 0x400f431e
 2255              	.set CYREG_UDB_DSI3_HC31, 0x400f431f
 2256              	.set CYREG_UDB_DSI3_HC32, 0x400f4320
 2257              	.set CYREG_UDB_DSI3_HC33, 0x400f4321
 2258              	.set CYREG_UDB_DSI3_HC34, 0x400f4322
 2259              	.set CYREG_UDB_DSI3_HC35, 0x400f4323
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 41


 2260              	.set CYREG_UDB_DSI3_HC36, 0x400f4324
 2261              	.set CYREG_UDB_DSI3_HC37, 0x400f4325
 2262              	.set CYREG_UDB_DSI3_HC38, 0x400f4326
 2263              	.set CYREG_UDB_DSI3_HC39, 0x400f4327
 2264              	.set CYREG_UDB_DSI3_HC40, 0x400f4328
 2265              	.set CYREG_UDB_DSI3_HC41, 0x400f4329
 2266              	.set CYREG_UDB_DSI3_HC42, 0x400f432a
 2267              	.set CYREG_UDB_DSI3_HC43, 0x400f432b
 2268              	.set CYREG_UDB_DSI3_HC44, 0x400f432c
 2269              	.set CYREG_UDB_DSI3_HC45, 0x400f432d
 2270              	.set CYREG_UDB_DSI3_HC46, 0x400f432e
 2271              	.set CYREG_UDB_DSI3_HC47, 0x400f432f
 2272              	.set CYREG_UDB_DSI3_HC48, 0x400f4330
 2273              	.set CYREG_UDB_DSI3_HC49, 0x400f4331
 2274              	.set CYREG_UDB_DSI3_HC50, 0x400f4332
 2275              	.set CYREG_UDB_DSI3_HC51, 0x400f4333
 2276              	.set CYREG_UDB_DSI3_HC52, 0x400f4334
 2277              	.set CYREG_UDB_DSI3_HC53, 0x400f4335
 2278              	.set CYREG_UDB_DSI3_HC54, 0x400f4336
 2279              	.set CYREG_UDB_DSI3_HC55, 0x400f4337
 2280              	.set CYREG_UDB_DSI3_HC56, 0x400f4338
 2281              	.set CYREG_UDB_DSI3_HC57, 0x400f4339
 2282              	.set CYREG_UDB_DSI3_HC58, 0x400f433a
 2283              	.set CYREG_UDB_DSI3_HC59, 0x400f433b
 2284              	.set CYREG_UDB_DSI3_HC60, 0x400f433c
 2285              	.set CYREG_UDB_DSI3_HC61, 0x400f433d
 2286              	.set CYREG_UDB_DSI3_HC62, 0x400f433e
 2287              	.set CYREG_UDB_DSI3_HC63, 0x400f433f
 2288              	.set CYREG_UDB_DSI3_HC64, 0x400f4340
 2289              	.set CYREG_UDB_DSI3_HC65, 0x400f4341
 2290              	.set CYREG_UDB_DSI3_HC66, 0x400f4342
 2291              	.set CYREG_UDB_DSI3_HC67, 0x400f4343
 2292              	.set CYREG_UDB_DSI3_HC68, 0x400f4344
 2293              	.set CYREG_UDB_DSI3_HC69, 0x400f4345
 2294              	.set CYREG_UDB_DSI3_HC70, 0x400f4346
 2295              	.set CYREG_UDB_DSI3_HC71, 0x400f4347
 2296              	.set CYREG_UDB_DSI3_HC72, 0x400f4348
 2297              	.set CYREG_UDB_DSI3_HC73, 0x400f4349
 2298              	.set CYREG_UDB_DSI3_HC74, 0x400f434a
 2299              	.set CYREG_UDB_DSI3_HC75, 0x400f434b
 2300              	.set CYREG_UDB_DSI3_HC76, 0x400f434c
 2301              	.set CYREG_UDB_DSI3_HC77, 0x400f434d
 2302              	.set CYREG_UDB_DSI3_HC78, 0x400f434e
 2303              	.set CYREG_UDB_DSI3_HC79, 0x400f434f
 2304              	.set CYREG_UDB_DSI3_HC80, 0x400f4350
 2305              	.set CYREG_UDB_DSI3_HC81, 0x400f4351
 2306              	.set CYREG_UDB_DSI3_HC82, 0x400f4352
 2307              	.set CYREG_UDB_DSI3_HC83, 0x400f4353
 2308              	.set CYREG_UDB_DSI3_HC84, 0x400f4354
 2309              	.set CYREG_UDB_DSI3_HC85, 0x400f4355
 2310              	.set CYREG_UDB_DSI3_HC86, 0x400f4356
 2311              	.set CYREG_UDB_DSI3_HC87, 0x400f4357
 2312              	.set CYREG_UDB_DSI3_HC88, 0x400f4358
 2313              	.set CYREG_UDB_DSI3_HC89, 0x400f4359
 2314              	.set CYREG_UDB_DSI3_HC90, 0x400f435a
 2315              	.set CYREG_UDB_DSI3_HC91, 0x400f435b
 2316              	.set CYREG_UDB_DSI3_HC92, 0x400f435c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 42


 2317              	.set CYREG_UDB_DSI3_HC93, 0x400f435d
 2318              	.set CYREG_UDB_DSI3_HC94, 0x400f435e
 2319              	.set CYREG_UDB_DSI3_HC95, 0x400f435f
 2320              	.set CYREG_UDB_DSI3_HC96, 0x400f4360
 2321              	.set CYREG_UDB_DSI3_HC97, 0x400f4361
 2322              	.set CYREG_UDB_DSI3_HC98, 0x400f4362
 2323              	.set CYREG_UDB_DSI3_HC99, 0x400f4363
 2324              	.set CYREG_UDB_DSI3_HC100, 0x400f4364
 2325              	.set CYREG_UDB_DSI3_HC101, 0x400f4365
 2326              	.set CYREG_UDB_DSI3_HC102, 0x400f4366
 2327              	.set CYREG_UDB_DSI3_HC103, 0x400f4367
 2328              	.set CYREG_UDB_DSI3_HC104, 0x400f4368
 2329              	.set CYREG_UDB_DSI3_HC105, 0x400f4369
 2330              	.set CYREG_UDB_DSI3_HC106, 0x400f436a
 2331              	.set CYREG_UDB_DSI3_HC107, 0x400f436b
 2332              	.set CYREG_UDB_DSI3_HC108, 0x400f436c
 2333              	.set CYREG_UDB_DSI3_HC109, 0x400f436d
 2334              	.set CYREG_UDB_DSI3_HC110, 0x400f436e
 2335              	.set CYREG_UDB_DSI3_HC111, 0x400f436f
 2336              	.set CYREG_UDB_DSI3_HC112, 0x400f4370
 2337              	.set CYREG_UDB_DSI3_HC113, 0x400f4371
 2338              	.set CYREG_UDB_DSI3_HC114, 0x400f4372
 2339              	.set CYREG_UDB_DSI3_HC115, 0x400f4373
 2340              	.set CYREG_UDB_DSI3_HC116, 0x400f4374
 2341              	.set CYREG_UDB_DSI3_HC117, 0x400f4375
 2342              	.set CYREG_UDB_DSI3_HC118, 0x400f4376
 2343              	.set CYREG_UDB_DSI3_HC119, 0x400f4377
 2344              	.set CYREG_UDB_DSI3_HC120, 0x400f4378
 2345              	.set CYREG_UDB_DSI3_HC121, 0x400f4379
 2346              	.set CYREG_UDB_DSI3_HC122, 0x400f437a
 2347              	.set CYREG_UDB_DSI3_HC123, 0x400f437b
 2348              	.set CYREG_UDB_DSI3_HC124, 0x400f437c
 2349              	.set CYREG_UDB_DSI3_HC125, 0x400f437d
 2350              	.set CYREG_UDB_DSI3_HC126, 0x400f437e
 2351              	.set CYREG_UDB_DSI3_HC127, 0x400f437f
 2352              	.set CYREG_UDB_DSI3_HV_L0, 0x400f4380
 2353              	.set CYREG_UDB_DSI3_HV_L1, 0x400f4381
 2354              	.set CYREG_UDB_DSI3_HV_L2, 0x400f4382
 2355              	.set CYREG_UDB_DSI3_HV_L3, 0x400f4383
 2356              	.set CYREG_UDB_DSI3_HV_L4, 0x400f4384
 2357              	.set CYREG_UDB_DSI3_HV_L5, 0x400f4385
 2358              	.set CYREG_UDB_DSI3_HV_L6, 0x400f4386
 2359              	.set CYREG_UDB_DSI3_HV_L7, 0x400f4387
 2360              	.set CYREG_UDB_DSI3_HV_L8, 0x400f4388
 2361              	.set CYREG_UDB_DSI3_HV_L9, 0x400f4389
 2362              	.set CYREG_UDB_DSI3_HV_L10, 0x400f438a
 2363              	.set CYREG_UDB_DSI3_HV_L11, 0x400f438b
 2364              	.set CYREG_UDB_DSI3_HV_L12, 0x400f438c
 2365              	.set CYREG_UDB_DSI3_HV_L13, 0x400f438d
 2366              	.set CYREG_UDB_DSI3_HV_L14, 0x400f438e
 2367              	.set CYREG_UDB_DSI3_HV_L15, 0x400f438f
 2368              	.set CYREG_UDB_DSI3_HS0, 0x400f4390
 2369              	.set CYREG_UDB_DSI3_HS1, 0x400f4391
 2370              	.set CYREG_UDB_DSI3_HS2, 0x400f4392
 2371              	.set CYREG_UDB_DSI3_HS3, 0x400f4393
 2372              	.set CYREG_UDB_DSI3_HS4, 0x400f4394
 2373              	.set CYREG_UDB_DSI3_HS5, 0x400f4395
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 43


 2374              	.set CYREG_UDB_DSI3_HS6, 0x400f4396
 2375              	.set CYREG_UDB_DSI3_HS7, 0x400f4397
 2376              	.set CYREG_UDB_DSI3_HS8, 0x400f4398
 2377              	.set CYREG_UDB_DSI3_HS9, 0x400f4399
 2378              	.set CYREG_UDB_DSI3_HS10, 0x400f439a
 2379              	.set CYREG_UDB_DSI3_HS11, 0x400f439b
 2380              	.set CYREG_UDB_DSI3_HS12, 0x400f439c
 2381              	.set CYREG_UDB_DSI3_HS13, 0x400f439d
 2382              	.set CYREG_UDB_DSI3_HS14, 0x400f439e
 2383              	.set CYREG_UDB_DSI3_HS15, 0x400f439f
 2384              	.set CYREG_UDB_DSI3_HS16, 0x400f43a0
 2385              	.set CYREG_UDB_DSI3_HS17, 0x400f43a1
 2386              	.set CYREG_UDB_DSI3_HS18, 0x400f43a2
 2387              	.set CYREG_UDB_DSI3_HS19, 0x400f43a3
 2388              	.set CYREG_UDB_DSI3_HS20, 0x400f43a4
 2389              	.set CYREG_UDB_DSI3_HS21, 0x400f43a5
 2390              	.set CYREG_UDB_DSI3_HS22, 0x400f43a6
 2391              	.set CYREG_UDB_DSI3_HS23, 0x400f43a7
 2392              	.set CYREG_UDB_DSI3_HV_R0, 0x400f43a8
 2393              	.set CYREG_UDB_DSI3_HV_R1, 0x400f43a9
 2394              	.set CYREG_UDB_DSI3_HV_R2, 0x400f43aa
 2395              	.set CYREG_UDB_DSI3_HV_R3, 0x400f43ab
 2396              	.set CYREG_UDB_DSI3_HV_R4, 0x400f43ac
 2397              	.set CYREG_UDB_DSI3_HV_R5, 0x400f43ad
 2398              	.set CYREG_UDB_DSI3_HV_R6, 0x400f43ae
 2399              	.set CYREG_UDB_DSI3_HV_R7, 0x400f43af
 2400              	.set CYREG_UDB_DSI3_HV_R8, 0x400f43b0
 2401              	.set CYREG_UDB_DSI3_HV_R9, 0x400f43b1
 2402              	.set CYREG_UDB_DSI3_HV_R10, 0x400f43b2
 2403              	.set CYREG_UDB_DSI3_HV_R11, 0x400f43b3
 2404              	.set CYREG_UDB_DSI3_HV_R12, 0x400f43b4
 2405              	.set CYREG_UDB_DSI3_HV_R13, 0x400f43b5
 2406              	.set CYREG_UDB_DSI3_HV_R14, 0x400f43b6
 2407              	.set CYREG_UDB_DSI3_HV_R15, 0x400f43b7
 2408              	.set CYREG_UDB_DSI3_DSIINP0, 0x400f43c0
 2409              	.set CYREG_UDB_DSI3_DSIINP1, 0x400f43c2
 2410              	.set CYREG_UDB_DSI3_DSIINP2, 0x400f43c4
 2411              	.set CYREG_UDB_DSI3_DSIINP3, 0x400f43c6
 2412              	.set CYREG_UDB_DSI3_DSIINP4, 0x400f43c8
 2413              	.set CYREG_UDB_DSI3_DSIINP5, 0x400f43ca
 2414              	.set CYREG_UDB_DSI3_DSIOUTP0, 0x400f43cc
 2415              	.set CYREG_UDB_DSI3_DSIOUTP1, 0x400f43ce
 2416              	.set CYREG_UDB_DSI3_DSIOUTP2, 0x400f43d0
 2417              	.set CYREG_UDB_DSI3_DSIOUTP3, 0x400f43d2
 2418              	.set CYREG_UDB_DSI3_DSIOUTT0, 0x400f43d4
 2419              	.set CYREG_UDB_DSI3_DSIOUTT1, 0x400f43d6
 2420              	.set CYREG_UDB_DSI3_DSIOUTT2, 0x400f43d8
 2421              	.set CYREG_UDB_DSI3_DSIOUTT3, 0x400f43da
 2422              	.set CYREG_UDB_DSI3_DSIOUTT4, 0x400f43dc
 2423              	.set CYREG_UDB_DSI3_DSIOUTT5, 0x400f43de
 2424              	.set CYREG_UDB_DSI3_VS0, 0x400f43e0
 2425              	.set CYREG_UDB_DSI3_VS1, 0x400f43e2
 2426              	.set CYREG_UDB_DSI3_VS2, 0x400f43e4
 2427              	.set CYREG_UDB_DSI3_VS3, 0x400f43e6
 2428              	.set CYREG_UDB_DSI3_VS4, 0x400f43e8
 2429              	.set CYREG_UDB_DSI3_VS5, 0x400f43ea
 2430              	.set CYREG_UDB_DSI3_VS6, 0x400f43ec
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 44


 2431              	.set CYREG_UDB_DSI3_VS7, 0x400f43ee
 2432              	.set CYDEV_UDB_PA0_BASE, 0x400f5000
 2433              	.set CYDEV_UDB_PA0_SIZE, 0x00000010
 2434              	.set CYREG_UDB_PA0_CFG0, 0x400f5000
 2435              	.set CYREG_UDB_PA0_CFG1, 0x400f5001
 2436              	.set CYREG_UDB_PA0_CFG2, 0x400f5002
 2437              	.set CYREG_UDB_PA0_CFG3, 0x400f5003
 2438              	.set CYREG_UDB_PA0_CFG4, 0x400f5004
 2439              	.set CYREG_UDB_PA0_CFG5, 0x400f5005
 2440              	.set CYREG_UDB_PA0_CFG6, 0x400f5006
 2441              	.set CYREG_UDB_PA0_CFG7, 0x400f5007
 2442              	.set CYREG_UDB_PA0_CFG8, 0x400f5008
 2443              	.set CYREG_UDB_PA0_CFG9, 0x400f5009
 2444              	.set CYREG_UDB_PA0_CFG10, 0x400f500a
 2445              	.set CYREG_UDB_PA0_CFG11, 0x400f500b
 2446              	.set CYREG_UDB_PA0_CFG12, 0x400f500c
 2447              	.set CYREG_UDB_PA0_CFG13, 0x400f500d
 2448              	.set CYREG_UDB_PA0_CFG14, 0x400f500e
 2449              	.set CYDEV_UDB_PA1_BASE, 0x400f5010
 2450              	.set CYDEV_UDB_PA1_SIZE, 0x00000010
 2451              	.set CYREG_UDB_PA1_CFG0, 0x400f5010
 2452              	.set CYREG_UDB_PA1_CFG1, 0x400f5011
 2453              	.set CYREG_UDB_PA1_CFG2, 0x400f5012
 2454              	.set CYREG_UDB_PA1_CFG3, 0x400f5013
 2455              	.set CYREG_UDB_PA1_CFG4, 0x400f5014
 2456              	.set CYREG_UDB_PA1_CFG5, 0x400f5015
 2457              	.set CYREG_UDB_PA1_CFG6, 0x400f5016
 2458              	.set CYREG_UDB_PA1_CFG7, 0x400f5017
 2459              	.set CYREG_UDB_PA1_CFG8, 0x400f5018
 2460              	.set CYREG_UDB_PA1_CFG9, 0x400f5019
 2461              	.set CYREG_UDB_PA1_CFG10, 0x400f501a
 2462              	.set CYREG_UDB_PA1_CFG11, 0x400f501b
 2463              	.set CYREG_UDB_PA1_CFG12, 0x400f501c
 2464              	.set CYREG_UDB_PA1_CFG13, 0x400f501d
 2465              	.set CYREG_UDB_PA1_CFG14, 0x400f501e
 2466              	.set CYDEV_UDB_PA2_BASE, 0x400f5020
 2467              	.set CYDEV_UDB_PA2_SIZE, 0x00000010
 2468              	.set CYREG_UDB_PA2_CFG0, 0x400f5020
 2469              	.set CYREG_UDB_PA2_CFG1, 0x400f5021
 2470              	.set CYREG_UDB_PA2_CFG2, 0x400f5022
 2471              	.set CYREG_UDB_PA2_CFG3, 0x400f5023
 2472              	.set CYREG_UDB_PA2_CFG4, 0x400f5024
 2473              	.set CYREG_UDB_PA2_CFG5, 0x400f5025
 2474              	.set CYREG_UDB_PA2_CFG6, 0x400f5026
 2475              	.set CYREG_UDB_PA2_CFG7, 0x400f5027
 2476              	.set CYREG_UDB_PA2_CFG8, 0x400f5028
 2477              	.set CYREG_UDB_PA2_CFG9, 0x400f5029
 2478              	.set CYREG_UDB_PA2_CFG10, 0x400f502a
 2479              	.set CYREG_UDB_PA2_CFG11, 0x400f502b
 2480              	.set CYREG_UDB_PA2_CFG12, 0x400f502c
 2481              	.set CYREG_UDB_PA2_CFG13, 0x400f502d
 2482              	.set CYREG_UDB_PA2_CFG14, 0x400f502e
 2483              	.set CYDEV_UDB_PA3_BASE, 0x400f5030
 2484              	.set CYDEV_UDB_PA3_SIZE, 0x00000010
 2485              	.set CYREG_UDB_PA3_CFG0, 0x400f5030
 2486              	.set CYREG_UDB_PA3_CFG1, 0x400f5031
 2487              	.set CYREG_UDB_PA3_CFG2, 0x400f5032
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 45


 2488              	.set CYREG_UDB_PA3_CFG3, 0x400f5033
 2489              	.set CYREG_UDB_PA3_CFG4, 0x400f5034
 2490              	.set CYREG_UDB_PA3_CFG5, 0x400f5035
 2491              	.set CYREG_UDB_PA3_CFG6, 0x400f5036
 2492              	.set CYREG_UDB_PA3_CFG7, 0x400f5037
 2493              	.set CYREG_UDB_PA3_CFG8, 0x400f5038
 2494              	.set CYREG_UDB_PA3_CFG9, 0x400f5039
 2495              	.set CYREG_UDB_PA3_CFG10, 0x400f503a
 2496              	.set CYREG_UDB_PA3_CFG11, 0x400f503b
 2497              	.set CYREG_UDB_PA3_CFG12, 0x400f503c
 2498              	.set CYREG_UDB_PA3_CFG13, 0x400f503d
 2499              	.set CYREG_UDB_PA3_CFG14, 0x400f503e
 2500              	.set CYDEV_UDB_BCTL0_BASE, 0x400f6000
 2501              	.set CYDEV_UDB_BCTL0_SIZE, 0x00001000
 2502              	.set CYREG_UDB_BCTL0_DRV, 0x400f6000
 2503              	.set CYREG_UDB_BCTL0_MDCLK_EN, 0x400f6001
 2504              	.set CYREG_UDB_BCTL0_MBCLK_EN, 0x400f6002
 2505              	.set CYREG_UDB_BCTL0_BOTSEL_L, 0x400f6008
 2506              	.set CYREG_UDB_BCTL0_BOTSEL_U, 0x400f6009
 2507              	.set CYREG_UDB_BCTL0_TOPSEL_L, 0x400f600a
 2508              	.set CYREG_UDB_BCTL0_TOPSEL_U, 0x400f600b
 2509              	.set CYREG_UDB_BCTL0_QCLK_EN0, 0x400f6010
 2510              	.set CYREG_UDB_BCTL0_QCLK_EN1, 0x400f6012
 2511              	.set CYREG_UDB_BCTL0_QCLK_EN2, 0x400f6014
 2512              	.set CYREG_UDB_BCTL0_QCLK_EN3, 0x400f6016
 2513              	.set CYDEV_UDB_UDBIF_BASE, 0x400f7000
 2514              	.set CYDEV_UDB_UDBIF_SIZE, 0x00001000
 2515              	.set CYREG_UDB_UDBIF_BANK_CTL, 0x400f7000
 2516              	.set CYREG_UDB_UDBIF_WAIT_CFG, 0x400f7001
 2517              	.set CYREG_UDB_UDBIF_INT_CLK_CTL, 0x400f701c
 2518              	.set CYREG_UDB_INT_CFG, 0x400f8000
 2519              	.set CYDEV_CPUSS_BASE, 0x40100000
 2520              	.set CYDEV_CPUSS_SIZE, 0x00001000
 2521              	.set CYREG_CPUSS_CONFIG, 0x40100000
 2522              	.set CYREG_CPUSS_SYSREQ, 0x40100004
 2523              	.set CYREG_CPUSS_SYSARG, 0x40100008
 2524              	.set CYREG_CPUSS_PROTECTION, 0x4010000c
 2525              	.set CYREG_CPUSS_PRIV_ROM, 0x40100010
 2526              	.set CYREG_CPUSS_PRIV_RAM, 0x40100014
 2527              	.set CYREG_CPUSS_PRIV_FLASH, 0x40100018
 2528              	.set CYREG_CPUSS_WOUNDING, 0x4010001c
 2529              	.set CYREG_CPUSS_INT_SEL, 0x40100020
 2530              	.set CYREG_CPUSS_INT_MODE, 0x40100024
 2531              	.set CYREG_CPUSS_NMI_MODE, 0x40100028
 2532              	.set CYREG_CPUSS_FLASH_CTL, 0x40100030
 2533              	.set CYREG_CPUSS_ROM_CTL, 0x40100034
 2534              	.set CYDEV_SPCIF_BASE, 0x40110000
 2535              	.set CYDEV_SPCIF_SIZE, 0x00010000
 2536              	.set CYREG_SPCIF_GEOMETRY, 0x40110000
 2537              	.set CYREG_SPCIF_NVL_WR_DATA, 0x4011001c
 2538              	.set CYREG_SPCIF_INTR, 0x401107f0
 2539              	.set CYREG_SPCIF_INTR_SET, 0x401107f4
 2540              	.set CYREG_SPCIF_INTR_MASK, 0x401107f8
 2541              	.set CYREG_SPCIF_INTR_MASKED, 0x401107fc
 2542              	.set CYDEV_TCPWM_BASE, 0x40200000
 2543              	.set CYDEV_TCPWM_SIZE, 0x00010000
 2544              	.set CYREG_TCPWM_CTRL, 0x40200000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 46


 2545              	.set CYREG_TCPWM_CMD, 0x40200008
 2546              	.set CYREG_TCPWM_INTR_CAUSE, 0x4020000c
 2547              	.set CYDEV_TCPWM_CNT0_BASE, 0x40200100
 2548              	.set CYDEV_TCPWM_CNT0_SIZE, 0x00000040
 2549              	.set CYREG_TCPWM_CNT0_CTRL, 0x40200100
 2550              	.set CYREG_TCPWM_CNT0_STATUS, 0x40200104
 2551              	.set CYREG_TCPWM_CNT0_COUNTER, 0x40200108
 2552              	.set CYREG_TCPWM_CNT0_CC, 0x4020010c
 2553              	.set CYREG_TCPWM_CNT0_CC_BUFF, 0x40200110
 2554              	.set CYREG_TCPWM_CNT0_PERIOD, 0x40200114
 2555              	.set CYREG_TCPWM_CNT0_PERIOD_BUFF, 0x40200118
 2556              	.set CYREG_TCPWM_CNT0_TR_CTRL0, 0x40200120
 2557              	.set CYREG_TCPWM_CNT0_TR_CTRL1, 0x40200124
 2558              	.set CYREG_TCPWM_CNT0_TR_CTRL2, 0x40200128
 2559              	.set CYREG_TCPWM_CNT0_INTR, 0x40200130
 2560              	.set CYREG_TCPWM_CNT0_INTR_SET, 0x40200134
 2561              	.set CYREG_TCPWM_CNT0_INTR_MASK, 0x40200138
 2562              	.set CYREG_TCPWM_CNT0_INTR_MASKED, 0x4020013c
 2563              	.set CYDEV_TCPWM_CNT1_BASE, 0x40200140
 2564              	.set CYDEV_TCPWM_CNT1_SIZE, 0x00000040
 2565              	.set CYREG_TCPWM_CNT1_CTRL, 0x40200140
 2566              	.set CYREG_TCPWM_CNT1_STATUS, 0x40200144
 2567              	.set CYREG_TCPWM_CNT1_COUNTER, 0x40200148
 2568              	.set CYREG_TCPWM_CNT1_CC, 0x4020014c
 2569              	.set CYREG_TCPWM_CNT1_CC_BUFF, 0x40200150
 2570              	.set CYREG_TCPWM_CNT1_PERIOD, 0x40200154
 2571              	.set CYREG_TCPWM_CNT1_PERIOD_BUFF, 0x40200158
 2572              	.set CYREG_TCPWM_CNT1_TR_CTRL0, 0x40200160
 2573              	.set CYREG_TCPWM_CNT1_TR_CTRL1, 0x40200164
 2574              	.set CYREG_TCPWM_CNT1_TR_CTRL2, 0x40200168
 2575              	.set CYREG_TCPWM_CNT1_INTR, 0x40200170
 2576              	.set CYREG_TCPWM_CNT1_INTR_SET, 0x40200174
 2577              	.set CYREG_TCPWM_CNT1_INTR_MASK, 0x40200178
 2578              	.set CYREG_TCPWM_CNT1_INTR_MASKED, 0x4020017c
 2579              	.set CYDEV_TCPWM_CNT2_BASE, 0x40200180
 2580              	.set CYDEV_TCPWM_CNT2_SIZE, 0x00000040
 2581              	.set CYREG_TCPWM_CNT2_CTRL, 0x40200180
 2582              	.set CYREG_TCPWM_CNT2_STATUS, 0x40200184
 2583              	.set CYREG_TCPWM_CNT2_COUNTER, 0x40200188
 2584              	.set CYREG_TCPWM_CNT2_CC, 0x4020018c
 2585              	.set CYREG_TCPWM_CNT2_CC_BUFF, 0x40200190
 2586              	.set CYREG_TCPWM_CNT2_PERIOD, 0x40200194
 2587              	.set CYREG_TCPWM_CNT2_PERIOD_BUFF, 0x40200198
 2588              	.set CYREG_TCPWM_CNT2_TR_CTRL0, 0x402001a0
 2589              	.set CYREG_TCPWM_CNT2_TR_CTRL1, 0x402001a4
 2590              	.set CYREG_TCPWM_CNT2_TR_CTRL2, 0x402001a8
 2591              	.set CYREG_TCPWM_CNT2_INTR, 0x402001b0
 2592              	.set CYREG_TCPWM_CNT2_INTR_SET, 0x402001b4
 2593              	.set CYREG_TCPWM_CNT2_INTR_MASK, 0x402001b8
 2594              	.set CYREG_TCPWM_CNT2_INTR_MASKED, 0x402001bc
 2595              	.set CYDEV_TCPWM_CNT3_BASE, 0x402001c0
 2596              	.set CYDEV_TCPWM_CNT3_SIZE, 0x00000040
 2597              	.set CYREG_TCPWM_CNT3_CTRL, 0x402001c0
 2598              	.set CYREG_TCPWM_CNT3_STATUS, 0x402001c4
 2599              	.set CYREG_TCPWM_CNT3_COUNTER, 0x402001c8
 2600              	.set CYREG_TCPWM_CNT3_CC, 0x402001cc
 2601              	.set CYREG_TCPWM_CNT3_CC_BUFF, 0x402001d0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 47


 2602              	.set CYREG_TCPWM_CNT3_PERIOD, 0x402001d4
 2603              	.set CYREG_TCPWM_CNT3_PERIOD_BUFF, 0x402001d8
 2604              	.set CYREG_TCPWM_CNT3_TR_CTRL0, 0x402001e0
 2605              	.set CYREG_TCPWM_CNT3_TR_CTRL1, 0x402001e4
 2606              	.set CYREG_TCPWM_CNT3_TR_CTRL2, 0x402001e8
 2607              	.set CYREG_TCPWM_CNT3_INTR, 0x402001f0
 2608              	.set CYREG_TCPWM_CNT3_INTR_SET, 0x402001f4
 2609              	.set CYREG_TCPWM_CNT3_INTR_MASK, 0x402001f8
 2610              	.set CYREG_TCPWM_CNT3_INTR_MASKED, 0x402001fc
 2611              	.set CYDEV_SCB0_BASE, 0x40240000
 2612              	.set CYDEV_SCB0_SIZE, 0x00010000
 2613              	.set CYREG_SCB0_CTRL, 0x40240000
 2614              	.set CYREG_SCB0_STATUS, 0x40240004
 2615              	.set CYREG_SCB0_SPI_CTRL, 0x40240020
 2616              	.set CYREG_SCB0_SPI_STATUS, 0x40240024
 2617              	.set CYREG_SCB0_UART_CTRL, 0x40240040
 2618              	.set CYREG_SCB0_UART_TX_CTRL, 0x40240044
 2619              	.set CYREG_SCB0_UART_RX_CTRL, 0x40240048
 2620              	.set CYREG_SCB0_UART_RX_STATUS, 0x4024004c
 2621              	.set CYREG_SCB0_UART_FLOW_CTRL, 0x40240050
 2622              	.set CYREG_SCB0_I2C_CTRL, 0x40240060
 2623              	.set CYREG_SCB0_I2C_STATUS, 0x40240064
 2624              	.set CYREG_SCB0_I2C_M_CMD, 0x40240068
 2625              	.set CYREG_SCB0_I2C_S_CMD, 0x4024006c
 2626              	.set CYREG_SCB0_I2C_CFG, 0x40240070
 2627              	.set CYREG_SCB0_TX_CTRL, 0x40240200
 2628              	.set CYREG_SCB0_TX_FIFO_CTRL, 0x40240204
 2629              	.set CYREG_SCB0_TX_FIFO_STATUS, 0x40240208
 2630              	.set CYREG_SCB0_TX_FIFO_WR, 0x40240240
 2631              	.set CYREG_SCB0_RX_CTRL, 0x40240300
 2632              	.set CYREG_SCB0_RX_FIFO_CTRL, 0x40240304
 2633              	.set CYREG_SCB0_RX_FIFO_STATUS, 0x40240308
 2634              	.set CYREG_SCB0_RX_MATCH, 0x40240310
 2635              	.set CYREG_SCB0_RX_FIFO_RD, 0x40240340
 2636              	.set CYREG_SCB0_RX_FIFO_RD_SILENT, 0x40240344
 2637              	.set CYREG_SCB0_EZ_DATA000, 0x40240400
 2638              	.set CYREG_SCB0_EZ_DATA001, 0x40240404
 2639              	.set CYREG_SCB0_EZ_DATA002, 0x40240408
 2640              	.set CYREG_SCB0_EZ_DATA003, 0x4024040c
 2641              	.set CYREG_SCB0_EZ_DATA004, 0x40240410
 2642              	.set CYREG_SCB0_EZ_DATA005, 0x40240414
 2643              	.set CYREG_SCB0_EZ_DATA006, 0x40240418
 2644              	.set CYREG_SCB0_EZ_DATA007, 0x4024041c
 2645              	.set CYREG_SCB0_EZ_DATA008, 0x40240420
 2646              	.set CYREG_SCB0_EZ_DATA009, 0x40240424
 2647              	.set CYREG_SCB0_EZ_DATA010, 0x40240428
 2648              	.set CYREG_SCB0_EZ_DATA011, 0x4024042c
 2649              	.set CYREG_SCB0_EZ_DATA012, 0x40240430
 2650              	.set CYREG_SCB0_EZ_DATA013, 0x40240434
 2651              	.set CYREG_SCB0_EZ_DATA014, 0x40240438
 2652              	.set CYREG_SCB0_EZ_DATA015, 0x4024043c
 2653              	.set CYREG_SCB0_EZ_DATA016, 0x40240440
 2654              	.set CYREG_SCB0_EZ_DATA017, 0x40240444
 2655              	.set CYREG_SCB0_EZ_DATA018, 0x40240448
 2656              	.set CYREG_SCB0_EZ_DATA019, 0x4024044c
 2657              	.set CYREG_SCB0_EZ_DATA020, 0x40240450
 2658              	.set CYREG_SCB0_EZ_DATA021, 0x40240454
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 48


 2659              	.set CYREG_SCB0_EZ_DATA022, 0x40240458
 2660              	.set CYREG_SCB0_EZ_DATA023, 0x4024045c
 2661              	.set CYREG_SCB0_EZ_DATA024, 0x40240460
 2662              	.set CYREG_SCB0_EZ_DATA025, 0x40240464
 2663              	.set CYREG_SCB0_EZ_DATA026, 0x40240468
 2664              	.set CYREG_SCB0_EZ_DATA027, 0x4024046c
 2665              	.set CYREG_SCB0_EZ_DATA028, 0x40240470
 2666              	.set CYREG_SCB0_EZ_DATA029, 0x40240474
 2667              	.set CYREG_SCB0_EZ_DATA030, 0x40240478
 2668              	.set CYREG_SCB0_EZ_DATA031, 0x4024047c
 2669              	.set CYREG_SCB0_INTR_CAUSE, 0x40240e00
 2670              	.set CYREG_SCB0_INTR_I2C_EC, 0x40240e80
 2671              	.set CYREG_SCB0_INTR_I2C_EC_MASK, 0x40240e88
 2672              	.set CYREG_SCB0_INTR_I2C_EC_MASKED, 0x40240e8c
 2673              	.set CYREG_SCB0_INTR_SPI_EC, 0x40240ec0
 2674              	.set CYREG_SCB0_INTR_SPI_EC_MASK, 0x40240ec8
 2675              	.set CYREG_SCB0_INTR_SPI_EC_MASKED, 0x40240ecc
 2676              	.set CYREG_SCB0_INTR_M, 0x40240f00
 2677              	.set CYREG_SCB0_INTR_M_SET, 0x40240f04
 2678              	.set CYREG_SCB0_INTR_M_MASK, 0x40240f08
 2679              	.set CYREG_SCB0_INTR_M_MASKED, 0x40240f0c
 2680              	.set CYREG_SCB0_INTR_S, 0x40240f40
 2681              	.set CYREG_SCB0_INTR_S_SET, 0x40240f44
 2682              	.set CYREG_SCB0_INTR_S_MASK, 0x40240f48
 2683              	.set CYREG_SCB0_INTR_S_MASKED, 0x40240f4c
 2684              	.set CYREG_SCB0_INTR_TX, 0x40240f80
 2685              	.set CYREG_SCB0_INTR_TX_SET, 0x40240f84
 2686              	.set CYREG_SCB0_INTR_TX_MASK, 0x40240f88
 2687              	.set CYREG_SCB0_INTR_TX_MASKED, 0x40240f8c
 2688              	.set CYREG_SCB0_INTR_RX, 0x40240fc0
 2689              	.set CYREG_SCB0_INTR_RX_SET, 0x40240fc4
 2690              	.set CYREG_SCB0_INTR_RX_MASK, 0x40240fc8
 2691              	.set CYREG_SCB0_INTR_RX_MASKED, 0x40240fcc
 2692              	.set CYDEV_SCB1_BASE, 0x40250000
 2693              	.set CYDEV_SCB1_SIZE, 0x00010000
 2694              	.set CYREG_SCB1_CTRL, 0x40250000
 2695              	.set CYREG_SCB1_STATUS, 0x40250004
 2696              	.set CYREG_SCB1_SPI_CTRL, 0x40250020
 2697              	.set CYREG_SCB1_SPI_STATUS, 0x40250024
 2698              	.set CYREG_SCB1_UART_CTRL, 0x40250040
 2699              	.set CYREG_SCB1_UART_TX_CTRL, 0x40250044
 2700              	.set CYREG_SCB1_UART_RX_CTRL, 0x40250048
 2701              	.set CYREG_SCB1_UART_RX_STATUS, 0x4025004c
 2702              	.set CYREG_SCB1_UART_FLOW_CTRL, 0x40250050
 2703              	.set CYREG_SCB1_I2C_CTRL, 0x40250060
 2704              	.set CYREG_SCB1_I2C_STATUS, 0x40250064
 2705              	.set CYREG_SCB1_I2C_M_CMD, 0x40250068
 2706              	.set CYREG_SCB1_I2C_S_CMD, 0x4025006c
 2707              	.set CYREG_SCB1_I2C_CFG, 0x40250070
 2708              	.set CYREG_SCB1_TX_CTRL, 0x40250200
 2709              	.set CYREG_SCB1_TX_FIFO_CTRL, 0x40250204
 2710              	.set CYREG_SCB1_TX_FIFO_STATUS, 0x40250208
 2711              	.set CYREG_SCB1_TX_FIFO_WR, 0x40250240
 2712              	.set CYREG_SCB1_RX_CTRL, 0x40250300
 2713              	.set CYREG_SCB1_RX_FIFO_CTRL, 0x40250304
 2714              	.set CYREG_SCB1_RX_FIFO_STATUS, 0x40250308
 2715              	.set CYREG_SCB1_RX_MATCH, 0x40250310
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 49


 2716              	.set CYREG_SCB1_RX_FIFO_RD, 0x40250340
 2717              	.set CYREG_SCB1_RX_FIFO_RD_SILENT, 0x40250344
 2718              	.set CYREG_SCB1_EZ_DATA000, 0x40250400
 2719              	.set CYREG_SCB1_EZ_DATA001, 0x40250404
 2720              	.set CYREG_SCB1_EZ_DATA002, 0x40250408
 2721              	.set CYREG_SCB1_EZ_DATA003, 0x4025040c
 2722              	.set CYREG_SCB1_EZ_DATA004, 0x40250410
 2723              	.set CYREG_SCB1_EZ_DATA005, 0x40250414
 2724              	.set CYREG_SCB1_EZ_DATA006, 0x40250418
 2725              	.set CYREG_SCB1_EZ_DATA007, 0x4025041c
 2726              	.set CYREG_SCB1_EZ_DATA008, 0x40250420
 2727              	.set CYREG_SCB1_EZ_DATA009, 0x40250424
 2728              	.set CYREG_SCB1_EZ_DATA010, 0x40250428
 2729              	.set CYREG_SCB1_EZ_DATA011, 0x4025042c
 2730              	.set CYREG_SCB1_EZ_DATA012, 0x40250430
 2731              	.set CYREG_SCB1_EZ_DATA013, 0x40250434
 2732              	.set CYREG_SCB1_EZ_DATA014, 0x40250438
 2733              	.set CYREG_SCB1_EZ_DATA015, 0x4025043c
 2734              	.set CYREG_SCB1_EZ_DATA016, 0x40250440
 2735              	.set CYREG_SCB1_EZ_DATA017, 0x40250444
 2736              	.set CYREG_SCB1_EZ_DATA018, 0x40250448
 2737              	.set CYREG_SCB1_EZ_DATA019, 0x4025044c
 2738              	.set CYREG_SCB1_EZ_DATA020, 0x40250450
 2739              	.set CYREG_SCB1_EZ_DATA021, 0x40250454
 2740              	.set CYREG_SCB1_EZ_DATA022, 0x40250458
 2741              	.set CYREG_SCB1_EZ_DATA023, 0x4025045c
 2742              	.set CYREG_SCB1_EZ_DATA024, 0x40250460
 2743              	.set CYREG_SCB1_EZ_DATA025, 0x40250464
 2744              	.set CYREG_SCB1_EZ_DATA026, 0x40250468
 2745              	.set CYREG_SCB1_EZ_DATA027, 0x4025046c
 2746              	.set CYREG_SCB1_EZ_DATA028, 0x40250470
 2747              	.set CYREG_SCB1_EZ_DATA029, 0x40250474
 2748              	.set CYREG_SCB1_EZ_DATA030, 0x40250478
 2749              	.set CYREG_SCB1_EZ_DATA031, 0x4025047c
 2750              	.set CYREG_SCB1_INTR_CAUSE, 0x40250e00
 2751              	.set CYREG_SCB1_INTR_I2C_EC, 0x40250e80
 2752              	.set CYREG_SCB1_INTR_I2C_EC_MASK, 0x40250e88
 2753              	.set CYREG_SCB1_INTR_I2C_EC_MASKED, 0x40250e8c
 2754              	.set CYREG_SCB1_INTR_SPI_EC, 0x40250ec0
 2755              	.set CYREG_SCB1_INTR_SPI_EC_MASK, 0x40250ec8
 2756              	.set CYREG_SCB1_INTR_SPI_EC_MASKED, 0x40250ecc
 2757              	.set CYREG_SCB1_INTR_M, 0x40250f00
 2758              	.set CYREG_SCB1_INTR_M_SET, 0x40250f04
 2759              	.set CYREG_SCB1_INTR_M_MASK, 0x40250f08
 2760              	.set CYREG_SCB1_INTR_M_MASKED, 0x40250f0c
 2761              	.set CYREG_SCB1_INTR_S, 0x40250f40
 2762              	.set CYREG_SCB1_INTR_S_SET, 0x40250f44
 2763              	.set CYREG_SCB1_INTR_S_MASK, 0x40250f48
 2764              	.set CYREG_SCB1_INTR_S_MASKED, 0x40250f4c
 2765              	.set CYREG_SCB1_INTR_TX, 0x40250f80
 2766              	.set CYREG_SCB1_INTR_TX_SET, 0x40250f84
 2767              	.set CYREG_SCB1_INTR_TX_MASK, 0x40250f88
 2768              	.set CYREG_SCB1_INTR_TX_MASKED, 0x40250f8c
 2769              	.set CYREG_SCB1_INTR_RX, 0x40250fc0
 2770              	.set CYREG_SCB1_INTR_RX_SET, 0x40250fc4
 2771              	.set CYREG_SCB1_INTR_RX_MASK, 0x40250fc8
 2772              	.set CYREG_SCB1_INTR_RX_MASKED, 0x40250fcc
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 50


 2773              	.set CYDEV_CSD_BASE, 0x40280000
 2774              	.set CYDEV_CSD_SIZE, 0x00010000
 2775              	.set CYREG_CSD_ID, 0x40280000
 2776              	.set CYREG_CSD_CONFIG, 0x40280004
 2777              	.set CYREG_CSD_IDAC, 0x40280008
 2778              	.set CYREG_CSD_COUNTER, 0x4028000c
 2779              	.set CYREG_CSD_STATUS, 0x40280010
 2780              	.set CYREG_CSD_INTR, 0x40280014
 2781              	.set CYREG_CSD_INTR_SET, 0x40280018
 2782              	.set CYREG_CSD_PWM, 0x4028001c
 2783              	.set CYREG_CSD_TRIM1, 0x4028ff00
 2784              	.set CYREG_CSD_TRIM2, 0x4028ff04
 2785              	.set CYDEV_LCD_BASE, 0x402a0000
 2786              	.set CYDEV_LCD_SIZE, 0x00010000
 2787              	.set CYREG_LCD_ID, 0x402a0000
 2788              	.set CYREG_LCD_DIVIDER, 0x402a0004
 2789              	.set CYREG_LCD_CONTROL, 0x402a0008
 2790              	.set CYREG_LCD_DATA00, 0x402a0100
 2791              	.set CYREG_LCD_DATA01, 0x402a0104
 2792              	.set CYREG_LCD_DATA02, 0x402a0108
 2793              	.set CYREG_LCD_DATA03, 0x402a010c
 2794              	.set CYREG_LCD_DATA04, 0x402a0110
 2795              	.set CYREG_LCD_DATA05, 0x402a0114
 2796              	.set CYREG_LCD_DATA06, 0x402a0118
 2797              	.set CYREG_LCD_DATA07, 0x402a011c
 2798              	.set CYDEV_LPCOMP_BASE, 0x402b0000
 2799              	.set CYDEV_LPCOMP_SIZE, 0x00010000
 2800              	.set CYREG_LPCOMP_ID, 0x402b0000
 2801              	.set CYREG_LPCOMP_CONFIG, 0x402b0004
 2802              	.set CYREG_LPCOMP_DFT, 0x402b0008
 2803              	.set CYREG_LPCOMP_INTR, 0x402b0010
 2804              	.set CYREG_LPCOMP_INTR_SET, 0x402b0014
 2805              	.set CYREG_LPCOMP_INTR_MASK, 0x402b0018
 2806              	.set CYREG_LPCOMP_INTR_MASKED, 0x402b001c
 2807              	.set CYREG_LPCOMP_TRIM1, 0x402bff00
 2808              	.set CYREG_LPCOMP_TRIM2, 0x402bff04
 2809              	.set CYREG_LPCOMP_TRIM3, 0x402bff08
 2810              	.set CYREG_LPCOMP_TRIM4, 0x402bff0c
 2811              	.set CYDEV_BLE_BASE, 0x402e0000
 2812              	.set CYDEV_BLE_SIZE, 0x00010000
 2813              	.set CYDEV_BLE_BLERD_BASE, 0x402e0000
 2814              	.set CYDEV_BLE_BLERD_SIZE, 0x00000100
 2815              	.set CYREG_BLE_BLERD_CFG1, 0x402e0000
 2816              	.set CYREG_BLE_BLERD_CFG2, 0x402e0004
 2817              	.set CYREG_BLE_BLERD_MODEM, 0x402e0008
 2818              	.set CYREG_BLE_BLERD_FSM, 0x402e000c
 2819              	.set CYREG_BLE_BLERD_DBUS, 0x402e0010
 2820              	.set CYREG_BLE_BLERD_CFGCTRL, 0x402e0014
 2821              	.set CYREG_BLE_BLERD_RSSI, 0x402e0018
 2822              	.set CYREG_BLE_BLERD_RMAP, 0x402e0024
 2823              	.set CYREG_BLE_BLERD_KVCAL, 0x402e0028
 2824              	.set CYREG_BLE_BLERD_CFG_1_FCAL, 0x402e002c
 2825              	.set CYREG_BLE_BLERD_CFG_2_FCAL, 0x402e0030
 2826              	.set CYREG_BLE_BLERD_CFG_3_FCAL, 0x402e0034
 2827              	.set CYREG_BLE_BLERD_CFG_4_FCAL, 0x402e0038
 2828              	.set CYREG_BLE_BLERD_CFG_5_FCAL, 0x402e003c
 2829              	.set CYREG_BLE_BLERD_CFG_6_FCAL, 0x402e0040
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 51


 2830              	.set CYREG_BLE_BLERD_FCAL_TEST, 0x402e0044
 2831              	.set CYREG_BLE_BLERD_TEST, 0x402e0048
 2832              	.set CYREG_BLE_BLERD_FPD_TEST, 0x402e004c
 2833              	.set CYREG_BLE_BLERD_SY, 0x402e0050
 2834              	.set CYREG_BLE_BLERD_TEST2_SY, 0x402e0054
 2835              	.set CYREG_BLE_BLERD_TX, 0x402e0058
 2836              	.set CYREG_BLE_BLERD_RX, 0x402e005c
 2837              	.set CYREG_BLE_BLERD_DIAG1, 0x402e0060
 2838              	.set CYREG_BLE_BLERD_IM, 0x402e0064
 2839              	.set CYREG_BLE_BLERD_LDO_BYPASS, 0x402e0068
 2840              	.set CYREG_BLE_BLERD_LDO, 0x402e006c
 2841              	.set CYREG_BLE_BLERD_BB_BUMP1, 0x402e0070
 2842              	.set CYREG_BLE_BLERD_BB_BUMP2, 0x402e0074
 2843              	.set CYREG_BLE_BLERD_BB_XO, 0x402e0078
 2844              	.set CYREG_BLE_BLERD_BB_XO_CAPTRIM, 0x402e007c
 2845              	.set CYREG_BLE_BLERD_SY_BUMP1, 0x402e0080
 2846              	.set CYREG_BLE_BLERD_SY_BUMP2, 0x402e0084
 2847              	.set CYREG_BLE_BLERD_TX_BUMP1, 0x402e0088
 2848              	.set CYREG_BLE_BLERD_TX_BUMP2, 0x402e008c
 2849              	.set CYREG_BLE_BLERD_RX_BUMP1, 0x402e0090
 2850              	.set CYREG_BLE_BLERD_RX_BUMP2, 0x402e0094
 2851              	.set CYREG_BLE_BLERD_ADC_BUMP1, 0x402e0098
 2852              	.set CYREG_BLE_BLERD_ADC_BUMP2, 0x402e009c
 2853              	.set CYREG_BLE_BLERD_BALUN, 0x402e00a0
 2854              	.set CYREG_BLE_BLERD_CTR1, 0x402e00a4
 2855              	.set CYREG_BLE_BLERD_AGC, 0x402e00a8
 2856              	.set CYREG_BLE_BLERD_THRSHD1, 0x402e00ac
 2857              	.set CYREG_BLE_BLERD_THRSHD2, 0x402e00b0
 2858              	.set CYREG_BLE_BLERD_THRSHD3, 0x402e00b4
 2859              	.set CYREG_BLE_BLERD_THRSHD4, 0x402e00b8
 2860              	.set CYREG_BLE_BLERD_THRSHD5, 0x402e00bc
 2861              	.set CYREG_BLE_BLERD_DC, 0x402e00c0
 2862              	.set CYREG_BLE_BLERD_IQMIS, 0x402e00c4
 2863              	.set CYREG_BLE_BLERD_DCCAL, 0x402e00c8
 2864              	.set CYREG_BLE_BLERD_RCCAL, 0x402e00cc
 2865              	.set CYREG_BLE_BLERD_DSM1, 0x402e00d0
 2866              	.set CYREG_BLE_BLERD_DSM2, 0x402e00d4
 2867              	.set CYREG_BLE_BLERD_DSM3, 0x402e00d8
 2868              	.set CYREG_BLE_BLERD_DSM4, 0x402e00dc
 2869              	.set CYREG_BLE_BLERD_DSM5, 0x402e00e0
 2870              	.set CYREG_BLE_BLERD_DSM6, 0x402e00e4
 2871              	.set CYREG_BLE_BLERD_MONI, 0x402e00e8
 2872              	.set CYREG_BLE_BLERD_DBG_BB, 0x402e00ec
 2873              	.set CYREG_BLE_BLERD_DBG_1, 0x402e00f0
 2874              	.set CYREG_BLE_BLERD_DBG_2, 0x402e00f4
 2875              	.set CYREG_BLE_BLERD_DBG_3, 0x402e00f8
 2876              	.set CYREG_BLE_BLERD_READ_IQ_1, 0x402e0100
 2877              	.set CYREG_BLE_BLERD_READ_IQ_2, 0x402e0104
 2878              	.set CYREG_BLE_BLERD_READ_IQ_3, 0x402e0108
 2879              	.set CYREG_BLE_BLERD_READ_IQ_4, 0x402e010c
 2880              	.set CYDEV_BLE_BLELL_BASE, 0x402e1000
 2881              	.set CYDEV_BLE_BLELL_SIZE, 0x00001000
 2882              	.set CYREG_BLE_BLELL_COMMAND_REGISTER, 0x402e1000
 2883              	.set CYREG_BLE_BLELL_EVENT_INTR, 0x402e1008
 2884              	.set CYREG_BLE_BLELL_EVENT_ENABLE, 0x402e1010
 2885              	.set CYREG_BLE_BLELL_ADV_PARAMS, 0x402e1018
 2886              	.set CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT, 0x402e101c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 52


 2887              	.set CYREG_BLE_BLELL_ADV_INTR, 0x402e1020
 2888              	.set CYREG_BLE_BLELL_ADV_NEXT_INSTANT, 0x402e1024
 2889              	.set CYREG_BLE_BLELL_SCAN_INTERVAL, 0x402e1028
 2890              	.set CYREG_BLE_BLELL_SCAN_WINDOW, 0x402e102c
 2891              	.set CYREG_BLE_BLELL_SCAN_PARAM, 0x402e1030
 2892              	.set CYREG_BLE_BLELL_SCAN_INTR, 0x402e1038
 2893              	.set CYREG_BLE_BLELL_SCAN_NEXT_INSTANT, 0x402e103c
 2894              	.set CYREG_BLE_BLELL_INIT_INTERVAL, 0x402e1040
 2895              	.set CYREG_BLE_BLELL_INIT_WINDOW, 0x402e1044
 2896              	.set CYREG_BLE_BLELL_INIT_PARAM, 0x402e1048
 2897              	.set CYREG_BLE_BLELL_INIT_INTR, 0x402e1050
 2898              	.set CYREG_BLE_BLELL_INIT_NEXT_INSTANT, 0x402e1054
 2899              	.set CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L, 0x402e1058
 2900              	.set CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M, 0x402e105c
 2901              	.set CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H, 0x402e1060
 2902              	.set CYREG_BLE_BLELL_PEER_ADDR_L, 0x402e1068
 2903              	.set CYREG_BLE_BLELL_PEER_ADDR_M, 0x402e106c
 2904              	.set CYREG_BLE_BLELL_PEER_ADDR_H, 0x402e1070
 2905              	.set CYREG_BLE_BLELL_WL_ADDR_TYPE, 0x402e1078
 2906              	.set CYREG_BLE_BLELL_WL_ENABLE, 0x402e107c
 2907              	.set CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET, 0x402e1080
 2908              	.set CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE, 0x402e1084
 2909              	.set CYREG_BLE_BLELL_DATA_CHANNELS_L0, 0x402e1088
 2910              	.set CYREG_BLE_BLELL_DATA_CHANNELS_M0, 0x402e108c
 2911              	.set CYREG_BLE_BLELL_DATA_CHANNELS_H0, 0x402e1090
 2912              	.set CYREG_BLE_BLELL_DATA_CHANNELS_L1, 0x402e1098
 2913              	.set CYREG_BLE_BLELL_DATA_CHANNELS_M1, 0x402e109c
 2914              	.set CYREG_BLE_BLELL_DATA_CHANNELS_H1, 0x402e10a0
 2915              	.set CYREG_BLE_BLELL_CONN_INTR, 0x402e10a8
 2916              	.set CYREG_BLE_BLELL_CONN_STATUS, 0x402e10ac
 2917              	.set CYREG_BLE_BLELL_CONN_INDEX, 0x402e10b0
 2918              	.set CYREG_BLE_BLELL_WAKEUP_CONFIG, 0x402e10b8
 2919              	.set CYREG_BLE_BLELL_WAKEUP_CONTROL, 0x402e10c0
 2920              	.set CYREG_BLE_BLELL_CLOCK_CONFIG, 0x402e10c4
 2921              	.set CYREG_BLE_BLELL_TIM_COUNTER_L, 0x402e10c8
 2922              	.set CYREG_BLE_BLELL_POC_REG__TIM_CONTROL, 0x402e10d8
 2923              	.set CYREG_BLE_BLELL_ADV_TX_DATA_FIFO, 0x402e10e0
 2924              	.set CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO, 0x402e10e8
 2925              	.set CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO, 0x402e10f8
 2926              	.set CYREG_BLE_BLELL_CONN_INTERVAL, 0x402e1100
 2927              	.set CYREG_BLE_BLELL_SUP_TIMEOUT, 0x402e1104
 2928              	.set CYREG_BLE_BLELL_SLAVE_LATENCY, 0x402e1108
 2929              	.set CYREG_BLE_BLELL_CE_LENGTH, 0x402e110c
 2930              	.set CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER, 0x402e1110
 2931              	.set CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER, 0x402e1114
 2932              	.set CYREG_BLE_BLELL_CONN_CE_INSTANT, 0x402e1118
 2933              	.set CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER, 0x402e111c
 2934              	.set CYREG_BLE_BLELL_NEXT_CE_INSTANT, 0x402e1120
 2935              	.set CYREG_BLE_BLELL_CONN_CE_COUNTER, 0x402e1124
 2936              	.set CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS, 0x402e1128
 2937              	.set CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS, 0x402e112c
 2938              	.set CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0, 0x402e1140
 2939              	.set CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1, 0x402e1144
 2940              	.set CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2, 0x402e1148
 2941              	.set CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3, 0x402e114c
 2942              	.set CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4, 0x402e1150
 2943              	.set CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL, 0x402e1160
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 53


 2944              	.set CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF, 0x402e1164
 2945              	.set CYREG_BLE_BLELL_LE_RF_TEST_MODE, 0x402e1170
 2946              	.set CYREG_BLE_BLELL_DTM_RX_PKT_COUNT, 0x402e1174
 2947              	.set CYREG_BLE_BLELL_TXRX_HOP, 0x402e1188
 2948              	.set CYREG_BLE_BLELL_TX_RX_ON_DELAY, 0x402e1190
 2949              	.set CYREG_BLE_BLELL_DEV_PUB_ADDR_L, 0x402e11c0
 2950              	.set CYREG_BLE_BLELL_DEV_PUB_ADDR_M, 0x402e11c4
 2951              	.set CYREG_BLE_BLELL_DEV_PUB_ADDR_H, 0x402e11c8
 2952              	.set CYREG_BLE_BLELL_ADV_CH_TX_POWER, 0x402e11cc
 2953              	.set CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT, 0x402e11d0
 2954              	.set CYREG_BLE_BLELL_ADV_CONFIG, 0x402e11d4
 2955              	.set CYREG_BLE_BLELL_SCAN_CONFIG, 0x402e11d8
 2956              	.set CYREG_BLE_BLELL_INIT_CONFIG, 0x402e11dc
 2957              	.set CYREG_BLE_BLELL_CONN_CONFIG, 0x402e11e0
 2958              	.set CYREG_BLE_BLELL_CONN_CH_TX_POWER, 0x402e11e4
 2959              	.set CYREG_BLE_BLELL_CONN_PARAM1, 0x402e11e8
 2960              	.set CYREG_BLE_BLELL_CONN_PARAM2, 0x402e11ec
 2961              	.set CYREG_BLE_BLELL_CONN_INTR_MASK, 0x402e11f0
 2962              	.set CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL, 0x402e11f4
 2963              	.set CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL, 0x402e11f8
 2964              	.set CYREG_BLE_BLELL_DPLL_CONFIG, 0x402e1258
 2965              	.set CYREG_BLE_BLELL_WHITELIST_BASE_ADDR, 0x402e1340
 2966              	.set CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL, 0x402e13a4
 2967              	.set CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY, 0x402e13a8
 2968              	.set CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO, 0x402e13ac
 2969              	.set CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL, 0x402e13b0
 2970              	.set CYREG_BLE_BLELL_CONN_REQ_WORD0, 0x402e13c0
 2971              	.set CYREG_BLE_BLELL_CONN_REQ_WORD1, 0x402e13c4
 2972              	.set CYREG_BLE_BLELL_CONN_REQ_WORD2, 0x402e13c8
 2973              	.set CYREG_BLE_BLELL_CONN_REQ_WORD3, 0x402e13cc
 2974              	.set CYREG_BLE_BLELL_CONN_REQ_WORD4, 0x402e13d0
 2975              	.set CYREG_BLE_BLELL_CONN_REQ_WORD5, 0x402e13d4
 2976              	.set CYREG_BLE_BLELL_CONN_REQ_WORD6, 0x402e13d8
 2977              	.set CYREG_BLE_BLELL_CONN_REQ_WORD7, 0x402e13dc
 2978              	.set CYREG_BLE_BLELL_CONN_REQ_WORD8, 0x402e13e0
 2979              	.set CYREG_BLE_BLELL_CONN_REQ_WORD9, 0x402e13e4
 2980              	.set CYREG_BLE_BLELL_CONN_REQ_WORD10, 0x402e13e8
 2981              	.set CYREG_BLE_BLELL_CONN_REQ_WORD11, 0x402e13ec
 2982              	.set CYREG_BLE_BLELL_PACKET_COUNTER0, 0x402e1400
 2983              	.set CYREG_BLE_BLELL_PACKET_COUNTER1, 0x402e1404
 2984              	.set CYREG_BLE_BLELL_PACKET_COUNTER2, 0x402e1408
 2985              	.set CYREG_BLE_BLELL_IV_MASTER0, 0x402e1410
 2986              	.set CYREG_BLE_BLELL_IV_MASTER1, 0x402e1414
 2987              	.set CYREG_BLE_BLELL_IV_SLAVE0, 0x402e1418
 2988              	.set CYREG_BLE_BLELL_IV_SLAVE1, 0x402e141c
 2989              	.set CYREG_BLE_BLELL_ENC_KEY0, 0x402e1420
 2990              	.set CYREG_BLE_BLELL_ENC_KEY1, 0x402e1424
 2991              	.set CYREG_BLE_BLELL_ENC_KEY2, 0x402e1428
 2992              	.set CYREG_BLE_BLELL_ENC_KEY3, 0x402e142c
 2993              	.set CYREG_BLE_BLELL_ENC_KEY4, 0x402e1430
 2994              	.set CYREG_BLE_BLELL_ENC_KEY5, 0x402e1434
 2995              	.set CYREG_BLE_BLELL_ENC_KEY6, 0x402e1438
 2996              	.set CYREG_BLE_BLELL_ENC_KEY7, 0x402e143c
 2997              	.set CYREG_BLE_BLELL_DATA0, 0x402e1440
 2998              	.set CYREG_BLE_BLELL_DATA1, 0x402e1444
 2999              	.set CYREG_BLE_BLELL_DATA2, 0x402e1448
 3000              	.set CYREG_BLE_BLELL_DATA3, 0x402e144c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 54


 3001              	.set CYREG_BLE_BLELL_DATA4, 0x402e1450
 3002              	.set CYREG_BLE_BLELL_DATA5, 0x402e1454
 3003              	.set CYREG_BLE_BLELL_DATA6, 0x402e1458
 3004              	.set CYREG_BLE_BLELL_DATA7, 0x402e145c
 3005              	.set CYREG_BLE_BLELL_DATA8, 0x402e1460
 3006              	.set CYREG_BLE_BLELL_DATA9, 0x402e1464
 3007              	.set CYREG_BLE_BLELL_DATA10, 0x402e1468
 3008              	.set CYREG_BLE_BLELL_DATA11, 0x402e146c
 3009              	.set CYREG_BLE_BLELL_DATA12, 0x402e1470
 3010              	.set CYREG_BLE_BLELL_DATA13, 0x402e1474
 3011              	.set CYREG_BLE_BLELL_MIC_IN0, 0x402e1478
 3012              	.set CYREG_BLE_BLELL_MIC_IN1, 0x402e147c
 3013              	.set CYREG_BLE_BLELL_MIC_OUT0, 0x402e1480
 3014              	.set CYREG_BLE_BLELL_MIC_OUT1, 0x402e1484
 3015              	.set CYREG_BLE_BLELL_ENC_PARAMS, 0x402e1488
 3016              	.set CYREG_BLE_BLELL_ENC_CONFIG, 0x402e1490
 3017              	.set CYREG_BLE_BLELL_ENC_INTR_EN, 0x402e1498
 3018              	.set CYREG_BLE_BLELL_ENC_INTR, 0x402e14a0
 3019              	.set CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR, 0x402e1600
 3020              	.set CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR, 0x402e1800
 3021              	.set CYREG_BLE_BLELL_PDU_RESP_TIMER, 0x402e1a04
 3022              	.set CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP, 0x402e1a08
 3023              	.set CYREG_BLE_BLELL_NEXT_SUP_TO, 0x402e1a0c
 3024              	.set CYREG_BLE_BLELL_LLH_FEATURE_CONFIG, 0x402e1a10
 3025              	.set CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE, 0x402e1a14
 3026              	.set CYREG_BLE_BLELL_SLV_WIN_ADJ, 0x402e1a18
 3027              	.set CYREG_BLE_BLELL_SL_CONN_INTERVAL, 0x402e1a1c
 3028              	.set CYREG_BLE_BLELL_LE_PING_TIMER_ADDR, 0x402e1a20
 3029              	.set CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET, 0x402e1a24
 3030              	.set CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP, 0x402e1a28
 3031              	.set CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT, 0x402e1a2c
 3032              	.set CYREG_BLE_BLELL_TX_EN_EXT_DELAY, 0x402e1e00
 3033              	.set CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY, 0x402e1e04
 3034              	.set CYDEV_BLE_BLESS_BASE, 0x402ef000
 3035              	.set CYDEV_BLE_BLESS_SIZE, 0x00001000
 3036              	.set CYREG_BLE_BLESS_WCO_CONFIG, 0x402ef000
 3037              	.set CYREG_BLE_BLESS_WCO_STATUS, 0x402ef004
 3038              	.set CYREG_BLE_BLESS_RF_CONFIG, 0x402ef060
 3039              	.set CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG, 0x402ef064
 3040              	.set CYREG_BLE_BLESS_LL_DSM_INTR_STAT, 0x402ef068
 3041              	.set CYREG_BLE_BLESS_LL_DSM_CTRL, 0x402ef06c
 3042              	.set CYREG_BLE_BLESS_LL_CLK_EN, 0x402ef070
 3043              	.set CYREG_BLE_BLESS_WCO_TRIM, 0x402eff00
 3044              	.set CYDEV_CTBM0_BASE, 0x40300000
 3045              	.set CYDEV_CTBM0_SIZE, 0x00010000
 3046              	.set CYREG_CTBM0_CTB_CTRL, 0x40300000
 3047              	.set CYREG_CTBM0_OA_RES0_CTRL, 0x40300004
 3048              	.set CYREG_CTBM0_OA_RES1_CTRL, 0x40300008
 3049              	.set CYREG_CTBM0_COMP_STAT, 0x4030000c
 3050              	.set CYREG_CTBM0_INTR, 0x40300020
 3051              	.set CYREG_CTBM0_INTR_SET, 0x40300024
 3052              	.set CYREG_CTBM0_INTR_MASK, 0x40300028
 3053              	.set CYREG_CTBM0_INTR_MASKED, 0x4030002c
 3054              	.set CYREG_CTBM0_DFT_CTRL, 0x40300030
 3055              	.set CYREG_CTBM0_OA0_SW, 0x40300080
 3056              	.set CYREG_CTBM0_OA0_SW_CLEAR, 0x40300084
 3057              	.set CYREG_CTBM0_OA1_SW, 0x40300088
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 55


 3058              	.set CYREG_CTBM0_OA1_SW_CLEAR, 0x4030008c
 3059              	.set CYREG_CTBM0_CTB_SW_HW_CTRL, 0x403000c0
 3060              	.set CYREG_CTBM0_CTB_SW_STATUS, 0x403000c4
 3061              	.set CYREG_CTBM0_OA0_OFFSET_TRIM, 0x40300f00
 3062              	.set CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM, 0x40300f04
 3063              	.set CYREG_CTBM0_OA0_COMP_TRIM, 0x40300f08
 3064              	.set CYREG_CTBM0_OA1_OFFSET_TRIM, 0x40300f0c
 3065              	.set CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM, 0x40300f10
 3066              	.set CYREG_CTBM0_OA1_COMP_TRIM, 0x40300f14
 3067              	.set CYDEV_CTBM1_BASE, 0x40310000
 3068              	.set CYDEV_CTBM1_SIZE, 0x00010000
 3069              	.set CYREG_CTBM1_CTB_CTRL, 0x40310000
 3070              	.set CYREG_CTBM1_OA_RES0_CTRL, 0x40310004
 3071              	.set CYREG_CTBM1_OA_RES1_CTRL, 0x40310008
 3072              	.set CYREG_CTBM1_COMP_STAT, 0x4031000c
 3073              	.set CYREG_CTBM1_INTR, 0x40310020
 3074              	.set CYREG_CTBM1_INTR_SET, 0x40310024
 3075              	.set CYREG_CTBM1_INTR_MASK, 0x40310028
 3076              	.set CYREG_CTBM1_INTR_MASKED, 0x4031002c
 3077              	.set CYREG_CTBM1_DFT_CTRL, 0x40310030
 3078              	.set CYREG_CTBM1_OA0_SW, 0x40310080
 3079              	.set CYREG_CTBM1_OA0_SW_CLEAR, 0x40310084
 3080              	.set CYREG_CTBM1_OA1_SW, 0x40310088
 3081              	.set CYREG_CTBM1_OA1_SW_CLEAR, 0x4031008c
 3082              	.set CYREG_CTBM1_CTB_SW_HW_CTRL, 0x403100c0
 3083              	.set CYREG_CTBM1_CTB_SW_STATUS, 0x403100c4
 3084              	.set CYREG_CTBM1_OA0_OFFSET_TRIM, 0x40310f00
 3085              	.set CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM, 0x40310f04
 3086              	.set CYREG_CTBM1_OA0_COMP_TRIM, 0x40310f08
 3087              	.set CYREG_CTBM1_OA1_OFFSET_TRIM, 0x40310f0c
 3088              	.set CYREG_CTBM1_OA1_SLOPE_OFFSET_TRIM, 0x40310f10
 3089              	.set CYREG_CTBM1_OA1_COMP_TRIM, 0x40310f14
 3090              	.set CYDEV_SAR_BASE, 0x403a0000
 3091              	.set CYDEV_SAR_SIZE, 0x00010000
 3092              	.set CYREG_SAR_CTRL, 0x403a0000
 3093              	.set CYREG_SAR_SAMPLE_CTRL, 0x403a0004
 3094              	.set CYREG_SAR_SAMPLE_TIME01, 0x403a0010
 3095              	.set CYREG_SAR_SAMPLE_TIME23, 0x403a0014
 3096              	.set CYREG_SAR_RANGE_THRES, 0x403a0018
 3097              	.set CYREG_SAR_RANGE_COND, 0x403a001c
 3098              	.set CYREG_SAR_CHAN_EN, 0x403a0020
 3099              	.set CYREG_SAR_START_CTRL, 0x403a0024
 3100              	.set CYREG_SAR_DFT_CTRL, 0x403a0030
 3101              	.set CYREG_SAR_CHAN_CONFIG00, 0x403a0080
 3102              	.set CYREG_SAR_CHAN_CONFIG01, 0x403a0084
 3103              	.set CYREG_SAR_CHAN_CONFIG02, 0x403a0088
 3104              	.set CYREG_SAR_CHAN_CONFIG03, 0x403a008c
 3105              	.set CYREG_SAR_CHAN_CONFIG04, 0x403a0090
 3106              	.set CYREG_SAR_CHAN_CONFIG05, 0x403a0094
 3107              	.set CYREG_SAR_CHAN_CONFIG06, 0x403a0098
 3108              	.set CYREG_SAR_CHAN_CONFIG07, 0x403a009c
 3109              	.set CYREG_SAR_CHAN_CONFIG08, 0x403a00a0
 3110              	.set CYREG_SAR_CHAN_CONFIG09, 0x403a00a4
 3111              	.set CYREG_SAR_CHAN_CONFIG10, 0x403a00a8
 3112              	.set CYREG_SAR_CHAN_CONFIG11, 0x403a00ac
 3113              	.set CYREG_SAR_CHAN_CONFIG12, 0x403a00b0
 3114              	.set CYREG_SAR_CHAN_CONFIG13, 0x403a00b4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 56


 3115              	.set CYREG_SAR_CHAN_CONFIG14, 0x403a00b8
 3116              	.set CYREG_SAR_CHAN_CONFIG15, 0x403a00bc
 3117              	.set CYREG_SAR_CHAN_WORK00, 0x403a0100
 3118              	.set CYREG_SAR_CHAN_WORK01, 0x403a0104
 3119              	.set CYREG_SAR_CHAN_WORK02, 0x403a0108
 3120              	.set CYREG_SAR_CHAN_WORK03, 0x403a010c
 3121              	.set CYREG_SAR_CHAN_WORK04, 0x403a0110
 3122              	.set CYREG_SAR_CHAN_WORK05, 0x403a0114
 3123              	.set CYREG_SAR_CHAN_WORK06, 0x403a0118
 3124              	.set CYREG_SAR_CHAN_WORK07, 0x403a011c
 3125              	.set CYREG_SAR_CHAN_WORK08, 0x403a0120
 3126              	.set CYREG_SAR_CHAN_WORK09, 0x403a0124
 3127              	.set CYREG_SAR_CHAN_WORK10, 0x403a0128
 3128              	.set CYREG_SAR_CHAN_WORK11, 0x403a012c
 3129              	.set CYREG_SAR_CHAN_WORK12, 0x403a0130
 3130              	.set CYREG_SAR_CHAN_WORK13, 0x403a0134
 3131              	.set CYREG_SAR_CHAN_WORK14, 0x403a0138
 3132              	.set CYREG_SAR_CHAN_WORK15, 0x403a013c
 3133              	.set CYREG_SAR_CHAN_RESULT00, 0x403a0180
 3134              	.set CYREG_SAR_CHAN_RESULT01, 0x403a0184
 3135              	.set CYREG_SAR_CHAN_RESULT02, 0x403a0188
 3136              	.set CYREG_SAR_CHAN_RESULT03, 0x403a018c
 3137              	.set CYREG_SAR_CHAN_RESULT04, 0x403a0190
 3138              	.set CYREG_SAR_CHAN_RESULT05, 0x403a0194
 3139              	.set CYREG_SAR_CHAN_RESULT06, 0x403a0198
 3140              	.set CYREG_SAR_CHAN_RESULT07, 0x403a019c
 3141              	.set CYREG_SAR_CHAN_RESULT08, 0x403a01a0
 3142              	.set CYREG_SAR_CHAN_RESULT09, 0x403a01a4
 3143              	.set CYREG_SAR_CHAN_RESULT10, 0x403a01a8
 3144              	.set CYREG_SAR_CHAN_RESULT11, 0x403a01ac
 3145              	.set CYREG_SAR_CHAN_RESULT12, 0x403a01b0
 3146              	.set CYREG_SAR_CHAN_RESULT13, 0x403a01b4
 3147              	.set CYREG_SAR_CHAN_RESULT14, 0x403a01b8
 3148              	.set CYREG_SAR_CHAN_RESULT15, 0x403a01bc
 3149              	.set CYREG_SAR_CHAN_WORK_VALID, 0x403a0200
 3150              	.set CYREG_SAR_CHAN_RESULT_VALID, 0x403a0204
 3151              	.set CYREG_SAR_STATUS, 0x403a0208
 3152              	.set CYREG_SAR_AVG_STAT, 0x403a020c
 3153              	.set CYREG_SAR_INTR, 0x403a0210
 3154              	.set CYREG_SAR_INTR_SET, 0x403a0214
 3155              	.set CYREG_SAR_INTR_MASK, 0x403a0218
 3156              	.set CYREG_SAR_INTR_MASKED, 0x403a021c
 3157              	.set CYREG_SAR_SATURATE_INTR, 0x403a0220
 3158              	.set CYREG_SAR_SATURATE_INTR_SET, 0x403a0224
 3159              	.set CYREG_SAR_SATURATE_INTR_MASK, 0x403a0228
 3160              	.set CYREG_SAR_SATURATE_INTR_MASKED, 0x403a022c
 3161              	.set CYREG_SAR_RANGE_INTR, 0x403a0230
 3162              	.set CYREG_SAR_RANGE_INTR_SET, 0x403a0234
 3163              	.set CYREG_SAR_RANGE_INTR_MASK, 0x403a0238
 3164              	.set CYREG_SAR_RANGE_INTR_MASKED, 0x403a023c
 3165              	.set CYREG_SAR_INTR_CAUSE, 0x403a0240
 3166              	.set CYREG_SAR_INJ_CHAN_CONFIG, 0x403a0280
 3167              	.set CYREG_SAR_INJ_RESULT, 0x403a0290
 3168              	.set CYREG_SAR_MUX_SWITCH0, 0x403a0300
 3169              	.set CYREG_SAR_MUX_SWITCH_CLEAR0, 0x403a0304
 3170              	.set CYREG_SAR_MUX_SWITCH1, 0x403a0308
 3171              	.set CYREG_SAR_MUX_SWITCH_CLEAR1, 0x403a030c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 57


 3172              	.set CYREG_SAR_MUX_SWITCH_HW_CTRL, 0x403a0340
 3173              	.set CYREG_SAR_MUX_SWITCH_STATUS, 0x403a0348
 3174              	.set CYREG_SAR_PUMP_CTRL, 0x403a0380
 3175              	.set CYREG_SAR_ANA_TRIM, 0x403a0f00
 3176              	.set CYREG_SAR_WOUNDING, 0x403a0f04
 3177              	.set CYDEV_PASS_BASE, 0x403f0000
 3178              	.set CYDEV_PASS_SIZE, 0x00010000
 3179              	.set CYREG_PASS_INTR_CAUSE, 0x403f0000
 3180              	.set CYREG_PASS_DFT_CTRL, 0x403f0030
 3181              	.set CYDEV_PASS_DSAB_BASE, 0x403f0e00
 3182              	.set CYDEV_PASS_DSAB_SIZE, 0x00000100
 3183              	.set CYREG_PASS_DSAB_DSAB_CTRL, 0x403f0e00
 3184              	.set CYREG_PASS_DSAB_DSAB_DFT, 0x403f0e04
 3185              	.set CYREG_PASS_DSAB_TRIM, 0x403f0f00
 3186              	.set CYDEV_CM0_BASE, 0xe0000000
 3187              	.set CYDEV_CM0_SIZE, 0x00100000
 3188              	.set CYREG_CM0_DWT_PID4, 0xe0001fd0
 3189              	.set CYREG_CM0_DWT_PID0, 0xe0001fe0
 3190              	.set CYREG_CM0_DWT_PID1, 0xe0001fe4
 3191              	.set CYREG_CM0_DWT_PID2, 0xe0001fe8
 3192              	.set CYREG_CM0_DWT_PID3, 0xe0001fec
 3193              	.set CYREG_CM0_DWT_CID0, 0xe0001ff0
 3194              	.set CYREG_CM0_DWT_CID1, 0xe0001ff4
 3195              	.set CYREG_CM0_DWT_CID2, 0xe0001ff8
 3196              	.set CYREG_CM0_DWT_CID3, 0xe0001ffc
 3197              	.set CYREG_CM0_BP_PID4, 0xe0002fd0
 3198              	.set CYREG_CM0_BP_PID0, 0xe0002fe0
 3199              	.set CYREG_CM0_BP_PID1, 0xe0002fe4
 3200              	.set CYREG_CM0_BP_PID2, 0xe0002fe8
 3201              	.set CYREG_CM0_BP_PID3, 0xe0002fec
 3202              	.set CYREG_CM0_BP_CID0, 0xe0002ff0
 3203              	.set CYREG_CM0_BP_CID1, 0xe0002ff4
 3204              	.set CYREG_CM0_BP_CID2, 0xe0002ff8
 3205              	.set CYREG_CM0_BP_CID3, 0xe0002ffc
 3206              	.set CYREG_CM0_SYST_CSR, 0xe000e010
 3207              	.set CYREG_CM0_SYST_RVR, 0xe000e014
 3208              	.set CYREG_CM0_SYST_CVR, 0xe000e018
 3209              	.set CYREG_CM0_SYST_CALIB, 0xe000e01c
 3210              	.set CYREG_CM0_ISER, 0xe000e100
 3211              	.set CYREG_CM0_ICER, 0xe000e180
 3212              	.set CYREG_CM0_ISPR, 0xe000e200
 3213              	.set CYREG_CM0_ICPR, 0xe000e280
 3214              	.set CYREG_CM0_IPR0, 0xe000e400
 3215              	.set CYREG_CM0_IPR1, 0xe000e404
 3216              	.set CYREG_CM0_IPR2, 0xe000e408
 3217              	.set CYREG_CM0_IPR3, 0xe000e40c
 3218              	.set CYREG_CM0_IPR4, 0xe000e410
 3219              	.set CYREG_CM0_IPR5, 0xe000e414
 3220              	.set CYREG_CM0_IPR6, 0xe000e418
 3221              	.set CYREG_CM0_IPR7, 0xe000e41c
 3222              	.set CYREG_CM0_CPUID, 0xe000ed00
 3223              	.set CYREG_CM0_ICSR, 0xe000ed04
 3224              	.set CYREG_CM0_AIRCR, 0xe000ed0c
 3225              	.set CYREG_CM0_SCR, 0xe000ed10
 3226              	.set CYREG_CM0_CCR, 0xe000ed14
 3227              	.set CYREG_CM0_SHPR2, 0xe000ed1c
 3228              	.set CYREG_CM0_SHPR3, 0xe000ed20
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 58


 3229              	.set CYREG_CM0_SHCSR, 0xe000ed24
 3230              	.set CYREG_CM0_SCS_PID4, 0xe000efd0
 3231              	.set CYREG_CM0_SCS_PID0, 0xe000efe0
 3232              	.set CYREG_CM0_SCS_PID1, 0xe000efe4
 3233              	.set CYREG_CM0_SCS_PID2, 0xe000efe8
 3234              	.set CYREG_CM0_SCS_PID3, 0xe000efec
 3235              	.set CYREG_CM0_SCS_CID0, 0xe000eff0
 3236              	.set CYREG_CM0_SCS_CID1, 0xe000eff4
 3237              	.set CYREG_CM0_SCS_CID2, 0xe000eff8
 3238              	.set CYREG_CM0_SCS_CID3, 0xe000effc
 3239              	.set CYREG_CM0_ROM_SCS, 0xe00ff000
 3240              	.set CYREG_CM0_ROM_DWT, 0xe00ff004
 3241              	.set CYREG_CM0_ROM_BPU, 0xe00ff008
 3242              	.set CYREG_CM0_ROM_END, 0xe00ff00c
 3243              	.set CYREG_CM0_ROM_CSMT, 0xe00fffcc
 3244              	.set CYREG_CM0_ROM_PID4, 0xe00fffd0
 3245              	.set CYREG_CM0_ROM_PID0, 0xe00fffe0
 3246              	.set CYREG_CM0_ROM_PID1, 0xe00fffe4
 3247              	.set CYREG_CM0_ROM_PID2, 0xe00fffe8
 3248              	.set CYREG_CM0_ROM_PID3, 0xe00fffec
 3249              	.set CYREG_CM0_ROM_CID0, 0xe00ffff0
 3250              	.set CYREG_CM0_ROM_CID1, 0xe00ffff4
 3251              	.set CYREG_CM0_ROM_CID2, 0xe00ffff8
 3252              	.set CYREG_CM0_ROM_CID3, 0xe00ffffc
 3253              	.set CYDEV_ROMTABLE_BASE, 0xf0000000
 3254              	.set CYDEV_ROMTABLE_SIZE, 0x00001000
 3255              	.set CYREG_ROMTABLE_ADDR, 0xf0000000
 3256              	.set CYREG_ROMTABLE_DID, 0xf0000fcc
 3257              	.set CYREG_ROMTABLE_PID4, 0xf0000fd0
 3258              	.set CYREG_ROMTABLE_PID5, 0xf0000fd4
 3259              	.set CYREG_ROMTABLE_PID6, 0xf0000fd8
 3260              	.set CYREG_ROMTABLE_PID7, 0xf0000fdc
 3261              	.set CYREG_ROMTABLE_PID0, 0xf0000fe0
 3262              	.set CYREG_ROMTABLE_PID1, 0xf0000fe4
 3263              	.set CYREG_ROMTABLE_PID2, 0xf0000fe8
 3264              	.set CYREG_ROMTABLE_PID3, 0xf0000fec
 3265              	.set CYREG_ROMTABLE_CID0, 0xf0000ff0
 3266              	.set CYREG_ROMTABLE_CID1, 0xf0000ff4
 3267              	.set CYREG_ROMTABLE_CID2, 0xf0000ff8
 3268              	.set CYREG_ROMTABLE_CID3, 0xf0000ffc
 3269              	.set CYDEV_FLS_SECTOR_SIZE, 0x00010000
 3270              	.set CYDEV_FLS_ROW_SIZE, 0x00000080
   4              	
   5              	/* H */
   6              	.set H__0__DR, CYREG_GPIO_PRT1_DR
   7              	.set H__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
   8              	.set H__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
   9              	.set H__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
  10              	.set H__0__HSIOM, CYREG_HSIOM_PORT_SEL1
  11              	.set H__0__HSIOM_MASK, 0x00F00000
  12              	.set H__0__HSIOM_SHIFT, 20
  13              	.set H__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
  14              	.set H__0__INTR, CYREG_GPIO_PRT1_INTR
  15              	.set H__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
  16              	.set H__0__INTSTAT, CYREG_GPIO_PRT1_INTR
  17              	.set H__0__MASK, 0x20
  18              	.set H__0__PA__CFG0, CYREG_UDB_PA1_CFG0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 59


  19              	.set H__0__PA__CFG1, CYREG_UDB_PA1_CFG1
  20              	.set H__0__PA__CFG10, CYREG_UDB_PA1_CFG10
  21              	.set H__0__PA__CFG11, CYREG_UDB_PA1_CFG11
  22              	.set H__0__PA__CFG12, CYREG_UDB_PA1_CFG12
  23              	.set H__0__PA__CFG13, CYREG_UDB_PA1_CFG13
  24              	.set H__0__PA__CFG14, CYREG_UDB_PA1_CFG14
  25              	.set H__0__PA__CFG2, CYREG_UDB_PA1_CFG2
  26              	.set H__0__PA__CFG3, CYREG_UDB_PA1_CFG3
  27              	.set H__0__PA__CFG4, CYREG_UDB_PA1_CFG4
  28              	.set H__0__PA__CFG5, CYREG_UDB_PA1_CFG5
  29              	.set H__0__PA__CFG6, CYREG_UDB_PA1_CFG6
  30              	.set H__0__PA__CFG7, CYREG_UDB_PA1_CFG7
  31              	.set H__0__PA__CFG8, CYREG_UDB_PA1_CFG8
  32              	.set H__0__PA__CFG9, CYREG_UDB_PA1_CFG9
  33              	.set H__0__PC, CYREG_GPIO_PRT1_PC
  34              	.set H__0__PC2, CYREG_GPIO_PRT1_PC2
  35              	.set H__0__PORT, 1
  36              	.set H__0__PS, CYREG_GPIO_PRT1_PS
  37              	.set H__0__SHIFT, 5
  38              	.set H__DR, CYREG_GPIO_PRT1_DR
  39              	.set H__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
  40              	.set H__DR_INV, CYREG_GPIO_PRT1_DR_INV
  41              	.set H__DR_SET, CYREG_GPIO_PRT1_DR_SET
  42              	.set H__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
  43              	.set H__INTR, CYREG_GPIO_PRT1_INTR
  44              	.set H__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
  45              	.set H__INTSTAT, CYREG_GPIO_PRT1_INTR
  46              	.set H__MASK, 0x20
  47              	.set H__PA__CFG0, CYREG_UDB_PA1_CFG0
  48              	.set H__PA__CFG1, CYREG_UDB_PA1_CFG1
  49              	.set H__PA__CFG10, CYREG_UDB_PA1_CFG10
  50              	.set H__PA__CFG11, CYREG_UDB_PA1_CFG11
  51              	.set H__PA__CFG12, CYREG_UDB_PA1_CFG12
  52              	.set H__PA__CFG13, CYREG_UDB_PA1_CFG13
  53              	.set H__PA__CFG14, CYREG_UDB_PA1_CFG14
  54              	.set H__PA__CFG2, CYREG_UDB_PA1_CFG2
  55              	.set H__PA__CFG3, CYREG_UDB_PA1_CFG3
  56              	.set H__PA__CFG4, CYREG_UDB_PA1_CFG4
  57              	.set H__PA__CFG5, CYREG_UDB_PA1_CFG5
  58              	.set H__PA__CFG6, CYREG_UDB_PA1_CFG6
  59              	.set H__PA__CFG7, CYREG_UDB_PA1_CFG7
  60              	.set H__PA__CFG8, CYREG_UDB_PA1_CFG8
  61              	.set H__PA__CFG9, CYREG_UDB_PA1_CFG9
  62              	.set H__PC, CYREG_GPIO_PRT1_PC
  63              	.set H__PC2, CYREG_GPIO_PRT1_PC2
  64              	.set H__PORT, 1
  65              	.set H__PS, CYREG_GPIO_PRT1_PS
  66              	.set H__SHIFT, 5
  67              	
  68              	/* H_CS */
  69              	.set H_CS__0__DR, CYREG_GPIO_PRT3_DR
  70              	.set H_CS__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
  71              	.set H_CS__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
  72              	.set H_CS__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
  73              	.set H_CS__0__HSIOM, CYREG_HSIOM_PORT_SEL3
  74              	.set H_CS__0__HSIOM_MASK, 0x00000F00
  75              	.set H_CS__0__HSIOM_SHIFT, 8
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 60


  76              	.set H_CS__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
  77              	.set H_CS__0__INTR, CYREG_GPIO_PRT3_INTR
  78              	.set H_CS__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
  79              	.set H_CS__0__INTSTAT, CYREG_GPIO_PRT3_INTR
  80              	.set H_CS__0__MASK, 0x04
  81              	.set H_CS__0__PA__CFG0, CYREG_UDB_PA3_CFG0
  82              	.set H_CS__0__PA__CFG1, CYREG_UDB_PA3_CFG1
  83              	.set H_CS__0__PA__CFG10, CYREG_UDB_PA3_CFG10
  84              	.set H_CS__0__PA__CFG11, CYREG_UDB_PA3_CFG11
  85              	.set H_CS__0__PA__CFG12, CYREG_UDB_PA3_CFG12
  86              	.set H_CS__0__PA__CFG13, CYREG_UDB_PA3_CFG13
  87              	.set H_CS__0__PA__CFG14, CYREG_UDB_PA3_CFG14
  88              	.set H_CS__0__PA__CFG2, CYREG_UDB_PA3_CFG2
  89              	.set H_CS__0__PA__CFG3, CYREG_UDB_PA3_CFG3
  90              	.set H_CS__0__PA__CFG4, CYREG_UDB_PA3_CFG4
  91              	.set H_CS__0__PA__CFG5, CYREG_UDB_PA3_CFG5
  92              	.set H_CS__0__PA__CFG6, CYREG_UDB_PA3_CFG6
  93              	.set H_CS__0__PA__CFG7, CYREG_UDB_PA3_CFG7
  94              	.set H_CS__0__PA__CFG8, CYREG_UDB_PA3_CFG8
  95              	.set H_CS__0__PA__CFG9, CYREG_UDB_PA3_CFG9
  96              	.set H_CS__0__PC, CYREG_GPIO_PRT3_PC
  97              	.set H_CS__0__PC2, CYREG_GPIO_PRT3_PC2
  98              	.set H_CS__0__PORT, 3
  99              	.set H_CS__0__PS, CYREG_GPIO_PRT3_PS
 100              	.set H_CS__0__SHIFT, 2
 101              	.set H_CS__DR, CYREG_GPIO_PRT3_DR
 102              	.set H_CS__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 103              	.set H_CS__DR_INV, CYREG_GPIO_PRT3_DR_INV
 104              	.set H_CS__DR_SET, CYREG_GPIO_PRT3_DR_SET
 105              	.set H_CS__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 106              	.set H_CS__INTR, CYREG_GPIO_PRT3_INTR
 107              	.set H_CS__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 108              	.set H_CS__INTSTAT, CYREG_GPIO_PRT3_INTR
 109              	.set H_CS__MASK, 0x04
 110              	.set H_CS__PA__CFG0, CYREG_UDB_PA3_CFG0
 111              	.set H_CS__PA__CFG1, CYREG_UDB_PA3_CFG1
 112              	.set H_CS__PA__CFG10, CYREG_UDB_PA3_CFG10
 113              	.set H_CS__PA__CFG11, CYREG_UDB_PA3_CFG11
 114              	.set H_CS__PA__CFG12, CYREG_UDB_PA3_CFG12
 115              	.set H_CS__PA__CFG13, CYREG_UDB_PA3_CFG13
 116              	.set H_CS__PA__CFG14, CYREG_UDB_PA3_CFG14
 117              	.set H_CS__PA__CFG2, CYREG_UDB_PA3_CFG2
 118              	.set H_CS__PA__CFG3, CYREG_UDB_PA3_CFG3
 119              	.set H_CS__PA__CFG4, CYREG_UDB_PA3_CFG4
 120              	.set H_CS__PA__CFG5, CYREG_UDB_PA3_CFG5
 121              	.set H_CS__PA__CFG6, CYREG_UDB_PA3_CFG6
 122              	.set H_CS__PA__CFG7, CYREG_UDB_PA3_CFG7
 123              	.set H_CS__PA__CFG8, CYREG_UDB_PA3_CFG8
 124              	.set H_CS__PA__CFG9, CYREG_UDB_PA3_CFG9
 125              	.set H_CS__PC, CYREG_GPIO_PRT3_PC
 126              	.set H_CS__PC2, CYREG_GPIO_PRT3_PC2
 127              	.set H_CS__PORT, 3
 128              	.set H_CS__PS, CYREG_GPIO_PRT3_PS
 129              	.set H_CS__SHIFT, 2
 130              	
 131              	/* P3_3 */
 132              	.set P3_3__0__DR, CYREG_GPIO_PRT3_DR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 61


 133              	.set P3_3__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 134              	.set P3_3__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 135              	.set P3_3__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 136              	.set P3_3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 137              	.set P3_3__0__HSIOM_MASK, 0x0000F000
 138              	.set P3_3__0__HSIOM_SHIFT, 12
 139              	.set P3_3__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 140              	.set P3_3__0__INTR, CYREG_GPIO_PRT3_INTR
 141              	.set P3_3__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 142              	.set P3_3__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 143              	.set P3_3__0__MASK, 0x08
 144              	.set P3_3__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 145              	.set P3_3__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 146              	.set P3_3__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 147              	.set P3_3__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 148              	.set P3_3__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 149              	.set P3_3__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 150              	.set P3_3__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 151              	.set P3_3__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 152              	.set P3_3__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 153              	.set P3_3__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 154              	.set P3_3__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 155              	.set P3_3__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 156              	.set P3_3__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 157              	.set P3_3__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 158              	.set P3_3__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 159              	.set P3_3__0__PC, CYREG_GPIO_PRT3_PC
 160              	.set P3_3__0__PC2, CYREG_GPIO_PRT3_PC2
 161              	.set P3_3__0__PORT, 3
 162              	.set P3_3__0__PS, CYREG_GPIO_PRT3_PS
 163              	.set P3_3__0__SHIFT, 3
 164              	.set P3_3__DR, CYREG_GPIO_PRT3_DR
 165              	.set P3_3__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 166              	.set P3_3__DR_INV, CYREG_GPIO_PRT3_DR_INV
 167              	.set P3_3__DR_SET, CYREG_GPIO_PRT3_DR_SET
 168              	.set P3_3__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 169              	.set P3_3__INTR, CYREG_GPIO_PRT3_INTR
 170              	.set P3_3__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 171              	.set P3_3__INTSTAT, CYREG_GPIO_PRT3_INTR
 172              	.set P3_3__MASK, 0x08
 173              	.set P3_3__PA__CFG0, CYREG_UDB_PA3_CFG0
 174              	.set P3_3__PA__CFG1, CYREG_UDB_PA3_CFG1
 175              	.set P3_3__PA__CFG10, CYREG_UDB_PA3_CFG10
 176              	.set P3_3__PA__CFG11, CYREG_UDB_PA3_CFG11
 177              	.set P3_3__PA__CFG12, CYREG_UDB_PA3_CFG12
 178              	.set P3_3__PA__CFG13, CYREG_UDB_PA3_CFG13
 179              	.set P3_3__PA__CFG14, CYREG_UDB_PA3_CFG14
 180              	.set P3_3__PA__CFG2, CYREG_UDB_PA3_CFG2
 181              	.set P3_3__PA__CFG3, CYREG_UDB_PA3_CFG3
 182              	.set P3_3__PA__CFG4, CYREG_UDB_PA3_CFG4
 183              	.set P3_3__PA__CFG5, CYREG_UDB_PA3_CFG5
 184              	.set P3_3__PA__CFG6, CYREG_UDB_PA3_CFG6
 185              	.set P3_3__PA__CFG7, CYREG_UDB_PA3_CFG7
 186              	.set P3_3__PA__CFG8, CYREG_UDB_PA3_CFG8
 187              	.set P3_3__PA__CFG9, CYREG_UDB_PA3_CFG9
 188              	.set P3_3__PC, CYREG_GPIO_PRT3_PC
 189              	.set P3_3__PC2, CYREG_GPIO_PRT3_PC2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 62


 190              	.set P3_3__PORT, 3
 191              	.set P3_3__PS, CYREG_GPIO_PRT3_PS
 192              	.set P3_3__SHIFT, 3
 193              	
 194              	/* BLE_1_bless_isr */
 195              	.set BLE_1_bless_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
 196              	.set BLE_1_bless_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 197              	.set BLE_1_bless_isr__INTC_MASK, 0x1000
 198              	.set BLE_1_bless_isr__INTC_NUMBER, 12
 199              	.set BLE_1_bless_isr__INTC_PRIOR_MASK, 0xC0
 200              	.set BLE_1_bless_isr__INTC_PRIOR_NUM, 3
 201              	.set BLE_1_bless_isr__INTC_PRIOR_REG, CYREG_CM0_IPR3
 202              	.set BLE_1_bless_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
 203              	.set BLE_1_bless_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR
 204              	
 205              	/* BLE_1_cy_m0s8_ble */
 206              	.set BLE_1_cy_m0s8_ble__ADC_BUMP1, CYREG_BLE_BLERD_ADC_BUMP1
 207              	.set BLE_1_cy_m0s8_ble__ADC_BUMP2, CYREG_BLE_BLERD_ADC_BUMP2
 208              	.set BLE_1_cy_m0s8_ble__ADV_CH_TX_POWER, CYREG_BLE_BLELL_ADV_CH_TX_POWER
 209              	.set BLE_1_cy_m0s8_ble__ADV_CONFIG, CYREG_BLE_BLELL_ADV_CONFIG
 210              	.set BLE_1_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT, CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
 211              	.set BLE_1_cy_m0s8_ble__ADV_INTR, CYREG_BLE_BLELL_ADV_INTR
 212              	.set BLE_1_cy_m0s8_ble__ADV_NEXT_INSTANT, CYREG_BLE_BLELL_ADV_NEXT_INSTANT
 213              	.set BLE_1_cy_m0s8_ble__ADV_PARAMS, CYREG_BLE_BLELL_ADV_PARAMS
 214              	.set BLE_1_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO, CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
 215              	.set BLE_1_cy_m0s8_ble__ADV_TX_DATA_FIFO, CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
 216              	.set BLE_1_cy_m0s8_ble__AGC, CYREG_BLE_BLERD_AGC
 217              	.set BLE_1_cy_m0s8_ble__BALUN, CYREG_BLE_BLERD_BALUN
 218              	.set BLE_1_cy_m0s8_ble__BB_BUMP1, CYREG_BLE_BLERD_BB_BUMP1
 219              	.set BLE_1_cy_m0s8_ble__BB_BUMP2, CYREG_BLE_BLERD_BB_BUMP2
 220              	.set BLE_1_cy_m0s8_ble__BB_XO, CYREG_BLE_BLERD_BB_XO
 221              	.set BLE_1_cy_m0s8_ble__BB_XO_CAPTRIM, CYREG_BLE_BLERD_BB_XO_CAPTRIM
 222              	.set BLE_1_cy_m0s8_ble__CE_CNFG_STS_REGISTER, CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
 223              	.set BLE_1_cy_m0s8_ble__CE_LENGTH, CYREG_BLE_BLELL_CE_LENGTH
 224              	.set BLE_1_cy_m0s8_ble__CFG_1_FCAL, CYREG_BLE_BLERD_CFG_1_FCAL
 225              	.set BLE_1_cy_m0s8_ble__CFG_2_FCAL, CYREG_BLE_BLERD_CFG_2_FCAL
 226              	.set BLE_1_cy_m0s8_ble__CFG_3_FCAL, CYREG_BLE_BLERD_CFG_3_FCAL
 227              	.set BLE_1_cy_m0s8_ble__CFG_4_FCAL, CYREG_BLE_BLERD_CFG_4_FCAL
 228              	.set BLE_1_cy_m0s8_ble__CFG_5_FCAL, CYREG_BLE_BLERD_CFG_5_FCAL
 229              	.set BLE_1_cy_m0s8_ble__CFG_6_FCAL, CYREG_BLE_BLERD_CFG_6_FCAL
 230              	.set BLE_1_cy_m0s8_ble__CFG1, CYREG_BLE_BLERD_CFG1
 231              	.set BLE_1_cy_m0s8_ble__CFG2, CYREG_BLE_BLERD_CFG2
 232              	.set BLE_1_cy_m0s8_ble__CFGCTRL, CYREG_BLE_BLERD_CFGCTRL
 233              	.set BLE_1_cy_m0s8_ble__CLOCK_CONFIG, CYREG_BLE_BLELL_CLOCK_CONFIG
 234              	.set BLE_1_cy_m0s8_ble__COMMAND_REGISTER, CYREG_BLE_BLELL_COMMAND_REGISTER
 235              	.set BLE_1_cy_m0s8_ble__CONN_CE_COUNTER, CYREG_BLE_BLELL_CONN_CE_COUNTER
 236              	.set BLE_1_cy_m0s8_ble__CONN_CE_INSTANT, CYREG_BLE_BLELL_CONN_CE_INSTANT
 237              	.set BLE_1_cy_m0s8_ble__CONN_CH_TX_POWER, CYREG_BLE_BLELL_CONN_CH_TX_POWER
 238              	.set BLE_1_cy_m0s8_ble__CONN_CONFIG, CYREG_BLE_BLELL_CONN_CONFIG
 239              	.set BLE_1_cy_m0s8_ble__CONN_INDEX, CYREG_BLE_BLELL_CONN_INDEX
 240              	.set BLE_1_cy_m0s8_ble__CONN_INTERVAL, CYREG_BLE_BLELL_CONN_INTERVAL
 241              	.set BLE_1_cy_m0s8_ble__CONN_INTR, CYREG_BLE_BLELL_CONN_INTR
 242              	.set BLE_1_cy_m0s8_ble__CONN_INTR_MASK, CYREG_BLE_BLELL_CONN_INTR_MASK
 243              	.set BLE_1_cy_m0s8_ble__CONN_PARAM1, CYREG_BLE_BLELL_CONN_PARAM1
 244              	.set BLE_1_cy_m0s8_ble__CONN_PARAM2, CYREG_BLE_BLELL_CONN_PARAM2
 245              	.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD0, CYREG_BLE_BLELL_CONN_REQ_WORD0
 246              	.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD1, CYREG_BLE_BLELL_CONN_REQ_WORD1
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 63


 247              	.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD10, CYREG_BLE_BLELL_CONN_REQ_WORD10
 248              	.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD11, CYREG_BLE_BLELL_CONN_REQ_WORD11
 249              	.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD2, CYREG_BLE_BLELL_CONN_REQ_WORD2
 250              	.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD3, CYREG_BLE_BLELL_CONN_REQ_WORD3
 251              	.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD4, CYREG_BLE_BLELL_CONN_REQ_WORD4
 252              	.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD5, CYREG_BLE_BLELL_CONN_REQ_WORD5
 253              	.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD6, CYREG_BLE_BLELL_CONN_REQ_WORD6
 254              	.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD7, CYREG_BLE_BLELL_CONN_REQ_WORD7
 255              	.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD8, CYREG_BLE_BLELL_CONN_REQ_WORD8
 256              	.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD9, CYREG_BLE_BLELL_CONN_REQ_WORD9
 257              	.set BLE_1_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR, CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
 258              	.set BLE_1_cy_m0s8_ble__CONN_STATUS, CYREG_BLE_BLELL_CONN_STATUS
 259              	.set BLE_1_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR, CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
 260              	.set BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL, CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
 261              	.set BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY, CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
 262              	.set BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL, CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
 263              	.set BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO, CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
 264              	.set BLE_1_cy_m0s8_ble__CTR1, CYREG_BLE_BLERD_CTR1
 265              	.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_H0, CYREG_BLE_BLELL_DATA_CHANNELS_H0
 266              	.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_H1, CYREG_BLE_BLELL_DATA_CHANNELS_H1
 267              	.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_L0, CYREG_BLE_BLELL_DATA_CHANNELS_L0
 268              	.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_L1, CYREG_BLE_BLELL_DATA_CHANNELS_L1
 269              	.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_M0, CYREG_BLE_BLELL_DATA_CHANNELS_M0
 270              	.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_M1, CYREG_BLE_BLELL_DATA_CHANNELS_M1
 271              	.set BLE_1_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS, CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
 272              	.set BLE_1_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS, CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATU
 273              	.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
 274              	.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
 275              	.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
 276              	.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
 277              	.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
 278              	.set BLE_1_cy_m0s8_ble__DATA0, CYREG_BLE_BLELL_DATA0
 279              	.set BLE_1_cy_m0s8_ble__DATA1, CYREG_BLE_BLELL_DATA1
 280              	.set BLE_1_cy_m0s8_ble__DATA10, CYREG_BLE_BLELL_DATA10
 281              	.set BLE_1_cy_m0s8_ble__DATA11, CYREG_BLE_BLELL_DATA11
 282              	.set BLE_1_cy_m0s8_ble__DATA12, CYREG_BLE_BLELL_DATA12
 283              	.set BLE_1_cy_m0s8_ble__DATA13, CYREG_BLE_BLELL_DATA13
 284              	.set BLE_1_cy_m0s8_ble__DATA2, CYREG_BLE_BLELL_DATA2
 285              	.set BLE_1_cy_m0s8_ble__DATA3, CYREG_BLE_BLELL_DATA3
 286              	.set BLE_1_cy_m0s8_ble__DATA4, CYREG_BLE_BLELL_DATA4
 287              	.set BLE_1_cy_m0s8_ble__DATA5, CYREG_BLE_BLELL_DATA5
 288              	.set BLE_1_cy_m0s8_ble__DATA6, CYREG_BLE_BLELL_DATA6
 289              	.set BLE_1_cy_m0s8_ble__DATA7, CYREG_BLE_BLELL_DATA7
 290              	.set BLE_1_cy_m0s8_ble__DATA8, CYREG_BLE_BLELL_DATA8
 291              	.set BLE_1_cy_m0s8_ble__DATA9, CYREG_BLE_BLELL_DATA9
 292              	.set BLE_1_cy_m0s8_ble__DBG_1, CYREG_BLE_BLERD_DBG_1
 293              	.set BLE_1_cy_m0s8_ble__DBG_2, CYREG_BLE_BLERD_DBG_2
 294              	.set BLE_1_cy_m0s8_ble__DBG_3, CYREG_BLE_BLERD_DBG_3
 295              	.set BLE_1_cy_m0s8_ble__DBG_BB, CYREG_BLE_BLERD_DBG_BB
 296              	.set BLE_1_cy_m0s8_ble__DBUS, CYREG_BLE_BLERD_DBUS
 297              	.set BLE_1_cy_m0s8_ble__DC, CYREG_BLE_BLERD_DC
 298              	.set BLE_1_cy_m0s8_ble__DCCAL, CYREG_BLE_BLERD_DCCAL
 299              	.set BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_H, CYREG_BLE_BLELL_DEV_PUB_ADDR_H
 300              	.set BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_L, CYREG_BLE_BLELL_DEV_PUB_ADDR_L
 301              	.set BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_M, CYREG_BLE_BLELL_DEV_PUB_ADDR_M
 302              	.set BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_H, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
 303              	.set BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_L, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 64


 304              	.set BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_M, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
 305              	.set BLE_1_cy_m0s8_ble__DIAG1, CYREG_BLE_BLERD_DIAG1
 306              	.set BLE_1_cy_m0s8_ble__DPLL_CONFIG, CYREG_BLE_BLELL_DPLL_CONFIG
 307              	.set BLE_1_cy_m0s8_ble__DSM1, CYREG_BLE_BLERD_DSM1
 308              	.set BLE_1_cy_m0s8_ble__DSM2, CYREG_BLE_BLERD_DSM2
 309              	.set BLE_1_cy_m0s8_ble__DSM3, CYREG_BLE_BLERD_DSM3
 310              	.set BLE_1_cy_m0s8_ble__DSM4, CYREG_BLE_BLERD_DSM4
 311              	.set BLE_1_cy_m0s8_ble__DSM5, CYREG_BLE_BLERD_DSM5
 312              	.set BLE_1_cy_m0s8_ble__DSM6, CYREG_BLE_BLERD_DSM6
 313              	.set BLE_1_cy_m0s8_ble__DTM_RX_PKT_COUNT, CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
 314              	.set BLE_1_cy_m0s8_ble__ENC_CONFIG, CYREG_BLE_BLELL_ENC_CONFIG
 315              	.set BLE_1_cy_m0s8_ble__ENC_INTR, CYREG_BLE_BLELL_ENC_INTR
 316              	.set BLE_1_cy_m0s8_ble__ENC_INTR_EN, CYREG_BLE_BLELL_ENC_INTR_EN
 317              	.set BLE_1_cy_m0s8_ble__ENC_KEY0, CYREG_BLE_BLELL_ENC_KEY0
 318              	.set BLE_1_cy_m0s8_ble__ENC_KEY1, CYREG_BLE_BLELL_ENC_KEY1
 319              	.set BLE_1_cy_m0s8_ble__ENC_KEY2, CYREG_BLE_BLELL_ENC_KEY2
 320              	.set BLE_1_cy_m0s8_ble__ENC_KEY3, CYREG_BLE_BLELL_ENC_KEY3
 321              	.set BLE_1_cy_m0s8_ble__ENC_KEY4, CYREG_BLE_BLELL_ENC_KEY4
 322              	.set BLE_1_cy_m0s8_ble__ENC_KEY5, CYREG_BLE_BLELL_ENC_KEY5
 323              	.set BLE_1_cy_m0s8_ble__ENC_KEY6, CYREG_BLE_BLELL_ENC_KEY6
 324              	.set BLE_1_cy_m0s8_ble__ENC_KEY7, CYREG_BLE_BLELL_ENC_KEY7
 325              	.set BLE_1_cy_m0s8_ble__ENC_PARAMS, CYREG_BLE_BLELL_ENC_PARAMS
 326              	.set BLE_1_cy_m0s8_ble__EVENT_ENABLE, CYREG_BLE_BLELL_EVENT_ENABLE
 327              	.set BLE_1_cy_m0s8_ble__EVENT_INTR, CYREG_BLE_BLELL_EVENT_INTR
 328              	.set BLE_1_cy_m0s8_ble__FCAL_TEST, CYREG_BLE_BLERD_FCAL_TEST
 329              	.set BLE_1_cy_m0s8_ble__FPD_TEST, CYREG_BLE_BLERD_FPD_TEST
 330              	.set BLE_1_cy_m0s8_ble__FSM, CYREG_BLE_BLERD_FSM
 331              	.set BLE_1_cy_m0s8_ble__IM, CYREG_BLE_BLERD_IM
 332              	.set BLE_1_cy_m0s8_ble__INIT_CONFIG, CYREG_BLE_BLELL_INIT_CONFIG
 333              	.set BLE_1_cy_m0s8_ble__INIT_INTERVAL, CYREG_BLE_BLELL_INIT_INTERVAL
 334              	.set BLE_1_cy_m0s8_ble__INIT_INTR, CYREG_BLE_BLELL_INIT_INTR
 335              	.set BLE_1_cy_m0s8_ble__INIT_NEXT_INSTANT, CYREG_BLE_BLELL_INIT_NEXT_INSTANT
 336              	.set BLE_1_cy_m0s8_ble__INIT_PARAM, CYREG_BLE_BLELL_INIT_PARAM
 337              	.set BLE_1_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO, CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
 338              	.set BLE_1_cy_m0s8_ble__INIT_WINDOW, CYREG_BLE_BLELL_INIT_WINDOW
 339              	.set BLE_1_cy_m0s8_ble__IQMIS, CYREG_BLE_BLERD_IQMIS
 340              	.set BLE_1_cy_m0s8_ble__IV_MASTER0, CYREG_BLE_BLELL_IV_MASTER0
 341              	.set BLE_1_cy_m0s8_ble__IV_MASTER1, CYREG_BLE_BLELL_IV_MASTER1
 342              	.set BLE_1_cy_m0s8_ble__IV_SLAVE0, CYREG_BLE_BLELL_IV_SLAVE0
 343              	.set BLE_1_cy_m0s8_ble__IV_SLAVE1, CYREG_BLE_BLELL_IV_SLAVE1
 344              	.set BLE_1_cy_m0s8_ble__KVCAL, CYREG_BLE_BLERD_KVCAL
 345              	.set BLE_1_cy_m0s8_ble__LDO, CYREG_BLE_BLERD_LDO
 346              	.set BLE_1_cy_m0s8_ble__LDO_BYPASS, CYREG_BLE_BLERD_LDO_BYPASS
 347              	.set BLE_1_cy_m0s8_ble__LE_PING_TIMER_ADDR, CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
 348              	.set BLE_1_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP, CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
 349              	.set BLE_1_cy_m0s8_ble__LE_PING_TIMER_OFFSET, CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
 350              	.set BLE_1_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT, CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
 351              	.set BLE_1_cy_m0s8_ble__LE_RF_TEST_MODE, CYREG_BLE_BLELL_LE_RF_TEST_MODE
 352              	.set BLE_1_cy_m0s8_ble__LL_CLK_EN, CYREG_BLE_BLESS_LL_CLK_EN
 353              	.set BLE_1_cy_m0s8_ble__LL_DSM_CTRL, CYREG_BLE_BLESS_LL_DSM_CTRL
 354              	.set BLE_1_cy_m0s8_ble__LL_DSM_INTR_STAT, CYREG_BLE_BLESS_LL_DSM_INTR_STAT
 355              	.set BLE_1_cy_m0s8_ble__LLH_FEATURE_CONFIG, CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
 356              	.set BLE_1_cy_m0s8_ble__MIC_IN0, CYREG_BLE_BLELL_MIC_IN0
 357              	.set BLE_1_cy_m0s8_ble__MIC_IN1, CYREG_BLE_BLELL_MIC_IN1
 358              	.set BLE_1_cy_m0s8_ble__MIC_OUT0, CYREG_BLE_BLELL_MIC_OUT0
 359              	.set BLE_1_cy_m0s8_ble__MIC_OUT1, CYREG_BLE_BLELL_MIC_OUT1
 360              	.set BLE_1_cy_m0s8_ble__MODEM, CYREG_BLE_BLERD_MODEM
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 65


 361              	.set BLE_1_cy_m0s8_ble__MONI, CYREG_BLE_BLERD_MONI
 362              	.set BLE_1_cy_m0s8_ble__NEXT_CE_INSTANT, CYREG_BLE_BLELL_NEXT_CE_INSTANT
 363              	.set BLE_1_cy_m0s8_ble__NEXT_RESP_TIMER_EXP, CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
 364              	.set BLE_1_cy_m0s8_ble__NEXT_SUP_TO, CYREG_BLE_BLELL_NEXT_SUP_TO
 365              	.set BLE_1_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT, CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
 366              	.set BLE_1_cy_m0s8_ble__PACKET_COUNTER0, CYREG_BLE_BLELL_PACKET_COUNTER0
 367              	.set BLE_1_cy_m0s8_ble__PACKET_COUNTER1, CYREG_BLE_BLELL_PACKET_COUNTER1
 368              	.set BLE_1_cy_m0s8_ble__PACKET_COUNTER2, CYREG_BLE_BLELL_PACKET_COUNTER2
 369              	.set BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER, CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
 370              	.set BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER, CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
 371              	.set BLE_1_cy_m0s8_ble__PDU_RESP_TIMER, CYREG_BLE_BLELL_PDU_RESP_TIMER
 372              	.set BLE_1_cy_m0s8_ble__PEER_ADDR_H, CYREG_BLE_BLELL_PEER_ADDR_H
 373              	.set BLE_1_cy_m0s8_ble__PEER_ADDR_L, CYREG_BLE_BLELL_PEER_ADDR_L
 374              	.set BLE_1_cy_m0s8_ble__PEER_ADDR_M, CYREG_BLE_BLELL_PEER_ADDR_M
 375              	.set BLE_1_cy_m0s8_ble__POC_REG__TIM_CONTROL, CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
 376              	.set BLE_1_cy_m0s8_ble__RCCAL, CYREG_BLE_BLERD_RCCAL
 377              	.set BLE_1_cy_m0s8_ble__READ_IQ_1, CYREG_BLE_BLERD_READ_IQ_1
 378              	.set BLE_1_cy_m0s8_ble__READ_IQ_2, CYREG_BLE_BLERD_READ_IQ_2
 379              	.set BLE_1_cy_m0s8_ble__READ_IQ_3, CYREG_BLE_BLERD_READ_IQ_3
 380              	.set BLE_1_cy_m0s8_ble__READ_IQ_4, CYREG_BLE_BLERD_READ_IQ_4
 381              	.set BLE_1_cy_m0s8_ble__RECEIVE_TRIG_CTRL, CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
 382              	.set BLE_1_cy_m0s8_ble__RF_CONFIG, CYREG_BLE_BLESS_RF_CONFIG
 383              	.set BLE_1_cy_m0s8_ble__RMAP, CYREG_BLE_BLERD_RMAP
 384              	.set BLE_1_cy_m0s8_ble__RSSI, CYREG_BLE_BLERD_RSSI
 385              	.set BLE_1_cy_m0s8_ble__RX, CYREG_BLE_BLERD_RX
 386              	.set BLE_1_cy_m0s8_ble__RX_BUMP1, CYREG_BLE_BLERD_RX_BUMP1
 387              	.set BLE_1_cy_m0s8_ble__RX_BUMP2, CYREG_BLE_BLERD_RX_BUMP2
 388              	.set BLE_1_cy_m0s8_ble__SCAN_CONFIG, CYREG_BLE_BLELL_SCAN_CONFIG
 389              	.set BLE_1_cy_m0s8_ble__SCAN_INTERVAL, CYREG_BLE_BLELL_SCAN_INTERVAL
 390              	.set BLE_1_cy_m0s8_ble__SCAN_INTR, CYREG_BLE_BLELL_SCAN_INTR
 391              	.set BLE_1_cy_m0s8_ble__SCAN_NEXT_INSTANT, CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
 392              	.set BLE_1_cy_m0s8_ble__SCAN_PARAM, CYREG_BLE_BLELL_SCAN_PARAM
 393              	.set BLE_1_cy_m0s8_ble__SCAN_WINDOW, CYREG_BLE_BLELL_SCAN_WINDOW
 394              	.set BLE_1_cy_m0s8_ble__SL_CONN_INTERVAL, CYREG_BLE_BLELL_SL_CONN_INTERVAL
 395              	.set BLE_1_cy_m0s8_ble__SLAVE_LATENCY, CYREG_BLE_BLELL_SLAVE_LATENCY
 396              	.set BLE_1_cy_m0s8_ble__SLAVE_TIMING_CONTROL, CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
 397              	.set BLE_1_cy_m0s8_ble__SLV_WIN_ADJ, CYREG_BLE_BLELL_SLV_WIN_ADJ
 398              	.set BLE_1_cy_m0s8_ble__SUP_TIMEOUT, CYREG_BLE_BLELL_SUP_TIMEOUT
 399              	.set BLE_1_cy_m0s8_ble__SY, CYREG_BLE_BLERD_SY
 400              	.set BLE_1_cy_m0s8_ble__SY_BUMP1, CYREG_BLE_BLERD_SY_BUMP1
 401              	.set BLE_1_cy_m0s8_ble__SY_BUMP2, CYREG_BLE_BLERD_SY_BUMP2
 402              	.set BLE_1_cy_m0s8_ble__TEST, CYREG_BLE_BLERD_TEST
 403              	.set BLE_1_cy_m0s8_ble__TEST2_SY, CYREG_BLE_BLERD_TEST2_SY
 404              	.set BLE_1_cy_m0s8_ble__THRSHD1, CYREG_BLE_BLERD_THRSHD1
 405              	.set BLE_1_cy_m0s8_ble__THRSHD2, CYREG_BLE_BLERD_THRSHD2
 406              	.set BLE_1_cy_m0s8_ble__THRSHD3, CYREG_BLE_BLERD_THRSHD3
 407              	.set BLE_1_cy_m0s8_ble__THRSHD4, CYREG_BLE_BLERD_THRSHD4
 408              	.set BLE_1_cy_m0s8_ble__THRSHD5, CYREG_BLE_BLERD_THRSHD5
 409              	.set BLE_1_cy_m0s8_ble__TIM_COUNTER_L, CYREG_BLE_BLELL_TIM_COUNTER_L
 410              	.set BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET, CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
 411              	.set BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE, CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
 412              	.set BLE_1_cy_m0s8_ble__TX, CYREG_BLE_BLERD_TX
 413              	.set BLE_1_cy_m0s8_ble__TX_BUMP1, CYREG_BLE_BLERD_TX_BUMP1
 414              	.set BLE_1_cy_m0s8_ble__TX_BUMP2, CYREG_BLE_BLERD_TX_BUMP2
 415              	.set BLE_1_cy_m0s8_ble__TX_EN_EXT_DELAY, CYREG_BLE_BLELL_TX_EN_EXT_DELAY
 416              	.set BLE_1_cy_m0s8_ble__TX_RX_ON_DELAY, CYREG_BLE_BLELL_TX_RX_ON_DELAY
 417              	.set BLE_1_cy_m0s8_ble__TX_RX_SYNTH_DELAY, CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 66


 418              	.set BLE_1_cy_m0s8_ble__TXRX_HOP, CYREG_BLE_BLELL_TXRX_HOP
 419              	.set BLE_1_cy_m0s8_ble__WAKEUP_CONFIG, CYREG_BLE_BLELL_WAKEUP_CONFIG
 420              	.set BLE_1_cy_m0s8_ble__WAKEUP_CONTROL, CYREG_BLE_BLELL_WAKEUP_CONTROL
 421              	.set BLE_1_cy_m0s8_ble__WCO_CONFIG, CYREG_BLE_BLESS_WCO_CONFIG
 422              	.set BLE_1_cy_m0s8_ble__WCO_STATUS, CYREG_BLE_BLESS_WCO_STATUS
 423              	.set BLE_1_cy_m0s8_ble__WCO_TRIM, CYREG_BLE_BLESS_WCO_TRIM
 424              	.set BLE_1_cy_m0s8_ble__WHITELIST_BASE_ADDR, CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
 425              	.set BLE_1_cy_m0s8_ble__WIN_MIN_STEP_SIZE, CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
 426              	.set BLE_1_cy_m0s8_ble__WINDOW_WIDEN_INTVL, CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
 427              	.set BLE_1_cy_m0s8_ble__WINDOW_WIDEN_WINOFF, CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
 428              	.set BLE_1_cy_m0s8_ble__WL_ADDR_TYPE, CYREG_BLE_BLELL_WL_ADDR_TYPE
 429              	.set BLE_1_cy_m0s8_ble__WL_ENABLE, CYREG_BLE_BLELL_WL_ENABLE
 430              	.set BLE_1_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG, CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG
 431              	
 432              	/* LED_B */
 433              	.set LED_B__0__DR, CYREG_GPIO_PRT1_DR
 434              	.set LED_B__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 435              	.set LED_B__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 436              	.set LED_B__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 437              	.set LED_B__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 438              	.set LED_B__0__HSIOM_MASK, 0x00000F00
 439              	.set LED_B__0__HSIOM_SHIFT, 8
 440              	.set LED_B__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 441              	.set LED_B__0__INTR, CYREG_GPIO_PRT1_INTR
 442              	.set LED_B__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 443              	.set LED_B__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 444              	.set LED_B__0__MASK, 0x04
 445              	.set LED_B__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 446              	.set LED_B__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 447              	.set LED_B__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 448              	.set LED_B__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 449              	.set LED_B__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 450              	.set LED_B__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 451              	.set LED_B__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 452              	.set LED_B__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 453              	.set LED_B__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 454              	.set LED_B__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 455              	.set LED_B__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 456              	.set LED_B__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 457              	.set LED_B__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 458              	.set LED_B__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 459              	.set LED_B__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 460              	.set LED_B__0__PC, CYREG_GPIO_PRT1_PC
 461              	.set LED_B__0__PC2, CYREG_GPIO_PRT1_PC2
 462              	.set LED_B__0__PORT, 1
 463              	.set LED_B__0__PS, CYREG_GPIO_PRT1_PS
 464              	.set LED_B__0__SHIFT, 2
 465              	.set LED_B__DR, CYREG_GPIO_PRT1_DR
 466              	.set LED_B__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 467              	.set LED_B__DR_INV, CYREG_GPIO_PRT1_DR_INV
 468              	.set LED_B__DR_SET, CYREG_GPIO_PRT1_DR_SET
 469              	.set LED_B__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 470              	.set LED_B__INTR, CYREG_GPIO_PRT1_INTR
 471              	.set LED_B__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 472              	.set LED_B__INTSTAT, CYREG_GPIO_PRT1_INTR
 473              	.set LED_B__MASK, 0x04
 474              	.set LED_B__PA__CFG0, CYREG_UDB_PA1_CFG0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 67


 475              	.set LED_B__PA__CFG1, CYREG_UDB_PA1_CFG1
 476              	.set LED_B__PA__CFG10, CYREG_UDB_PA1_CFG10
 477              	.set LED_B__PA__CFG11, CYREG_UDB_PA1_CFG11
 478              	.set LED_B__PA__CFG12, CYREG_UDB_PA1_CFG12
 479              	.set LED_B__PA__CFG13, CYREG_UDB_PA1_CFG13
 480              	.set LED_B__PA__CFG14, CYREG_UDB_PA1_CFG14
 481              	.set LED_B__PA__CFG2, CYREG_UDB_PA1_CFG2
 482              	.set LED_B__PA__CFG3, CYREG_UDB_PA1_CFG3
 483              	.set LED_B__PA__CFG4, CYREG_UDB_PA1_CFG4
 484              	.set LED_B__PA__CFG5, CYREG_UDB_PA1_CFG5
 485              	.set LED_B__PA__CFG6, CYREG_UDB_PA1_CFG6
 486              	.set LED_B__PA__CFG7, CYREG_UDB_PA1_CFG7
 487              	.set LED_B__PA__CFG8, CYREG_UDB_PA1_CFG8
 488              	.set LED_B__PA__CFG9, CYREG_UDB_PA1_CFG9
 489              	.set LED_B__PC, CYREG_GPIO_PRT1_PC
 490              	.set LED_B__PC2, CYREG_GPIO_PRT1_PC2
 491              	.set LED_B__PORT, 1
 492              	.set LED_B__PS, CYREG_GPIO_PRT1_PS
 493              	.set LED_B__SHIFT, 2
 494              	
 495              	/* LED_G */
 496              	.set LED_G__0__DR, CYREG_GPIO_PRT1_DR
 497              	.set LED_G__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 498              	.set LED_G__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 499              	.set LED_G__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 500              	.set LED_G__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 501              	.set LED_G__0__HSIOM_MASK, 0x000000F0
 502              	.set LED_G__0__HSIOM_SHIFT, 4
 503              	.set LED_G__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 504              	.set LED_G__0__INTR, CYREG_GPIO_PRT1_INTR
 505              	.set LED_G__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 506              	.set LED_G__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 507              	.set LED_G__0__MASK, 0x02
 508              	.set LED_G__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 509              	.set LED_G__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 510              	.set LED_G__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 511              	.set LED_G__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 512              	.set LED_G__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 513              	.set LED_G__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 514              	.set LED_G__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 515              	.set LED_G__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 516              	.set LED_G__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 517              	.set LED_G__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 518              	.set LED_G__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 519              	.set LED_G__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 520              	.set LED_G__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 521              	.set LED_G__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 522              	.set LED_G__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 523              	.set LED_G__0__PC, CYREG_GPIO_PRT1_PC
 524              	.set LED_G__0__PC2, CYREG_GPIO_PRT1_PC2
 525              	.set LED_G__0__PORT, 1
 526              	.set LED_G__0__PS, CYREG_GPIO_PRT1_PS
 527              	.set LED_G__0__SHIFT, 1
 528              	.set LED_G__DR, CYREG_GPIO_PRT1_DR
 529              	.set LED_G__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 530              	.set LED_G__DR_INV, CYREG_GPIO_PRT1_DR_INV
 531              	.set LED_G__DR_SET, CYREG_GPIO_PRT1_DR_SET
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 68


 532              	.set LED_G__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 533              	.set LED_G__INTR, CYREG_GPIO_PRT1_INTR
 534              	.set LED_G__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 535              	.set LED_G__INTSTAT, CYREG_GPIO_PRT1_INTR
 536              	.set LED_G__MASK, 0x02
 537              	.set LED_G__PA__CFG0, CYREG_UDB_PA1_CFG0
 538              	.set LED_G__PA__CFG1, CYREG_UDB_PA1_CFG1
 539              	.set LED_G__PA__CFG10, CYREG_UDB_PA1_CFG10
 540              	.set LED_G__PA__CFG11, CYREG_UDB_PA1_CFG11
 541              	.set LED_G__PA__CFG12, CYREG_UDB_PA1_CFG12
 542              	.set LED_G__PA__CFG13, CYREG_UDB_PA1_CFG13
 543              	.set LED_G__PA__CFG14, CYREG_UDB_PA1_CFG14
 544              	.set LED_G__PA__CFG2, CYREG_UDB_PA1_CFG2
 545              	.set LED_G__PA__CFG3, CYREG_UDB_PA1_CFG3
 546              	.set LED_G__PA__CFG4, CYREG_UDB_PA1_CFG4
 547              	.set LED_G__PA__CFG5, CYREG_UDB_PA1_CFG5
 548              	.set LED_G__PA__CFG6, CYREG_UDB_PA1_CFG6
 549              	.set LED_G__PA__CFG7, CYREG_UDB_PA1_CFG7
 550              	.set LED_G__PA__CFG8, CYREG_UDB_PA1_CFG8
 551              	.set LED_G__PA__CFG9, CYREG_UDB_PA1_CFG9
 552              	.set LED_G__PC, CYREG_GPIO_PRT1_PC
 553              	.set LED_G__PC2, CYREG_GPIO_PRT1_PC2
 554              	.set LED_G__PORT, 1
 555              	.set LED_G__PS, CYREG_GPIO_PRT1_PS
 556              	.set LED_G__SHIFT, 1
 557              	
 558              	/* LED_R */
 559              	.set LED_R__0__DR, CYREG_GPIO_PRT1_DR
 560              	.set LED_R__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 561              	.set LED_R__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 562              	.set LED_R__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 563              	.set LED_R__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 564              	.set LED_R__0__HSIOM_MASK, 0x0000000F
 565              	.set LED_R__0__HSIOM_SHIFT, 0
 566              	.set LED_R__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 567              	.set LED_R__0__INTR, CYREG_GPIO_PRT1_INTR
 568              	.set LED_R__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 569              	.set LED_R__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 570              	.set LED_R__0__MASK, 0x01
 571              	.set LED_R__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 572              	.set LED_R__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 573              	.set LED_R__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 574              	.set LED_R__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 575              	.set LED_R__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 576              	.set LED_R__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 577              	.set LED_R__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 578              	.set LED_R__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 579              	.set LED_R__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 580              	.set LED_R__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 581              	.set LED_R__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 582              	.set LED_R__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 583              	.set LED_R__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 584              	.set LED_R__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 585              	.set LED_R__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 586              	.set LED_R__0__PC, CYREG_GPIO_PRT1_PC
 587              	.set LED_R__0__PC2, CYREG_GPIO_PRT1_PC2
 588              	.set LED_R__0__PORT, 1
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 69


 589              	.set LED_R__0__PS, CYREG_GPIO_PRT1_PS
 590              	.set LED_R__0__SHIFT, 0
 591              	.set LED_R__DR, CYREG_GPIO_PRT1_DR
 592              	.set LED_R__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 593              	.set LED_R__DR_INV, CYREG_GPIO_PRT1_DR_INV
 594              	.set LED_R__DR_SET, CYREG_GPIO_PRT1_DR_SET
 595              	.set LED_R__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 596              	.set LED_R__INTR, CYREG_GPIO_PRT1_INTR
 597              	.set LED_R__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 598              	.set LED_R__INTSTAT, CYREG_GPIO_PRT1_INTR
 599              	.set LED_R__MASK, 0x01
 600              	.set LED_R__PA__CFG0, CYREG_UDB_PA1_CFG0
 601              	.set LED_R__PA__CFG1, CYREG_UDB_PA1_CFG1
 602              	.set LED_R__PA__CFG10, CYREG_UDB_PA1_CFG10
 603              	.set LED_R__PA__CFG11, CYREG_UDB_PA1_CFG11
 604              	.set LED_R__PA__CFG12, CYREG_UDB_PA1_CFG12
 605              	.set LED_R__PA__CFG13, CYREG_UDB_PA1_CFG13
 606              	.set LED_R__PA__CFG14, CYREG_UDB_PA1_CFG14
 607              	.set LED_R__PA__CFG2, CYREG_UDB_PA1_CFG2
 608              	.set LED_R__PA__CFG3, CYREG_UDB_PA1_CFG3
 609              	.set LED_R__PA__CFG4, CYREG_UDB_PA1_CFG4
 610              	.set LED_R__PA__CFG5, CYREG_UDB_PA1_CFG5
 611              	.set LED_R__PA__CFG6, CYREG_UDB_PA1_CFG6
 612              	.set LED_R__PA__CFG7, CYREG_UDB_PA1_CFG7
 613              	.set LED_R__PA__CFG8, CYREG_UDB_PA1_CFG8
 614              	.set LED_R__PA__CFG9, CYREG_UDB_PA1_CFG9
 615              	.set LED_R__PC, CYREG_GPIO_PRT1_PC
 616              	.set LED_R__PC2, CYREG_GPIO_PRT1_PC2
 617              	.set LED_R__PORT, 1
 618              	.set LED_R__PS, CYREG_GPIO_PRT1_PS
 619              	.set LED_R__SHIFT, 0
 620              	
 621              	/* SPI_1_miso_m */
 622              	.set SPI_1_miso_m__0__DR, CYREG_GPIO_PRT4_DR
 623              	.set SPI_1_miso_m__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 624              	.set SPI_1_miso_m__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 625              	.set SPI_1_miso_m__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 626              	.set SPI_1_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 627              	.set SPI_1_miso_m__0__HSIOM_MASK, 0x000000F0
 628              	.set SPI_1_miso_m__0__HSIOM_SHIFT, 4
 629              	.set SPI_1_miso_m__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 630              	.set SPI_1_miso_m__0__INTR, CYREG_GPIO_PRT4_INTR
 631              	.set SPI_1_miso_m__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 632              	.set SPI_1_miso_m__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 633              	.set SPI_1_miso_m__0__MASK, 0x02
 634              	.set SPI_1_miso_m__0__PC, CYREG_GPIO_PRT4_PC
 635              	.set SPI_1_miso_m__0__PC2, CYREG_GPIO_PRT4_PC2
 636              	.set SPI_1_miso_m__0__PORT, 4
 637              	.set SPI_1_miso_m__0__PS, CYREG_GPIO_PRT4_PS
 638              	.set SPI_1_miso_m__0__SHIFT, 1
 639              	.set SPI_1_miso_m__DR, CYREG_GPIO_PRT4_DR
 640              	.set SPI_1_miso_m__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 641              	.set SPI_1_miso_m__DR_INV, CYREG_GPIO_PRT4_DR_INV
 642              	.set SPI_1_miso_m__DR_SET, CYREG_GPIO_PRT4_DR_SET
 643              	.set SPI_1_miso_m__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 644              	.set SPI_1_miso_m__INTR, CYREG_GPIO_PRT4_INTR
 645              	.set SPI_1_miso_m__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 70


 646              	.set SPI_1_miso_m__INTSTAT, CYREG_GPIO_PRT4_INTR
 647              	.set SPI_1_miso_m__MASK, 0x02
 648              	.set SPI_1_miso_m__PC, CYREG_GPIO_PRT4_PC
 649              	.set SPI_1_miso_m__PC2, CYREG_GPIO_PRT4_PC2
 650              	.set SPI_1_miso_m__PORT, 4
 651              	.set SPI_1_miso_m__PS, CYREG_GPIO_PRT4_PS
 652              	.set SPI_1_miso_m__SHIFT, 1
 653              	
 654              	/* SPI_1_mosi_m */
 655              	.set SPI_1_mosi_m__0__DR, CYREG_GPIO_PRT4_DR
 656              	.set SPI_1_mosi_m__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 657              	.set SPI_1_mosi_m__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 658              	.set SPI_1_mosi_m__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 659              	.set SPI_1_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 660              	.set SPI_1_mosi_m__0__HSIOM_MASK, 0x0000000F
 661              	.set SPI_1_mosi_m__0__HSIOM_SHIFT, 0
 662              	.set SPI_1_mosi_m__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 663              	.set SPI_1_mosi_m__0__INTR, CYREG_GPIO_PRT4_INTR
 664              	.set SPI_1_mosi_m__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 665              	.set SPI_1_mosi_m__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 666              	.set SPI_1_mosi_m__0__MASK, 0x01
 667              	.set SPI_1_mosi_m__0__PC, CYREG_GPIO_PRT4_PC
 668              	.set SPI_1_mosi_m__0__PC2, CYREG_GPIO_PRT4_PC2
 669              	.set SPI_1_mosi_m__0__PORT, 4
 670              	.set SPI_1_mosi_m__0__PS, CYREG_GPIO_PRT4_PS
 671              	.set SPI_1_mosi_m__0__SHIFT, 0
 672              	.set SPI_1_mosi_m__DR, CYREG_GPIO_PRT4_DR
 673              	.set SPI_1_mosi_m__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 674              	.set SPI_1_mosi_m__DR_INV, CYREG_GPIO_PRT4_DR_INV
 675              	.set SPI_1_mosi_m__DR_SET, CYREG_GPIO_PRT4_DR_SET
 676              	.set SPI_1_mosi_m__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 677              	.set SPI_1_mosi_m__INTR, CYREG_GPIO_PRT4_INTR
 678              	.set SPI_1_mosi_m__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 679              	.set SPI_1_mosi_m__INTSTAT, CYREG_GPIO_PRT4_INTR
 680              	.set SPI_1_mosi_m__MASK, 0x01
 681              	.set SPI_1_mosi_m__PC, CYREG_GPIO_PRT4_PC
 682              	.set SPI_1_mosi_m__PC2, CYREG_GPIO_PRT4_PC2
 683              	.set SPI_1_mosi_m__PORT, 4
 684              	.set SPI_1_mosi_m__PS, CYREG_GPIO_PRT4_PS
 685              	.set SPI_1_mosi_m__SHIFT, 0
 686              	
 687              	/* SPI_1_SCB */
 688              	.set SPI_1_SCB__CTRL, CYREG_SCB1_CTRL
 689              	.set SPI_1_SCB__EZ_DATA000, CYREG_SCB1_EZ_DATA000
 690              	.set SPI_1_SCB__EZ_DATA001, CYREG_SCB1_EZ_DATA001
 691              	.set SPI_1_SCB__EZ_DATA002, CYREG_SCB1_EZ_DATA002
 692              	.set SPI_1_SCB__EZ_DATA003, CYREG_SCB1_EZ_DATA003
 693              	.set SPI_1_SCB__EZ_DATA004, CYREG_SCB1_EZ_DATA004
 694              	.set SPI_1_SCB__EZ_DATA005, CYREG_SCB1_EZ_DATA005
 695              	.set SPI_1_SCB__EZ_DATA006, CYREG_SCB1_EZ_DATA006
 696              	.set SPI_1_SCB__EZ_DATA007, CYREG_SCB1_EZ_DATA007
 697              	.set SPI_1_SCB__EZ_DATA008, CYREG_SCB1_EZ_DATA008
 698              	.set SPI_1_SCB__EZ_DATA009, CYREG_SCB1_EZ_DATA009
 699              	.set SPI_1_SCB__EZ_DATA010, CYREG_SCB1_EZ_DATA010
 700              	.set SPI_1_SCB__EZ_DATA011, CYREG_SCB1_EZ_DATA011
 701              	.set SPI_1_SCB__EZ_DATA012, CYREG_SCB1_EZ_DATA012
 702              	.set SPI_1_SCB__EZ_DATA013, CYREG_SCB1_EZ_DATA013
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 71


 703              	.set SPI_1_SCB__EZ_DATA014, CYREG_SCB1_EZ_DATA014
 704              	.set SPI_1_SCB__EZ_DATA015, CYREG_SCB1_EZ_DATA015
 705              	.set SPI_1_SCB__EZ_DATA016, CYREG_SCB1_EZ_DATA016
 706              	.set SPI_1_SCB__EZ_DATA017, CYREG_SCB1_EZ_DATA017
 707              	.set SPI_1_SCB__EZ_DATA018, CYREG_SCB1_EZ_DATA018
 708              	.set SPI_1_SCB__EZ_DATA019, CYREG_SCB1_EZ_DATA019
 709              	.set SPI_1_SCB__EZ_DATA020, CYREG_SCB1_EZ_DATA020
 710              	.set SPI_1_SCB__EZ_DATA021, CYREG_SCB1_EZ_DATA021
 711              	.set SPI_1_SCB__EZ_DATA022, CYREG_SCB1_EZ_DATA022
 712              	.set SPI_1_SCB__EZ_DATA023, CYREG_SCB1_EZ_DATA023
 713              	.set SPI_1_SCB__EZ_DATA024, CYREG_SCB1_EZ_DATA024
 714              	.set SPI_1_SCB__EZ_DATA025, CYREG_SCB1_EZ_DATA025
 715              	.set SPI_1_SCB__EZ_DATA026, CYREG_SCB1_EZ_DATA026
 716              	.set SPI_1_SCB__EZ_DATA027, CYREG_SCB1_EZ_DATA027
 717              	.set SPI_1_SCB__EZ_DATA028, CYREG_SCB1_EZ_DATA028
 718              	.set SPI_1_SCB__EZ_DATA029, CYREG_SCB1_EZ_DATA029
 719              	.set SPI_1_SCB__EZ_DATA030, CYREG_SCB1_EZ_DATA030
 720              	.set SPI_1_SCB__EZ_DATA031, CYREG_SCB1_EZ_DATA031
 721              	.set SPI_1_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
 722              	.set SPI_1_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
 723              	.set SPI_1_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
 724              	.set SPI_1_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
 725              	.set SPI_1_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
 726              	.set SPI_1_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
 727              	.set SPI_1_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
 728              	.set SPI_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
 729              	.set SPI_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
 730              	.set SPI_1_SCB__INTR_M, CYREG_SCB1_INTR_M
 731              	.set SPI_1_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
 732              	.set SPI_1_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
 733              	.set SPI_1_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
 734              	.set SPI_1_SCB__INTR_RX, CYREG_SCB1_INTR_RX
 735              	.set SPI_1_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
 736              	.set SPI_1_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
 737              	.set SPI_1_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
 738              	.set SPI_1_SCB__INTR_S, CYREG_SCB1_INTR_S
 739              	.set SPI_1_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
 740              	.set SPI_1_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
 741              	.set SPI_1_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
 742              	.set SPI_1_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
 743              	.set SPI_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
 744              	.set SPI_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
 745              	.set SPI_1_SCB__INTR_TX, CYREG_SCB1_INTR_TX
 746              	.set SPI_1_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
 747              	.set SPI_1_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
 748              	.set SPI_1_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
 749              	.set SPI_1_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
 750              	.set SPI_1_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
 751              	.set SPI_1_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
 752              	.set SPI_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
 753              	.set SPI_1_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
 754              	.set SPI_1_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
 755              	.set SPI_1_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
 756              	.set SPI_1_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
 757              	.set SPI_1_SCB__SS0_POSISTION, 0
 758              	.set SPI_1_SCB__SS1_POSISTION, 1
 759              	.set SPI_1_SCB__SS2_POSISTION, 2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 72


 760              	.set SPI_1_SCB__SS3_POSISTION, 3
 761              	.set SPI_1_SCB__STATUS, CYREG_SCB1_STATUS
 762              	.set SPI_1_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
 763              	.set SPI_1_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
 764              	.set SPI_1_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
 765              	.set SPI_1_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
 766              	.set SPI_1_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
 767              	.set SPI_1_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
 768              	.set SPI_1_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
 769              	.set SPI_1_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
 770              	.set SPI_1_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
 771              	
 772              	/* SPI_1_SCBCLK */
 773              	.set SPI_1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL02
 774              	.set SPI_1_SCBCLK__DIV_ID, 0x00000040
 775              	.set SPI_1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL00
 776              	.set SPI_1_SCBCLK__PA_DIV_ID, 0x000000FF
 777              	
 778              	/* SPI_1_sclk_m */
 779              	.set SPI_1_sclk_m__0__DR, CYREG_GPIO_PRT5_DR
 780              	.set SPI_1_sclk_m__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 781              	.set SPI_1_sclk_m__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
 782              	.set SPI_1_sclk_m__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
 783              	.set SPI_1_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL5
 784              	.set SPI_1_sclk_m__0__HSIOM_MASK, 0x000000F0
 785              	.set SPI_1_sclk_m__0__HSIOM_SHIFT, 4
 786              	.set SPI_1_sclk_m__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 787              	.set SPI_1_sclk_m__0__INTR, CYREG_GPIO_PRT5_INTR
 788              	.set SPI_1_sclk_m__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 789              	.set SPI_1_sclk_m__0__INTSTAT, CYREG_GPIO_PRT5_INTR
 790              	.set SPI_1_sclk_m__0__MASK, 0x02
 791              	.set SPI_1_sclk_m__0__PC, CYREG_GPIO_PRT5_PC
 792              	.set SPI_1_sclk_m__0__PC2, CYREG_GPIO_PRT5_PC2
 793              	.set SPI_1_sclk_m__0__PORT, 5
 794              	.set SPI_1_sclk_m__0__PS, CYREG_GPIO_PRT5_PS
 795              	.set SPI_1_sclk_m__0__SHIFT, 1
 796              	.set SPI_1_sclk_m__DR, CYREG_GPIO_PRT5_DR
 797              	.set SPI_1_sclk_m__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 798              	.set SPI_1_sclk_m__DR_INV, CYREG_GPIO_PRT5_DR_INV
 799              	.set SPI_1_sclk_m__DR_SET, CYREG_GPIO_PRT5_DR_SET
 800              	.set SPI_1_sclk_m__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 801              	.set SPI_1_sclk_m__INTR, CYREG_GPIO_PRT5_INTR
 802              	.set SPI_1_sclk_m__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 803              	.set SPI_1_sclk_m__INTSTAT, CYREG_GPIO_PRT5_INTR
 804              	.set SPI_1_sclk_m__MASK, 0x02
 805              	.set SPI_1_sclk_m__PC, CYREG_GPIO_PRT5_PC
 806              	.set SPI_1_sclk_m__PC2, CYREG_GPIO_PRT5_PC2
 807              	.set SPI_1_sclk_m__PORT, 5
 808              	.set SPI_1_sclk_m__PS, CYREG_GPIO_PRT5_PS
 809              	.set SPI_1_sclk_m__SHIFT, 1
 810              	
 811              	/* SPI_1_ss0_m */
 812              	.set SPI_1_ss0_m__0__DR, CYREG_GPIO_PRT5_DR
 813              	.set SPI_1_ss0_m__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 814              	.set SPI_1_ss0_m__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
 815              	.set SPI_1_ss0_m__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
 816              	.set SPI_1_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL5
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 73


 817              	.set SPI_1_ss0_m__0__HSIOM_MASK, 0x0000000F
 818              	.set SPI_1_ss0_m__0__HSIOM_SHIFT, 0
 819              	.set SPI_1_ss0_m__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 820              	.set SPI_1_ss0_m__0__INTR, CYREG_GPIO_PRT5_INTR
 821              	.set SPI_1_ss0_m__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 822              	.set SPI_1_ss0_m__0__INTSTAT, CYREG_GPIO_PRT5_INTR
 823              	.set SPI_1_ss0_m__0__MASK, 0x01
 824              	.set SPI_1_ss0_m__0__PC, CYREG_GPIO_PRT5_PC
 825              	.set SPI_1_ss0_m__0__PC2, CYREG_GPIO_PRT5_PC2
 826              	.set SPI_1_ss0_m__0__PORT, 5
 827              	.set SPI_1_ss0_m__0__PS, CYREG_GPIO_PRT5_PS
 828              	.set SPI_1_ss0_m__0__SHIFT, 0
 829              	.set SPI_1_ss0_m__DR, CYREG_GPIO_PRT5_DR
 830              	.set SPI_1_ss0_m__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 831              	.set SPI_1_ss0_m__DR_INV, CYREG_GPIO_PRT5_DR_INV
 832              	.set SPI_1_ss0_m__DR_SET, CYREG_GPIO_PRT5_DR_SET
 833              	.set SPI_1_ss0_m__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 834              	.set SPI_1_ss0_m__INTR, CYREG_GPIO_PRT5_INTR
 835              	.set SPI_1_ss0_m__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 836              	.set SPI_1_ss0_m__INTSTAT, CYREG_GPIO_PRT5_INTR
 837              	.set SPI_1_ss0_m__MASK, 0x01
 838              	.set SPI_1_ss0_m__PC, CYREG_GPIO_PRT5_PC
 839              	.set SPI_1_ss0_m__PC2, CYREG_GPIO_PRT5_PC2
 840              	.set SPI_1_ss0_m__PORT, 5
 841              	.set SPI_1_ss0_m__PS, CYREG_GPIO_PRT5_PS
 842              	.set SPI_1_ss0_m__SHIFT, 0
 843              	
 844              	/* I_MEAS */
 845              	.set I_MEAS__0__DR, CYREG_GPIO_PRT3_DR
 846              	.set I_MEAS__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 847              	.set I_MEAS__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 848              	.set I_MEAS__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 849              	.set I_MEAS__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 850              	.set I_MEAS__0__HSIOM_MASK, 0x0000000F
 851              	.set I_MEAS__0__HSIOM_SHIFT, 0
 852              	.set I_MEAS__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 853              	.set I_MEAS__0__INTR, CYREG_GPIO_PRT3_INTR
 854              	.set I_MEAS__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 855              	.set I_MEAS__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 856              	.set I_MEAS__0__MASK, 0x01
 857              	.set I_MEAS__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 858              	.set I_MEAS__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 859              	.set I_MEAS__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 860              	.set I_MEAS__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 861              	.set I_MEAS__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 862              	.set I_MEAS__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 863              	.set I_MEAS__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 864              	.set I_MEAS__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 865              	.set I_MEAS__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 866              	.set I_MEAS__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 867              	.set I_MEAS__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 868              	.set I_MEAS__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 869              	.set I_MEAS__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 870              	.set I_MEAS__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 871              	.set I_MEAS__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 872              	.set I_MEAS__0__PC, CYREG_GPIO_PRT3_PC
 873              	.set I_MEAS__0__PC2, CYREG_GPIO_PRT3_PC2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 74


 874              	.set I_MEAS__0__PORT, 3
 875              	.set I_MEAS__0__PS, CYREG_GPIO_PRT3_PS
 876              	.set I_MEAS__0__SHIFT, 0
 877              	.set I_MEAS__DR, CYREG_GPIO_PRT3_DR
 878              	.set I_MEAS__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 879              	.set I_MEAS__DR_INV, CYREG_GPIO_PRT3_DR_INV
 880              	.set I_MEAS__DR_SET, CYREG_GPIO_PRT3_DR_SET
 881              	.set I_MEAS__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 882              	.set I_MEAS__INTR, CYREG_GPIO_PRT3_INTR
 883              	.set I_MEAS__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 884              	.set I_MEAS__INTSTAT, CYREG_GPIO_PRT3_INTR
 885              	.set I_MEAS__MASK, 0x01
 886              	.set I_MEAS__PA__CFG0, CYREG_UDB_PA3_CFG0
 887              	.set I_MEAS__PA__CFG1, CYREG_UDB_PA3_CFG1
 888              	.set I_MEAS__PA__CFG10, CYREG_UDB_PA3_CFG10
 889              	.set I_MEAS__PA__CFG11, CYREG_UDB_PA3_CFG11
 890              	.set I_MEAS__PA__CFG12, CYREG_UDB_PA3_CFG12
 891              	.set I_MEAS__PA__CFG13, CYREG_UDB_PA3_CFG13
 892              	.set I_MEAS__PA__CFG14, CYREG_UDB_PA3_CFG14
 893              	.set I_MEAS__PA__CFG2, CYREG_UDB_PA3_CFG2
 894              	.set I_MEAS__PA__CFG3, CYREG_UDB_PA3_CFG3
 895              	.set I_MEAS__PA__CFG4, CYREG_UDB_PA3_CFG4
 896              	.set I_MEAS__PA__CFG5, CYREG_UDB_PA3_CFG5
 897              	.set I_MEAS__PA__CFG6, CYREG_UDB_PA3_CFG6
 898              	.set I_MEAS__PA__CFG7, CYREG_UDB_PA3_CFG7
 899              	.set I_MEAS__PA__CFG8, CYREG_UDB_PA3_CFG8
 900              	.set I_MEAS__PA__CFG9, CYREG_UDB_PA3_CFG9
 901              	.set I_MEAS__PC, CYREG_GPIO_PRT3_PC
 902              	.set I_MEAS__PC2, CYREG_GPIO_PRT3_PC2
 903              	.set I_MEAS__PORT, 3
 904              	.set I_MEAS__PS, CYREG_GPIO_PRT3_PS
 905              	.set I_MEAS__SHIFT, 0
 906              	
 907              	/* V_MEAS */
 908              	.set V_MEAS__0__DR, CYREG_GPIO_PRT3_DR
 909              	.set V_MEAS__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 910              	.set V_MEAS__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 911              	.set V_MEAS__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 912              	.set V_MEAS__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 913              	.set V_MEAS__0__HSIOM_MASK, 0x000000F0
 914              	.set V_MEAS__0__HSIOM_SHIFT, 4
 915              	.set V_MEAS__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 916              	.set V_MEAS__0__INTR, CYREG_GPIO_PRT3_INTR
 917              	.set V_MEAS__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 918              	.set V_MEAS__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 919              	.set V_MEAS__0__MASK, 0x02
 920              	.set V_MEAS__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 921              	.set V_MEAS__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 922              	.set V_MEAS__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 923              	.set V_MEAS__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 924              	.set V_MEAS__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 925              	.set V_MEAS__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 926              	.set V_MEAS__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 927              	.set V_MEAS__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 928              	.set V_MEAS__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 929              	.set V_MEAS__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 930              	.set V_MEAS__0__PA__CFG5, CYREG_UDB_PA3_CFG5
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 75


 931              	.set V_MEAS__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 932              	.set V_MEAS__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 933              	.set V_MEAS__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 934              	.set V_MEAS__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 935              	.set V_MEAS__0__PC, CYREG_GPIO_PRT3_PC
 936              	.set V_MEAS__0__PC2, CYREG_GPIO_PRT3_PC2
 937              	.set V_MEAS__0__PORT, 3
 938              	.set V_MEAS__0__PS, CYREG_GPIO_PRT3_PS
 939              	.set V_MEAS__0__SHIFT, 1
 940              	.set V_MEAS__DR, CYREG_GPIO_PRT3_DR
 941              	.set V_MEAS__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 942              	.set V_MEAS__DR_INV, CYREG_GPIO_PRT3_DR_INV
 943              	.set V_MEAS__DR_SET, CYREG_GPIO_PRT3_DR_SET
 944              	.set V_MEAS__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 945              	.set V_MEAS__INTR, CYREG_GPIO_PRT3_INTR
 946              	.set V_MEAS__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 947              	.set V_MEAS__INTSTAT, CYREG_GPIO_PRT3_INTR
 948              	.set V_MEAS__MASK, 0x02
 949              	.set V_MEAS__PA__CFG0, CYREG_UDB_PA3_CFG0
 950              	.set V_MEAS__PA__CFG1, CYREG_UDB_PA3_CFG1
 951              	.set V_MEAS__PA__CFG10, CYREG_UDB_PA3_CFG10
 952              	.set V_MEAS__PA__CFG11, CYREG_UDB_PA3_CFG11
 953              	.set V_MEAS__PA__CFG12, CYREG_UDB_PA3_CFG12
 954              	.set V_MEAS__PA__CFG13, CYREG_UDB_PA3_CFG13
 955              	.set V_MEAS__PA__CFG14, CYREG_UDB_PA3_CFG14
 956              	.set V_MEAS__PA__CFG2, CYREG_UDB_PA3_CFG2
 957              	.set V_MEAS__PA__CFG3, CYREG_UDB_PA3_CFG3
 958              	.set V_MEAS__PA__CFG4, CYREG_UDB_PA3_CFG4
 959              	.set V_MEAS__PA__CFG5, CYREG_UDB_PA3_CFG5
 960              	.set V_MEAS__PA__CFG6, CYREG_UDB_PA3_CFG6
 961              	.set V_MEAS__PA__CFG7, CYREG_UDB_PA3_CFG7
 962              	.set V_MEAS__PA__CFG8, CYREG_UDB_PA3_CFG8
 963              	.set V_MEAS__PA__CFG9, CYREG_UDB_PA3_CFG9
 964              	.set V_MEAS__PC, CYREG_GPIO_PRT3_PC
 965              	.set V_MEAS__PC2, CYREG_GPIO_PRT3_PC2
 966              	.set V_MEAS__PORT, 3
 967              	.set V_MEAS__PS, CYREG_GPIO_PRT3_PS
 968              	.set V_MEAS__SHIFT, 1
 969              	
 970              	/* FR_STBY */
 971              	.set FR_STBY__0__DR, CYREG_GPIO_PRT1_DR
 972              	.set FR_STBY__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 973              	.set FR_STBY__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 974              	.set FR_STBY__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 975              	.set FR_STBY__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 976              	.set FR_STBY__0__HSIOM_MASK, 0x000F0000
 977              	.set FR_STBY__0__HSIOM_SHIFT, 16
 978              	.set FR_STBY__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 979              	.set FR_STBY__0__INTR, CYREG_GPIO_PRT1_INTR
 980              	.set FR_STBY__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 981              	.set FR_STBY__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 982              	.set FR_STBY__0__MASK, 0x10
 983              	.set FR_STBY__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 984              	.set FR_STBY__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 985              	.set FR_STBY__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 986              	.set FR_STBY__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 987              	.set FR_STBY__0__PA__CFG12, CYREG_UDB_PA1_CFG12
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 76


 988              	.set FR_STBY__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 989              	.set FR_STBY__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 990              	.set FR_STBY__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 991              	.set FR_STBY__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 992              	.set FR_STBY__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 993              	.set FR_STBY__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 994              	.set FR_STBY__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 995              	.set FR_STBY__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 996              	.set FR_STBY__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 997              	.set FR_STBY__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 998              	.set FR_STBY__0__PC, CYREG_GPIO_PRT1_PC
 999              	.set FR_STBY__0__PC2, CYREG_GPIO_PRT1_PC2
 1000              	.set FR_STBY__0__PORT, 1
 1001              	.set FR_STBY__0__PS, CYREG_GPIO_PRT1_PS
 1002              	.set FR_STBY__0__SHIFT, 4
 1003              	.set FR_STBY__DR, CYREG_GPIO_PRT1_DR
 1004              	.set FR_STBY__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 1005              	.set FR_STBY__DR_INV, CYREG_GPIO_PRT1_DR_INV
 1006              	.set FR_STBY__DR_SET, CYREG_GPIO_PRT1_DR_SET
 1007              	.set FR_STBY__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 1008              	.set FR_STBY__INTR, CYREG_GPIO_PRT1_INTR
 1009              	.set FR_STBY__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 1010              	.set FR_STBY__INTSTAT, CYREG_GPIO_PRT1_INTR
 1011              	.set FR_STBY__MASK, 0x10
 1012              	.set FR_STBY__PA__CFG0, CYREG_UDB_PA1_CFG0
 1013              	.set FR_STBY__PA__CFG1, CYREG_UDB_PA1_CFG1
 1014              	.set FR_STBY__PA__CFG10, CYREG_UDB_PA1_CFG10
 1015              	.set FR_STBY__PA__CFG11, CYREG_UDB_PA1_CFG11
 1016              	.set FR_STBY__PA__CFG12, CYREG_UDB_PA1_CFG12
 1017              	.set FR_STBY__PA__CFG13, CYREG_UDB_PA1_CFG13
 1018              	.set FR_STBY__PA__CFG14, CYREG_UDB_PA1_CFG14
 1019              	.set FR_STBY__PA__CFG2, CYREG_UDB_PA1_CFG2
 1020              	.set FR_STBY__PA__CFG3, CYREG_UDB_PA1_CFG3
 1021              	.set FR_STBY__PA__CFG4, CYREG_UDB_PA1_CFG4
 1022              	.set FR_STBY__PA__CFG5, CYREG_UDB_PA1_CFG5
 1023              	.set FR_STBY__PA__CFG6, CYREG_UDB_PA1_CFG6
 1024              	.set FR_STBY__PA__CFG7, CYREG_UDB_PA1_CFG7
 1025              	.set FR_STBY__PA__CFG8, CYREG_UDB_PA1_CFG8
 1026              	.set FR_STBY__PA__CFG9, CYREG_UDB_PA1_CFG9
 1027              	.set FR_STBY__PC, CYREG_GPIO_PRT1_PC
 1028              	.set FR_STBY__PC2, CYREG_GPIO_PRT1_PC2
 1029              	.set FR_STBY__PORT, 1
 1030              	.set FR_STBY__PS, CYREG_GPIO_PRT1_PS
 1031              	.set FR_STBY__SHIFT, 4
 1032              	
 1033              	/* NOT_BTN */
 1034              	.set NOT_BTN__0__DR, CYREG_GPIO_PRT1_DR
 1035              	.set NOT_BTN__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 1036              	.set NOT_BTN__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 1037              	.set NOT_BTN__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 1038              	.set NOT_BTN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 1039              	.set NOT_BTN__0__HSIOM_MASK, 0x0000F000
 1040              	.set NOT_BTN__0__HSIOM_SHIFT, 12
 1041              	.set NOT_BTN__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 1042              	.set NOT_BTN__0__INTR, CYREG_GPIO_PRT1_INTR
 1043              	.set NOT_BTN__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 1044              	.set NOT_BTN__0__INTSTAT, CYREG_GPIO_PRT1_INTR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 77


 1045              	.set NOT_BTN__0__MASK, 0x08
 1046              	.set NOT_BTN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 1047              	.set NOT_BTN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 1048              	.set NOT_BTN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 1049              	.set NOT_BTN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 1050              	.set NOT_BTN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 1051              	.set NOT_BTN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 1052              	.set NOT_BTN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 1053              	.set NOT_BTN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 1054              	.set NOT_BTN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 1055              	.set NOT_BTN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 1056              	.set NOT_BTN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 1057              	.set NOT_BTN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 1058              	.set NOT_BTN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 1059              	.set NOT_BTN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 1060              	.set NOT_BTN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 1061              	.set NOT_BTN__0__PC, CYREG_GPIO_PRT1_PC
 1062              	.set NOT_BTN__0__PC2, CYREG_GPIO_PRT1_PC2
 1063              	.set NOT_BTN__0__PORT, 1
 1064              	.set NOT_BTN__0__PS, CYREG_GPIO_PRT1_PS
 1065              	.set NOT_BTN__0__SHIFT, 3
 1066              	.set NOT_BTN__DR, CYREG_GPIO_PRT1_DR
 1067              	.set NOT_BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 1068              	.set NOT_BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
 1069              	.set NOT_BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
 1070              	.set NOT_BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 1071              	.set NOT_BTN__INTR, CYREG_GPIO_PRT1_INTR
 1072              	.set NOT_BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 1073              	.set NOT_BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
 1074              	.set NOT_BTN__MASK, 0x08
 1075              	.set NOT_BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
 1076              	.set NOT_BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
 1077              	.set NOT_BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
 1078              	.set NOT_BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
 1079              	.set NOT_BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
 1080              	.set NOT_BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
 1081              	.set NOT_BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
 1082              	.set NOT_BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
 1083              	.set NOT_BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
 1084              	.set NOT_BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
 1085              	.set NOT_BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
 1086              	.set NOT_BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
 1087              	.set NOT_BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
 1088              	.set NOT_BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
 1089              	.set NOT_BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
 1090              	.set NOT_BTN__PC, CYREG_GPIO_PRT1_PC
 1091              	.set NOT_BTN__PC2, CYREG_GPIO_PRT1_PC2
 1092              	.set NOT_BTN__PORT, 1
 1093              	.set NOT_BTN__PS, CYREG_GPIO_PRT1_PS
 1094              	.set NOT_BTN__SHIFT, 3
 1095              	
 1096              	/* TP_P0_2 */
 1097              	.set TP_P0_2__0__DR, CYREG_GPIO_PRT0_DR
 1098              	.set TP_P0_2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 1099              	.set TP_P0_2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 1100              	.set TP_P0_2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 1101              	.set TP_P0_2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 78


 1102              	.set TP_P0_2__0__HSIOM_MASK, 0x00000F00
 1103              	.set TP_P0_2__0__HSIOM_SHIFT, 8
 1104              	.set TP_P0_2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 1105              	.set TP_P0_2__0__INTR, CYREG_GPIO_PRT0_INTR
 1106              	.set TP_P0_2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 1107              	.set TP_P0_2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 1108              	.set TP_P0_2__0__MASK, 0x04
 1109              	.set TP_P0_2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 1110              	.set TP_P0_2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 1111              	.set TP_P0_2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 1112              	.set TP_P0_2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 1113              	.set TP_P0_2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 1114              	.set TP_P0_2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 1115              	.set TP_P0_2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 1116              	.set TP_P0_2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 1117              	.set TP_P0_2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 1118              	.set TP_P0_2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 1119              	.set TP_P0_2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 1120              	.set TP_P0_2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 1121              	.set TP_P0_2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 1122              	.set TP_P0_2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 1123              	.set TP_P0_2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 1124              	.set TP_P0_2__0__PC, CYREG_GPIO_PRT0_PC
 1125              	.set TP_P0_2__0__PC2, CYREG_GPIO_PRT0_PC2
 1126              	.set TP_P0_2__0__PORT, 0
 1127              	.set TP_P0_2__0__PS, CYREG_GPIO_PRT0_PS
 1128              	.set TP_P0_2__0__SHIFT, 2
 1129              	.set TP_P0_2__DR, CYREG_GPIO_PRT0_DR
 1130              	.set TP_P0_2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 1131              	.set TP_P0_2__DR_INV, CYREG_GPIO_PRT0_DR_INV
 1132              	.set TP_P0_2__DR_SET, CYREG_GPIO_PRT0_DR_SET
 1133              	.set TP_P0_2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 1134              	.set TP_P0_2__INTR, CYREG_GPIO_PRT0_INTR
 1135              	.set TP_P0_2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 1136              	.set TP_P0_2__INTSTAT, CYREG_GPIO_PRT0_INTR
 1137              	.set TP_P0_2__MASK, 0x04
 1138              	.set TP_P0_2__PA__CFG0, CYREG_UDB_PA0_CFG0
 1139              	.set TP_P0_2__PA__CFG1, CYREG_UDB_PA0_CFG1
 1140              	.set TP_P0_2__PA__CFG10, CYREG_UDB_PA0_CFG10
 1141              	.set TP_P0_2__PA__CFG11, CYREG_UDB_PA0_CFG11
 1142              	.set TP_P0_2__PA__CFG12, CYREG_UDB_PA0_CFG12
 1143              	.set TP_P0_2__PA__CFG13, CYREG_UDB_PA0_CFG13
 1144              	.set TP_P0_2__PA__CFG14, CYREG_UDB_PA0_CFG14
 1145              	.set TP_P0_2__PA__CFG2, CYREG_UDB_PA0_CFG2
 1146              	.set TP_P0_2__PA__CFG3, CYREG_UDB_PA0_CFG3
 1147              	.set TP_P0_2__PA__CFG4, CYREG_UDB_PA0_CFG4
 1148              	.set TP_P0_2__PA__CFG5, CYREG_UDB_PA0_CFG5
 1149              	.set TP_P0_2__PA__CFG6, CYREG_UDB_PA0_CFG6
 1150              	.set TP_P0_2__PA__CFG7, CYREG_UDB_PA0_CFG7
 1151              	.set TP_P0_2__PA__CFG8, CYREG_UDB_PA0_CFG8
 1152              	.set TP_P0_2__PA__CFG9, CYREG_UDB_PA0_CFG9
 1153              	.set TP_P0_2__PC, CYREG_GPIO_PRT0_PC
 1154              	.set TP_P0_2__PC2, CYREG_GPIO_PRT0_PC2
 1155              	.set TP_P0_2__PORT, 0
 1156              	.set TP_P0_2__PS, CYREG_GPIO_PRT0_PS
 1157              	.set TP_P0_2__SHIFT, 2
 1158              	
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 79


 1159              	/* TP_P0_3 */
 1160              	.set TP_P0_3__0__DR, CYREG_GPIO_PRT0_DR
 1161              	.set TP_P0_3__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 1162              	.set TP_P0_3__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 1163              	.set TP_P0_3__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 1164              	.set TP_P0_3__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 1165              	.set TP_P0_3__0__HSIOM_MASK, 0x0000F000
 1166              	.set TP_P0_3__0__HSIOM_SHIFT, 12
 1167              	.set TP_P0_3__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 1168              	.set TP_P0_3__0__INTR, CYREG_GPIO_PRT0_INTR
 1169              	.set TP_P0_3__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 1170              	.set TP_P0_3__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 1171              	.set TP_P0_3__0__MASK, 0x08
 1172              	.set TP_P0_3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 1173              	.set TP_P0_3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 1174              	.set TP_P0_3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 1175              	.set TP_P0_3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 1176              	.set TP_P0_3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 1177              	.set TP_P0_3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 1178              	.set TP_P0_3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 1179              	.set TP_P0_3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 1180              	.set TP_P0_3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 1181              	.set TP_P0_3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 1182              	.set TP_P0_3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 1183              	.set TP_P0_3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 1184              	.set TP_P0_3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 1185              	.set TP_P0_3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 1186              	.set TP_P0_3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 1187              	.set TP_P0_3__0__PC, CYREG_GPIO_PRT0_PC
 1188              	.set TP_P0_3__0__PC2, CYREG_GPIO_PRT0_PC2
 1189              	.set TP_P0_3__0__PORT, 0
 1190              	.set TP_P0_3__0__PS, CYREG_GPIO_PRT0_PS
 1191              	.set TP_P0_3__0__SHIFT, 3
 1192              	.set TP_P0_3__DR, CYREG_GPIO_PRT0_DR
 1193              	.set TP_P0_3__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 1194              	.set TP_P0_3__DR_INV, CYREG_GPIO_PRT0_DR_INV
 1195              	.set TP_P0_3__DR_SET, CYREG_GPIO_PRT0_DR_SET
 1196              	.set TP_P0_3__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 1197              	.set TP_P0_3__INTR, CYREG_GPIO_PRT0_INTR
 1198              	.set TP_P0_3__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 1199              	.set TP_P0_3__INTSTAT, CYREG_GPIO_PRT0_INTR
 1200              	.set TP_P0_3__MASK, 0x08
 1201              	.set TP_P0_3__PA__CFG0, CYREG_UDB_PA0_CFG0
 1202              	.set TP_P0_3__PA__CFG1, CYREG_UDB_PA0_CFG1
 1203              	.set TP_P0_3__PA__CFG10, CYREG_UDB_PA0_CFG10
 1204              	.set TP_P0_3__PA__CFG11, CYREG_UDB_PA0_CFG11
 1205              	.set TP_P0_3__PA__CFG12, CYREG_UDB_PA0_CFG12
 1206              	.set TP_P0_3__PA__CFG13, CYREG_UDB_PA0_CFG13
 1207              	.set TP_P0_3__PA__CFG14, CYREG_UDB_PA0_CFG14
 1208              	.set TP_P0_3__PA__CFG2, CYREG_UDB_PA0_CFG2
 1209              	.set TP_P0_3__PA__CFG3, CYREG_UDB_PA0_CFG3
 1210              	.set TP_P0_3__PA__CFG4, CYREG_UDB_PA0_CFG4
 1211              	.set TP_P0_3__PA__CFG5, CYREG_UDB_PA0_CFG5
 1212              	.set TP_P0_3__PA__CFG6, CYREG_UDB_PA0_CFG6
 1213              	.set TP_P0_3__PA__CFG7, CYREG_UDB_PA0_CFG7
 1214              	.set TP_P0_3__PA__CFG8, CYREG_UDB_PA0_CFG8
 1215              	.set TP_P0_3__PA__CFG9, CYREG_UDB_PA0_CFG9
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 80


 1216              	.set TP_P0_3__PC, CYREG_GPIO_PRT0_PC
 1217              	.set TP_P0_3__PC2, CYREG_GPIO_PRT0_PC2
 1218              	.set TP_P0_3__PORT, 0
 1219              	.set TP_P0_3__PS, CYREG_GPIO_PRT0_PS
 1220              	.set TP_P0_3__SHIFT, 3
 1221              	
 1222              	/* TP_P1_7 */
 1223              	.set TP_P1_7__0__DR, CYREG_GPIO_PRT1_DR
 1224              	.set TP_P1_7__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 1225              	.set TP_P1_7__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 1226              	.set TP_P1_7__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 1227              	.set TP_P1_7__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 1228              	.set TP_P1_7__0__HSIOM_MASK, 0xF0000000
 1229              	.set TP_P1_7__0__HSIOM_SHIFT, 28
 1230              	.set TP_P1_7__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 1231              	.set TP_P1_7__0__INTR, CYREG_GPIO_PRT1_INTR
 1232              	.set TP_P1_7__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 1233              	.set TP_P1_7__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 1234              	.set TP_P1_7__0__MASK, 0x80
 1235              	.set TP_P1_7__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 1236              	.set TP_P1_7__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 1237              	.set TP_P1_7__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 1238              	.set TP_P1_7__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 1239              	.set TP_P1_7__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 1240              	.set TP_P1_7__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 1241              	.set TP_P1_7__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 1242              	.set TP_P1_7__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 1243              	.set TP_P1_7__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 1244              	.set TP_P1_7__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 1245              	.set TP_P1_7__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 1246              	.set TP_P1_7__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 1247              	.set TP_P1_7__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 1248              	.set TP_P1_7__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 1249              	.set TP_P1_7__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 1250              	.set TP_P1_7__0__PC, CYREG_GPIO_PRT1_PC
 1251              	.set TP_P1_7__0__PC2, CYREG_GPIO_PRT1_PC2
 1252              	.set TP_P1_7__0__PORT, 1
 1253              	.set TP_P1_7__0__PS, CYREG_GPIO_PRT1_PS
 1254              	.set TP_P1_7__0__SHIFT, 7
 1255              	.set TP_P1_7__DR, CYREG_GPIO_PRT1_DR
 1256              	.set TP_P1_7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 1257              	.set TP_P1_7__DR_INV, CYREG_GPIO_PRT1_DR_INV
 1258              	.set TP_P1_7__DR_SET, CYREG_GPIO_PRT1_DR_SET
 1259              	.set TP_P1_7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 1260              	.set TP_P1_7__INTR, CYREG_GPIO_PRT1_INTR
 1261              	.set TP_P1_7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 1262              	.set TP_P1_7__INTSTAT, CYREG_GPIO_PRT1_INTR
 1263              	.set TP_P1_7__MASK, 0x80
 1264              	.set TP_P1_7__PA__CFG0, CYREG_UDB_PA1_CFG0
 1265              	.set TP_P1_7__PA__CFG1, CYREG_UDB_PA1_CFG1
 1266              	.set TP_P1_7__PA__CFG10, CYREG_UDB_PA1_CFG10
 1267              	.set TP_P1_7__PA__CFG11, CYREG_UDB_PA1_CFG11
 1268              	.set TP_P1_7__PA__CFG12, CYREG_UDB_PA1_CFG12
 1269              	.set TP_P1_7__PA__CFG13, CYREG_UDB_PA1_CFG13
 1270              	.set TP_P1_7__PA__CFG14, CYREG_UDB_PA1_CFG14
 1271              	.set TP_P1_7__PA__CFG2, CYREG_UDB_PA1_CFG2
 1272              	.set TP_P1_7__PA__CFG3, CYREG_UDB_PA1_CFG3
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 81


 1273              	.set TP_P1_7__PA__CFG4, CYREG_UDB_PA1_CFG4
 1274              	.set TP_P1_7__PA__CFG5, CYREG_UDB_PA1_CFG5
 1275              	.set TP_P1_7__PA__CFG6, CYREG_UDB_PA1_CFG6
 1276              	.set TP_P1_7__PA__CFG7, CYREG_UDB_PA1_CFG7
 1277              	.set TP_P1_7__PA__CFG8, CYREG_UDB_PA1_CFG8
 1278              	.set TP_P1_7__PA__CFG9, CYREG_UDB_PA1_CFG9
 1279              	.set TP_P1_7__PC, CYREG_GPIO_PRT1_PC
 1280              	.set TP_P1_7__PC2, CYREG_GPIO_PRT1_PC2
 1281              	.set TP_P1_7__PORT, 1
 1282              	.set TP_P1_7__PS, CYREG_GPIO_PRT1_PS
 1283              	.set TP_P1_7__SHIFT, 7
 1284              	
 1285              	/* TP_P2_7 */
 1286              	.set TP_P2_7__0__DR, CYREG_GPIO_PRT2_DR
 1287              	.set TP_P2_7__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 1288              	.set TP_P2_7__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 1289              	.set TP_P2_7__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 1290              	.set TP_P2_7__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 1291              	.set TP_P2_7__0__HSIOM_MASK, 0xF0000000
 1292              	.set TP_P2_7__0__HSIOM_SHIFT, 28
 1293              	.set TP_P2_7__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 1294              	.set TP_P2_7__0__INTR, CYREG_GPIO_PRT2_INTR
 1295              	.set TP_P2_7__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 1296              	.set TP_P2_7__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 1297              	.set TP_P2_7__0__MASK, 0x80
 1298              	.set TP_P2_7__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 1299              	.set TP_P2_7__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 1300              	.set TP_P2_7__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 1301              	.set TP_P2_7__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 1302              	.set TP_P2_7__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 1303              	.set TP_P2_7__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 1304              	.set TP_P2_7__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 1305              	.set TP_P2_7__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 1306              	.set TP_P2_7__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 1307              	.set TP_P2_7__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 1308              	.set TP_P2_7__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 1309              	.set TP_P2_7__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 1310              	.set TP_P2_7__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 1311              	.set TP_P2_7__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 1312              	.set TP_P2_7__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 1313              	.set TP_P2_7__0__PC, CYREG_GPIO_PRT2_PC
 1314              	.set TP_P2_7__0__PC2, CYREG_GPIO_PRT2_PC2
 1315              	.set TP_P2_7__0__PORT, 2
 1316              	.set TP_P2_7__0__PS, CYREG_GPIO_PRT2_PS
 1317              	.set TP_P2_7__0__SHIFT, 7
 1318              	.set TP_P2_7__DR, CYREG_GPIO_PRT2_DR
 1319              	.set TP_P2_7__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 1320              	.set TP_P2_7__DR_INV, CYREG_GPIO_PRT2_DR_INV
 1321              	.set TP_P2_7__DR_SET, CYREG_GPIO_PRT2_DR_SET
 1322              	.set TP_P2_7__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 1323              	.set TP_P2_7__INTR, CYREG_GPIO_PRT2_INTR
 1324              	.set TP_P2_7__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 1325              	.set TP_P2_7__INTSTAT, CYREG_GPIO_PRT2_INTR
 1326              	.set TP_P2_7__MASK, 0x80
 1327              	.set TP_P2_7__PA__CFG0, CYREG_UDB_PA2_CFG0
 1328              	.set TP_P2_7__PA__CFG1, CYREG_UDB_PA2_CFG1
 1329              	.set TP_P2_7__PA__CFG10, CYREG_UDB_PA2_CFG10
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 82


 1330              	.set TP_P2_7__PA__CFG11, CYREG_UDB_PA2_CFG11
 1331              	.set TP_P2_7__PA__CFG12, CYREG_UDB_PA2_CFG12
 1332              	.set TP_P2_7__PA__CFG13, CYREG_UDB_PA2_CFG13
 1333              	.set TP_P2_7__PA__CFG14, CYREG_UDB_PA2_CFG14
 1334              	.set TP_P2_7__PA__CFG2, CYREG_UDB_PA2_CFG2
 1335              	.set TP_P2_7__PA__CFG3, CYREG_UDB_PA2_CFG3
 1336              	.set TP_P2_7__PA__CFG4, CYREG_UDB_PA2_CFG4
 1337              	.set TP_P2_7__PA__CFG5, CYREG_UDB_PA2_CFG5
 1338              	.set TP_P2_7__PA__CFG6, CYREG_UDB_PA2_CFG6
 1339              	.set TP_P2_7__PA__CFG7, CYREG_UDB_PA2_CFG7
 1340              	.set TP_P2_7__PA__CFG8, CYREG_UDB_PA2_CFG8
 1341              	.set TP_P2_7__PA__CFG9, CYREG_UDB_PA2_CFG9
 1342              	.set TP_P2_7__PC, CYREG_GPIO_PRT2_PC
 1343              	.set TP_P2_7__PC2, CYREG_GPIO_PRT2_PC2
 1344              	.set TP_P2_7__PORT, 2
 1345              	.set TP_P2_7__PS, CYREG_GPIO_PRT2_PS
 1346              	.set TP_P2_7__SHIFT, 7
 1347              	
 1348              	/* ADC_SAR_Seq_1_cy_psoc4_sar */
 1349              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
 1350              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
 1351              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
 1352              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
 1353              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
 1354              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
 1355              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER, 0
 1356              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
 1357              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
 1358              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
 1359              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
 1360              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
 1361              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
 1362              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
 1363              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
 1364              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
 1365              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
 1366              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
 1367              	.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
 1368              	
 1369              	/* ADC_SAR_Seq_1_cy_psoc4_sarmux_8 */
 1370              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN, 0
 1371              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT, 0
 1372              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN, 1
 1373              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT, 0
 1374              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN, 2
 1375              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT, 0
 1376              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN, 3
 1377              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT, 0
 1378              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
 1379              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
 1380              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
 1381              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
 1382              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
 1383              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
 1384              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
 1385              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
 1386              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG08
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 83


 1387              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG09
 1388              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
 1389              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
 1390              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
 1391              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
 1392              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
 1393              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
 1394              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
 1395              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
 1396              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
 1397              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
 1398              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
 1399              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
 1400              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
 1401              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
 1402              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
 1403              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
 1404              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT08
 1405              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT09
 1406              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
 1407              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
 1408              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
 1409              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
 1410              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
 1411              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
 1412              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
 1413              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
 1414              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
 1415              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
 1416              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
 1417              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
 1418              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
 1419              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
 1420              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
 1421              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK08
 1422              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK09
 1423              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
 1424              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
 1425              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
 1426              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
 1427              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
 1428              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
 1429              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
 1430              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
 1431              	.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
 1432              	
 1433              	/* ADC_SAR_Seq_1_intClock */
 1434              	.set ADC_SAR_Seq_1_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL06
 1435              	.set ADC_SAR_Seq_1_intClock__DIV_ID, 0x00000041
 1436              	.set ADC_SAR_Seq_1_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL01
 1437              	.set ADC_SAR_Seq_1_intClock__PA_DIV_ID, 0x000000FF
 1438              	
 1439              	/* ADC_SAR_Seq_1_IRQ */
 1440              	.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
 1441              	.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 1442              	.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x8000
 1443              	.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 15
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 84


 1444              	.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK, 0xC0000000
 1445              	.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 3
 1446              	.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
 1447              	.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
 1448              	.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
 1449              	
 1450              	/* Miscellaneous */
 1451              	.set CYDEV_BCLK__HFCLK__HZ, 48000000
 1452              	.set CYDEV_BCLK__HFCLK__KHZ, 48000
 1453              	.set CYDEV_BCLK__HFCLK__MHZ, 48
 1454              	.set CYDEV_BCLK__SYSCLK__HZ, 48000000
 1455              	.set CYDEV_BCLK__SYSCLK__KHZ, 48000
 1456              	.set CYDEV_BCLK__SYSCLK__MHZ, 48
 1457              	.set CYDEV_CHIP_DIE_LEOPARD, 1
 1458              	.set CYDEV_CHIP_DIE_PANTHER, 6
 1459              	.set CYDEV_CHIP_DIE_PSOC4A, 3
 1460              	.set CYDEV_CHIP_DIE_PSOC5LP, 5
 1461              	.set CYDEV_CHIP_DIE_UNKNOWN, 0
 1462              	.set CYDEV_CHIP_FAMILY_PSOC3, 1
 1463              	.set CYDEV_CHIP_FAMILY_PSOC4, 2
 1464              	.set CYDEV_CHIP_FAMILY_PSOC5, 3
 1465              	.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
 1466              	.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
 1467              	.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
 1468              	.set CYDEV_CHIP_MEMBER_3A, 1
 1469              	.set CYDEV_CHIP_MEMBER_4A, 3
 1470              	.set CYDEV_CHIP_MEMBER_4D, 2
 1471              	.set CYDEV_CHIP_MEMBER_4F, 4
 1472              	.set CYDEV_CHIP_MEMBER_5A, 6
 1473              	.set CYDEV_CHIP_MEMBER_5B, 5
 1474              	.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
 1475              	.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
 1476              	.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
 1477              	.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
 1478              	.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
 1479              	.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
 1480              	.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
 1481              	.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
 1482              	.set CYDEV_CHIP_REV_PANTHER_ES0, 0
 1483              	.set CYDEV_CHIP_REV_PANTHER_ES1, 1
 1484              	.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
 1485              	.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
 1486              	.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
 1487              	.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
 1488              	.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
 1489              	.set CYDEV_CHIP_REVISION_3A_ES1, 0
 1490              	.set CYDEV_CHIP_REVISION_3A_ES2, 1
 1491              	.set CYDEV_CHIP_REVISION_3A_ES3, 3
 1492              	.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
 1493              	.set CYDEV_CHIP_REVISION_4A_ES0, 17
 1494              	.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
 1495              	.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
 1496              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
 1497              	.set CYDEV_CHIP_REVISION_5A_ES0, 0
 1498              	.set CYDEV_CHIP_REVISION_5A_ES1, 1
 1499              	.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
 1500              	.set CYDEV_CHIP_REVISION_5B_ES0, 0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 85


 1501              	.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
 1502              	.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
 1503              	.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
 1504              	.set CYDEV_CONFIG_READ_ACCELERATOR, 1
 1505              	.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
 1506              	.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
 1507              	.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
 1508              	.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
 1509              	.set CYDEV_CONFIGURATION_COMPRESSED, 1
 1510              	.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
 1511              	.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
 1512              	.set CYDEV_CONFIGURATION_MODE_DMA, 2
 1513              	.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
 1514              	.set CYDEV_DEBUG_PROTECT_KILL, 4
 1515              	.set CYDEV_DEBUG_PROTECT_OPEN, 1
 1516              	.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
 1517              	.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
 1518              	.set CYDEV_DEBUGGING_DPS_Disable, 3
 1519              	.set CYDEV_DEBUGGING_DPS_SWD, 2
 1520              	.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
 1521              	.set CYDEV_DEBUGGING_ENABLE, 1
 1522              	.set CYDEV_HEAP_SIZE, 0x80
 1523              	.set CYDEV_PROJ_TYPE, 0
 1524              	.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
 1525              	.set CYDEV_PROJ_TYPE_LOADABLE, 2
 1526              	.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
 1527              	.set CYDEV_PROJ_TYPE_STANDARD, 0
 1528              	.set CYDEV_STACK_SIZE, 0x0800
 1529              	.set CYDEV_USE_BUNDLED_CMSIS, 1
 1530              	.set CYDEV_VARIABLE_VDDA, 1
 1531              	.set CYDEV_VDDA_MV, 3300
 1532              	.set CYDEV_VDDD_MV, 3300
 1533              	.set CYDEV_VDDR_MV, 3300
 1534              	.set CYIPBLOCK_m0s8bless_VERSION, 1
 1535              	.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
 1536              	.set CYIPBLOCK_m0s8csd_VERSION, 1
 1537              	.set CYIPBLOCK_m0s8ioss_VERSION, 1
 1538              	.set CYIPBLOCK_m0s8lcd_VERSION, 2
 1539              	.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
 1540              	.set CYIPBLOCK_m0s8peri_VERSION, 1
 1541              	.set CYIPBLOCK_m0s8scb_VERSION, 2
 1542              	.set CYIPBLOCK_m0s8srssv2_VERSION, 1
 1543              	.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
 1544              	.set CYIPBLOCK_m0s8udbif_VERSION, 1
 1545              	.set CYIPBLOCK_s8pass4al_VERSION, 1
 1546              	.set CYDEV_BOOTLOADER_ENABLE, 0
 1547              	.endif
  19              	
  20              	
  21              	/*******************************************************************************
  22              	* Function Name: CyDelayCycles
  23              	********************************************************************************
  24              	*
  25              	* Summary:
  26              	*  Delays for the specified number of cycles.
  27              	*
  28              	* Parameters:
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 86


  29              	*  uint32 cycles: number of cycles to delay.
  30              	*
  31              	* Return:
  32              	*  None
  33              	*
  34              	*******************************************************************************/
  35              	/* void CyDelayCycles(uint32 cycles) */
  36              	.align 3                    /* Align to 8 byte boundary (2^n) */
  37              	.global CyDelayCycles
  38              	.func CyDelayCycles, CyDelayCycles
  39              	.type CyDelayCycles, %function
  40              	.thumb_func
  41              	CyDelayCycles:              /* cycles bytes */
  42 0000 0230     	    ADDS r0, r0, #2         /*    1    2    Round to nearest multiple of 4 */
  43 0002 8008     	    LSRS r0, r0, #2         /*    1    2    Divide by 4 and set flags */
  44 0004 03D0     	    BEQ CyDelayCycles_done  /*    2    2    Skip if 0 */
  45              	.IF ((CYIPBLOCK_m0s8cpussv2_VERSION == 1) && (CYIPBLOCK_m0s8srssv2_VERSION == 1))
  46              	    /* If device is using CPUSSv2 and SRSSv2 leave loop unaligned */
  47              	.ELSE
  48              	    NOP                     /*    1    2    Loop alignment padding */
  49              	.ENDIF
  50              	CyDelayCycles_loop:
  51 0006 0138     	    SUBS r0, r0, #1         /*    1    2   Decrement counter */ 
  52 0008 FDD1     	    BNE CyDelayCycles_loop  /*    3    2   3 CPU cycles (if branche is taken)*/
  53 000a C046     	    NOP                     /*    1    2    Loop alignment padding */
  54 000c C046     	    NOP                     /*    1    2    Loop alignment padding */
  55              	CyDelayCycles_done:
  56 000e C046     	    NOP                     /*    1    2    Loop alignment padding */
  57 0010 7047     	    BX lr                   /*    3    2 */
  58              	.endfunc
  59              	
  60              	
  61              	/*******************************************************************************
  62              	* Function Name: CyEnterCriticalSection
  63              	********************************************************************************
  64              	*
  65              	* Summary:
  66              	*  CyEnterCriticalSection disables interrupts and returns a value indicating
  67              	*  whether interrupts were previously enabled (the actual value depends on
  68              	*  whether the device is PSoC 3 or PSoC 5).
  69              	*
  70              	*  Note Implementation of CyEnterCriticalSection manipulates the IRQ enable bit
  71              	*  with interrupts still enabled. The test and set of the interrupt bits is not
  72              	*  atomic; this is true for both PSoC 3 and PSoC 5. Therefore, to avoid a
  73              	*  corrupting processor state, it must be the policy that all interrupt routines
  74              	*  restore the interrupt enable bits as they were found on entry.
  75              	*
  76              	* Parameters:
  77              	*  None
  78              	*
  79              	* Return:
  80              	*  uint8
  81              	*   Returns 0 if interrupts were previously enabled or 1 if interrupts
  82              	*   were previously disabled.
  83              	*
  84              	*******************************************************************************/
  85              	/* uint8 CyEnterCriticalSection(void) */
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 87


  86              	.global CyEnterCriticalSection
  87              	.func CyEnterCriticalSection, CyEnterCriticalSection
  88              	.type CyEnterCriticalSection, %function
  89              	.thumb_func
  90              	CyEnterCriticalSection:
  91 0012 EFF31080 	    MRS r0, PRIMASK         /* Save and return interrupt state */
  92 0016 72B6     	    CPSID I                 /* Disable interrupts */
  93 0018 7047     	    BX lr
  94              	.endfunc
  95              	
  96              	
  97              	/*******************************************************************************
  98              	* Function Name: CyExitCriticalSection
  99              	********************************************************************************
 100              	*
 101              	* Summary:
 102              	*  CyExitCriticalSection re-enables interrupts if they were enabled before
 103              	*  CyEnterCriticalSection was called. The argument should be the value returned
 104              	*  from CyEnterCriticalSection.
 105              	*
 106              	* Parameters:
 107              	*  uint8 savedIntrStatus:
 108              	*   Saved interrupt status returned by the CyEnterCriticalSection function.
 109              	*
 110              	* Return:
 111              	*  None
 112              	*
 113              	*******************************************************************************/
 114              	/* void CyExitCriticalSection(uint8 savedIntrStatus) */
 115              	.global CyExitCriticalSection
 116              	.func CyExitCriticalSection, CyExitCriticalSection
 117              	.type CyExitCriticalSection, %function
 118              	.thumb_func
 119              	CyExitCriticalSection:
 120 001a 80F31088 	    MSR PRIMASK, r0         /* Restore interrupt state */
 121 001e 7047     	    BX lr
 122              	.endfunc
 123              	
 124              	.end
