<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>How to send our bus results back out the serial port</title>
  <meta name="description" content="This post starts to complete the design of a very elementary debug port thatcan be used to command an internal, on-board, wishbone bus.  Other posts inthis s...">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/blog/2017/06/15/words-back-to-bytes.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-4ZK7HKHSVW"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-4ZK7HKHSVW');
</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<li><a HREF="/tutorial/formal.html">Formal training</a>


<li><a HREF="/quiz/quizzes.html">Quizzes</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<HR>

<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a href="https://www.reddit.com/r/ZipCPU"><span class="username">Reddit</a>
<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="https://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title" itemprop="name headline">How to send our bus results back out the serial port</h1>
    <p class="post-meta"><time datetime="2017-06-15T00:00:00-04:00" itemprop="datePublished">Jun 15, 2017</time></p>
  </header>

  <div class="post-content" itemprop="articleBody">
    <p>This post starts to complete the design of a very elementary debug port that
can be used to command an internal, on-board, wishbone bus.  Other posts in
this series include:</p>

<table style="float: right"><caption>Fig 1: DBG Port Overview</caption><tr><td><img src="/img/wb-uart-smpl-2.svg" alt="Block Diagram of a Simpler Wishbone to UART converter" width="360" /></td></tr></table>

<ul>
  <li>
    <p><a href="/blog/2017/06/05/wb-bridge-overview.html">An overview of a UART to wishbone
bridge</a></p>
  </li>
  <li>
    <p>How to build a <a href="/blog/2017/06/08/simple-wb-master.html">Simple Wishbone Master</a>, and</p>
  </li>
  <li>
    <p>How to <a href="/blog/2017/06/14/creating-words-from-bytes.html">create bus command words from a 7-bit data stream</a></p>
  </li>
</ul>

<p>We’ve slowly been building up to the implementation of a WB-UART component,
such as that in Fig 1.</p>

<p>A this point, we’ve now described how to get a serial port up and running,
how to <a href="/blog/2017/06/14/creating-words-from-bytes.html">create words from the serial
stream</a>, and
<a href="/blog/2017/06/08/simple-wb-master.html">how to control a simple wishbone bus
master</a>
from the command words running through this stream.  We are very close to having
a working debug bus–since we can add the FIFOs and interrupts in later if
we have to.</p>

<p>This lesson is about what it takes to turn the response words from the bus
master into a characters that will be sent out the output transport.  The
output transport, as you will recall, has a functionality similar to a
serial port.  Indeed, it might be a serial port, although it doesn’t need
to be.</p>

<h2 id="stream-timing">Stream timing</h2>

<p>Before we start, though, let’s examine how to handle stream timing.  Our
problem is that we will be generating words to be sent out of our serial
port at a rate that is much faster than the port can handle.  We’re going to
want to make certain that these response words are not lost–in spite of the
speed differential.</p>

<p>Earlier, we described <a href="/blog/2017/06/02/generating-timing.html">how to build a strobe type of
signal</a>.  For our purposes here, the
strobe signal was one that was valid for a single clock only.  Here, we are
also going to use a busy signal.  The two signals will work together in the
following way: the strobe will indicate a desire to send a word downstream,
while the busy response from the next component will be used to indicate that
the downstream component is not ready to receive.  To deal with this, once we
set our strobe we will continue to hold it high (request data be sent)
until the downstream components busy but is cleared.</p>

<p>Conditions for moving forward will therefore look something like …</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">if</span> <span class="p">((</span><span class="n">i_stb</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">o_dw_busy</span><span class="p">))</span>
	<span class="p">....</span></code></pre></figure>

<p>This condition will be true any time we accept a request to send a word.</p>

<p>Likewise, there is a similar condition on the downstream side of any stream
component:</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">if</span> <span class="p">((</span><span class="n">o_dw_stb</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">i_tx_busy</span><span class="p">))</span>
	<span class="p">....</span></code></pre></figure>

<p>Prefixes will change depending upon which side of the link we are on, or
which components we are using, but the logic is going to be the same every
time.</p>

<p>Now, with that out of the way, we can disassemble our words into a serial
port output channel.</p>

<h2 id="breaking-words-into-nibbles">Breaking Words into nibbles</h2>

<p>The trick to making any stream processing work is to only do a little bit of
processing at each step.  Hence for our first step, we turn our response
word into bytes.</p>

<p>There are a couple primary variables to make this work.  The first one is
the word buffer, <strong>r_word</strong>.  This buffer holds what is left of our response
word that has not yet been sent.  The next variable is the <strong>r_len</strong> word
that holds how many valid nibbles remain in our <strong>r_word</strong> register.</p>

<p>Hence, on any new incoming word, as long as we are not busy, we send
a nibble noting the top two bits (Read data, write acknowledgement, etc.), and
we note that the register now has eight
nibbles within it.  In the case of any special words, we instead send the top
five bits of the command word and nothing more.  Other protocols would work
as well, this is just what we are going to choose.</p>

<p>Here’s the big always blog for what we want to do.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i_reset</span><span class="p">)</span>
	<span class="k">begin</span>
		<span class="c1">// On reset, clear our variables</span>
		<span class="n">r_word</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">r_len</span>  <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">o_dw_stb</span>  <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
		<span class="n">o_dw_bits</span> <span class="o">&lt;=</span> <span class="mh">5'h0</span><span class="p">;</span>
	<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">i_stb</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">o_dw_busy</span><span class="p">))</span>
	<span class="k">begin</span>			
		<span class="c1">// If we are not busy, then load a new command</span>
		<span class="c1">// into our buffer to be sent</span>
		<span class="n">r_word</span> <span class="o">&lt;=</span> <span class="n">i_word</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">r_len</span>  <span class="o">&lt;=</span> <span class="mh">4'h8</span><span class="p">;</span>

		<span class="n">o_dw_stb</span> <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>
		<span class="n">o_dw_bits</span> <span class="o">&lt;=</span> <span class="o">{</span> <span class="mb">3'b100</span><span class="p">,</span> <span class="n">i_word</span><span class="p">[</span><span class="mi">33</span><span class="o">:</span><span class="mi">32</span><span class="p">]</span> <span class="o">}</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i_word</span><span class="p">[</span><span class="mi">33</span><span class="o">:</span><span class="mi">32</span><span class="p">]</span><span class="o">==</span><span class="mb">2'b11</span><span class="p">)</span>
		<span class="k">begin</span>
			<span class="c1">// If this is a special command,</span>
			<span class="c1">// grab all top 5-bits to output</span>
			<span class="c1">// them</span>
			<span class="n">o_dw_bits</span> <span class="o">&lt;=</span> <span class="n">i_word</span><span class="p">[</span><span class="mi">33</span><span class="o">:</span><span class="mi">29</span><span class="p">];</span>
			<span class="n">r_len</span> <span class="o">&lt;=</span> <span class="mh">4'h0</span><span class="p">;</span>
		<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i_word</span><span class="p">[</span><span class="mi">33</span><span class="o">:</span><span class="mi">32</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2'b01</span><span class="p">)</span>
		<span class="k">begin</span> <span class="c1">// On an ACK, print only the 'K'</span>
			<span class="c1">// and nothing more</span>
			<span class="n">r_len</span> <span class="o">&lt;=</span> <span class="mh">4'h0</span><span class="p">;</span>
		<span class="k">end</span>
	<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">o_dw_stb</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">i_tx_busy</span><span class="p">))</span>
	<span class="k">begin</span>
		<span class="c1">// Our last byte was accepted, move to the next one</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r_len</span> <span class="o">!=</span> <span class="mh">4'h0</span><span class="p">)</span>
		<span class="k">begin</span>
			<span class="n">o_dw_stb</span>  <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>
			<span class="n">o_dw_bits</span> <span class="o">&lt;=</span> <span class="o">{</span> <span class="mb">1'b0</span><span class="p">,</span> <span class="n">r_word</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">28</span><span class="p">]</span> <span class="o">}</span><span class="p">;</span>
			<span class="n">r_word</span> <span class="o">&lt;=</span> <span class="o">{</span> <span class="n">r_word</span><span class="p">[</span><span class="mi">27</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="mh">4'h0</span> <span class="o">}</span><span class="p">;</span>
			<span class="n">r_len</span>  <span class="o">&lt;=</span> <span class="n">r_len</span> <span class="o">-</span> <span class="mb">1'b1</span><span class="p">;</span>
		<span class="k">end</span> <span class="k">else</span>
			<span class="n">o_dw_stb</span>  <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
	<span class="k">end</span></code></pre></figure>

<p>We’ll simplify this giant always block by first removing the reset logic
from it.  Indeed, the only things that need reset logic are the <strong>r_len</strong>
and <strong>o_dw_stb</strong> registers.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
<span class="k">if</span> <span class="p">(</span><span class="n">i_reset</span><span class="p">)</span>
<span class="k">begin</span>
	<span class="n">r_len</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">o_dw_stb</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">i_stb</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">o_dw_busy</span><span class="p">))</span>
<span class="k">begin</span>
	<span class="n">o_dw_stb</span> <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i_word</span><span class="p">[</span><span class="mi">33</span><span class="o">:</span><span class="mi">32</span><span class="p">]</span><span class="o">==</span><span class="mb">2'b11</span><span class="p">)</span>
		<span class="n">r_len</span> <span class="o">&lt;=</span> <span class="mh">4'h0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">r_len</span> <span class="o">&lt;=</span> <span class="mh">4'h8</span><span class="p">;</span>
<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_tx_busy</span><span class="p">)</span>
<span class="k">begin</span>
	<span class="n">o_dw_stb</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">r_len</span> <span class="o">!=</span> <span class="mh">4'h0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r_len</span> <span class="o">!=</span> <span class="mh">4'h0</span><span class="p">)</span>
		<span class="n">r_len</span> <span class="o">&lt;=</span> <span class="n">r_len</span> <span class="o">-</span> <span class="mb">1'b1</span><span class="p">;</span>
<span class="k">end</span></code></pre></figure>

<p>You should find this logic identical to the big always block above.</p>

<p>The rest of our logic, to include all the various wires associated with
the word register <strong>r_word</strong> can then be drastically simplified.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
<span class="c1">// No reset logic needed</span>
<span class="k">if</span> <span class="p">((</span><span class="n">i_stb</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">o_dw_busy</span><span class="p">))</span>
<span class="k">begin</span>
	<span class="c1">// On any new word, set the result</span>
	<span class="n">r_word</span> <span class="o">&lt;=</span> <span class="n">i_word</span><span class="p">;</span>
<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_tx_busy</span><span class="p">)</span>
	<span class="c1">// Whenever we aren't busy, a new nibble is accepted</span>
	<span class="c1">// and the word shifts.  If we never set our output</span>
	<span class="c1">// strobe, this will never become busy, but if the</span>
	<span class="c1">// register isn't in use, there's no penalty to clearing</span>
	<span class="c1">// it repeatedly.</span>
	<span class="n">r_word</span> <span class="o">&lt;=</span> <span class="o">{</span> <span class="n">r_word</span><span class="p">[</span><span class="mi">27</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="mh">4'h0</span> <span class="o">}</span><span class="p">;</span></code></pre></figure>

<p>Even the outputs may be set quite simply.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
<span class="k">if</span> <span class="p">((</span><span class="n">i_stb</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">o_dw_busy</span><span class="p">))</span>
<span class="k">begin</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i_word</span><span class="p">[</span><span class="mi">33</span><span class="o">:</span><span class="mi">32</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2'b11</span><span class="p">)</span>
		<span class="n">o_dw_bits</span> <span class="o">&lt;=</span> <span class="n">i_word</span><span class="p">[</span><span class="mi">33</span><span class="o">:</span><span class="mi">29</span><span class="p">];</span>
	<span class="k">else</span>
		<span class="n">o_dw_bits</span> <span class="o">&lt;=</span> <span class="o">{</span> <span class="mb">3'b100</span><span class="p">,</span> <span class="n">i_word</span><span class="p">[</span><span class="mi">33</span><span class="o">:</span><span class="mi">32</span><span class="p">]</span> <span class="o">}</span><span class="p">;</span>
<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i_tx_busy</span><span class="p">)</span>
	<span class="n">o_dw_bits</span> <span class="o">&lt;=</span> <span class="o">{</span> <span class="mb">1'b0</span><span class="p">,</span> <span class="n">r_word</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">28</span><span class="p">]</span> <span class="o">}</span><span class="p">;</span></code></pre></figure>

<p>If you look over the difference between what we started with and where we
ended up, there’s a lot of differences.  All of these differences translate
into fewer resources in our output.  They can basically be summarized by this:
if you don’t care the what the value of a register is under certain conditions,
then don’t make that register depend upon those conditions.  Remember, the
resources used by a piece of logic can be (roughly) calculated by the number
of inputs that piece of logic requires.</p>

<h2 id="turning-nibbles-into-characters">Turning nibbles into characters</h2>

<p>The next step on the output process is to turn this stream of nibbles into
output characters.  This is almost a pure lookup table, but the stream
logic keeps it from being quite that.</p>

<p>The stream logic consists of paying attention to the busy and strobe flags
to determine when we have an output to send.  In particular, if we are not
busy and a request is made of us, we’ll forward it down the line.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">i_stb</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">o_gx_busy</span><span class="p">))</span>
		<span class="c1">// On a new request, send it forward</span>
		<span class="n">o_gx_stb</span> <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_busy</span><span class="p">)</span>
		<span class="n">o_gx_stb</span> <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span></code></pre></figure>

<p>Since we don’t have more than a single clock’s worth of processing to do here,
we can just set the busy bit to be the same as our output strobe bit.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">assign</span>	<span class="n">o_gx_busy</span> <span class="o">=</span> <span class="n">o_gx_stb</span><span class="p">;</span></code></pre></figure>

<p>The real work is in the lookup table.  When given a value between 5’h0 and
5’hf, we just send the hexadecimal output.  Values with the 5’h10 bit set
indicate we need to send a special character.  You can see the special
characters we support below.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">i_stb</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">o_gx_busy</span><span class="p">))</span>
	<span class="k">begin</span>
		<span class="k">case</span><span class="p">(</span><span class="n">i_bits</span><span class="p">)</span>
		<span class="mh">5'h00</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"0"</span><span class="p">;</span>
		<span class="mh">5'h01</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"1"</span><span class="p">;</span>
		<span class="mh">5'h02</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"2"</span><span class="p">;</span>
		<span class="mh">5'h03</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"3"</span><span class="p">;</span>
		<span class="mh">5'h04</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"4"</span><span class="p">;</span>
		<span class="mh">5'h05</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"5"</span><span class="p">;</span>
		<span class="mh">5'h06</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"6"</span><span class="p">;</span>
		<span class="mh">5'h07</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"7"</span><span class="p">;</span>
		<span class="mh">5'h08</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"8"</span><span class="p">;</span>
		<span class="mh">5'h09</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"9"</span><span class="p">;</span>
		<span class="mh">5'h0a</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"a"</span><span class="p">;</span>
		<span class="mh">5'h0b</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"b"</span><span class="p">;</span>
		<span class="mh">5'h0c</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"c"</span><span class="p">;</span>
		<span class="mh">5'h0d</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"d"</span><span class="p">;</span>
		<span class="mh">5'h0e</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"e"</span><span class="p">;</span>
		<span class="mh">5'h0f</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"f"</span><span class="p">;</span>
		<span class="c1">//</span>
		<span class="mh">5'h10</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"R"</span><span class="p">;</span>	<span class="c1">// Read response w/data</span>
		<span class="mh">5'h11</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"K"</span><span class="p">;</span>	<span class="c1">// Write ACK</span>
		<span class="mh">5'h12</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"A"</span><span class="p">;</span>	<span class="c1">// Address was set</span>
		<span class="mh">5'h13</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"S"</span><span class="p">;</span>	<span class="c1">// Special</span>
		<span class="c1">//</span>
		<span class="mh">5'h18</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"T"</span><span class="p">;</span>	<span class="c1">// reseT</span>
		<span class="mh">5'h19</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"E"</span><span class="p">;</span>	<span class="c1">// BUS Error</span>
		<span class="mh">5'h1a</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"I"</span><span class="p">;</span>	<span class="c1">// Interrupt</span>
		<span class="mh">5'h1b</span><span class="o">:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="s">"Z"</span><span class="p">;</span>	<span class="c1">// I'm here, but slping</span>
		<span class="nl">default:</span> <span class="n">o_gx_char</span> <span class="o">&lt;=</span> <span class="mh">8'hd</span><span class="p">;</span>	<span class="c1">// Carriage return</span>
		<span class="k">endcase</span>
	<span class="k">end</span></code></pre></figure>

<p>Unknown characters just get quietly turned into carriage returns, which
the next module turns into carriage return and newline pairs (CR/NL).</p>

<h2 id="adding-carriage-returns-and-newlines-to-the-stream">Adding Carriage Returns and Newlines to the Stream</h2>

<p>The final step is to add a carriage return/newline pair to our output stream
any time it becomes idle.  This will assist any buffered software following
that might depend upon the end of a line before forwarding the data received.</p>

<p>To do this, we’ll create a new stream component in our processing chain.
Any characters given to this stream will just send their characters back
out the port.  But, if the port is idle we’ll insert a carriage return into
the stream.  Then, any time a carriage return is sent out, we’ll set a register
<strong>last_cr</strong> to indicate that we’ve sent one carriage return, and don’t need
to send it again.  This value will clear upon any new and valid data from
the port.</p>

<p>The next state variable we’ll use is <strong>cr_state</strong>.  This variable will be
set at anytime <strong>last_cr</strong> is set, and we’ll clear it upon sending a newline.</p>

<p>Put together, any time we enter our newline state, we’ll set <strong>last_cr</strong> and
set <strong>cr_state</strong>.  After the carriage return is sent, we’ll send a newline
and clear <strong>cr_state</strong>.  We’ll then stay in that state until anything
else is sent through the port.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i_reset</span><span class="p">)</span>
	<span class="k">begin</span>
		<span class="c1">// On reset, act as though we've already sent</span>
		<span class="c1">// a CR/NL pair</span>
		<span class="n">cr_state</span> <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
		<span class="n">last_cr</span>  <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
		<span class="n">o_nl_stb</span> <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
	<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">i_stb</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">o_nl_busy</span><span class="p">))</span>
	<span class="k">begin</span>
		<span class="c1">// On any input, set the last_cr bit if it was</span>
		<span class="c1">// a carriage return, and clear it otherwise. </span>
		<span class="c1">// Clear the cr_state bit either way.</span>
		<span class="n">o_nl_stb</span>  <span class="o">&lt;=</span> <span class="n">i_stb</span><span class="p">;</span>
		<span class="n">o_nl_byte</span> <span class="o">&lt;=</span> <span class="n">i_byte</span><span class="p">;</span>
		<span class="n">cr_state</span> <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
		<span class="n">last_cr</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">i_byte</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">8'hd</span><span class="p">);</span>
	<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">o_nl_busy</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">i_busy</span><span class="p">))</span>
	<span class="k">begin</span>
		<span class="c1">// If we've just sent something, let's check</span>
		<span class="c1">// if we need to send a cr/newline pair</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">last_cr</span><span class="p">)</span>
		<span class="k">begin</span>
			<span class="c1">// We haven't sent a carriage</span>
			<span class="c1">// return.  So, send it if the</span>
			<span class="c1">// input is idle.</span>
			<span class="n">cr_state</span>  <span class="o">&lt;=</span> <span class="p">(</span><span class="o">!</span><span class="n">i_stb</span><span class="p">);</span>
			<span class="n">o_nl_byte</span> <span class="o">&lt;=</span> <span class="mh">8'hd</span><span class="p">;</span>
			<span class="n">last_cr</span>   <span class="o">&lt;=</span> <span class="p">(</span><span class="o">!</span><span class="n">i_stb</span><span class="p">);</span>
			<span class="n">o_nl_stb</span>  <span class="o">&lt;=</span> <span class="p">(</span><span class="o">!</span><span class="n">i_stb</span><span class="p">);</span>
		<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cr_state</span><span class="p">)</span>
		<span class="k">begin</span>
			<span class="c1">// We've sent the carriage</span>
			<span class="c1">// return, but not the newline.</span>
			<span class="c1">// Send the newline now.</span>
			<span class="n">cr_state</span>  <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
			<span class="n">o_nl_byte</span> <span class="o">&lt;=</span> <span class="mh">8'ha</span><span class="p">;</span>
			<span class="n">o_nl_stb</span>  <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>
		<span class="k">end</span> <span class="k">else</span>
			<span class="c1">// Idle the channel</span>
			<span class="n">o_nl_stb</span>  <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
	<span class="k">end</span></code></pre></figure>

<h2 id="future-posts">Future Posts</h2>

<p>There, that’s all there is to it!  You now know how to take a response word
from the wishbone bus master, and how to send that result back out a serial
port.</p>

<p>While we’ve just about presented all of the components, and while you almost
have a usable bus at this point, we’re not there yet.  Some particular
functionality remains missing.  This includes:</p>

<ul>
  <li>
    <p><a href="/blog/2017/06/16/adding-ints.html">Adding interrupt notifications</a> to the response stream</p>
  </li>
  <li>
    <p><a href="/blog/2017/06/19/debug-idles.html">Adding idle notifications</a> to let you know you are connected to the right
stream</p>
  </li>
  <li>
    <p><a href="/blog/2017/06/22/simple-wb-interconnect.html">Creating a simple wishbone interconnect</a></p>
  </li>
  <li>
    <p>Creating a <a href="/blog/2017/06/26/dbgbus-verilator.html">hand-controlled test
bench</a>
to prove this works</p>
  </li>
  <li>
    <p>Creating a <a href="/blog/2017/06/29/sw-dbg-interface.html">software bus
controller</a></p>
  </li>
</ul>

<p>Now that our controller is nearly complete, though, these will be much simpler
topics.  We’ll come back to them in future posts.</p>

  </div>


<div class "verse">
<HR align="center;" width="25%">
<P><em>As cold waters to a thirsty soul, so is good news from a far country. (Prov 25:25)</em>


</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
