Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 06FE33B5A65
	for <lists+qemu-devel@lfdr.de>; Mon, 28 Jun 2021 10:21:08 +0200 (CEST)
Received: from localhost ([::1]:43264 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1lxmVv-00063u-3u
	for lists+qemu-devel@lfdr.de; Mon, 28 Jun 2021 04:21:07 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:60606)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)
 id 1lxmUd-0005FD-Lk
 for qemu-devel@nongnu.org; Mon, 28 Jun 2021 04:19:47 -0400
Received: from mail-pj1-x1036.google.com ([2607:f8b0:4864:20::1036]:37815)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)
 id 1lxmUZ-0007FK-VU
 for qemu-devel@nongnu.org; Mon, 28 Jun 2021 04:19:47 -0400
Received: by mail-pj1-x1036.google.com with SMTP id
 22-20020a17090a0c16b0290164a5354ad0so12328147pjs.2
 for <qemu-devel@nongnu.org>; Mon, 28 Jun 2021 01:19:43 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=NAXf566XAGyVBAy8iZXRYSfpuIHPLr4RyYxsm4vCtAc=;
 b=iKk4JELv1dhKbRYUfyfmo5zZHC/h3/38r8gd3YBQstzkgypaFMhFGKEwtt6bjsCWu8
 LqT+pptxbQ7tDkkOadMWPifco+2Vfg0Z85EphoDE2Auv6/yrpaW899hs54RqENfuBo7O
 agisprzkQFDSV/Zg8IobWfUY2PEQHlsN13R13R1RULrm7k5h1OVblEsz71hHMAnqs3iy
 XdaZSnmmsZeDi7Tfq7IABx8w8vzD0kAsem+K5K1N5aVPe5BQTfIsLUXA4aE9cPgNl8v9
 wwdyQumOMEK5QxAGYLlabLlyfmyaTZEu/IMbLXl6rRUGwTJ2odjEyTRHPGu87/DQIF7E
 Pf+g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=NAXf566XAGyVBAy8iZXRYSfpuIHPLr4RyYxsm4vCtAc=;
 b=mL4+3UGIfpK9IyMfTxmh4gEQKpnFHRWKgwCWZ1sb/CeNFySplTLbbklYnJfQiSdmni
 pycuGuzZEY025dQeazLN/MfG9J4A2GHX+jCXeTtFhKpt3XxfsxpkkwiDg4eEU4DK2ZLV
 yp+LpHJ8hOOQqJDjzj16jBLCNZmE6fqAYzVqi2EB+STirxwEt0Hmd31dum+stufsEXYk
 dPcNqgnDWUveBsVINVgWi++nPerRxBwucLaayUjko91lKPgzoh3bFLjs++MFXq4DYo9z
 t8bgCz1/goVqOotLhp0RTqt4RaJqu2YU4T24x5sYrrj85dLMTog0/tBGehH9UJYhzvfx
 ICKg==
X-Gm-Message-State: AOAM530tOKNYNe7Ay0POKpfUf2gRyl951jLWiP64ZPHZxkgZvkMnSrWj
 VirfGBCT4nv6a7A6C7vs3VzuFA==
X-Google-Smtp-Source: ABdhPJzqLUsAN/aYPMc7U0RXFX/Y+aW5onWINE3tMPjTNsffFnjsjaMnvo26klWqk4LB548yxW9SUA==
X-Received: by 2002:a17:902:7b87:b029:128:345d:f596 with SMTP id
 w7-20020a1709027b87b0290128345df596mr16206888pll.36.1624868382301; 
 Mon, 28 Jun 2021 01:19:42 -0700 (PDT)
Received: from mail-pf1-f177.google.com (mail-pf1-f177.google.com.
 [209.85.210.177])
 by smtp.gmail.com with ESMTPSA id cs1sm3971394pjb.56.2021.06.28.01.19.41
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Mon, 28 Jun 2021 01:19:41 -0700 (PDT)
Received: by mail-pf1-f177.google.com with SMTP id a127so13443901pfa.10;
 Mon, 28 Jun 2021 01:19:41 -0700 (PDT)
X-Received: by 2002:a63:5b0e:: with SMTP id p14mr22021416pgb.110.1624868381598; 
 Mon, 28 Jun 2021 01:19:41 -0700 (PDT)
MIME-Version: 1.0
References: <20210409074857.166082-1-zhiwei_liu@c-sky.com>
 <20210409074857.166082-4-zhiwei_liu@c-sky.com>
 <CANzO1D0v5F4K--ACjGaMT7imyXK4vUhZpET3T7CpsEscOPUV2A@mail.gmail.com>
 <52225a77-c509-9999-9d8a-942ea407f44d@c-sky.com>
 <CAE_xrPg9qG-uOfkMeGvudWZFLUCG+7SSEbvS08iWmL_KKq7KZA@mail.gmail.com>
 <27879b9f-bffa-96c9-a8b2-033eb0a0be4c@c-sky.com>
 <CANzO1D062NOxsNG=fmoagXGJfQMu5tw_3uku307hm+t7iB_i7Q@mail.gmail.com>
 <6c9c894c-6f85-c6bb-a372-d69e15896571@c-sky.com>
 <CANzO1D1RVotEcropVmHu5bPp7Hq30t2-BkR0pn7=iD18mKZiXw@mail.gmail.com>
 <a573ec98-9821-4aa2-2026-bb95664ada54@c-sky.com>
 <CANzO1D3AOvExDirwaWbLqrngx2B=zsD9xYsZarFO5JmzGfZZrA@mail.gmail.com>
 <26909592-51e0-df55-dff2-40f5dbc90085@c-sky.com>
In-Reply-To: <26909592-51e0-df55-dff2-40f5dbc90085@c-sky.com>
From: Frank Chang <frank.chang@sifive.com>
Date: Mon, 28 Jun 2021 16:19:30 +0800
X-Gmail-Original-Message-ID: <CANzO1D381kKxSkcnPu7cxUXVt-bgfTv02SjCwF62u1+mG_9=ZQ@mail.gmail.com>
Message-ID: <CANzO1D381kKxSkcnPu7cxUXVt-bgfTv02SjCwF62u1+mG_9=ZQ@mail.gmail.com>
Subject: Re: [RFC PATCH 03/11] hw/intc: Add CLIC device
To: LIU Zhiwei <zhiwei_liu@c-sky.com>
Content-Type: multipart/alternative; boundary="000000000000b1288205c5cf26b8"
Received-SPF: pass client-ip=2607:f8b0:4864:20::1036;
 envelope-from=frank.chang@sifive.com; helo=mail-pj1-x1036.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, HTML_MESSAGE=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 Frank Chang <frank.chang@sifive.com>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
 wxy194768@alibaba-inc.com, Alistair Francis <Alistair.Francis@wdc.com>,
 Palmer Dabbelt <palmer@dabbelt.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

--000000000000b1288205c5cf26b8
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

LIU Zhiwei <zhiwei_liu@c-sky.com> =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=E6=97=
=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=884:12=E5=AF=AB=E9=81=93=EF=BC=9A

>
> On 2021/6/28 =E4=B8=8B=E5=8D=884:07, Frank Chang wrote:
>
> LIU Zhiwei <zhiwei_liu@c-sky.com> =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=E6=
=97=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=884:03=E5=AF=AB=E9=81=93=EF=BC=9A
>
>>
>> On 2021/6/28 =E4=B8=8B=E5=8D=883:49, Frank Chang wrote:
>>
>> LIU Zhiwei <zhiwei_liu@c-sky.com> =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=E6=
=97=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=883:40=E5=AF=AB=E9=81=93=EF=BC=9A
>>
>>>
>>> On 2021/6/28 =E4=B8=8B=E5=8D=883:23, Frank Chang wrote:
>>>
>>> LIU Zhiwei <zhiwei_liu@c-sky.com> =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=
=E6=97=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=883:17=E5=AF=AB=E9=81=93=EF=BC=
=9A
>>>
>>>>
>>>> On 2021/6/26 =E4=B8=8B=E5=8D=888:56, Frank Chang wrote:
>>>>
>>>> On Wed, Jun 16, 2021 at 10:56 AM LIU Zhiwei <zhiwei_liu@c-sky.com>
>>>> wrote:
>>>>
>>>>>
>>>>> On 6/13/21 6:10 PM, Frank Chang wrote:
>>>>>
>>>>> LIU Zhiwei <zhiwei_liu@c-sky.com> =E6=96=BC 2021=E5=B9=B44=E6=9C=889=
=E6=97=A5 =E9=80=B1=E4=BA=94 =E4=B8=8B=E5=8D=883:57=E5=AF=AB=E9=81=93=EF=BC=
=9A
>>>>>
>>>>> +static void riscv_clic_realize(DeviceState *dev, Error **errp)
>>>>>> +{
>>>>>> +    RISCVCLICState *clic =3D RISCV_CLIC(dev);
>>>>>> +    size_t harts_x_sources =3D clic->num_harts * clic->num_sources;
>>>>>> +    int irqs, i;
>>>>>> +
>>>>>> +    if (clic->prv_s && clic->prv_u) {
>>>>>> +        irqs =3D 3 * harts_x_sources;
>>>>>> +    } else if (clic->prv_s || clic->prv_u) {
>>>>>> +        irqs =3D 2 * harts_x_sources;
>>>>>> +    } else {
>>>>>> +        irqs =3D harts_x_sources;
>>>>>> +    }
>>>>>> +
>>>>>> +    clic->clic_size =3D irqs * 4 + 0x1000;
>>>>>> +    memory_region_init_io(&clic->mmio, OBJECT(dev), &riscv_clic_ops=
,
>>>>>> clic,
>>>>>> +                          TYPE_RISCV_CLIC, clic->clic_size);
>>>>>> +
>>>>>> +    clic->clicintip =3D g_new0(uint8_t, irqs);
>>>>>> +    clic->clicintie =3D g_new0(uint8_t, irqs);
>>>>>> +    clic->clicintattr =3D g_new0(uint8_t, irqs);
>>>>>> +    clic->clicintctl =3D g_new0(uint8_t, irqs);
>>>>>> +    clic->active_list =3D g_new0(CLICActiveInterrupt, irqs);
>>>>>> +    clic->active_count =3D g_new0(size_t, clic->num_harts);
>>>>>> +    clic->exccode =3D g_new0(uint32_t, clic->num_harts);
>>>>>> +    clic->cpu_irqs =3D g_new0(qemu_irq, clic->num_harts);
>>>>>> +    sysbus_init_mmio(SYS_BUS_DEVICE(dev), &clic->mmio);
>>>>>> +
>>>>>> +    /* Allocate irq through gpio, so that we can use qtest */
>>>>>> +    qdev_init_gpio_in(dev, riscv_clic_set_irq, irqs);
>>>>>> +    qdev_init_gpio_out(dev, clic->cpu_irqs, clic->num_harts);
>>>>>> +
>>>>>> +    for (i =3D 0; i < clic->num_harts; i++) {
>>>>>> +        RISCVCPU *cpu =3D RISCV_CPU(qemu_get_cpu(i));
>>>>>>
>>>>>
>>>>> As spec says:
>>>>>   Smaller single-core systems might have only a CLIC,
>>>>>   while multicore systems might have a CLIC per-core and a single
>>>>> shared PLIC.
>>>>>   The PLIC xeip signals are treated as hart-local interrupt sources b=
y
>>>>> the CLIC at each core.
>>>>>
>>>>> It looks like it's possible to have one CLIC instance per core.
>>>>>
>>>>> If you want to delivery an interrupt to one hart, you should encode
>>>>> the IRQ by the interrupt number
>>>>> , the hart number and the interrupt target privilege, then set the ir=
q.
>>>>>
>>>>> I think how to calculate the hart number is the task of PLIC and it
>>>>> can make use of "hartid-base"
>>>>> to calculate it.
>>>>>
>>>>> Thanks,
>>>>> Zhiwei
>>>>>
>>>>
>>>> Hi Zhiwei,
>>>>
>>>> What I mean is if there are multiple CLIC instances, each per core
>>>> (CLIC spec allows that).
>>>> If you try to bind CLIC with CPU index start from 0,
>>>> it will be impossible for CLIC instance to bind CPU from index other
>>>> than 0.
>>>>
>>>> For example, for 4 cores system, it's possible to have 4 CLIC instance=
s:
>>>>   * CLIC 0 binds to CPU 0
>>>>   * CLIC 1 binds to CPU 1
>>>>   * CLIC 2 binds to CPU 2
>>>>   * CLIC 3 binds to CPU 3
>>>>
>>>> and that's why I said it's possible to pass an extra "hartid-base" jus=
t
>>>> like PLIC.
>>>> I know most of hardid are calculated by the requesing address, so most
>>>> hartid usages should be fine.
>>>> But I saw two places using qemu_get_cpu(),
>>>>
>>>> which may cause the problem for the scenario I describe above:
>>>> i.e. riscv_clic_next_interrupt() and riscv_clic_realize() as my
>>>> original reply.
>>>>
>>>> So what's the problem here?
>>>>
>>>> Currently all cores share the same CLIC instance. Do you want to give
>>>> each core  a CLIC instance?
>>>>
>>> Yes, that's what I mean, which should be supported as what spec says[1]=
:
>>>   The CLIC complements the PLIC. Smaller single-core systems might have
>>> only a CLIC,
>>>   while multicore systems might have *a CLIC per-core* and a single
>>> shared PLIC.
>>>   The PLIC xeip signals are treated as hart-local interrupt sources by
>>> the CLIC at each core.
>>>
>>> [1]
>>> https://github.com/riscv/riscv-fast-interrupt/blob/646310a5e4ae055964b4=
680f12c1c04a7cc0dd56/clic.adoc#12-clic-versus-plic
>>>
>>> Thanks,
>>> Frank Chang
>>>
>>>
>>> If we give each core a CLIC instance, it is not convenient to access th=
e
>>> shared memory, such as 0x0-0x1000.
>>> Which CLIC instance should contain this memory region?
>>>
>> What do you mean by: "access the shared memory" here?
>>
>> It means the cliccfg or clicinfo which  should be shared by all CLIC
>> instances.
>>
> If there are multiple CLIC instances, shouldn't they have their own base
> addresses?
> So I do not understand how cliccfg and clicinfo would be shared by all
> CLIC instances. (Or they should?)
>
> Once we have a talk on tech-fast-interrupt. The chair of fast interrupt
> reply is:
>
> *"The first part (address 0x0000-0x0FFF) which contains
> cliccfg/clicinfo/clicinttrig should be global since only one copy of the
> configuration setting is enough.*
> *On the other hand, the latter part (0x1000-0x4FFF) which contains contro=
l
> bits for individual interrupt should be one copy per hart"*
>
Hmm... interesting, that's probably something I have missed.
and they didn't document this statement in the spec :(

But I think this statement has a contradiction against the system with
multi-CLIC instances described in spec.
Does it imply that either:
  * I can only have one CLIC in the system, or
  * All CLIC instances must have the same configuration in the system.

Do you have the link to this statement? I would like to take a look.

Thanks,
Frank Chang


> Thanks,
> Zhiwei
>
> Each CLIC instance will manage its own cliccfg and clicinfo.
>
> Thanks,
> Frank Chang
>
> Thanks,
>> Zhiwei
>>
>> I thought the memory region is defined during CLIC's creation?
>> So it should depend on the platform that creates CLIC instances.
>>
>> Thanks,
>> Frank Chang
>>
>>
>>> Thanks,
>>> Zhiwei
>>>
>>>
>>>> Thanks,
>>>> Zhiwei
>>>>
>>> Regards,
>>>> Frank Chang
>>>>
>>>>
>>>>> However if you try to bind CPU reference start from index i =3D 0.
>>>>> It's not possible for each per-core CLIC to bind their own CPU
>>>>> instance in multicore system
>>>>> as they have to bind from CPU 0.
>>>>>
>>>>> I'm not sure if we add a new "hartid-base" property just like what
>>>>> SiFive PLIC is
>>>>> implemented would be a good idea or not.
>>>>>
>>>>>
>>>>> Regards,
>>>>> Frank Chang
>>>>>
>>>>>
>>>>>> +        qemu_irq irq =3D qemu_allocate_irq(riscv_clic_cpu_irq_handl=
er,
>>>>>> +                                         &cpu->env, 1);
>>>>>> +        qdev_connect_gpio_out(dev, i, irq);
>>>>>> +        cpu->env.clic =3D clic;
>>>>>> +    }
>>>>>> +}
>>>>>> +
>>>>>>
>>>>>>
>>>>>>

--000000000000b1288205c5cf26b8
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

<div dir=3D"ltr"><div dir=3D"ltr">LIU Zhiwei &lt;<a href=3D"mailto:zhiwei_l=
iu@c-sky.com">zhiwei_liu@c-sky.com</a>&gt; =E6=96=BC 2021=E5=B9=B46=E6=9C=
=8828=E6=97=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=884:12=E5=AF=AB=E9=81=93=
=EF=BC=9A<br></div><div class=3D"gmail_quote"><blockquote class=3D"gmail_qu=
ote" style=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,20=
4);padding-left:1ex">
 =20
   =20
 =20
  <div>
    <p><br>
    </p>
    <div>On 2021/6/28 =E4=B8=8B=E5=8D=884:07, Frank Chang wrote:<br>
    </div>
    <blockquote type=3D"cite">
     =20
      <div dir=3D"ltr">
        <div dir=3D"ltr">LIU Zhiwei &lt;<a href=3D"mailto:zhiwei_liu@c-sky.=
com" target=3D"_blank">zhiwei_liu@c-sky.com</a>&gt;
          =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=E6=97=A5 =E9=80=B1=E4=B8=80 =
=E4=B8=8B=E5=8D=884:03=E5=AF=AB=E9=81=93=EF=BC=9A<br>
        </div>
        <div class=3D"gmail_quote">
          <blockquote class=3D"gmail_quote" style=3D"margin:0px 0px 0px 0.8=
ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">
            <div>
              <p><br>
              </p>
              <div>On 2021/6/28 =E4=B8=8B=E5=8D=883:49, Frank Chang wrote:<=
br>
              </div>
              <blockquote type=3D"cite">
                <div dir=3D"ltr">
                  <div dir=3D"ltr">LIU Zhiwei &lt;<a href=3D"mailto:zhiwei_=
liu@c-sky.com" target=3D"_blank">zhiwei_liu@c-sky.com</a>&gt;
                    =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=E6=97=A5 =E9=80=B1=
=E4=B8=80 =E4=B8=8B=E5=8D=883:40=E5=AF=AB=E9=81=93=EF=BC=9A<br>
                  </div>
                  <div class=3D"gmail_quote">
                    <blockquote class=3D"gmail_quote" style=3D"margin:0px 0=
px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">
                      <div>
                        <p><br>
                        </p>
                        <div>On 2021/6/28 =E4=B8=8B=E5=8D=883:23, Frank Cha=
ng wrote:<br>
                        </div>
                        <blockquote type=3D"cite">
                          <div dir=3D"ltr">
                            <div dir=3D"ltr">LIU Zhiwei &lt;<a href=3D"mail=
to:zhiwei_liu@c-sky.com" target=3D"_blank">zhiwei_liu@c-sky.com</a>&gt;
                              =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=E6=97=A5 =
=E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=883:17=E5=AF=AB=E9=81=93=EF=BC=9A<br>
                            </div>
                            <div class=3D"gmail_quote">
                              <blockquote class=3D"gmail_quote" style=3D"ma=
rgin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:=
1ex">
                                <div>
                                  <p><br>
                                  </p>
                                  <div>On 2021/6/26 =E4=B8=8B=E5=8D=888:56,=
 Frank Chang
                                    wrote:<br>
                                  </div>
                                  <blockquote type=3D"cite">
                                    <div dir=3D"ltr">
                                      <div dir=3D"ltr">On Wed, Jun 16,
                                        2021 at 10:56 AM LIU Zhiwei &lt;<a =
href=3D"mailto:zhiwei_liu@c-sky.com" target=3D"_blank">zhiwei_liu@c-sky.com=
</a>&gt;
                                        wrote:<br>
                                      </div>
                                      <div class=3D"gmail_quote">
                                        <blockquote class=3D"gmail_quote" s=
tyle=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);pad=
ding-left:1ex">
                                          <div>
                                            <p><br>
                                            </p>
                                            <div>On 6/13/21 6:10 PM,
                                              Frank Chang wrote:<br>
                                            </div>
                                            <blockquote type=3D"cite">
                                              <div dir=3D"ltr">
                                                <div dir=3D"ltr">LIU
                                                  Zhiwei &lt;<a href=3D"mai=
lto:zhiwei_liu@c-sky.com" target=3D"_blank">zhiwei_liu@c-sky.com</a>&gt;
                                                  =E6=96=BC 2021=E5=B9=B44=
=E6=9C=889=E6=97=A5 =E9=80=B1=E4=BA=94
                                                  =E4=B8=8B=E5=8D=883:57=E5=
=AF=AB=E9=81=93=EF=BC=9A<br>
                                                </div>
                                                <div class=3D"gmail_quote">=
<br>
                                                  <blockquote class=3D"gmai=
l_quote" style=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,20=
4,204);padding-left:1ex">
                                                    +static void
                                                    riscv_clic_realize(Devi=
ceState
                                                    *dev, Error **errp)<br>
                                                    +{<br>
                                                    +=C2=A0 =C2=A0 RISCVCLI=
CState
                                                    *clic =3D
                                                    RISCV_CLIC(dev);<br>
                                                    +=C2=A0 =C2=A0 size_t
                                                    harts_x_sources =3D
                                                    clic-&gt;num_harts *
clic-&gt;num_sources;<br>
                                                    +=C2=A0 =C2=A0 int irqs=
, i;<br>
                                                    +<br>
                                                    +=C2=A0 =C2=A0 if
                                                    (clic-&gt;prv_s
                                                    &amp;&amp;
                                                    clic-&gt;prv_u) {<br>
                                                    +=C2=A0 =C2=A0 =C2=A0 =
=C2=A0 irqs =3D 3 *
                                                    harts_x_sources;<br>
                                                    +=C2=A0 =C2=A0 } else i=
f
                                                    (clic-&gt;prv_s ||
                                                    clic-&gt;prv_u) {<br>
                                                    +=C2=A0 =C2=A0 =C2=A0 =
=C2=A0 irqs =3D 2 *
                                                    harts_x_sources;<br>
                                                    +=C2=A0 =C2=A0 } else {=
<br>
                                                    +=C2=A0 =C2=A0 =C2=A0 =
=C2=A0 irqs =3D
                                                    harts_x_sources;<br>
                                                    +=C2=A0 =C2=A0 }<br>
                                                    +<br>
                                                    +=C2=A0 =C2=A0
                                                    clic-&gt;clic_size =3D
                                                    irqs * 4 + 0x1000;<br>
                                                    +=C2=A0 =C2=A0
                                                    memory_region_init_io(&=
amp;clic-&gt;mmio,
                                                    OBJECT(dev),
                                                    &amp;riscv_clic_ops,
                                                    clic,<br>
                                                    +=C2=A0 =C2=A0 =C2=A0 =
=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0
                                                    =C2=A0 =C2=A0 =C2=A0
                                                    TYPE_RISCV_CLIC,
                                                    clic-&gt;clic_size);<br=
>
                                                    +<br>
                                                    +=C2=A0 =C2=A0
                                                    clic-&gt;clicintip =3D
                                                    g_new0(uint8_t,
                                                    irqs);<br>
                                                    +=C2=A0 =C2=A0
                                                    clic-&gt;clicintie =3D
                                                    g_new0(uint8_t,
                                                    irqs);<br>
                                                    +=C2=A0 =C2=A0
                                                    clic-&gt;clicintattr
                                                    =3D g_new0(uint8_t,
                                                    irqs);<br>
                                                    +=C2=A0 =C2=A0
                                                    clic-&gt;clicintctl
                                                    =3D g_new0(uint8_t,
                                                    irqs);<br>
                                                    +=C2=A0 =C2=A0
                                                    clic-&gt;active_list
                                                    =3D
                                                    g_new0(CLICActiveInterr=
upt,
                                                    irqs);<br>
                                                    +=C2=A0 =C2=A0
                                                    clic-&gt;active_count
                                                    =3D g_new0(size_t,
                                                    clic-&gt;num_harts);<br=
>
                                                    +=C2=A0 =C2=A0
                                                    clic-&gt;exccode =3D
                                                    g_new0(uint32_t,
                                                    clic-&gt;num_harts);<br=
>
                                                    +=C2=A0 =C2=A0
                                                    clic-&gt;cpu_irqs =3D
                                                    g_new0(qemu_irq,
                                                    clic-&gt;num_harts);<br=
>
                                                    +=C2=A0 =C2=A0
                                                    sysbus_init_mmio(SYS_BU=
S_DEVICE(dev),
                                                    &amp;clic-&gt;mmio);<br=
>
                                                    +<br>
                                                    +=C2=A0 =C2=A0 /* Alloc=
ate irq
                                                    through gpio, so
                                                    that we can use
                                                    qtest */<br>
                                                    +=C2=A0 =C2=A0
                                                    qdev_init_gpio_in(dev,
                                                    riscv_clic_set_irq,
                                                    irqs);<br>
                                                    +=C2=A0 =C2=A0
                                                    qdev_init_gpio_out(dev,
                                                    clic-&gt;cpu_irqs,
                                                    clic-&gt;num_harts);<br=
>
                                                    +<br>
                                                    +=C2=A0 =C2=A0 for (i =
=3D 0; i
                                                    &lt;
                                                    clic-&gt;num_harts;
                                                    i++) {<br>
                                                    +=C2=A0 =C2=A0 =C2=A0 =
=C2=A0 RISCVCPU
                                                    *cpu =3D
                                                    RISCV_CPU(qemu_get_cpu(=
i));<br>
                                                  </blockquote>
                                                  <div><br>
                                                  </div>
                                                  <div>As spec says:</div>
                                                  <div>=C2=A0 Smaller
                                                    single-core systems
                                                    might have only a
                                                    CLIC,</div>
                                                  <div>=C2=A0 while multico=
re
                                                    systems might have a
                                                    CLIC per-core and a
                                                    single shared PLIC.</di=
v>
                                                  <div>=C2=A0 The PLIC xeip
                                                    signals are treated
                                                    as hart-local
                                                    interrupt sources by
                                                    the CLIC at each
                                                    core.<br>
                                                  </div>
                                                  <div><br>
                                                  </div>
                                                  <div>It looks like
                                                    it&#39;s possible to
                                                    have one CLIC
                                                    instance per core.</div=
>
                                                </div>
                                              </div>
                                            </blockquote>
                                            <p>If you want to delivery
                                              an interrupt to one hart,
                                              you should encode the IRQ
                                              by the interrupt number<br>
                                              , the hart number and the
                                              interrupt target
                                              privilege, then set the
                                              irq.</p>
                                            <p>I think how to calculate
                                              the hart number is the
                                              task of PLIC and it can
                                              make use of &quot;hartid-base=
&quot;<br>
                                              to calculate it.</p>
                                            <p>Thanks,<br>
                                              Zhiwei<br>
                                            </p>
                                          </div>
                                        </blockquote>
                                        <div><br>
                                        </div>
                                        <div>Hi Zhiwei,</div>
                                        <div><br>
                                        </div>
                                        <div>What I mean is if there are
                                          multiple CLIC instances, each
                                          per core (CLIC spec allows
                                          that).</div>
                                        <div>If you try to bind CLIC
                                          with CPU index start from 0,</div=
>
                                        <div>it will be impossible for
                                          CLIC instance=C2=A0to bind CPU fr=
om
                                          index other than 0.</div>
                                        <div><br>
                                        </div>
                                        <div>For example, for 4 cores
                                          system, it&#39;s possible to have
                                          4 CLIC instances:</div>
                                        <div>=C2=A0 * CLIC 0 binds to CPU 0=
</div>
                                        <div>=C2=A0 * CLIC 1 binds to CPU 1=
</div>
                                        <div>=C2=A0 * CLIC 2 binds to CPU 2=
</div>
                                        <div>=C2=A0 * CLIC 3 binds to CPU 3=
</div>
                                        <div><br>
                                        </div>
                                        <div>and that&#39;s why I said it&#=
39;s
                                          possible to pass an extra
                                          &quot;hartid-base&quot; just like=
 PLIC.</div>
                                        <div>I know most of hardid are
                                          calculated by the requesing
                                          address, so most hartid=C2=A0usag=
es
                                          should be fine.</div>
                                        <div>But I saw two places
                                          using=C2=A0qemu_get_cpu(),<br>
                                        </div>
                                      </div>
                                    </div>
                                  </blockquote>
                                  <blockquote type=3D"cite">
                                    <div dir=3D"ltr">
                                      <div class=3D"gmail_quote">
                                        <div>which may cause the problem
                                          for the scenario I describe
                                          above:</div>
                                        <div>i.e.
                                          riscv_clic_next_interrupt()
                                          and riscv_clic_realize() as my
                                          original reply.</div>
                                      </div>
                                    </div>
                                  </blockquote>
                                  <p>So what&#39;s the problem here?</p>
                                  <p>Currently all cores share the same
                                    CLIC instance. Do you want to give
                                    each core=C2=A0 a CLIC instance?</p>
                                </div>
                              </blockquote>
                              <div>
                                <div>Yes, that&#39;s what I mean, which
                                  should be supported as what spec
                                  says[1]:</div>
                                <div>=C2=A0=C2=A0The CLIC complements the P=
LIC.
                                  Smaller single-core systems might have
                                  only a CLIC,</div>
                                <div>=C2=A0 while multicore systems might
                                  have <b>a CLIC per-core</b> and a
                                  single shared PLIC.</div>
                                <div>=C2=A0 The PLIC xeip signals are treat=
ed
                                  as hart-local interrupt sources by the
                                  CLIC at each core.</div>
                                <div><br>
                                </div>
                                <div>[1]=C2=A0<a href=3D"https://github.com=
/riscv/riscv-fast-interrupt/blob/646310a5e4ae055964b4680f12c1c04a7cc0dd56/c=
lic.adoc#12-clic-versus-plic" target=3D"_blank">https://github.com/riscv/ri=
scv-fast-interrupt/blob/646310a5e4ae055964b4680f12c1c04a7cc0dd56/clic.adoc#=
12-clic-versus-plic</a></div>
                                <div><br>
                                </div>
                                <div>Thanks,</div>
                                <div>Frank Chang</div>
                              </div>
                              <div>=C2=A0</div>
                            </div>
                          </div>
                        </blockquote>
                        <p>If we give each core a CLIC instance, it is
                          not convenient to access the shared memory,
                          such as 0x0-0x1000.<br>
                          Which CLIC instance should contain this memory
                          region?</p>
                      </div>
                    </blockquote>
                    <div>What do you mean by: &quot;access the shared memor=
y&quot;
                      here?</div>
                  </div>
                </div>
              </blockquote>
              <p>It means the cliccfg or clicinfo which=C2=A0 should be
                shared by all CLIC instances.</p>
            </div>
          </blockquote>
          <div>If there are multiple CLIC instances, shouldn&#39;t they hav=
e
            their own base addresses?</div>
          <div>So I do not understand how cliccfg and clicinfo would be
            shared by all CLIC instances. (Or they should?)</div>
        </div>
      </div>
    </blockquote>
    <p>Once we have a talk on tech-fast-interrupt. The chair of fast
      interrupt reply is:</p>
    <p><i>&quot;The first part (address 0x0000-0x0FFF) which contains
        cliccfg/clicinfo/clicinttrig should be global since only one
        copy of the configuration setting is enough.</i><i><br>
      </i><i>On the other hand, the latter part (0x1000-0x4FFF) which
        contains control bits for individual interrupt should be one
        copy per hart&quot;</i></p></div></blockquote><div>Hmm... interesti=
ng, that&#39;s probably something I have missed.</div><div>and they didn&#3=
9;t document this statement in the spec :(</div><div><br></div><div>But I t=
hink this statement has a contradiction against the system with multi-CLIC =
instances described in spec.</div><div>Does it imply that either:</div><div=
>=C2=A0 * I can only have one CLIC in the system, or</div><div>=C2=A0 * All=
 CLIC instances must have the same configuration in the system.</div><div><=
br></div><div>Do you have the link to this statement? I would like to take =
a look.</div><div><br></div><div>Thanks,</div><div>Frank Chang</div><div><b=
r></div><blockquote class=3D"gmail_quote" style=3D"margin:0px 0px 0px 0.8ex=
;border-left:1px solid rgb(204,204,204);padding-left:1ex"><div><p><br>
    </p>
    <p>Thanks,<br>
      Zhiwei<br>
    </p>
    <blockquote type=3D"cite">
      <div dir=3D"ltr">
        <div class=3D"gmail_quote">
          <div>Each CLIC instance will manage its own cliccfg and
            clicinfo.</div>
          <div><br>
          </div>
          <div>Thanks,</div>
          <div>Frank Chang</div>
          <div><br>
          </div>
          <blockquote class=3D"gmail_quote" style=3D"margin:0px 0px 0px 0.8=
ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">
            <div>
              <p>Thanks,<br>
                Zhiwei<br>
              </p>
              <blockquote type=3D"cite">
                <div dir=3D"ltr">
                  <div class=3D"gmail_quote">
                    <div>I thought the memory region is defined during
                      CLIC&#39;s creation?</div>
                    <div>So it should depend on the platform that
                      creates CLIC instances.</div>
                    <div><br>
                    </div>
                    <div>Thanks,</div>
                    <div>Frank Chang</div>
                    <div>=C2=A0<br>
                    </div>
                    <blockquote class=3D"gmail_quote" style=3D"margin:0px 0=
px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">
                      <div>
                        <p>Thanks,<br>
                          Zhiwei<br>
                        </p>
                        <blockquote type=3D"cite">
                          <div dir=3D"ltr">
                            <div class=3D"gmail_quote">
                              <blockquote class=3D"gmail_quote" style=3D"ma=
rgin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:=
1ex">
                                <div>
                                  <p> <br>
                                  </p>
                                  <p>Thanks,<br>
                                    Zhiwei</p>
                                </div>
                              </blockquote>
                              <blockquote class=3D"gmail_quote" style=3D"ma=
rgin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:=
1ex">
                                <div>
                                  <blockquote type=3D"cite">
                                    <div dir=3D"ltr">
                                      <div class=3D"gmail_quote">
                                        <div>Regards,</div>
                                        <div>Frank Chang</div>
                                        <div>=C2=A0<br>
                                        </div>
                                        <blockquote class=3D"gmail_quote" s=
tyle=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);pad=
ding-left:1ex">
                                          <div>
                                            <p> </p>
                                            <blockquote type=3D"cite">
                                              <div dir=3D"ltr">
                                                <div class=3D"gmail_quote">
                                                  <div>However if you
                                                    try to bind CPU
                                                    reference start from
                                                    index i =3D 0.</div>
                                                  <div>It&#39;s not possibl=
e
                                                    for each per-core
                                                    CLIC to bind their
                                                    own CPU instance in
                                                    multicore system</div>
                                                  <div>as they have to
                                                    bind from CPU 0.</div>
                                                  <div><br>
                                                    I&#39;m not sure if we
                                                    add a new
                                                    &quot;hartid-base&quot;
                                                    property just like
                                                    what SiFive PLIC is</di=
v>
                                                  <div>implemented would
                                                    be a good idea or
                                                    not.</div>
                                                  <div><br>
                                                  </div>
                                                  <div><br>
                                                  </div>
                                                  <div>Regards,</div>
                                                  <div>Frank Chang</div>
                                                  <div>=C2=A0</div>
                                                  <blockquote class=3D"gmai=
l_quote" style=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,20=
4,204);padding-left:1ex">
                                                    +=C2=A0 =C2=A0 =C2=A0 =
=C2=A0 qemu_irq
                                                    irq =3D
                                                    qemu_allocate_irq(riscv=
_clic_cpu_irq_handler,<br>
                                                    +=C2=A0 =C2=A0 =C2=A0 =
=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0
                                                    =C2=A0 =C2=A0 =C2=A0 =
=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0
                                                    =C2=A0&amp;cpu-&gt;env,
                                                    1);<br>
                                                    +=C2=A0 =C2=A0 =C2=A0 =
=C2=A0
                                                    qdev_connect_gpio_out(d=
ev,
                                                    i, irq);<br>
                                                    +=C2=A0 =C2=A0 =C2=A0 =
=C2=A0
                                                    cpu-&gt;env.clic =3D
                                                    clic;<br>
                                                    +=C2=A0 =C2=A0 }<br>
                                                    +}<br>
                                                    +<br>
                                                    <br>
                                                    <br>
                                                  </blockquote>
                                                </div>
                                              </div>
                                            </blockquote>
                                          </div>
                                        </blockquote>
                                      </div>
                                    </div>
                                  </blockquote>
                                </div>
                              </blockquote>
                            </div>
                          </div>
                        </blockquote>
                      </div>
                    </blockquote>
                  </div>
                </div>
              </blockquote>
            </div>
          </blockquote>
        </div>
      </div>
    </blockquote>
  </div>

</blockquote></div></div>

--000000000000b1288205c5cf26b8--

