// Seed: 482253704
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    output tri id_2,
    input tri id_3,
    output tri1 id_4,
    input uwire id_5,
    input wor id_6,
    output supply1 id_7,
    output wor id_8,
    output tri id_9,
    input wor id_10,
    output tri0 id_11
);
  wire id_13;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output tri0 id_3
);
  logic [7:0] id_5, id_6;
  module_0(
      id_2, id_0, id_2, id_0, id_2, id_0, id_0, id_3, id_2, id_1, id_0, id_1
  ); id_7(
      .id_0(1'b0), .id_1(1)
  );
  assign id_3 = 1;
  wire id_8 = id_5[1];
endmodule
