library ieee;
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all;

entity MOD_VALURI is											   --in mare parte proiecul meu consta intr-un MUX ,intrare clk ,iar iesirile sunt cele 3(4) moduri de functionare ale sistemului
	port (cl:in bit;									   --clk cu frecventa de 50 MHz
	B: in std_logic_vector (7 downto 0) :="00000000";	   --cele 8 intrerupatore de care dispune Nexys 2
	L: out std_logic_vector (7 downto 0));	   				   --cele 8 LED-uri care le are Nexys 2;
end entity;

architecture fct of MOD_VALURI is
signal verificare:integer;
begin
	process(cl)						   	
	variable a :integer :=0;							
	variable b :std_logic_vector(7 downto 0) := "00000000";											
	variable trans:integer := 0;
	variable c: integer :=0;
	variable d: integer :=0;
	variable ok : integer :=0;
	variable duty_1:integer:=1;
	variable duty_2:integer:=0;
	
	variable g:integer:=100;
	
 begin
	
	trans := to_integer(unsigned(B));
	trans := trans *500000;
	if ok=0 then
		 c:=trans/g;
		 d:=trans-c;
		 ok:=1;
	end if;
	
	if cl='1' and cl'event then
	a:=a+1;
	
	if duty_1 =1 then
		verificare<=1;
			if a=d and b="00000000" then
				b:="11111111";
				d:=d-2*trans/g;
				a:=0;
			elsif a=c and b="11111111" then
				b:="00000000";
				c:=c+2*trans/g;
				a:=0;
			end if;
		 end if; 
		
		if duty_2 = 1 then
			verificare<=d;
			if a=d and b="00000000" then
				b:="11111111";
				d:=d+2*trans/g;
				a:=0;
			elsif a=c and b="11111111" then
				b:="00000000";
				c:=c-2*trans/g;
				a:=0;
			end if;
			
			if d>trans then
				ok:=0;
				duty_2:=0;
				duty_1:=1;
			end if;
		end if;
		
		if c>trans then
			duty_2:=1;
			duty_1:=0;
			d:=trans/g;
			c:=c-d;
		end if;
			
	end if;
	
	L<=b;
	
	
end process;
end architecture;

