/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/ocmb/odyssey/common/include/ody_scom_omi_ioo_fields.H $ */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2021,2022                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#pragma once
#include "scomt_regs.H"

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00A08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80A08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00A08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00A08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00B08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80B08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00B08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00B08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00C08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80C08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00C08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00C08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00D08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80D08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00D08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00D08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00E08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80E08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00E08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00E08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00F08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80F08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00F08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00F08010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C01008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C81008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D01008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E01008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C01108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C81108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D01108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E01108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00808010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80808010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00808010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00808010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL1_PL_t : public ScomRegister<0x8003C00908010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL1_PL_t, INIT_DONE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL1_PL_t, RECAL_DONE, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL2_PL_t : public ScomRegister<0x8003C80908010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL2_PL_t, PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL2_PL_t, PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL2_PL_t, DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_MODE1_PL_t : public ScomRegister<0x8003D00908010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_MODE1_PL_t, RECAL_REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_MODE1_PL_t, RECAL_DONE_DL_MASK, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_MODE1_PL_t, RUN_LANE_DL_MASK, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_MODE1_PL_t, RECAL_ABORT_DL_MASK, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_MODE1_PL_t, INIT_DONE_DL_MASK, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_STAT1_PL_t : public ScomRegister<0x8003E00908010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_STAT1_PL_t, RUN_LANE_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_STAT1_PL_t, RECAL_REQ_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_STAT1_PL_t, RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_STAT1_PL_t, RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_STAT1_PL_t, BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNT21_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_CNT21_PG_t : public ScomRegister<0x800A280008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT21_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT21_PG_t, RX_IO_PB_IOBIST_RESET, 48); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t : public ScomRegister<0x800A300008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, CTLE_GAIN_CHECK_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, LATCHOFF_CHECK_EN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, EOFF_CHECK_EN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, EOFF_POFF_CHECK_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, CTLE_PEAK1_CHECK_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, CTLE_PEAK2_CHECK_EN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, LTE_GAIN_CHECK_EN, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, LTE_ZERO_CHECK_EN, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, BANK_SYNC_CHECK_EN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, QUAD_PHASE_CHECK_EN, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, DFE_H1_CHECK_EN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, DFE_CHECK_EN, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, DDC_CHECK_EN, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, PR_BER_CHECK_EN, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, LINK_LAYER_CHECK_EN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG_t, DAC_TEST_CHECK_EN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNT27_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_CNT27_PG_t : public ScomRegister<0x800A580008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT27_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT27_PG_t, RX_A_LANE_DONE_0_15, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNT28_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_CNT28_PG_t : public ScomRegister<0x800A600008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT28_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT28_PG_t, RX_A_LANE_DONE_16_23, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNT29_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_CNT29_PG_t : public ScomRegister<0x800A680008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT29_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT29_PG_t, RX_B_LANE_DONE_0_15, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNT30_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_CNT30_PG_t : public ScomRegister<0x800A700008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT30_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNT30_PG_t, RX_B_LANE_DONE_16_23, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL1_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL1_PG_t : public ScomRegister<0x8009880008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL1_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL1_PG_t, CLEAR_SERVO_QUEUES_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL1_PG_t, DATA_PIPE_CAPTURE_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL1_PG_t, RESET_SERVO_STATUS_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL1_PG_t, BER_RESET_WO_PULSE_SLOW_SIGNAL, 54); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL2_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL2_PG_t : public ScomRegister<0x8009900008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL2_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL2_PG_t, RX_SERVO_OP_QUEUE0_WO_PULSE_SLOW_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL3_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL3_PG_t : public ScomRegister<0x8009980008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL3_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL3_PG_t, RX_SERVO_OP_QUEUE1_WO_PULSE_SLOW_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNTLX23_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_CNTLX23_PG_t : public ScomRegister<0x800A380008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTLX23_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTLX23_PG_t, FORCE_0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTLX23_PG_t, FORCE_1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTLX23_PG_t, OP_QUEUE_EMPTY_EN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTLX23_PG_t, RESULT_QUEUE_FULL_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTLX23_PG_t, PIPE_RECAL_ABORT_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTLX23_PG_t, DL_RECAL_ABORT_EN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTLX23_PG_t, DL_RECAL_ABORT_STICKY_EN, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_CNTLX23_PG_t, BUMP_RECAL_ABORT_EN, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_SPARE_MODE_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_SPARE_MODE_PG_t : public ScomRegister<0x8009800008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_SPARE_MODE_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_SPARE_MODE_PG_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_SPARE_MODE_PG_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_SPARE_MODE_PG_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_SPARE_MODE_PG_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_SPARE_MODE_PG_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_SPARE_MODE_PG_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_SPARE_MODE_PG_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_SPARE_MODE_PG_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT11_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT11_PG_t : public ScomRegister<0x800AE00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT11_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT11_PG_t, RX_SERVO_RESULT_QUEUE_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG_t : public ScomRegister<0x800AE80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG_t, SERVO_OP_QUEUE_EMPTY_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG_t, SERVO_OP_QUEUE_FULL_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG_t, PIPE_IFC_RECAL_ABORT_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG_t, DL_PHY_CAL_LANE_BUMP_RECAL_ABORT_STICKY_RO_SIGNAL, 51); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG_t, SERVO_OP_QUEUE_EMPTY_SPACE_RO_SIGNAL, 52, 4); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG_t, SERVO_RESULT_QUEUE_EMPTY_RO_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG_t, SERVO_RESULT_QUEUE_FULL_RO_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG_t, DL_PHY_CAL_LANE_RECAL_ABORT_RO_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG_t, DL_PHY_CAL_LANE_RECAL_ABORT_STICKY_RO_SIGNAL, 59); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG_t, SERVO_RESULT_QUEUE_FULL_SPACE_RO_SIGNAL, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT13_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT13_PG_t : public ScomRegister<0x800AF00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT13_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT13_PG_t, ANY_INIT_REQ_OR_RESET_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT13_PG_t, IREF_PARITYCHK_CLOCK_RO_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT13_PG_t, IREF_PARITYCHK_DATA_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT13_PG_t, PRVCPT_CHANGE_DET_RO_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT14_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT14_PG_t : public ScomRegister<0x800AF80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT14_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT14_PG_t, RX_AMP_HYST_MAX_RO_SIGNAL, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT15_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT15_PG_t : public ScomRegister<0x800B000008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT15_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT15_PG_t, RX_AMP_HYST_MIN_RO_SIGNAL, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT16_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT16_PG_t : public ScomRegister<0x800B080008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT16_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT16_PG_t, DIR_CHG_CNT_RO_SIGNAL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT16_PG_t, VOTE_DIFF_RO_SIGNAL, 53, 11); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT17_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT17_PG_t : public ScomRegister<0x800B100008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT17_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT17_PG_t, RX_LOFF_HYST_MAX_RO_SIGNAL, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT18_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT18_PG_t : public ScomRegister<0x800B180008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT18_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT18_PG_t, RX_LOFF_HYST_MIN_RO_SIGNAL, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT19_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT19_PG_t : public ScomRegister<0x800B200008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT19_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT19_PG_t, RX_DL_PHY_RUN_LANE_0_15_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT1_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT1_PG_t : public ScomRegister<0x800A900008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT1_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT1_PG_t, RX_BER_TIMER_RUNNING_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT1_PG_t, RX_PB_IO_IOBIST_PRBS_ERROR_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT1_PG_t, RX_SYNCCLK_MUXSEL_DC_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT1_PG_t, TC_OPCG_IOBIST_GO_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT1_PG_t, TC_SHARED_PIN_DC_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT20_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT20_PG_t : public ScomRegister<0x800B280008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT20_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT20_PG_t, RX_DL_PHY_RUN_LANE_16_23_RO_SIGNAL, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT21_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT21_PG_t : public ScomRegister<0x800B300008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT21_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT21_PG_t, RX_DL_PHY_RECAL_REQ_0_15_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT22_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT22_PG_t : public ScomRegister<0x800B380008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT22_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT22_PG_t, RX_DL_PHY_RECAL_REQ_16_23_RO_SIGNAL, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT23_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT23_PG_t : public ScomRegister<0x800B400008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT23_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT23_PG_t, RX_DATA_PIPE_ALT_0_7_RO_SIGNAL, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT28_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT28_PG_t : public ScomRegister<0x800B680008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT28_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT28_PG_t, RX_QPA_VOTE_DIFF_RO_SIGNAL, 48, 11); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT29_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT29_PG_t : public ScomRegister<0x800B700008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT29_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT29_PG_t, RX_VTAL_EARLY_RESULT_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT2_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT2_PG_t : public ScomRegister<0x800A980008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT2_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT2_PG_t, DIR_CHG_CNT_RO_SIGNAL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT2_PG_t, VOTE_DIFF_RO_SIGNAL, 53, 11); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT30_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT30_PG_t : public ScomRegister<0x800B780008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT30_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT30_PG_t, RX_VTAL_LATE_RESULT_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT4_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT4_PG_t : public ScomRegister<0x800AA80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT4_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT4_PG_t, RX_DATA_PIPE_MAIN_0_15_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT5_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT5_PG_t : public ScomRegister<0x800AB00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT5_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT5_PG_t, RX_DATA_PIPE_MAIN_16_31_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT6_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT6_PG_t : public ScomRegister<0x800AB80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT6_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT6_PG_t, RX_SERVO_STATUS0_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT7_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_DATASM_REGS_STAT7_PG_t : public ScomRegister<0x800AC00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT7_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_DATASM_REGS_STAT7_PG_t, RX_SERVO_STATUS1_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_CNTL1_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_CNTL1_PG_t : public ScomRegister<0x8009000008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_CNTL1_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL1_PG_t, EN, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL1_PG_t, TIMER_SEL, 49, 4); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL1_PG_t, PCIE_MODE, 53); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_CNTL2_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_CNTL2_PG_t : public ScomRegister<0x8009080008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_CNTL2_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL2_PG_t, AMP_SERVO_RESTORE_DAC, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL2_PG_t, LOFF_SERVO_RESTORE_DAC, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL2_PG_t, SERVO_DISABLE_RESULT, 50); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL2_PG_t, CAL_LANE_PG_PHY_GCRMSG, 51, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL2_PG_t, AMP_SERVO_MASK_H0, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL2_PG_t, AMP_SERVO_VOTE_BIAS_INC, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL2_PG_t, AMP_SERVO_VOTE_BIAS_DEC, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL2_PG_t, SERVO_REVERSE_LATCH_DAC, 59); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_CNTL3_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_CNTL3_PG_t : public ScomRegister<0x8009100008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_CNTL3_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL3_PG_t, CLR_PAR_ERRS, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL3_PG_t, FIR_RESET, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_CNTL5_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_CNTL5_PG_t : public ScomRegister<0x8009200008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_CNTL5_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL5_PG_t, RX_PERVASIVE_CAPT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL5_PG_t, TC_BIST_SHARED_OVRD, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL5_PG_t, TC_BIST_OPCG_GO_OVRD, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL5_PG_t, TC_BIST_CODE_GO, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTL5_PG_t, SYSTEM_MANU_SEL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_CNTLX4_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_CNTLX4_PG_t : public ScomRegister<0x8009180008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_CNTLX4_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTLX4_PG_t, SERVO_DISABLE_RESULT_SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTLX4_PG_t, SERVO_DISABLE_RESULT_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTLX4_PG_t, LOFF_LIVEDGE_MODE_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_CNTLX4_PG_t, LOFF_LIVEDGE_MODE_CLR_WO_PULSE_SLOW_SIGNAL, 51); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_FIR1_ERROR_INJECT_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_FIR1_ERROR_INJECT_PG_t : public ScomRegister<0x8009380008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_FIR1_ERROR_INJECT_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_ERROR_INJECT_PG_t, RX_PG_FIR1_ERR_INJ, 48, 11); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_FIR1_MASK_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_FIR1_MASK_PG_t : public ScomRegister<0x8009300008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_FIR1_MASK_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_MASK_PG_t, RX_PG_FIR1_ERRS_MASK, 48, 12); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_FIR1_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t : public ScomRegister<0x8009280008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t, G_FIR_ERR_CTL_REGS_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t, G_FIR_ERR_DATASM_REGS_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t, G_FIR_ERR_DATASM_REGRW_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t, G_FIR_ERR_GCR_ARB_SM_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t, G_FIR_ERR_RX_PSAVE_SM_RO_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t, G_FIR_ERR_RX_SERVO_MAIN_SM_RO_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t, G_FIR_ERR_RX_SERVO_AMP_SM_RO_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t, G_FIR_ERR_RX_SERVO_LOFF_SM_RO_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t, G_FIR_ERR_RX_SERVO_CTLE_SM_RO_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t, G_FIR_ERR_RX_SERVO_LTE_SM_RO_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t, G_FIR_ERR_RX_SERVO_QUAD_SM_RO_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_FIR1_PG_t, L_FIR_ERR_RO_SIGNAL, 59); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE10_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE10_PG_t : public ScomRegister<0x8008500008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE10_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE10_PG_t, FILTER_DEPTH, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE10_PG_t, THRESH4, 52, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE10_PG_t, VOTE_RATIO_CFG, 57, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE10_PG_t, DATA_SRC, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE10_PG_t, VOTE_WIN_BOTH, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE11_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE11_PG_t : public ScomRegister<0x8008580008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE11_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE11_PG_t, CTL_DATASM_CLKDIST_PDWN, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE11_PG_t, AMP_START_VAL, 49, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE12_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE12_PG_t : public ScomRegister<0x8008600008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE12_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE12_PG_t, CLOCK_DAC, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE12_PG_t, DATA_DAC, 51, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE12_PG_t, VSET_DAC, 54, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE12_PG_t, BYPASS, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE12_PG_t, PDWN_B, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE13_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE13_PG_t : public ScomRegister<0x8008680008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE13_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE13_PG_t, 1_FILTER_ENA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE13_PG_t, 1_FILTER_PAT, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE13_PG_t, 2_FILTER_ENA, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE13_PG_t, 2_FILTER_PAT, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE14_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE14_PG_t : public ScomRegister<0x8008700008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE14_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE14_PG_t, RX_LOFF_LIVEDGE_MODE, 48); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE15_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE15_PG_t : public ScomRegister<0x8008780008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE15_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE15_PG_t, 0, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE15_PG_t, 1, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE15_PG_t, 2, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE15_PG_t, 3, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE16_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE16_PG_t : public ScomRegister<0x8008800008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE16_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE16_PG_t, INC_DEC_AMT0, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE16_PG_t, THRESH1, 51, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE16_PG_t, INC_DEC_AMT1, 56, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE16_PG_t, THRESH2, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE17_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE17_PG_t : public ScomRegister<0x8008880008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE17_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE17_PG_t, INC_DEC_AMT2, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE17_PG_t, THRESH3, 51, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE17_PG_t, INC_DEC_AMT3, 56, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE17_PG_t, THRESH4, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE18_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE18_PG_t : public ScomRegister<0x8008900008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE18_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE18_PG_t, GAIN_HIST_BIAS_THRESH, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE18_PG_t, GAIN_N1_SAMPLES, 53, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE18_PG_t, GAIN_N1_BIAS_THRESH, 55, 4); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE18_PG_t, GAIN_HISTORY_BIAS_DIS, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE18_PG_t, GAIN_SAMPLE_BIAS_DIS, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE18_PG_t, GAIN_SAMPLE_BIAS_MODE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE18_PG_t, CONVERGE_UP_ENABLE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE18_PG_t, CONVERGE_DOWN_ENABLE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE19_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE19_PG_t : public ScomRegister<0x8008980008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE19_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE19_PG_t, HIST_BIAS_THRESH, 48, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE19_PG_t, N1_SAMPLES, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE19_PG_t, N1_BIAS_THRESH, 54, 4); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE19_PG_t, N2_SAMPLES, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE1_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE1_PG_t : public ScomRegister<0x8008080008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE1_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE1_PG_t, CLKDIST_PDWN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE1_PG_t, 16TO1, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE1_PG_t, PLL_MUX_SEL, 53); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE20_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE20_PG_t : public ScomRegister<0x8008A00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE20_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE20_PG_t, AMP_HYST_START, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE20_PG_t, LOFF_HYST_START, 53, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE20_PG_t, EOFF_HYST_START, 58, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE21_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE21_PG_t : public ScomRegister<0x8008A80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE21_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE21_PG_t, RX_SERVO_STATUS_ERROR_EN, 48, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE22_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE22_PG_t : public ScomRegister<0x8008B00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE22_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE22_PG_t, FILTER_DEPTH, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE22_PG_t, TIMEOUT, 53, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE22_PG_t, VOTE_RATIO_CFG, 57, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE22_PG_t, SERVO_THRESH4, 60, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE22_PG_t, VOTE_WIN_BOTH, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE23_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE23_PG_t : public ScomRegister<0x8008B80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE23_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE23_PG_t, PEAK1_H_SEL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE23_PG_t, PEAK2_H_SEL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE23_PG_t, PEAK1_INVALID_LOCK_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE23_PG_t, PEAK2_INVALID_LOCK_EN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE23_PG_t, CONVERGE_UP_ENABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE23_PG_t, CONVERGE_DOWN_ENABLE, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE24_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE24_PG_t : public ScomRegister<0x8008C00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE24_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE24_PG_t, 1_INVALID_LOCK_THRESH_INC, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE24_PG_t, 1_INVALID_LOCK_THRESH_DEC, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE24_PG_t, 2_INVALID_LOCK_THRESH_INC, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE24_PG_t, 2_INVALID_LOCK_THRESH_DEC, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE25_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE25_PG_t : public ScomRegister<0x8008C80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE25_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE25_PG_t, 0, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE25_PG_t, 1, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE25_PG_t, 2, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE25_PG_t, 3, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE26_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE26_PG_t : public ScomRegister<0x8008D00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE26_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE26_PG_t, INC_DEC_AMT0, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE26_PG_t, THRESH1, 51, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE26_PG_t, INC_DEC_AMT1, 56, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE26_PG_t, THRESH2, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE27_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE27_PG_t : public ScomRegister<0x8008D80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE27_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE27_PG_t, INC_DEC_AMT2, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE27_PG_t, THRESH3, 51, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE27_PG_t, INC_DEC_AMT3, 56, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE27_PG_t, THRESH4, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE2_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE2_PG_t : public ScomRegister<0x8008100008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE2_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE2_PG_t, SCOPE_MODE_ENABLE, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE2_PG_t, SCOPE_MODE_PIPE_SKIP_COUNT, 49, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE2_PG_t, SCOPE_MODE_SAMPLE_MASK, 53, 7); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE2_PG_t, DATA_PIPE_CLR_ON_READ_MODE, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE3_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE3_PG_t : public ScomRegister<0x8008180008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE3_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE3_PG_t, FILTER_DEPTH, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE3_PG_t, THRESH4, 52, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE3_PG_t, VOTE_RATIO_CFG, 57, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE3_PG_t, DATA_SRC, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE3_PG_t, FORMAT, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE3_PG_t, VOTE_WIN_BOTH, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE4_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE4_PG_t : public ScomRegister<0x8008200008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE4_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE4_PG_t, INC0, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE4_PG_t, DEC0, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE4_PG_t, INC1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE4_PG_t, DEC1, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE5_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE5_PG_t : public ScomRegister<0x8008280008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE5_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE5_PG_t, INC_DEC_AMT0, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE5_PG_t, THRESH1, 51, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE5_PG_t, INC_DEC_AMT1, 56, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE5_PG_t, THRESH2, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE6_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE6_PG_t : public ScomRegister<0x8008300008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE6_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE6_PG_t, INC_DEC_AMT2, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE6_PG_t, THRESH3, 51, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE6_PG_t, INC_DEC_AMT3, 56, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE6_PG_t, THRESH4, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE7_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE7_PG_t : public ScomRegister<0x8008380008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE7_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE7_PG_t, AMP_TIMEOUT, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE7_PG_t, LOFF_TIMEOUT, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE7_PG_t, CTLE_TIMEOUT, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE7_PG_t, LTE_TIMEOUT, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE8_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE8_PG_t : public ScomRegister<0x8008400008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE8_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE8_PG_t, BO_TIME, 48, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE8_PG_t, SERVO_TIMER_HALF_RATE, 53); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE9_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_MODE9_PG_t : public ScomRegister<0x8008480008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_MODE9_PG_t); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE9_PG_t, INC2, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE9_PG_t, DEC2, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE9_PG_t, INC3, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_GRP0_CTL_REGS_MODE9_PG_t, DEC3, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_SPARE_MODE_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_GRP0_CTL_REGS_SPARE_MODE_PG_t : public ScomRegister<0x8008000008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_GRP0_CTL_REGS_SPARE_MODE_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 4, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8006080008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL11_PL_t, 1_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL11_PL_t, 2_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8006100008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL12_PL_t, H3_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL12_PL_t, POFF_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x8006200008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL14_PL_t, DATA_ADJ, 50, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL14_PL_t, EDGE_ADJ, 58, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8006500008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL16_PL_t, 7_0_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL16_PL_t, 1_6_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8006580008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL17_PL_t, 5_2_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL17_PL_t, 3_4_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8006600008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL18_PL_t, RX_MARGIN_START, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL18_PL_t, SAMP_ERR_TIMEOUT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTL2_PL_t : public ScomRegister<0x8003680008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL2_PL_t, ENABLE_A, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_A, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL2_PL_t, ENABLE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_B, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_B, 53); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8003700008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_B, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL3_PL_t, BERPL_PRBS_SEED_MODE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_EN, 55); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_MASK, 57, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL3_PL_t, BIAS_COUNTER_AGING_FACTOR, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x8003780008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_A, 49, 7); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_B, 57, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x8003880008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL6_PL_t, PSAVE_FW_VAL_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_B, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKA_SEL, 54, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKB_SEL, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t : public ScomRegister<0x8003F00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKA_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKA_ENB, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKA_ENB, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKA_ENB, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKA_ENB, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKB_SEL, 54, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKB_ENB, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKB_ENB, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKB_ENB, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKB_ENB, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t, TEST_CIRCUIT_ENB, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL_t, REGRW_MUX_ENB, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTL8_PL_t : public ScomRegister<0x8003F80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL8_PL_t, LINEAR_DELTA_CFG, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_CFG, 53, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_MASK, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t : public ScomRegister<0x8006000008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_DONE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_DONE, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_RUN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_RUN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_DONE, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_DONE, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_RUN, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t : public ScomRegister<0x8006180008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_RUN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_RUN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_DONE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_DONE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_RUN, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_RUN, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_DONE, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_DONE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL_t : public ScomRegister<0x8006280008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_SET_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_CLR_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMPLE_RESET_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_ERROR_RESET_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMP_ERR_SNAPSHOT_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL_t, BERPL_SEQ_RUN_WO_PULSE_SLOW_SIGNAL, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTLX19_PL_t : public ScomRegister<0x8006700008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX19_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX19_PL_t, BANK_SEL_A, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX19_PL_t, RLM_CLK_SEL_A, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX19_PL_t, DL_CLK_SEL_A, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTLX1_PL_t : public ScomRegister<0x8003600008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX1_PL_t, PIPE_FORMAT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX1_PL_t, PIPE_DATA_SRC, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX1_PL_t, PIPE_SEL, 50, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_A, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_B, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX1_PL_t, CAL_LANE_SEL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX1_PL_t, DL_CLK_EN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX1_PL_t, PSAVE_PR_BIT_LOCK_EN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t : public ScomRegister<0x8003800008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL_t, DAC_ACCEL_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_CNTLX9_PL_t : public ScomRegister<0x8006380008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKB, 52, 4); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKA, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKB, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8003180008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t, RX_PL_FIR_ERR_INJ, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x8003100008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_FIR_MASK_PL_t, RX_PL_FIR_ERRS_MASK, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8003080008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_FIR_PL_t, RX_PL_FIR_ERRS_RO_SIGNAL, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_MODE10_PL_t : public ScomRegister<0x8006880008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_MODE10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_CLK_OR_DATA, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_DYNAMIC, 50); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_STATIC, 51, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE10_PL_t, ABANK_SEL_ALT, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE10_PL_t, BBANK_SEL_ALT, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_ABANK_OUTBUF, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BBANK_OUTBUF, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BIST_OUTBUF, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x8003200008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE1_PL_t, ERPL_COUNT_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE1_PL_t, ERPL_EXP_DATA_SEL, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE1_PL_t, ERPL_PATTERN_SEL, 53, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE1_PL_t, ERPL_MASK_MODE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE1_PL_t, ERPL_LANE_INVERT, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_REQ_DL_MASK, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_MASK, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE1_PL_t, UMP_SX_1UI_DL_DIR_SEL, 60); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_DELAY, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8003280008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_DIR, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE2_PL_t, COARSE_MODE_EN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE2_PL_t, COARSE_UNLOCK_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE2_PL_t, LOCK_INVALID_LOCK_EN, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE2_PL_t, LOCK_RATIO, 53, 10); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x8003300008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE3_PL_t, FILTER, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE3_PL_t, TERM, 52, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x8003380008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE4_PL_t, FW_INERTIA_AMT, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE4_PL_t, PHASE_STEP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_MODE5_PL_t : public ScomRegister<0x8003400008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_MODE5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_COARSE, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_BUMP, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE5_PL_t, PHASE_STEP_BUMP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_MODE6_PL_t : public ScomRegister<0x8003480008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_MODE6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE6_PL_t, TIME_VAL, 48, 13); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE6_PL_t, TIMER_DOUBLE_MODE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE6_PL_t, DISABLE_SM, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_MODE7_PL_t : public ScomRegister<0x8003500008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_MODE7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE7_PL_t, SAVE_CDRLOCK_MODE_SEL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE7_PL_t, R_UNLOCK_RATIO, 50, 10); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE7_PL_t, SAVE_EN_DL_CLK_CONTROL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE7_PL_t, IPE_MARGIN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_MODE8_PL_t : public ScomRegister<0x8003580008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_MODE8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE8_PL_t, AT_THRESH, 48, 12); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE8_PL_t, AMPLE_SEL, 60, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE8_PL_t, EQ_PR_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_MODE9_PL_t : public ScomRegister<0x8006480008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_MODE9_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE9_PL_t, REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE9_PL_t, STS_DL_MASK, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE9_PL_t, ENTER_DELAY, 50, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_MODE9_PL_t, EXIT_DELAY, 55, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_RESET_PL_t : public ScomRegister<0x8003E80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_SPARE_MODE_PL_t : public ScomRegister<0x8003000008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8003900008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_A_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_B_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_A_RO_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_B_RO_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_A_STICKY_RO_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_B_STICKY_RO_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, SIGNAL_DETECT_OUT_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKA_SAMPLAT_DATA_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKB_SAMPLAT_DATA_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x8003980008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT2_PL_t, RX_PR_FW_SNAPSHOT_A_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_STAT3_PL_t : public ScomRegister<0x8003A00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_STAT3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT3_PL_t, RX_PR_FW_SNAPSHOT_B_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_STAT4_PL_t : public ScomRegister<0x8003A80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_STAT4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT4_PL_t, BERPL_COUNT_RO_SIGNAL, 48, 12); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_B_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT4_PL_t, ERR_TRAPPED_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_STAT5_PL_t : public ScomRegister<0x8003B00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_STAT5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT5_PL_t, RX_ERROR_VEC_0_15_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_STAT6_PL_t : public ScomRegister<0x8003B80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_STAT6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT6_PL_t, FINAL_ADJ, 57, 6); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT6_PL_t, SEQ_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_STAT7_PL_t : public ScomRegister<0x8006300008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_STAT7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT7_PL_t, DAC_ACCEL_ROLLOVER_STICKY_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT7_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_RO_SIGNAL, 51); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_BIT_REGS_STAT8_PL_t : public ScomRegister<0x8006680008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_BIT_REGS_STAT8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_BIT_REGS_STAT8_PL_t, RX_BERPL_PCIE_SAMPLE_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL10_PL_t : public ScomRegister<0x8000500008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL10_PL_t, IF_BLEED_CMFB, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL10_PL_t, IF_EXT_BIAS, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL10_PL_t, IF_LPF_500M, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL10_PL_t, SIGDET_PD, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL10_PL_t, A_HOLD_DIV_CLKS, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL10_PL_t, B_HOLD_DIV_CLKS, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL11_PL_t : public ScomRegister<0x8000580008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL11_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL11_PL_t, TERM_PD, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL11_PL_t, FREQ_ADJUST, 49, 9); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL11_PL_t, DFE_SELFTIMED_PHASE_ADJ, 58, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL11_PL_t, CLKGEN_CMLMUX_IRCTRL, 60, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL11_PL_t, PCIE_CLKGEN_DIV_ICTRL, 62, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL12_PL_t : public ScomRegister<0x8000600008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL12_PL_t, OFF_CM, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL12_PL_t, OFF_DM, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL12_PL_t, PCIE_CLKGEN_DIV_RCTRL, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL12_PL_t, TERM_ADJUST, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL13_PL_t : public ScomRegister<0x8000680008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL13_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL13_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL13_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL14_PL_t : public ScomRegister<0x8000700008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL14_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL14_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL15_PL_t : public ScomRegister<0x8000780008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL15_PL_t, A_FENCE_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL15_PL_t, B_FENCE_EN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL15_PL_t, MINI_PR_GRAY_ENCODE_DIS, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL15_PL_t, TINY_PR_GRAY_ENCODE_DIS, 51); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL15_PL_t, PCIE_CLK_SEL, 52, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL15_PL_t, CKT_SCANCLK_FORCE_EN, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL16_PL_t : public ScomRegister<0x8000800008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL16_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL16_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL17_PL_t : public ScomRegister<0x8000880008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL17_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL17_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL18_PL_t : public ScomRegister<0x8000900008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL18_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL18_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL1_PL_t : public ScomRegister<0x8000080008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL1_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL1_PL_t, A_BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL1_PL_t, B_BANK_CONTROLS, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL2_PL_t : public ScomRegister<0x8000100008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL2_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL2_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL2_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL2_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL3_PL_t : public ScomRegister<0x8000180008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL3_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL3_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL4_PL_t : public ScomRegister<0x8000200008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL4_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL4_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL5_PL_t : public ScomRegister<0x8000280008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL5_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL5_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL5_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL5_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL6_PL_t : public ScomRegister<0x8000300008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL6_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL6_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL6_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL7_PL_t : public ScomRegister<0x8000380008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL7_PL_t, EN_DC, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL7_PL_t, PR_POS, 49, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL7_PL_t, PR_GRAY_ENCODE_DIS, 54); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL7_PL_t, ATTEN_DC_SEL_DC, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL7_PL_t, ATTEN_AC_SEL_DC, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL7_PL_t, FREQ_ADJUST_DC, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTL8_PL_t : public ScomRegister<0x8000400008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL8_PL_t, CLK_PHASE_SELECT, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL8_PL_t, DPR_VBN_CAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL8_PL_t, OFF_DISABLE_DM_B, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL8_PL_t, CTLE_CONFIG_DC, 53, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL8_PL_t, VDAC_CONFIG_DC, 56, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTL8_PL_t, DL_CLK_PHASE_SELECT, 58, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_CNTLX9_PL_t : public ScomRegister<0x8000480008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTLX9_PL_t, A_SPEC_MUX_SEL, 48, 7); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_CNTLX9_PL_t, B_SPEC_MUX_SEL, 55, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_DATA_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_DATA_SPARE_MODE_PL_t : public ScomRegister<0x8000000008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_DATA_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t : public ScomRegister<0x8000980008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t, RX_AE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX20_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t : public ScomRegister<0x8000A00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t, RX_AE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX21_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t : public ScomRegister<0x8000A80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t, RX_AE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX22_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t : public ScomRegister<0x8000B00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t, RX_AE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX27_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t : public ScomRegister<0x8000D80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t, RX_AD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX28_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t : public ScomRegister<0x8000E00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t, RX_AD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX29_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t : public ScomRegister<0x8000E80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t, RX_AD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t : public ScomRegister<0x8000F00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t, RX_AD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX31_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t : public ScomRegister<0x8000F80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t, RX_AD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX32_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t : public ScomRegister<0x8001000008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t, RX_AD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX33_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t : public ScomRegister<0x8001080008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t, RX_AD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX34_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t : public ScomRegister<0x8001100008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t, RX_AD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX35_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t : public ScomRegister<0x8001180008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t, RX_AD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX36_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t : public ScomRegister<0x8001200008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t, RX_AD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX37_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t : public ScomRegister<0x8001280008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t, RX_AD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX38_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t : public ScomRegister<0x8001300008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t, RX_AD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX39_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t : public ScomRegister<0x8001380008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t, RX_AD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX40_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t : public ScomRegister<0x8001400008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t, RX_AD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX41_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t : public ScomRegister<0x8001480008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t, RX_AD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX42_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t : public ScomRegister<0x8001500008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t, RX_AD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX43_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t : public ScomRegister<0x8001580008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t, RX_AD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX44_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t : public ScomRegister<0x8001600008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t, RX_AD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX45_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t : public ScomRegister<0x8001680008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t, RX_AD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX46_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t : public ScomRegister<0x8001700008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t, RX_AD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX47_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t : public ScomRegister<0x8001780008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t, RX_AD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX48_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t : public ScomRegister<0x8001800008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t, RX_AD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX49_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t : public ScomRegister<0x8001880008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t, RX_AD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX50_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t : public ScomRegister<0x8001900008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t, RX_AD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX51_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t : public ScomRegister<0x8001980008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t, RX_AD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX52_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t : public ScomRegister<0x8001A00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t, RX_AD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX53_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t : public ScomRegister<0x8001A80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t, RX_AD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX54_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t : public ScomRegister<0x8001B00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t, RX_AD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX55_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t : public ScomRegister<0x8001B80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t, RX_AD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX56_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t : public ScomRegister<0x8001C00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t, RX_AD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX57_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t : public ScomRegister<0x8001C80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t, RX_AD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX58_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t : public ScomRegister<0x8001D00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t, RX_AD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX23_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t : public ScomRegister<0x8000B80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t, RX_BE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX24_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t : public ScomRegister<0x8000C00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t, RX_BE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX25_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t : public ScomRegister<0x8000C80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t, RX_BE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX26_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t : public ScomRegister<0x8000D00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t, RX_BE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX59_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t : public ScomRegister<0x8001D80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t, RX_BD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX60_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t : public ScomRegister<0x8001E00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t, RX_BD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX61_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t : public ScomRegister<0x8001E80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t, RX_BD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX62_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t : public ScomRegister<0x8001F00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t, RX_BD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX63_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t : public ScomRegister<0x8001F80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t, RX_BD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX64_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t : public ScomRegister<0x8002000008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t, RX_BD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX65_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t : public ScomRegister<0x8002080008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t, RX_BD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX66_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t : public ScomRegister<0x8002100008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t, RX_BD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX67_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t : public ScomRegister<0x8002180008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t, RX_BD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX68_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t : public ScomRegister<0x8002200008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t, RX_BD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX69_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t : public ScomRegister<0x8002280008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t, RX_BD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX70_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t : public ScomRegister<0x8002300008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t, RX_BD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX71_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t : public ScomRegister<0x8002380008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t, RX_BD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX72_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t : public ScomRegister<0x8002400008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t, RX_BD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX73_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t : public ScomRegister<0x8002480008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t, RX_BD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX74_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t : public ScomRegister<0x8002500008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t, RX_BD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX75_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t : public ScomRegister<0x8002580008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t, RX_BD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX76_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t : public ScomRegister<0x8002600008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t, RX_BD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX77_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t : public ScomRegister<0x8002680008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t, RX_BD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX78_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t : public ScomRegister<0x8002700008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t, RX_BD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX79_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t : public ScomRegister<0x8002780008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t, RX_BD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX80_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t : public ScomRegister<0x8002800008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t, RX_BD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX81_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t : public ScomRegister<0x8002880008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t, RX_BD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX82_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t : public ScomRegister<0x8002900008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t, RX_BD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX83_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t : public ScomRegister<0x8002980008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t, RX_BD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX84_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t : public ScomRegister<0x8002A00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t, RX_BD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX85_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t : public ScomRegister<0x8002A80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t, RX_BD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX86_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t : public ScomRegister<0x8002B00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t, RX_BD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX87_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t : public ScomRegister<0x8002B80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t, RX_BD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX88_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t : public ScomRegister<0x8002C00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t, RX_BD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX89_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t : public ScomRegister<0x8002C80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t, RX_BD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX90_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t : public ScomRegister<0x8002D00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t, RX_BD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8006080108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL11_PL_t, 1_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL11_PL_t, 2_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8006100108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL12_PL_t, H3_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL12_PL_t, POFF_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x8006200108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL14_PL_t, DATA_ADJ, 50, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL14_PL_t, EDGE_ADJ, 58, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8006500108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL16_PL_t, 7_0_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL16_PL_t, 1_6_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8006580108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL17_PL_t, 5_2_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL17_PL_t, 3_4_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8006600108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL18_PL_t, RX_MARGIN_START, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL18_PL_t, SAMP_ERR_TIMEOUT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTL2_PL_t : public ScomRegister<0x8003680108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL2_PL_t, ENABLE_A, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_A, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL2_PL_t, ENABLE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_B, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_B, 53); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8003700108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_B, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL3_PL_t, BERPL_PRBS_SEED_MODE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_EN, 55); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_MASK, 57, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL3_PL_t, BIAS_COUNTER_AGING_FACTOR, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x8003780108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_A, 49, 7); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_B, 57, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x8003880108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL6_PL_t, PSAVE_FW_VAL_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_B, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKA_SEL, 54, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKB_SEL, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t : public ScomRegister<0x8003F00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKA_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKA_ENB, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKA_ENB, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKA_ENB, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKA_ENB, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKB_SEL, 54, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKB_ENB, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKB_ENB, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKB_ENB, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKB_ENB, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t, TEST_CIRCUIT_ENB, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL_t, REGRW_MUX_ENB, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTL8_PL_t : public ScomRegister<0x8003F80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL8_PL_t, LINEAR_DELTA_CFG, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_CFG, 53, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_MASK, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t : public ScomRegister<0x8006000108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_DONE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_DONE, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_RUN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_RUN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_DONE, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_DONE, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_RUN, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t : public ScomRegister<0x8006180108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_RUN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_RUN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_DONE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_DONE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_RUN, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_RUN, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_DONE, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_DONE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL_t : public ScomRegister<0x8006280108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_SET_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_CLR_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMPLE_RESET_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_ERROR_RESET_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMP_ERR_SNAPSHOT_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL_t, BERPL_SEQ_RUN_WO_PULSE_SLOW_SIGNAL, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTLX19_PL_t : public ScomRegister<0x8006700108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX19_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX19_PL_t, BANK_SEL_A, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX19_PL_t, RLM_CLK_SEL_A, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX19_PL_t, DL_CLK_SEL_A, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTLX1_PL_t : public ScomRegister<0x8003600108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX1_PL_t, PIPE_FORMAT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX1_PL_t, PIPE_DATA_SRC, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX1_PL_t, PIPE_SEL, 50, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_A, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_B, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX1_PL_t, CAL_LANE_SEL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX1_PL_t, DL_CLK_EN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX1_PL_t, PSAVE_PR_BIT_LOCK_EN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t : public ScomRegister<0x8003800108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL_t, DAC_ACCEL_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_CNTLX9_PL_t : public ScomRegister<0x8006380108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKB, 52, 4); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKA, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKB, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8003180108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t, RX_PL_FIR_ERR_INJ, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x8003100108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_FIR_MASK_PL_t, RX_PL_FIR_ERRS_MASK, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8003080108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_FIR_PL_t, RX_PL_FIR_ERRS_RO_SIGNAL, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_MODE10_PL_t : public ScomRegister<0x8006880108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_MODE10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_CLK_OR_DATA, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_DYNAMIC, 50); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_STATIC, 51, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE10_PL_t, ABANK_SEL_ALT, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE10_PL_t, BBANK_SEL_ALT, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_ABANK_OUTBUF, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BBANK_OUTBUF, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BIST_OUTBUF, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x8003200108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE1_PL_t, ERPL_COUNT_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE1_PL_t, ERPL_EXP_DATA_SEL, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE1_PL_t, ERPL_PATTERN_SEL, 53, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE1_PL_t, ERPL_MASK_MODE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE1_PL_t, ERPL_LANE_INVERT, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_REQ_DL_MASK, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_MASK, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE1_PL_t, UMP_SX_1UI_DL_DIR_SEL, 60); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_DELAY, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8003280108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_DIR, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE2_PL_t, COARSE_MODE_EN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE2_PL_t, COARSE_UNLOCK_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE2_PL_t, LOCK_INVALID_LOCK_EN, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE2_PL_t, LOCK_RATIO, 53, 10); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x8003300108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE3_PL_t, FILTER, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE3_PL_t, TERM, 52, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x8003380108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE4_PL_t, FW_INERTIA_AMT, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE4_PL_t, PHASE_STEP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_MODE5_PL_t : public ScomRegister<0x8003400108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_MODE5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_COARSE, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_BUMP, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE5_PL_t, PHASE_STEP_BUMP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_MODE6_PL_t : public ScomRegister<0x8003480108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_MODE6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE6_PL_t, TIME_VAL, 48, 13); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE6_PL_t, TIMER_DOUBLE_MODE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE6_PL_t, DISABLE_SM, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_MODE7_PL_t : public ScomRegister<0x8003500108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_MODE7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE7_PL_t, SAVE_CDRLOCK_MODE_SEL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE7_PL_t, R_UNLOCK_RATIO, 50, 10); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE7_PL_t, SAVE_EN_DL_CLK_CONTROL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE7_PL_t, IPE_MARGIN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_MODE8_PL_t : public ScomRegister<0x8003580108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_MODE8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE8_PL_t, AT_THRESH, 48, 12); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE8_PL_t, AMPLE_SEL, 60, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE8_PL_t, EQ_PR_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_MODE9_PL_t : public ScomRegister<0x8006480108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_MODE9_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE9_PL_t, REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE9_PL_t, STS_DL_MASK, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE9_PL_t, ENTER_DELAY, 50, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_MODE9_PL_t, EXIT_DELAY, 55, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_RESET_PL_t : public ScomRegister<0x8003E80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_SPARE_MODE_PL_t : public ScomRegister<0x8003000108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8003900108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_A_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_B_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_A_RO_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_B_RO_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_A_STICKY_RO_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_B_STICKY_RO_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, SIGNAL_DETECT_OUT_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKA_SAMPLAT_DATA_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKB_SAMPLAT_DATA_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x8003980108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT2_PL_t, RX_PR_FW_SNAPSHOT_A_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_STAT3_PL_t : public ScomRegister<0x8003A00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_STAT3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT3_PL_t, RX_PR_FW_SNAPSHOT_B_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_STAT4_PL_t : public ScomRegister<0x8003A80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_STAT4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT4_PL_t, BERPL_COUNT_RO_SIGNAL, 48, 12); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_B_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT4_PL_t, ERR_TRAPPED_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_STAT5_PL_t : public ScomRegister<0x8003B00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_STAT5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT5_PL_t, RX_ERROR_VEC_0_15_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_STAT6_PL_t : public ScomRegister<0x8003B80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_STAT6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT6_PL_t, FINAL_ADJ, 57, 6); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT6_PL_t, SEQ_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_STAT7_PL_t : public ScomRegister<0x8006300108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_STAT7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT7_PL_t, DAC_ACCEL_ROLLOVER_STICKY_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT7_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_RO_SIGNAL, 51); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_BIT_REGS_STAT8_PL_t : public ScomRegister<0x8006680108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_BIT_REGS_STAT8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_BIT_REGS_STAT8_PL_t, RX_BERPL_PCIE_SAMPLE_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL10_PL_t : public ScomRegister<0x8000500108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL10_PL_t, IF_BLEED_CMFB, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL10_PL_t, IF_EXT_BIAS, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL10_PL_t, IF_LPF_500M, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL10_PL_t, SIGDET_PD, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL10_PL_t, A_HOLD_DIV_CLKS, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL10_PL_t, B_HOLD_DIV_CLKS, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL11_PL_t : public ScomRegister<0x8000580108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL11_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL11_PL_t, TERM_PD, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL11_PL_t, FREQ_ADJUST, 49, 9); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL11_PL_t, DFE_SELFTIMED_PHASE_ADJ, 58, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL11_PL_t, CLKGEN_CMLMUX_IRCTRL, 60, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL11_PL_t, PCIE_CLKGEN_DIV_ICTRL, 62, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL12_PL_t : public ScomRegister<0x8000600108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL12_PL_t, OFF_CM, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL12_PL_t, OFF_DM, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL12_PL_t, PCIE_CLKGEN_DIV_RCTRL, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL12_PL_t, TERM_ADJUST, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL13_PL_t : public ScomRegister<0x8000680108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL13_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL13_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL13_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL14_PL_t : public ScomRegister<0x8000700108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL14_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL14_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL15_PL_t : public ScomRegister<0x8000780108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL15_PL_t, A_FENCE_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL15_PL_t, B_FENCE_EN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL15_PL_t, MINI_PR_GRAY_ENCODE_DIS, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL15_PL_t, TINY_PR_GRAY_ENCODE_DIS, 51); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL15_PL_t, PCIE_CLK_SEL, 52, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL15_PL_t, CKT_SCANCLK_FORCE_EN, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL16_PL_t : public ScomRegister<0x8000800108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL16_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL16_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL17_PL_t : public ScomRegister<0x8000880108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL17_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL17_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL18_PL_t : public ScomRegister<0x8000900108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL18_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL18_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL1_PL_t : public ScomRegister<0x8000080108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL1_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL1_PL_t, A_BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL1_PL_t, B_BANK_CONTROLS, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL2_PL_t : public ScomRegister<0x8000100108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL2_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL2_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL2_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL2_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL3_PL_t : public ScomRegister<0x8000180108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL3_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL3_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL4_PL_t : public ScomRegister<0x8000200108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL4_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL4_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL5_PL_t : public ScomRegister<0x8000280108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL5_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL5_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL5_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL5_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL6_PL_t : public ScomRegister<0x8000300108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL6_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL6_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL6_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL7_PL_t : public ScomRegister<0x8000380108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL7_PL_t, EN_DC, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL7_PL_t, PR_POS, 49, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL7_PL_t, PR_GRAY_ENCODE_DIS, 54); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL7_PL_t, ATTEN_DC_SEL_DC, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL7_PL_t, ATTEN_AC_SEL_DC, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL7_PL_t, FREQ_ADJUST_DC, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTL8_PL_t : public ScomRegister<0x8000400108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL8_PL_t, CLK_PHASE_SELECT, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL8_PL_t, DPR_VBN_CAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL8_PL_t, OFF_DISABLE_DM_B, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL8_PL_t, CTLE_CONFIG_DC, 53, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL8_PL_t, VDAC_CONFIG_DC, 56, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTL8_PL_t, DL_CLK_PHASE_SELECT, 58, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_CNTLX9_PL_t : public ScomRegister<0x8000480108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTLX9_PL_t, A_SPEC_MUX_SEL, 48, 7); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_CNTLX9_PL_t, B_SPEC_MUX_SEL, 55, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_DATA_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_DATA_SPARE_MODE_PL_t : public ScomRegister<0x8000000108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_DATA_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t : public ScomRegister<0x8000980108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t, RX_AE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX20_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t : public ScomRegister<0x8000A00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t, RX_AE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX21_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t : public ScomRegister<0x8000A80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t, RX_AE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX22_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t : public ScomRegister<0x8000B00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t, RX_AE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX27_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t : public ScomRegister<0x8000D80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t, RX_AD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX28_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t : public ScomRegister<0x8000E00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t, RX_AD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX29_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t : public ScomRegister<0x8000E80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t, RX_AD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t : public ScomRegister<0x8000F00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t, RX_AD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX31_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t : public ScomRegister<0x8000F80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t, RX_AD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX32_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t : public ScomRegister<0x8001000108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t, RX_AD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX33_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t : public ScomRegister<0x8001080108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t, RX_AD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX34_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t : public ScomRegister<0x8001100108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t, RX_AD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX35_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t : public ScomRegister<0x8001180108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t, RX_AD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX36_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t : public ScomRegister<0x8001200108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t, RX_AD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX37_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t : public ScomRegister<0x8001280108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t, RX_AD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX38_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t : public ScomRegister<0x8001300108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t, RX_AD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX39_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t : public ScomRegister<0x8001380108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t, RX_AD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX40_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t : public ScomRegister<0x8001400108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t, RX_AD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX41_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t : public ScomRegister<0x8001480108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t, RX_AD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX42_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t : public ScomRegister<0x8001500108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t, RX_AD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX43_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t : public ScomRegister<0x8001580108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t, RX_AD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX44_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t : public ScomRegister<0x8001600108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t, RX_AD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX45_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t : public ScomRegister<0x8001680108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t, RX_AD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX46_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t : public ScomRegister<0x8001700108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t, RX_AD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX47_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t : public ScomRegister<0x8001780108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t, RX_AD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX48_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t : public ScomRegister<0x8001800108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t, RX_AD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX49_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t : public ScomRegister<0x8001880108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t, RX_AD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX50_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t : public ScomRegister<0x8001900108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t, RX_AD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX51_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t : public ScomRegister<0x8001980108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t, RX_AD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX52_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t : public ScomRegister<0x8001A00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t, RX_AD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX53_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t : public ScomRegister<0x8001A80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t, RX_AD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX54_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t : public ScomRegister<0x8001B00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t, RX_AD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX55_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t : public ScomRegister<0x8001B80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t, RX_AD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX56_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t : public ScomRegister<0x8001C00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t, RX_AD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX57_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t : public ScomRegister<0x8001C80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t, RX_AD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX58_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t : public ScomRegister<0x8001D00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t, RX_AD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX23_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t : public ScomRegister<0x8000B80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t, RX_BE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX24_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t : public ScomRegister<0x8000C00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t, RX_BE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX25_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t : public ScomRegister<0x8000C80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t, RX_BE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX26_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t : public ScomRegister<0x8000D00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t, RX_BE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX59_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t : public ScomRegister<0x8001D80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t, RX_BD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX60_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t : public ScomRegister<0x8001E00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t, RX_BD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX61_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t : public ScomRegister<0x8001E80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t, RX_BD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX62_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t : public ScomRegister<0x8001F00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t, RX_BD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX63_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t : public ScomRegister<0x8001F80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t, RX_BD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX64_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t : public ScomRegister<0x8002000108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t, RX_BD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX65_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t : public ScomRegister<0x8002080108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t, RX_BD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX66_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t : public ScomRegister<0x8002100108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t, RX_BD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX67_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t : public ScomRegister<0x8002180108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t, RX_BD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX68_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t : public ScomRegister<0x8002200108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t, RX_BD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX69_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t : public ScomRegister<0x8002280108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t, RX_BD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX70_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t : public ScomRegister<0x8002300108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t, RX_BD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX71_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t : public ScomRegister<0x8002380108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t, RX_BD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX72_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t : public ScomRegister<0x8002400108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t, RX_BD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX73_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t : public ScomRegister<0x8002480108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t, RX_BD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX74_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t : public ScomRegister<0x8002500108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t, RX_BD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX75_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t : public ScomRegister<0x8002580108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t, RX_BD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX76_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t : public ScomRegister<0x8002600108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t, RX_BD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX77_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t : public ScomRegister<0x8002680108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t, RX_BD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX78_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t : public ScomRegister<0x8002700108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t, RX_BD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX79_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t : public ScomRegister<0x8002780108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t, RX_BD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX80_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t : public ScomRegister<0x8002800108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t, RX_BD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX81_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t : public ScomRegister<0x8002880108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t, RX_BD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX82_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t : public ScomRegister<0x8002900108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t, RX_BD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX83_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t : public ScomRegister<0x8002980108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t, RX_BD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX84_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t : public ScomRegister<0x8002A00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t, RX_BD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX85_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t : public ScomRegister<0x8002A80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t, RX_BD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX86_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t : public ScomRegister<0x8002B00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t, RX_BD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX87_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t : public ScomRegister<0x8002B80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t, RX_BD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX88_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t : public ScomRegister<0x8002C00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t, RX_BD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX89_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t : public ScomRegister<0x8002C80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t, RX_BD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX90_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t : public ScomRegister<0x8002D00108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t, RX_BD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8006080208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL11_PL_t, 1_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL11_PL_t, 2_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8006100208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL12_PL_t, H3_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL12_PL_t, POFF_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x8006200208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL14_PL_t, DATA_ADJ, 50, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL14_PL_t, EDGE_ADJ, 58, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8006500208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL16_PL_t, 7_0_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL16_PL_t, 1_6_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8006580208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL17_PL_t, 5_2_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL17_PL_t, 3_4_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8006600208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL18_PL_t, RX_MARGIN_START, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL18_PL_t, SAMP_ERR_TIMEOUT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTL2_PL_t : public ScomRegister<0x8003680208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL2_PL_t, ENABLE_A, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_A, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL2_PL_t, ENABLE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_B, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_B, 53); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8003700208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_B, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL3_PL_t, BERPL_PRBS_SEED_MODE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_EN, 55); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_MASK, 57, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL3_PL_t, BIAS_COUNTER_AGING_FACTOR, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x8003780208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_A, 49, 7); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_B, 57, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x8003880208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL6_PL_t, PSAVE_FW_VAL_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_B, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKA_SEL, 54, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKB_SEL, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t : public ScomRegister<0x8003F00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKA_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKA_ENB, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKA_ENB, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKA_ENB, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKA_ENB, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKB_SEL, 54, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKB_ENB, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKB_ENB, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKB_ENB, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKB_ENB, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t, TEST_CIRCUIT_ENB, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL_t, REGRW_MUX_ENB, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTL8_PL_t : public ScomRegister<0x8003F80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL8_PL_t, LINEAR_DELTA_CFG, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_CFG, 53, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_MASK, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t : public ScomRegister<0x8006000208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_DONE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_DONE, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_RUN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_RUN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_DONE, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_DONE, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_RUN, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t : public ScomRegister<0x8006180208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_RUN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_RUN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_DONE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_DONE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_RUN, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_RUN, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_DONE, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_DONE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL_t : public ScomRegister<0x8006280208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_SET_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_CLR_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMPLE_RESET_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_ERROR_RESET_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMP_ERR_SNAPSHOT_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL_t, BERPL_SEQ_RUN_WO_PULSE_SLOW_SIGNAL, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTLX19_PL_t : public ScomRegister<0x8006700208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX19_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX19_PL_t, BANK_SEL_A, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX19_PL_t, RLM_CLK_SEL_A, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX19_PL_t, DL_CLK_SEL_A, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTLX1_PL_t : public ScomRegister<0x8003600208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX1_PL_t, PIPE_FORMAT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX1_PL_t, PIPE_DATA_SRC, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX1_PL_t, PIPE_SEL, 50, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_A, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_B, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX1_PL_t, CAL_LANE_SEL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX1_PL_t, DL_CLK_EN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX1_PL_t, PSAVE_PR_BIT_LOCK_EN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t : public ScomRegister<0x8003800208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL_t, DAC_ACCEL_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_CNTLX9_PL_t : public ScomRegister<0x8006380208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKB, 52, 4); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKA, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKB, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8003180208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t, RX_PL_FIR_ERR_INJ, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x8003100208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_FIR_MASK_PL_t, RX_PL_FIR_ERRS_MASK, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8003080208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_FIR_PL_t, RX_PL_FIR_ERRS_RO_SIGNAL, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_MODE10_PL_t : public ScomRegister<0x8006880208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_MODE10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_CLK_OR_DATA, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_DYNAMIC, 50); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_STATIC, 51, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE10_PL_t, ABANK_SEL_ALT, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE10_PL_t, BBANK_SEL_ALT, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_ABANK_OUTBUF, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BBANK_OUTBUF, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BIST_OUTBUF, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x8003200208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE1_PL_t, ERPL_COUNT_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE1_PL_t, ERPL_EXP_DATA_SEL, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE1_PL_t, ERPL_PATTERN_SEL, 53, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE1_PL_t, ERPL_MASK_MODE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE1_PL_t, ERPL_LANE_INVERT, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_REQ_DL_MASK, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_MASK, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE1_PL_t, UMP_SX_1UI_DL_DIR_SEL, 60); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_DELAY, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8003280208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_DIR, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE2_PL_t, COARSE_MODE_EN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE2_PL_t, COARSE_UNLOCK_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE2_PL_t, LOCK_INVALID_LOCK_EN, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE2_PL_t, LOCK_RATIO, 53, 10); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x8003300208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE3_PL_t, FILTER, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE3_PL_t, TERM, 52, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x8003380208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE4_PL_t, FW_INERTIA_AMT, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE4_PL_t, PHASE_STEP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_MODE5_PL_t : public ScomRegister<0x8003400208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_MODE5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_COARSE, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_BUMP, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE5_PL_t, PHASE_STEP_BUMP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_MODE6_PL_t : public ScomRegister<0x8003480208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_MODE6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE6_PL_t, TIME_VAL, 48, 13); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE6_PL_t, TIMER_DOUBLE_MODE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE6_PL_t, DISABLE_SM, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_MODE7_PL_t : public ScomRegister<0x8003500208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_MODE7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE7_PL_t, SAVE_CDRLOCK_MODE_SEL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE7_PL_t, R_UNLOCK_RATIO, 50, 10); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE7_PL_t, SAVE_EN_DL_CLK_CONTROL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE7_PL_t, IPE_MARGIN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_MODE8_PL_t : public ScomRegister<0x8003580208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_MODE8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE8_PL_t, AT_THRESH, 48, 12); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE8_PL_t, AMPLE_SEL, 60, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE8_PL_t, EQ_PR_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_MODE9_PL_t : public ScomRegister<0x8006480208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_MODE9_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE9_PL_t, REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE9_PL_t, STS_DL_MASK, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE9_PL_t, ENTER_DELAY, 50, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_MODE9_PL_t, EXIT_DELAY, 55, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_RESET_PL_t : public ScomRegister<0x8003E80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_SPARE_MODE_PL_t : public ScomRegister<0x8003000208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8003900208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_A_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_B_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_A_RO_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_B_RO_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_A_STICKY_RO_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_B_STICKY_RO_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, SIGNAL_DETECT_OUT_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKA_SAMPLAT_DATA_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKB_SAMPLAT_DATA_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x8003980208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT2_PL_t, RX_PR_FW_SNAPSHOT_A_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_STAT3_PL_t : public ScomRegister<0x8003A00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_STAT3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT3_PL_t, RX_PR_FW_SNAPSHOT_B_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_STAT4_PL_t : public ScomRegister<0x8003A80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_STAT4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT4_PL_t, BERPL_COUNT_RO_SIGNAL, 48, 12); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_B_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT4_PL_t, ERR_TRAPPED_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_STAT5_PL_t : public ScomRegister<0x8003B00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_STAT5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT5_PL_t, RX_ERROR_VEC_0_15_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_STAT6_PL_t : public ScomRegister<0x8003B80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_STAT6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT6_PL_t, FINAL_ADJ, 57, 6); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT6_PL_t, SEQ_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_STAT7_PL_t : public ScomRegister<0x8006300208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_STAT7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT7_PL_t, DAC_ACCEL_ROLLOVER_STICKY_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT7_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_RO_SIGNAL, 51); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_BIT_REGS_STAT8_PL_t : public ScomRegister<0x8006680208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_BIT_REGS_STAT8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_BIT_REGS_STAT8_PL_t, RX_BERPL_PCIE_SAMPLE_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL10_PL_t : public ScomRegister<0x8000500208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL10_PL_t, IF_BLEED_CMFB, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL10_PL_t, IF_EXT_BIAS, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL10_PL_t, IF_LPF_500M, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL10_PL_t, SIGDET_PD, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL10_PL_t, A_HOLD_DIV_CLKS, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL10_PL_t, B_HOLD_DIV_CLKS, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL11_PL_t : public ScomRegister<0x8000580208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL11_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL11_PL_t, TERM_PD, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL11_PL_t, FREQ_ADJUST, 49, 9); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL11_PL_t, DFE_SELFTIMED_PHASE_ADJ, 58, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL11_PL_t, CLKGEN_CMLMUX_IRCTRL, 60, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL11_PL_t, PCIE_CLKGEN_DIV_ICTRL, 62, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL12_PL_t : public ScomRegister<0x8000600208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL12_PL_t, OFF_CM, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL12_PL_t, OFF_DM, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL12_PL_t, PCIE_CLKGEN_DIV_RCTRL, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL12_PL_t, TERM_ADJUST, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL13_PL_t : public ScomRegister<0x8000680208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL13_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL13_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL13_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL14_PL_t : public ScomRegister<0x8000700208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL14_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL14_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL15_PL_t : public ScomRegister<0x8000780208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL15_PL_t, A_FENCE_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL15_PL_t, B_FENCE_EN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL15_PL_t, MINI_PR_GRAY_ENCODE_DIS, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL15_PL_t, TINY_PR_GRAY_ENCODE_DIS, 51); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL15_PL_t, PCIE_CLK_SEL, 52, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL15_PL_t, CKT_SCANCLK_FORCE_EN, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL16_PL_t : public ScomRegister<0x8000800208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL16_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL16_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL17_PL_t : public ScomRegister<0x8000880208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL17_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL17_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL18_PL_t : public ScomRegister<0x8000900208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL18_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL18_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL1_PL_t : public ScomRegister<0x8000080208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL1_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL1_PL_t, A_BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL1_PL_t, B_BANK_CONTROLS, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL2_PL_t : public ScomRegister<0x8000100208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL2_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL2_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL2_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL2_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL3_PL_t : public ScomRegister<0x8000180208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL3_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL3_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL4_PL_t : public ScomRegister<0x8000200208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL4_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL4_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL5_PL_t : public ScomRegister<0x8000280208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL5_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL5_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL5_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL5_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL6_PL_t : public ScomRegister<0x8000300208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL6_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL6_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL6_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL7_PL_t : public ScomRegister<0x8000380208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL7_PL_t, EN_DC, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL7_PL_t, PR_POS, 49, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL7_PL_t, PR_GRAY_ENCODE_DIS, 54); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL7_PL_t, ATTEN_DC_SEL_DC, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL7_PL_t, ATTEN_AC_SEL_DC, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL7_PL_t, FREQ_ADJUST_DC, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTL8_PL_t : public ScomRegister<0x8000400208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL8_PL_t, CLK_PHASE_SELECT, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL8_PL_t, DPR_VBN_CAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL8_PL_t, OFF_DISABLE_DM_B, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL8_PL_t, CTLE_CONFIG_DC, 53, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL8_PL_t, VDAC_CONFIG_DC, 56, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTL8_PL_t, DL_CLK_PHASE_SELECT, 58, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_CNTLX9_PL_t : public ScomRegister<0x8000480208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTLX9_PL_t, A_SPEC_MUX_SEL, 48, 7); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_CNTLX9_PL_t, B_SPEC_MUX_SEL, 55, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_DATA_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_DATA_SPARE_MODE_PL_t : public ScomRegister<0x8000000208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_DATA_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t : public ScomRegister<0x8000980208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t, RX_AE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX20_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t : public ScomRegister<0x8000A00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t, RX_AE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX21_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t : public ScomRegister<0x8000A80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t, RX_AE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX22_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t : public ScomRegister<0x8000B00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t, RX_AE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX27_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t : public ScomRegister<0x8000D80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t, RX_AD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX28_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t : public ScomRegister<0x8000E00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t, RX_AD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX29_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t : public ScomRegister<0x8000E80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t, RX_AD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t : public ScomRegister<0x8000F00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t, RX_AD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX31_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t : public ScomRegister<0x8000F80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t, RX_AD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX32_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t : public ScomRegister<0x8001000208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t, RX_AD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX33_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t : public ScomRegister<0x8001080208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t, RX_AD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX34_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t : public ScomRegister<0x8001100208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t, RX_AD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX35_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t : public ScomRegister<0x8001180208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t, RX_AD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX36_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t : public ScomRegister<0x8001200208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t, RX_AD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX37_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t : public ScomRegister<0x8001280208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t, RX_AD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX38_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t : public ScomRegister<0x8001300208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t, RX_AD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX39_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t : public ScomRegister<0x8001380208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t, RX_AD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX40_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t : public ScomRegister<0x8001400208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t, RX_AD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX41_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t : public ScomRegister<0x8001480208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t, RX_AD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX42_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t : public ScomRegister<0x8001500208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t, RX_AD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX43_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t : public ScomRegister<0x8001580208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t, RX_AD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX44_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t : public ScomRegister<0x8001600208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t, RX_AD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX45_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t : public ScomRegister<0x8001680208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t, RX_AD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX46_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t : public ScomRegister<0x8001700208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t, RX_AD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX47_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t : public ScomRegister<0x8001780208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t, RX_AD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX48_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t : public ScomRegister<0x8001800208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t, RX_AD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX49_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t : public ScomRegister<0x8001880208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t, RX_AD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX50_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t : public ScomRegister<0x8001900208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t, RX_AD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX51_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t : public ScomRegister<0x8001980208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t, RX_AD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX52_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t : public ScomRegister<0x8001A00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t, RX_AD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX53_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t : public ScomRegister<0x8001A80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t, RX_AD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX54_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t : public ScomRegister<0x8001B00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t, RX_AD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX55_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t : public ScomRegister<0x8001B80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t, RX_AD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX56_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t : public ScomRegister<0x8001C00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t, RX_AD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX57_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t : public ScomRegister<0x8001C80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t, RX_AD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX58_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t : public ScomRegister<0x8001D00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t, RX_AD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX23_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t : public ScomRegister<0x8000B80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t, RX_BE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX24_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t : public ScomRegister<0x8000C00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t, RX_BE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX25_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t : public ScomRegister<0x8000C80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t, RX_BE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX26_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t : public ScomRegister<0x8000D00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t, RX_BE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX59_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t : public ScomRegister<0x8001D80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t, RX_BD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX60_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t : public ScomRegister<0x8001E00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t, RX_BD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX61_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t : public ScomRegister<0x8001E80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t, RX_BD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX62_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t : public ScomRegister<0x8001F00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t, RX_BD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX63_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t : public ScomRegister<0x8001F80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t, RX_BD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX64_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t : public ScomRegister<0x8002000208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t, RX_BD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX65_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t : public ScomRegister<0x8002080208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t, RX_BD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX66_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t : public ScomRegister<0x8002100208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t, RX_BD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX67_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t : public ScomRegister<0x8002180208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t, RX_BD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX68_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t : public ScomRegister<0x8002200208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t, RX_BD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX69_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t : public ScomRegister<0x8002280208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t, RX_BD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX70_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t : public ScomRegister<0x8002300208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t, RX_BD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX71_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t : public ScomRegister<0x8002380208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t, RX_BD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX72_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t : public ScomRegister<0x8002400208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t, RX_BD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX73_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t : public ScomRegister<0x8002480208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t, RX_BD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX74_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t : public ScomRegister<0x8002500208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t, RX_BD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX75_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t : public ScomRegister<0x8002580208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t, RX_BD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX76_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t : public ScomRegister<0x8002600208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t, RX_BD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX77_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t : public ScomRegister<0x8002680208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t, RX_BD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX78_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t : public ScomRegister<0x8002700208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t, RX_BD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX79_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t : public ScomRegister<0x8002780208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t, RX_BD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX80_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t : public ScomRegister<0x8002800208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t, RX_BD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX81_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t : public ScomRegister<0x8002880208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t, RX_BD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX82_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t : public ScomRegister<0x8002900208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t, RX_BD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX83_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t : public ScomRegister<0x8002980208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t, RX_BD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX84_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t : public ScomRegister<0x8002A00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t, RX_BD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX85_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t : public ScomRegister<0x8002A80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t, RX_BD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX86_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t : public ScomRegister<0x8002B00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t, RX_BD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX87_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t : public ScomRegister<0x8002B80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t, RX_BD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX88_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t : public ScomRegister<0x8002C00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t, RX_BD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX89_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t : public ScomRegister<0x8002C80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t, RX_BD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX90_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t : public ScomRegister<0x8002D00208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t, RX_BD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8006080308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL11_PL_t, 1_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL11_PL_t, 2_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8006100308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL12_PL_t, H3_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL12_PL_t, POFF_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x8006200308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL14_PL_t, DATA_ADJ, 50, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL14_PL_t, EDGE_ADJ, 58, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8006500308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL16_PL_t, 7_0_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL16_PL_t, 1_6_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8006580308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL17_PL_t, 5_2_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL17_PL_t, 3_4_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8006600308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL18_PL_t, RX_MARGIN_START, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL18_PL_t, SAMP_ERR_TIMEOUT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTL2_PL_t : public ScomRegister<0x8003680308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL2_PL_t, ENABLE_A, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_A, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL2_PL_t, ENABLE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_B, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_B, 53); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8003700308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_B, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL3_PL_t, BERPL_PRBS_SEED_MODE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_EN, 55); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_MASK, 57, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL3_PL_t, BIAS_COUNTER_AGING_FACTOR, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x8003780308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_A, 49, 7); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_B, 57, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x8003880308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL6_PL_t, PSAVE_FW_VAL_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_B, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKA_SEL, 54, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKB_SEL, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t : public ScomRegister<0x8003F00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKA_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKA_ENB, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKA_ENB, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKA_ENB, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKA_ENB, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKB_SEL, 54, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKB_ENB, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKB_ENB, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKB_ENB, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKB_ENB, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t, TEST_CIRCUIT_ENB, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL_t, REGRW_MUX_ENB, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTL8_PL_t : public ScomRegister<0x8003F80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL8_PL_t, LINEAR_DELTA_CFG, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_CFG, 53, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_MASK, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t : public ScomRegister<0x8006000308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_DONE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_DONE, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_RUN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_RUN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_DONE, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_DONE, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_RUN, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t : public ScomRegister<0x8006180308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_RUN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_RUN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_DONE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_DONE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_RUN, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_RUN, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_DONE, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_DONE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL_t : public ScomRegister<0x8006280308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_SET_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_CLR_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMPLE_RESET_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_ERROR_RESET_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMP_ERR_SNAPSHOT_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL_t, BERPL_SEQ_RUN_WO_PULSE_SLOW_SIGNAL, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTLX19_PL_t : public ScomRegister<0x8006700308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX19_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX19_PL_t, BANK_SEL_A, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX19_PL_t, RLM_CLK_SEL_A, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX19_PL_t, DL_CLK_SEL_A, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTLX1_PL_t : public ScomRegister<0x8003600308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX1_PL_t, PIPE_FORMAT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX1_PL_t, PIPE_DATA_SRC, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX1_PL_t, PIPE_SEL, 50, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_A, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_B, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX1_PL_t, CAL_LANE_SEL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX1_PL_t, DL_CLK_EN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX1_PL_t, PSAVE_PR_BIT_LOCK_EN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t : public ScomRegister<0x8003800308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL_t, DAC_ACCEL_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_CNTLX9_PL_t : public ScomRegister<0x8006380308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKB, 52, 4); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKA, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKB, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8003180308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t, RX_PL_FIR_ERR_INJ, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x8003100308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_FIR_MASK_PL_t, RX_PL_FIR_ERRS_MASK, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8003080308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_FIR_PL_t, RX_PL_FIR_ERRS_RO_SIGNAL, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_MODE10_PL_t : public ScomRegister<0x8006880308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_MODE10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_CLK_OR_DATA, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_DYNAMIC, 50); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_STATIC, 51, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE10_PL_t, ABANK_SEL_ALT, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE10_PL_t, BBANK_SEL_ALT, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_ABANK_OUTBUF, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BBANK_OUTBUF, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BIST_OUTBUF, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x8003200308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE1_PL_t, ERPL_COUNT_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE1_PL_t, ERPL_EXP_DATA_SEL, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE1_PL_t, ERPL_PATTERN_SEL, 53, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE1_PL_t, ERPL_MASK_MODE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE1_PL_t, ERPL_LANE_INVERT, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_REQ_DL_MASK, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_MASK, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE1_PL_t, UMP_SX_1UI_DL_DIR_SEL, 60); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_DELAY, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8003280308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_DIR, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE2_PL_t, COARSE_MODE_EN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE2_PL_t, COARSE_UNLOCK_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE2_PL_t, LOCK_INVALID_LOCK_EN, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE2_PL_t, LOCK_RATIO, 53, 10); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x8003300308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE3_PL_t, FILTER, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE3_PL_t, TERM, 52, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x8003380308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE4_PL_t, FW_INERTIA_AMT, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE4_PL_t, PHASE_STEP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_MODE5_PL_t : public ScomRegister<0x8003400308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_MODE5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_COARSE, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_BUMP, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE5_PL_t, PHASE_STEP_BUMP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_MODE6_PL_t : public ScomRegister<0x8003480308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_MODE6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE6_PL_t, TIME_VAL, 48, 13); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE6_PL_t, TIMER_DOUBLE_MODE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE6_PL_t, DISABLE_SM, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_MODE7_PL_t : public ScomRegister<0x8003500308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_MODE7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE7_PL_t, SAVE_CDRLOCK_MODE_SEL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE7_PL_t, R_UNLOCK_RATIO, 50, 10); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE7_PL_t, SAVE_EN_DL_CLK_CONTROL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE7_PL_t, IPE_MARGIN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_MODE8_PL_t : public ScomRegister<0x8003580308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_MODE8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE8_PL_t, AT_THRESH, 48, 12); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE8_PL_t, AMPLE_SEL, 60, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE8_PL_t, EQ_PR_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_MODE9_PL_t : public ScomRegister<0x8006480308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_MODE9_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE9_PL_t, REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE9_PL_t, STS_DL_MASK, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE9_PL_t, ENTER_DELAY, 50, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_MODE9_PL_t, EXIT_DELAY, 55, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_RESET_PL_t : public ScomRegister<0x8003E80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_SPARE_MODE_PL_t : public ScomRegister<0x8003000308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8003900308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_A_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_B_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_A_RO_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_B_RO_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_A_STICKY_RO_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_B_STICKY_RO_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, SIGNAL_DETECT_OUT_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKA_SAMPLAT_DATA_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKB_SAMPLAT_DATA_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x8003980308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT2_PL_t, RX_PR_FW_SNAPSHOT_A_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_STAT3_PL_t : public ScomRegister<0x8003A00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_STAT3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT3_PL_t, RX_PR_FW_SNAPSHOT_B_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_STAT4_PL_t : public ScomRegister<0x8003A80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_STAT4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT4_PL_t, BERPL_COUNT_RO_SIGNAL, 48, 12); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_B_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT4_PL_t, ERR_TRAPPED_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_STAT5_PL_t : public ScomRegister<0x8003B00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_STAT5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT5_PL_t, RX_ERROR_VEC_0_15_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_STAT6_PL_t : public ScomRegister<0x8003B80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_STAT6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT6_PL_t, FINAL_ADJ, 57, 6); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT6_PL_t, SEQ_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_STAT7_PL_t : public ScomRegister<0x8006300308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_STAT7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT7_PL_t, DAC_ACCEL_ROLLOVER_STICKY_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT7_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_RO_SIGNAL, 51); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_BIT_REGS_STAT8_PL_t : public ScomRegister<0x8006680308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_BIT_REGS_STAT8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_BIT_REGS_STAT8_PL_t, RX_BERPL_PCIE_SAMPLE_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL10_PL_t : public ScomRegister<0x8000500308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL10_PL_t, IF_BLEED_CMFB, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL10_PL_t, IF_EXT_BIAS, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL10_PL_t, IF_LPF_500M, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL10_PL_t, SIGDET_PD, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL10_PL_t, A_HOLD_DIV_CLKS, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL10_PL_t, B_HOLD_DIV_CLKS, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL11_PL_t : public ScomRegister<0x8000580308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL11_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL11_PL_t, TERM_PD, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL11_PL_t, FREQ_ADJUST, 49, 9); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL11_PL_t, DFE_SELFTIMED_PHASE_ADJ, 58, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL11_PL_t, CLKGEN_CMLMUX_IRCTRL, 60, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL11_PL_t, PCIE_CLKGEN_DIV_ICTRL, 62, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL12_PL_t : public ScomRegister<0x8000600308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL12_PL_t, OFF_CM, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL12_PL_t, OFF_DM, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL12_PL_t, PCIE_CLKGEN_DIV_RCTRL, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL12_PL_t, TERM_ADJUST, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL13_PL_t : public ScomRegister<0x8000680308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL13_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL13_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL13_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL14_PL_t : public ScomRegister<0x8000700308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL14_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL14_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL15_PL_t : public ScomRegister<0x8000780308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL15_PL_t, A_FENCE_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL15_PL_t, B_FENCE_EN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL15_PL_t, MINI_PR_GRAY_ENCODE_DIS, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL15_PL_t, TINY_PR_GRAY_ENCODE_DIS, 51); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL15_PL_t, PCIE_CLK_SEL, 52, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL15_PL_t, CKT_SCANCLK_FORCE_EN, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL16_PL_t : public ScomRegister<0x8000800308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL16_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL16_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL17_PL_t : public ScomRegister<0x8000880308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL17_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL17_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL18_PL_t : public ScomRegister<0x8000900308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL18_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL18_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL1_PL_t : public ScomRegister<0x8000080308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL1_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL1_PL_t, A_BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL1_PL_t, B_BANK_CONTROLS, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL2_PL_t : public ScomRegister<0x8000100308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL2_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL2_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL2_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL2_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL3_PL_t : public ScomRegister<0x8000180308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL3_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL3_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL4_PL_t : public ScomRegister<0x8000200308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL4_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL4_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL5_PL_t : public ScomRegister<0x8000280308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL5_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL5_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL5_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL5_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL6_PL_t : public ScomRegister<0x8000300308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL6_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL6_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL6_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL7_PL_t : public ScomRegister<0x8000380308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL7_PL_t, EN_DC, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL7_PL_t, PR_POS, 49, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL7_PL_t, PR_GRAY_ENCODE_DIS, 54); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL7_PL_t, ATTEN_DC_SEL_DC, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL7_PL_t, ATTEN_AC_SEL_DC, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL7_PL_t, FREQ_ADJUST_DC, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTL8_PL_t : public ScomRegister<0x8000400308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL8_PL_t, CLK_PHASE_SELECT, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL8_PL_t, DPR_VBN_CAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL8_PL_t, OFF_DISABLE_DM_B, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL8_PL_t, CTLE_CONFIG_DC, 53, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL8_PL_t, VDAC_CONFIG_DC, 56, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTL8_PL_t, DL_CLK_PHASE_SELECT, 58, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_CNTLX9_PL_t : public ScomRegister<0x8000480308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTLX9_PL_t, A_SPEC_MUX_SEL, 48, 7); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_CNTLX9_PL_t, B_SPEC_MUX_SEL, 55, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_DATA_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_DATA_SPARE_MODE_PL_t : public ScomRegister<0x8000000308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_DATA_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t : public ScomRegister<0x8000980308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t, RX_AE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX20_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t : public ScomRegister<0x8000A00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t, RX_AE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX21_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t : public ScomRegister<0x8000A80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t, RX_AE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX22_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t : public ScomRegister<0x8000B00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t, RX_AE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX27_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t : public ScomRegister<0x8000D80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t, RX_AD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX28_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t : public ScomRegister<0x8000E00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t, RX_AD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX29_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t : public ScomRegister<0x8000E80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t, RX_AD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t : public ScomRegister<0x8000F00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t, RX_AD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX31_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t : public ScomRegister<0x8000F80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t, RX_AD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX32_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t : public ScomRegister<0x8001000308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t, RX_AD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX33_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t : public ScomRegister<0x8001080308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t, RX_AD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX34_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t : public ScomRegister<0x8001100308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t, RX_AD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX35_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t : public ScomRegister<0x8001180308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t, RX_AD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX36_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t : public ScomRegister<0x8001200308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t, RX_AD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX37_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t : public ScomRegister<0x8001280308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t, RX_AD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX38_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t : public ScomRegister<0x8001300308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t, RX_AD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX39_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t : public ScomRegister<0x8001380308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t, RX_AD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX40_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t : public ScomRegister<0x8001400308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t, RX_AD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX41_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t : public ScomRegister<0x8001480308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t, RX_AD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX42_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t : public ScomRegister<0x8001500308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t, RX_AD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX43_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t : public ScomRegister<0x8001580308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t, RX_AD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX44_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t : public ScomRegister<0x8001600308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t, RX_AD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX45_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t : public ScomRegister<0x8001680308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t, RX_AD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX46_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t : public ScomRegister<0x8001700308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t, RX_AD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX47_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t : public ScomRegister<0x8001780308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t, RX_AD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX48_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t : public ScomRegister<0x8001800308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t, RX_AD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX49_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t : public ScomRegister<0x8001880308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t, RX_AD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX50_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t : public ScomRegister<0x8001900308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t, RX_AD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX51_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t : public ScomRegister<0x8001980308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t, RX_AD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX52_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t : public ScomRegister<0x8001A00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t, RX_AD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX53_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t : public ScomRegister<0x8001A80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t, RX_AD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX54_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t : public ScomRegister<0x8001B00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t, RX_AD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX55_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t : public ScomRegister<0x8001B80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t, RX_AD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX56_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t : public ScomRegister<0x8001C00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t, RX_AD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX57_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t : public ScomRegister<0x8001C80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t, RX_AD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX58_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t : public ScomRegister<0x8001D00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t, RX_AD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX23_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t : public ScomRegister<0x8000B80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t, RX_BE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX24_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t : public ScomRegister<0x8000C00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t, RX_BE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX25_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t : public ScomRegister<0x8000C80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t, RX_BE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX26_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t : public ScomRegister<0x8000D00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t, RX_BE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX59_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t : public ScomRegister<0x8001D80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t, RX_BD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX60_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t : public ScomRegister<0x8001E00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t, RX_BD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX61_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t : public ScomRegister<0x8001E80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t, RX_BD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX62_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t : public ScomRegister<0x8001F00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t, RX_BD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX63_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t : public ScomRegister<0x8001F80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t, RX_BD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX64_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t : public ScomRegister<0x8002000308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t, RX_BD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX65_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t : public ScomRegister<0x8002080308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t, RX_BD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX66_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t : public ScomRegister<0x8002100308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t, RX_BD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX67_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t : public ScomRegister<0x8002180308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t, RX_BD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX68_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t : public ScomRegister<0x8002200308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t, RX_BD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX69_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t : public ScomRegister<0x8002280308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t, RX_BD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX70_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t : public ScomRegister<0x8002300308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t, RX_BD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX71_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t : public ScomRegister<0x8002380308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t, RX_BD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX72_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t : public ScomRegister<0x8002400308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t, RX_BD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX73_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t : public ScomRegister<0x8002480308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t, RX_BD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX74_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t : public ScomRegister<0x8002500308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t, RX_BD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX75_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t : public ScomRegister<0x8002580308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t, RX_BD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX76_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t : public ScomRegister<0x8002600308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t, RX_BD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX77_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t : public ScomRegister<0x8002680308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t, RX_BD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX78_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t : public ScomRegister<0x8002700308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t, RX_BD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX79_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t : public ScomRegister<0x8002780308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t, RX_BD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX80_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t : public ScomRegister<0x8002800308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t, RX_BD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX81_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t : public ScomRegister<0x8002880308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t, RX_BD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX82_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t : public ScomRegister<0x8002900308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t, RX_BD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX83_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t : public ScomRegister<0x8002980308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t, RX_BD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX84_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t : public ScomRegister<0x8002A00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t, RX_BD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX85_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t : public ScomRegister<0x8002A80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t, RX_BD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX86_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t : public ScomRegister<0x8002B00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t, RX_BD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX87_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t : public ScomRegister<0x8002B80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t, RX_BD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX88_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t : public ScomRegister<0x8002C00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t, RX_BD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX89_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t : public ScomRegister<0x8002C80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t, RX_BD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX90_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t : public ScomRegister<0x8002D00308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t, RX_BD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8006080408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL11_PL_t, 1_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL11_PL_t, 2_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8006100408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL12_PL_t, H3_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL12_PL_t, POFF_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x8006200408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL14_PL_t, DATA_ADJ, 50, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL14_PL_t, EDGE_ADJ, 58, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8006500408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL16_PL_t, 7_0_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL16_PL_t, 1_6_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8006580408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL17_PL_t, 5_2_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL17_PL_t, 3_4_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8006600408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL18_PL_t, RX_MARGIN_START, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL18_PL_t, SAMP_ERR_TIMEOUT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTL2_PL_t : public ScomRegister<0x8003680408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL2_PL_t, ENABLE_A, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_A, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL2_PL_t, ENABLE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_B, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_B, 53); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8003700408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_B, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL3_PL_t, BERPL_PRBS_SEED_MODE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_EN, 55); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_MASK, 57, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL3_PL_t, BIAS_COUNTER_AGING_FACTOR, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x8003780408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_A, 49, 7); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_B, 57, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x8003880408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL6_PL_t, PSAVE_FW_VAL_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_B, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKA_SEL, 54, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKB_SEL, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t : public ScomRegister<0x8003F00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKA_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKA_ENB, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKA_ENB, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKA_ENB, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKA_ENB, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKB_SEL, 54, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKB_ENB, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKB_ENB, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKB_ENB, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKB_ENB, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t, TEST_CIRCUIT_ENB, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL_t, REGRW_MUX_ENB, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTL8_PL_t : public ScomRegister<0x8003F80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL8_PL_t, LINEAR_DELTA_CFG, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_CFG, 53, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_MASK, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t : public ScomRegister<0x8006000408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_DONE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_DONE, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_RUN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_RUN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_DONE, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_DONE, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_RUN, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t : public ScomRegister<0x8006180408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_RUN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_RUN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_DONE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_DONE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_RUN, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_RUN, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_DONE, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_DONE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL_t : public ScomRegister<0x8006280408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_SET_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_CLR_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMPLE_RESET_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_ERROR_RESET_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMP_ERR_SNAPSHOT_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL_t, BERPL_SEQ_RUN_WO_PULSE_SLOW_SIGNAL, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTLX19_PL_t : public ScomRegister<0x8006700408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX19_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX19_PL_t, BANK_SEL_A, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX19_PL_t, RLM_CLK_SEL_A, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX19_PL_t, DL_CLK_SEL_A, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTLX1_PL_t : public ScomRegister<0x8003600408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX1_PL_t, PIPE_FORMAT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX1_PL_t, PIPE_DATA_SRC, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX1_PL_t, PIPE_SEL, 50, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_A, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_B, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX1_PL_t, CAL_LANE_SEL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX1_PL_t, DL_CLK_EN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX1_PL_t, PSAVE_PR_BIT_LOCK_EN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t : public ScomRegister<0x8003800408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL_t, DAC_ACCEL_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_CNTLX9_PL_t : public ScomRegister<0x8006380408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKB, 52, 4); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKA, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKB, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8003180408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t, RX_PL_FIR_ERR_INJ, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x8003100408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_FIR_MASK_PL_t, RX_PL_FIR_ERRS_MASK, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8003080408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_FIR_PL_t, RX_PL_FIR_ERRS_RO_SIGNAL, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_MODE10_PL_t : public ScomRegister<0x8006880408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_MODE10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_CLK_OR_DATA, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_DYNAMIC, 50); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_STATIC, 51, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE10_PL_t, ABANK_SEL_ALT, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE10_PL_t, BBANK_SEL_ALT, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_ABANK_OUTBUF, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BBANK_OUTBUF, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BIST_OUTBUF, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x8003200408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE1_PL_t, ERPL_COUNT_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE1_PL_t, ERPL_EXP_DATA_SEL, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE1_PL_t, ERPL_PATTERN_SEL, 53, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE1_PL_t, ERPL_MASK_MODE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE1_PL_t, ERPL_LANE_INVERT, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_REQ_DL_MASK, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_MASK, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE1_PL_t, UMP_SX_1UI_DL_DIR_SEL, 60); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_DELAY, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8003280408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_DIR, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE2_PL_t, COARSE_MODE_EN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE2_PL_t, COARSE_UNLOCK_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE2_PL_t, LOCK_INVALID_LOCK_EN, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE2_PL_t, LOCK_RATIO, 53, 10); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x8003300408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE3_PL_t, FILTER, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE3_PL_t, TERM, 52, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x8003380408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE4_PL_t, FW_INERTIA_AMT, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE4_PL_t, PHASE_STEP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_MODE5_PL_t : public ScomRegister<0x8003400408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_MODE5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_COARSE, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_BUMP, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE5_PL_t, PHASE_STEP_BUMP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_MODE6_PL_t : public ScomRegister<0x8003480408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_MODE6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE6_PL_t, TIME_VAL, 48, 13); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE6_PL_t, TIMER_DOUBLE_MODE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE6_PL_t, DISABLE_SM, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_MODE7_PL_t : public ScomRegister<0x8003500408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_MODE7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE7_PL_t, SAVE_CDRLOCK_MODE_SEL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE7_PL_t, R_UNLOCK_RATIO, 50, 10); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE7_PL_t, SAVE_EN_DL_CLK_CONTROL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE7_PL_t, IPE_MARGIN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_MODE8_PL_t : public ScomRegister<0x8003580408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_MODE8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE8_PL_t, AT_THRESH, 48, 12); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE8_PL_t, AMPLE_SEL, 60, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE8_PL_t, EQ_PR_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_MODE9_PL_t : public ScomRegister<0x8006480408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_MODE9_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE9_PL_t, REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE9_PL_t, STS_DL_MASK, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE9_PL_t, ENTER_DELAY, 50, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_MODE9_PL_t, EXIT_DELAY, 55, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_RESET_PL_t : public ScomRegister<0x8003E80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_SPARE_MODE_PL_t : public ScomRegister<0x8003000408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8003900408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_A_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_B_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_A_RO_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_B_RO_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_A_STICKY_RO_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_B_STICKY_RO_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, SIGNAL_DETECT_OUT_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKA_SAMPLAT_DATA_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKB_SAMPLAT_DATA_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x8003980408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT2_PL_t, RX_PR_FW_SNAPSHOT_A_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_STAT3_PL_t : public ScomRegister<0x8003A00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_STAT3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT3_PL_t, RX_PR_FW_SNAPSHOT_B_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_STAT4_PL_t : public ScomRegister<0x8003A80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_STAT4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT4_PL_t, BERPL_COUNT_RO_SIGNAL, 48, 12); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_B_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT4_PL_t, ERR_TRAPPED_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_STAT5_PL_t : public ScomRegister<0x8003B00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_STAT5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT5_PL_t, RX_ERROR_VEC_0_15_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_STAT6_PL_t : public ScomRegister<0x8003B80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_STAT6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT6_PL_t, FINAL_ADJ, 57, 6); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT6_PL_t, SEQ_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_STAT7_PL_t : public ScomRegister<0x8006300408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_STAT7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT7_PL_t, DAC_ACCEL_ROLLOVER_STICKY_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT7_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_RO_SIGNAL, 51); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_BIT_REGS_STAT8_PL_t : public ScomRegister<0x8006680408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_BIT_REGS_STAT8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_BIT_REGS_STAT8_PL_t, RX_BERPL_PCIE_SAMPLE_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL10_PL_t : public ScomRegister<0x8000500408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL10_PL_t, IF_BLEED_CMFB, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL10_PL_t, IF_EXT_BIAS, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL10_PL_t, IF_LPF_500M, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL10_PL_t, SIGDET_PD, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL10_PL_t, A_HOLD_DIV_CLKS, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL10_PL_t, B_HOLD_DIV_CLKS, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL11_PL_t : public ScomRegister<0x8000580408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL11_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL11_PL_t, TERM_PD, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL11_PL_t, FREQ_ADJUST, 49, 9); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL11_PL_t, DFE_SELFTIMED_PHASE_ADJ, 58, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL11_PL_t, CLKGEN_CMLMUX_IRCTRL, 60, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL11_PL_t, PCIE_CLKGEN_DIV_ICTRL, 62, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL12_PL_t : public ScomRegister<0x8000600408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL12_PL_t, OFF_CM, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL12_PL_t, OFF_DM, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL12_PL_t, PCIE_CLKGEN_DIV_RCTRL, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL12_PL_t, TERM_ADJUST, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL13_PL_t : public ScomRegister<0x8000680408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL13_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL13_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL13_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL14_PL_t : public ScomRegister<0x8000700408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL14_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL14_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL15_PL_t : public ScomRegister<0x8000780408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL15_PL_t, A_FENCE_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL15_PL_t, B_FENCE_EN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL15_PL_t, MINI_PR_GRAY_ENCODE_DIS, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL15_PL_t, TINY_PR_GRAY_ENCODE_DIS, 51); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL15_PL_t, PCIE_CLK_SEL, 52, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL15_PL_t, CKT_SCANCLK_FORCE_EN, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL16_PL_t : public ScomRegister<0x8000800408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL16_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL16_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL17_PL_t : public ScomRegister<0x8000880408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL17_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL17_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL18_PL_t : public ScomRegister<0x8000900408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL18_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL18_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL1_PL_t : public ScomRegister<0x8000080408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL1_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL1_PL_t, A_BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL1_PL_t, B_BANK_CONTROLS, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL2_PL_t : public ScomRegister<0x8000100408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL2_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL2_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL2_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL2_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL3_PL_t : public ScomRegister<0x8000180408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL3_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL3_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL4_PL_t : public ScomRegister<0x8000200408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL4_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL4_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL5_PL_t : public ScomRegister<0x8000280408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL5_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL5_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL5_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL5_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL6_PL_t : public ScomRegister<0x8000300408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL6_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL6_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL6_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL7_PL_t : public ScomRegister<0x8000380408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL7_PL_t, EN_DC, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL7_PL_t, PR_POS, 49, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL7_PL_t, PR_GRAY_ENCODE_DIS, 54); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL7_PL_t, ATTEN_DC_SEL_DC, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL7_PL_t, ATTEN_AC_SEL_DC, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL7_PL_t, FREQ_ADJUST_DC, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTL8_PL_t : public ScomRegister<0x8000400408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL8_PL_t, CLK_PHASE_SELECT, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL8_PL_t, DPR_VBN_CAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL8_PL_t, OFF_DISABLE_DM_B, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL8_PL_t, CTLE_CONFIG_DC, 53, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL8_PL_t, VDAC_CONFIG_DC, 56, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTL8_PL_t, DL_CLK_PHASE_SELECT, 58, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_CNTLX9_PL_t : public ScomRegister<0x8000480408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTLX9_PL_t, A_SPEC_MUX_SEL, 48, 7); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_CNTLX9_PL_t, B_SPEC_MUX_SEL, 55, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_DATA_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_DATA_SPARE_MODE_PL_t : public ScomRegister<0x8000000408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_DATA_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t : public ScomRegister<0x8000980408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t, RX_AE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX20_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t : public ScomRegister<0x8000A00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t, RX_AE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX21_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t : public ScomRegister<0x8000A80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t, RX_AE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX22_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t : public ScomRegister<0x8000B00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t, RX_AE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX27_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t : public ScomRegister<0x8000D80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t, RX_AD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX28_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t : public ScomRegister<0x8000E00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t, RX_AD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX29_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t : public ScomRegister<0x8000E80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t, RX_AD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t : public ScomRegister<0x8000F00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t, RX_AD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX31_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t : public ScomRegister<0x8000F80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t, RX_AD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX32_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t : public ScomRegister<0x8001000408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t, RX_AD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX33_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t : public ScomRegister<0x8001080408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t, RX_AD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX34_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t : public ScomRegister<0x8001100408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t, RX_AD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX35_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t : public ScomRegister<0x8001180408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t, RX_AD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX36_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t : public ScomRegister<0x8001200408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t, RX_AD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX37_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t : public ScomRegister<0x8001280408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t, RX_AD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX38_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t : public ScomRegister<0x8001300408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t, RX_AD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX39_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t : public ScomRegister<0x8001380408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t, RX_AD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX40_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t : public ScomRegister<0x8001400408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t, RX_AD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX41_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t : public ScomRegister<0x8001480408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t, RX_AD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX42_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t : public ScomRegister<0x8001500408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t, RX_AD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX43_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t : public ScomRegister<0x8001580408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t, RX_AD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX44_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t : public ScomRegister<0x8001600408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t, RX_AD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX45_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t : public ScomRegister<0x8001680408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t, RX_AD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX46_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t : public ScomRegister<0x8001700408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t, RX_AD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX47_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t : public ScomRegister<0x8001780408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t, RX_AD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX48_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t : public ScomRegister<0x8001800408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t, RX_AD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX49_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t : public ScomRegister<0x8001880408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t, RX_AD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX50_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t : public ScomRegister<0x8001900408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t, RX_AD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX51_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t : public ScomRegister<0x8001980408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t, RX_AD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX52_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t : public ScomRegister<0x8001A00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t, RX_AD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX53_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t : public ScomRegister<0x8001A80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t, RX_AD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX54_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t : public ScomRegister<0x8001B00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t, RX_AD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX55_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t : public ScomRegister<0x8001B80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t, RX_AD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX56_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t : public ScomRegister<0x8001C00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t, RX_AD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX57_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t : public ScomRegister<0x8001C80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t, RX_AD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX58_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t : public ScomRegister<0x8001D00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t, RX_AD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX23_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t : public ScomRegister<0x8000B80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t, RX_BE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX24_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t : public ScomRegister<0x8000C00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t, RX_BE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX25_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t : public ScomRegister<0x8000C80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t, RX_BE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX26_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t : public ScomRegister<0x8000D00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t, RX_BE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX59_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t : public ScomRegister<0x8001D80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t, RX_BD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX60_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t : public ScomRegister<0x8001E00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t, RX_BD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX61_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t : public ScomRegister<0x8001E80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t, RX_BD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX62_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t : public ScomRegister<0x8001F00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t, RX_BD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX63_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t : public ScomRegister<0x8001F80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t, RX_BD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX64_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t : public ScomRegister<0x8002000408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t, RX_BD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX65_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t : public ScomRegister<0x8002080408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t, RX_BD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX66_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t : public ScomRegister<0x8002100408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t, RX_BD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX67_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t : public ScomRegister<0x8002180408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t, RX_BD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX68_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t : public ScomRegister<0x8002200408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t, RX_BD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX69_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t : public ScomRegister<0x8002280408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t, RX_BD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX70_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t : public ScomRegister<0x8002300408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t, RX_BD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX71_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t : public ScomRegister<0x8002380408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t, RX_BD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX72_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t : public ScomRegister<0x8002400408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t, RX_BD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX73_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t : public ScomRegister<0x8002480408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t, RX_BD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX74_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t : public ScomRegister<0x8002500408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t, RX_BD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX75_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t : public ScomRegister<0x8002580408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t, RX_BD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX76_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t : public ScomRegister<0x8002600408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t, RX_BD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX77_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t : public ScomRegister<0x8002680408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t, RX_BD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX78_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t : public ScomRegister<0x8002700408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t, RX_BD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX79_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t : public ScomRegister<0x8002780408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t, RX_BD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX80_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t : public ScomRegister<0x8002800408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t, RX_BD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX81_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t : public ScomRegister<0x8002880408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t, RX_BD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX82_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t : public ScomRegister<0x8002900408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t, RX_BD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX83_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t : public ScomRegister<0x8002980408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t, RX_BD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX84_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t : public ScomRegister<0x8002A00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t, RX_BD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX85_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t : public ScomRegister<0x8002A80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t, RX_BD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX86_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t : public ScomRegister<0x8002B00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t, RX_BD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX87_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t : public ScomRegister<0x8002B80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t, RX_BD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX88_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t : public ScomRegister<0x8002C00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t, RX_BD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX89_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t : public ScomRegister<0x8002C80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t, RX_BD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX90_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t : public ScomRegister<0x8002D00408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t, RX_BD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8006080508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL11_PL_t, 1_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL11_PL_t, 2_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8006100508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL12_PL_t, H3_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL12_PL_t, POFF_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x8006200508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL14_PL_t, DATA_ADJ, 50, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL14_PL_t, EDGE_ADJ, 58, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8006500508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL16_PL_t, 7_0_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL16_PL_t, 1_6_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8006580508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL17_PL_t, 5_2_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL17_PL_t, 3_4_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8006600508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL18_PL_t, RX_MARGIN_START, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL18_PL_t, SAMP_ERR_TIMEOUT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTL2_PL_t : public ScomRegister<0x8003680508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL2_PL_t, ENABLE_A, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_A, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL2_PL_t, ENABLE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_B, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_B, 53); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8003700508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_B, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL3_PL_t, BERPL_PRBS_SEED_MODE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_EN, 55); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_MASK, 57, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL3_PL_t, BIAS_COUNTER_AGING_FACTOR, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x8003780508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_A, 49, 7); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_B, 57, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x8003880508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL6_PL_t, PSAVE_FW_VAL_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_B, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKA_SEL, 54, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKB_SEL, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t : public ScomRegister<0x8003F00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKA_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKA_ENB, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKA_ENB, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKA_ENB, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKA_ENB, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKB_SEL, 54, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKB_ENB, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKB_ENB, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKB_ENB, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKB_ENB, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t, TEST_CIRCUIT_ENB, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL_t, REGRW_MUX_ENB, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTL8_PL_t : public ScomRegister<0x8003F80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL8_PL_t, LINEAR_DELTA_CFG, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_CFG, 53, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_MASK, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t : public ScomRegister<0x8006000508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_DONE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_DONE, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_RUN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_RUN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_DONE, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_DONE, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_RUN, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t : public ScomRegister<0x8006180508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_RUN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_RUN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_DONE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_DONE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_RUN, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_RUN, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_DONE, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_DONE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL_t : public ScomRegister<0x8006280508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_SET_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_CLR_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMPLE_RESET_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_ERROR_RESET_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMP_ERR_SNAPSHOT_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL_t, BERPL_SEQ_RUN_WO_PULSE_SLOW_SIGNAL, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTLX19_PL_t : public ScomRegister<0x8006700508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX19_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX19_PL_t, BANK_SEL_A, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX19_PL_t, RLM_CLK_SEL_A, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX19_PL_t, DL_CLK_SEL_A, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTLX1_PL_t : public ScomRegister<0x8003600508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX1_PL_t, PIPE_FORMAT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX1_PL_t, PIPE_DATA_SRC, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX1_PL_t, PIPE_SEL, 50, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_A, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_B, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX1_PL_t, CAL_LANE_SEL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX1_PL_t, DL_CLK_EN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX1_PL_t, PSAVE_PR_BIT_LOCK_EN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t : public ScomRegister<0x8003800508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL_t, DAC_ACCEL_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_CNTLX9_PL_t : public ScomRegister<0x8006380508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKB, 52, 4); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKA, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKB, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8003180508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t, RX_PL_FIR_ERR_INJ, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x8003100508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_FIR_MASK_PL_t, RX_PL_FIR_ERRS_MASK, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8003080508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_FIR_PL_t, RX_PL_FIR_ERRS_RO_SIGNAL, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_MODE10_PL_t : public ScomRegister<0x8006880508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_MODE10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_CLK_OR_DATA, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_DYNAMIC, 50); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_STATIC, 51, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE10_PL_t, ABANK_SEL_ALT, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE10_PL_t, BBANK_SEL_ALT, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_ABANK_OUTBUF, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BBANK_OUTBUF, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BIST_OUTBUF, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x8003200508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE1_PL_t, ERPL_COUNT_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE1_PL_t, ERPL_EXP_DATA_SEL, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE1_PL_t, ERPL_PATTERN_SEL, 53, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE1_PL_t, ERPL_MASK_MODE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE1_PL_t, ERPL_LANE_INVERT, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_REQ_DL_MASK, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_MASK, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE1_PL_t, UMP_SX_1UI_DL_DIR_SEL, 60); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_DELAY, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8003280508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_DIR, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE2_PL_t, COARSE_MODE_EN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE2_PL_t, COARSE_UNLOCK_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE2_PL_t, LOCK_INVALID_LOCK_EN, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE2_PL_t, LOCK_RATIO, 53, 10); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x8003300508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE3_PL_t, FILTER, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE3_PL_t, TERM, 52, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x8003380508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE4_PL_t, FW_INERTIA_AMT, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE4_PL_t, PHASE_STEP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_MODE5_PL_t : public ScomRegister<0x8003400508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_MODE5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_COARSE, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_BUMP, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE5_PL_t, PHASE_STEP_BUMP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_MODE6_PL_t : public ScomRegister<0x8003480508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_MODE6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE6_PL_t, TIME_VAL, 48, 13); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE6_PL_t, TIMER_DOUBLE_MODE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE6_PL_t, DISABLE_SM, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_MODE7_PL_t : public ScomRegister<0x8003500508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_MODE7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE7_PL_t, SAVE_CDRLOCK_MODE_SEL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE7_PL_t, R_UNLOCK_RATIO, 50, 10); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE7_PL_t, SAVE_EN_DL_CLK_CONTROL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE7_PL_t, IPE_MARGIN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_MODE8_PL_t : public ScomRegister<0x8003580508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_MODE8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE8_PL_t, AT_THRESH, 48, 12); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE8_PL_t, AMPLE_SEL, 60, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE8_PL_t, EQ_PR_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_MODE9_PL_t : public ScomRegister<0x8006480508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_MODE9_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE9_PL_t, REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE9_PL_t, STS_DL_MASK, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE9_PL_t, ENTER_DELAY, 50, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_MODE9_PL_t, EXIT_DELAY, 55, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_RESET_PL_t : public ScomRegister<0x8003E80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_SPARE_MODE_PL_t : public ScomRegister<0x8003000508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8003900508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_A_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_B_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_A_RO_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_B_RO_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_A_STICKY_RO_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_B_STICKY_RO_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, SIGNAL_DETECT_OUT_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKA_SAMPLAT_DATA_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKB_SAMPLAT_DATA_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x8003980508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT2_PL_t, RX_PR_FW_SNAPSHOT_A_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_STAT3_PL_t : public ScomRegister<0x8003A00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_STAT3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT3_PL_t, RX_PR_FW_SNAPSHOT_B_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_STAT4_PL_t : public ScomRegister<0x8003A80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_STAT4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT4_PL_t, BERPL_COUNT_RO_SIGNAL, 48, 12); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_B_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT4_PL_t, ERR_TRAPPED_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_STAT5_PL_t : public ScomRegister<0x8003B00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_STAT5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT5_PL_t, RX_ERROR_VEC_0_15_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_STAT6_PL_t : public ScomRegister<0x8003B80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_STAT6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT6_PL_t, FINAL_ADJ, 57, 6); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT6_PL_t, SEQ_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_STAT7_PL_t : public ScomRegister<0x8006300508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_STAT7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT7_PL_t, DAC_ACCEL_ROLLOVER_STICKY_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT7_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_RO_SIGNAL, 51); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_BIT_REGS_STAT8_PL_t : public ScomRegister<0x8006680508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_BIT_REGS_STAT8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_BIT_REGS_STAT8_PL_t, RX_BERPL_PCIE_SAMPLE_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL10_PL_t : public ScomRegister<0x8000500508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL10_PL_t, IF_BLEED_CMFB, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL10_PL_t, IF_EXT_BIAS, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL10_PL_t, IF_LPF_500M, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL10_PL_t, SIGDET_PD, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL10_PL_t, A_HOLD_DIV_CLKS, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL10_PL_t, B_HOLD_DIV_CLKS, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL11_PL_t : public ScomRegister<0x8000580508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL11_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL11_PL_t, TERM_PD, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL11_PL_t, FREQ_ADJUST, 49, 9); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL11_PL_t, DFE_SELFTIMED_PHASE_ADJ, 58, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL11_PL_t, CLKGEN_CMLMUX_IRCTRL, 60, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL11_PL_t, PCIE_CLKGEN_DIV_ICTRL, 62, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL12_PL_t : public ScomRegister<0x8000600508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL12_PL_t, OFF_CM, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL12_PL_t, OFF_DM, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL12_PL_t, PCIE_CLKGEN_DIV_RCTRL, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL12_PL_t, TERM_ADJUST, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL13_PL_t : public ScomRegister<0x8000680508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL13_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL13_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL13_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL14_PL_t : public ScomRegister<0x8000700508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL14_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL14_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL15_PL_t : public ScomRegister<0x8000780508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL15_PL_t, A_FENCE_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL15_PL_t, B_FENCE_EN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL15_PL_t, MINI_PR_GRAY_ENCODE_DIS, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL15_PL_t, TINY_PR_GRAY_ENCODE_DIS, 51); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL15_PL_t, PCIE_CLK_SEL, 52, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL15_PL_t, CKT_SCANCLK_FORCE_EN, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL16_PL_t : public ScomRegister<0x8000800508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL16_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL16_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL17_PL_t : public ScomRegister<0x8000880508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL17_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL17_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL18_PL_t : public ScomRegister<0x8000900508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL18_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL18_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL1_PL_t : public ScomRegister<0x8000080508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL1_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL1_PL_t, A_BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL1_PL_t, B_BANK_CONTROLS, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL2_PL_t : public ScomRegister<0x8000100508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL2_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL2_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL2_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL2_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL3_PL_t : public ScomRegister<0x8000180508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL3_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL3_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL4_PL_t : public ScomRegister<0x8000200508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL4_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL4_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL5_PL_t : public ScomRegister<0x8000280508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL5_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL5_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL5_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL5_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL6_PL_t : public ScomRegister<0x8000300508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL6_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL6_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL6_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL7_PL_t : public ScomRegister<0x8000380508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL7_PL_t, EN_DC, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL7_PL_t, PR_POS, 49, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL7_PL_t, PR_GRAY_ENCODE_DIS, 54); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL7_PL_t, ATTEN_DC_SEL_DC, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL7_PL_t, ATTEN_AC_SEL_DC, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL7_PL_t, FREQ_ADJUST_DC, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTL8_PL_t : public ScomRegister<0x8000400508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL8_PL_t, CLK_PHASE_SELECT, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL8_PL_t, DPR_VBN_CAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL8_PL_t, OFF_DISABLE_DM_B, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL8_PL_t, CTLE_CONFIG_DC, 53, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL8_PL_t, VDAC_CONFIG_DC, 56, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTL8_PL_t, DL_CLK_PHASE_SELECT, 58, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_CNTLX9_PL_t : public ScomRegister<0x8000480508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTLX9_PL_t, A_SPEC_MUX_SEL, 48, 7); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_CNTLX9_PL_t, B_SPEC_MUX_SEL, 55, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_DATA_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_DATA_SPARE_MODE_PL_t : public ScomRegister<0x8000000508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_DATA_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t : public ScomRegister<0x8000980508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t, RX_AE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX20_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t : public ScomRegister<0x8000A00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t, RX_AE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX21_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t : public ScomRegister<0x8000A80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t, RX_AE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX22_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t : public ScomRegister<0x8000B00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t, RX_AE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX27_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t : public ScomRegister<0x8000D80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t, RX_AD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX28_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t : public ScomRegister<0x8000E00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t, RX_AD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX29_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t : public ScomRegister<0x8000E80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t, RX_AD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t : public ScomRegister<0x8000F00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t, RX_AD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX31_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t : public ScomRegister<0x8000F80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t, RX_AD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX32_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t : public ScomRegister<0x8001000508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t, RX_AD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX33_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t : public ScomRegister<0x8001080508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t, RX_AD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX34_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t : public ScomRegister<0x8001100508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t, RX_AD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX35_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t : public ScomRegister<0x8001180508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t, RX_AD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX36_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t : public ScomRegister<0x8001200508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t, RX_AD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX37_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t : public ScomRegister<0x8001280508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t, RX_AD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX38_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t : public ScomRegister<0x8001300508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t, RX_AD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX39_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t : public ScomRegister<0x8001380508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t, RX_AD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX40_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t : public ScomRegister<0x8001400508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t, RX_AD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX41_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t : public ScomRegister<0x8001480508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t, RX_AD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX42_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t : public ScomRegister<0x8001500508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t, RX_AD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX43_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t : public ScomRegister<0x8001580508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t, RX_AD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX44_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t : public ScomRegister<0x8001600508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t, RX_AD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX45_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t : public ScomRegister<0x8001680508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t, RX_AD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX46_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t : public ScomRegister<0x8001700508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t, RX_AD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX47_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t : public ScomRegister<0x8001780508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t, RX_AD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX48_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t : public ScomRegister<0x8001800508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t, RX_AD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX49_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t : public ScomRegister<0x8001880508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t, RX_AD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX50_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t : public ScomRegister<0x8001900508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t, RX_AD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX51_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t : public ScomRegister<0x8001980508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t, RX_AD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX52_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t : public ScomRegister<0x8001A00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t, RX_AD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX53_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t : public ScomRegister<0x8001A80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t, RX_AD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX54_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t : public ScomRegister<0x8001B00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t, RX_AD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX55_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t : public ScomRegister<0x8001B80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t, RX_AD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX56_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t : public ScomRegister<0x8001C00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t, RX_AD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX57_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t : public ScomRegister<0x8001C80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t, RX_AD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX58_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t : public ScomRegister<0x8001D00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t, RX_AD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX23_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t : public ScomRegister<0x8000B80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t, RX_BE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX24_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t : public ScomRegister<0x8000C00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t, RX_BE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX25_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t : public ScomRegister<0x8000C80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t, RX_BE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX26_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t : public ScomRegister<0x8000D00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t, RX_BE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX59_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t : public ScomRegister<0x8001D80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t, RX_BD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX60_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t : public ScomRegister<0x8001E00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t, RX_BD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX61_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t : public ScomRegister<0x8001E80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t, RX_BD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX62_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t : public ScomRegister<0x8001F00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t, RX_BD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX63_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t : public ScomRegister<0x8001F80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t, RX_BD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX64_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t : public ScomRegister<0x8002000508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t, RX_BD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX65_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t : public ScomRegister<0x8002080508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t, RX_BD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX66_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t : public ScomRegister<0x8002100508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t, RX_BD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX67_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t : public ScomRegister<0x8002180508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t, RX_BD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX68_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t : public ScomRegister<0x8002200508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t, RX_BD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX69_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t : public ScomRegister<0x8002280508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t, RX_BD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX70_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t : public ScomRegister<0x8002300508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t, RX_BD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX71_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t : public ScomRegister<0x8002380508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t, RX_BD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX72_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t : public ScomRegister<0x8002400508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t, RX_BD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX73_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t : public ScomRegister<0x8002480508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t, RX_BD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX74_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t : public ScomRegister<0x8002500508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t, RX_BD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX75_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t : public ScomRegister<0x8002580508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t, RX_BD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX76_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t : public ScomRegister<0x8002600508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t, RX_BD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX77_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t : public ScomRegister<0x8002680508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t, RX_BD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX78_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t : public ScomRegister<0x8002700508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t, RX_BD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX79_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t : public ScomRegister<0x8002780508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t, RX_BD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX80_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t : public ScomRegister<0x8002800508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t, RX_BD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX81_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t : public ScomRegister<0x8002880508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t, RX_BD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX82_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t : public ScomRegister<0x8002900508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t, RX_BD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX83_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t : public ScomRegister<0x8002980508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t, RX_BD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX84_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t : public ScomRegister<0x8002A00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t, RX_BD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX85_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t : public ScomRegister<0x8002A80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t, RX_BD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX86_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t : public ScomRegister<0x8002B00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t, RX_BD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX87_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t : public ScomRegister<0x8002B80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t, RX_BD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX88_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t : public ScomRegister<0x8002C00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t, RX_BD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX89_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t : public ScomRegister<0x8002C80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t, RX_BD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX90_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t : public ScomRegister<0x8002D00508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t, RX_BD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8006080608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL11_PL_t, 1_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL11_PL_t, 2_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8006100608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL12_PL_t, H3_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL12_PL_t, POFF_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x8006200608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL14_PL_t, DATA_ADJ, 50, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL14_PL_t, EDGE_ADJ, 58, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8006500608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL16_PL_t, 7_0_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL16_PL_t, 1_6_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8006580608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL17_PL_t, 5_2_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL17_PL_t, 3_4_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8006600608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL18_PL_t, RX_MARGIN_START, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL18_PL_t, SAMP_ERR_TIMEOUT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTL2_PL_t : public ScomRegister<0x8003680608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL2_PL_t, ENABLE_A, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_A, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL2_PL_t, ENABLE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_B, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_B, 53); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8003700608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_B, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL3_PL_t, BERPL_PRBS_SEED_MODE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_EN, 55); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_MASK, 57, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL3_PL_t, BIAS_COUNTER_AGING_FACTOR, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x8003780608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_A, 49, 7); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_B, 57, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x8003880608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL6_PL_t, PSAVE_FW_VAL_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_B, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKA_SEL, 54, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKB_SEL, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t : public ScomRegister<0x8003F00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKA_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKA_ENB, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKA_ENB, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKA_ENB, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKA_ENB, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKB_SEL, 54, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKB_ENB, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKB_ENB, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKB_ENB, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKB_ENB, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t, TEST_CIRCUIT_ENB, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL_t, REGRW_MUX_ENB, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTL8_PL_t : public ScomRegister<0x8003F80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL8_PL_t, LINEAR_DELTA_CFG, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_CFG, 53, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_MASK, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t : public ScomRegister<0x8006000608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_DONE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_DONE, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_RUN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_RUN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_DONE, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_DONE, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_RUN, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t : public ScomRegister<0x8006180608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_RUN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_RUN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_DONE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_DONE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_RUN, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_RUN, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_DONE, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_DONE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL_t : public ScomRegister<0x8006280608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_SET_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_CLR_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMPLE_RESET_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_ERROR_RESET_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMP_ERR_SNAPSHOT_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL_t, BERPL_SEQ_RUN_WO_PULSE_SLOW_SIGNAL, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTLX19_PL_t : public ScomRegister<0x8006700608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX19_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX19_PL_t, BANK_SEL_A, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX19_PL_t, RLM_CLK_SEL_A, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX19_PL_t, DL_CLK_SEL_A, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTLX1_PL_t : public ScomRegister<0x8003600608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX1_PL_t, PIPE_FORMAT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX1_PL_t, PIPE_DATA_SRC, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX1_PL_t, PIPE_SEL, 50, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_A, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_B, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX1_PL_t, CAL_LANE_SEL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX1_PL_t, DL_CLK_EN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX1_PL_t, PSAVE_PR_BIT_LOCK_EN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t : public ScomRegister<0x8003800608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL_t, DAC_ACCEL_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_CNTLX9_PL_t : public ScomRegister<0x8006380608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKB, 52, 4); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKA, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKB, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8003180608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t, RX_PL_FIR_ERR_INJ, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x8003100608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_FIR_MASK_PL_t, RX_PL_FIR_ERRS_MASK, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8003080608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_FIR_PL_t, RX_PL_FIR_ERRS_RO_SIGNAL, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_MODE10_PL_t : public ScomRegister<0x8006880608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_MODE10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_CLK_OR_DATA, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_DYNAMIC, 50); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_STATIC, 51, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE10_PL_t, ABANK_SEL_ALT, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE10_PL_t, BBANK_SEL_ALT, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_ABANK_OUTBUF, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BBANK_OUTBUF, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BIST_OUTBUF, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x8003200608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE1_PL_t, ERPL_COUNT_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE1_PL_t, ERPL_EXP_DATA_SEL, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE1_PL_t, ERPL_PATTERN_SEL, 53, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE1_PL_t, ERPL_MASK_MODE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE1_PL_t, ERPL_LANE_INVERT, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_REQ_DL_MASK, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_MASK, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE1_PL_t, UMP_SX_1UI_DL_DIR_SEL, 60); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_DELAY, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8003280608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_DIR, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE2_PL_t, COARSE_MODE_EN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE2_PL_t, COARSE_UNLOCK_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE2_PL_t, LOCK_INVALID_LOCK_EN, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE2_PL_t, LOCK_RATIO, 53, 10); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x8003300608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE3_PL_t, FILTER, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE3_PL_t, TERM, 52, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x8003380608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE4_PL_t, FW_INERTIA_AMT, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE4_PL_t, PHASE_STEP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_MODE5_PL_t : public ScomRegister<0x8003400608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_MODE5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_COARSE, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_BUMP, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE5_PL_t, PHASE_STEP_BUMP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_MODE6_PL_t : public ScomRegister<0x8003480608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_MODE6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE6_PL_t, TIME_VAL, 48, 13); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE6_PL_t, TIMER_DOUBLE_MODE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE6_PL_t, DISABLE_SM, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_MODE7_PL_t : public ScomRegister<0x8003500608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_MODE7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE7_PL_t, SAVE_CDRLOCK_MODE_SEL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE7_PL_t, R_UNLOCK_RATIO, 50, 10); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE7_PL_t, SAVE_EN_DL_CLK_CONTROL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE7_PL_t, IPE_MARGIN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_MODE8_PL_t : public ScomRegister<0x8003580608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_MODE8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE8_PL_t, AT_THRESH, 48, 12); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE8_PL_t, AMPLE_SEL, 60, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE8_PL_t, EQ_PR_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_MODE9_PL_t : public ScomRegister<0x8006480608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_MODE9_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE9_PL_t, REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE9_PL_t, STS_DL_MASK, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE9_PL_t, ENTER_DELAY, 50, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_MODE9_PL_t, EXIT_DELAY, 55, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_RESET_PL_t : public ScomRegister<0x8003E80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_SPARE_MODE_PL_t : public ScomRegister<0x8003000608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8003900608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_A_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_B_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_A_RO_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_B_RO_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_A_STICKY_RO_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_B_STICKY_RO_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, SIGNAL_DETECT_OUT_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKA_SAMPLAT_DATA_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKB_SAMPLAT_DATA_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x8003980608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT2_PL_t, RX_PR_FW_SNAPSHOT_A_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_STAT3_PL_t : public ScomRegister<0x8003A00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_STAT3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT3_PL_t, RX_PR_FW_SNAPSHOT_B_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_STAT4_PL_t : public ScomRegister<0x8003A80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_STAT4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT4_PL_t, BERPL_COUNT_RO_SIGNAL, 48, 12); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_B_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT4_PL_t, ERR_TRAPPED_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_STAT5_PL_t : public ScomRegister<0x8003B00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_STAT5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT5_PL_t, RX_ERROR_VEC_0_15_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_STAT6_PL_t : public ScomRegister<0x8003B80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_STAT6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT6_PL_t, FINAL_ADJ, 57, 6); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT6_PL_t, SEQ_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_STAT7_PL_t : public ScomRegister<0x8006300608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_STAT7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT7_PL_t, DAC_ACCEL_ROLLOVER_STICKY_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT7_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_RO_SIGNAL, 51); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_BIT_REGS_STAT8_PL_t : public ScomRegister<0x8006680608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_BIT_REGS_STAT8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_BIT_REGS_STAT8_PL_t, RX_BERPL_PCIE_SAMPLE_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL10_PL_t : public ScomRegister<0x8000500608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL10_PL_t, IF_BLEED_CMFB, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL10_PL_t, IF_EXT_BIAS, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL10_PL_t, IF_LPF_500M, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL10_PL_t, SIGDET_PD, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL10_PL_t, A_HOLD_DIV_CLKS, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL10_PL_t, B_HOLD_DIV_CLKS, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL11_PL_t : public ScomRegister<0x8000580608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL11_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL11_PL_t, TERM_PD, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL11_PL_t, FREQ_ADJUST, 49, 9); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL11_PL_t, DFE_SELFTIMED_PHASE_ADJ, 58, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL11_PL_t, CLKGEN_CMLMUX_IRCTRL, 60, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL11_PL_t, PCIE_CLKGEN_DIV_ICTRL, 62, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL12_PL_t : public ScomRegister<0x8000600608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL12_PL_t, OFF_CM, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL12_PL_t, OFF_DM, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL12_PL_t, PCIE_CLKGEN_DIV_RCTRL, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL12_PL_t, TERM_ADJUST, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL13_PL_t : public ScomRegister<0x8000680608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL13_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL13_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL13_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL14_PL_t : public ScomRegister<0x8000700608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL14_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL14_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL15_PL_t : public ScomRegister<0x8000780608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL15_PL_t, A_FENCE_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL15_PL_t, B_FENCE_EN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL15_PL_t, MINI_PR_GRAY_ENCODE_DIS, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL15_PL_t, TINY_PR_GRAY_ENCODE_DIS, 51); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL15_PL_t, PCIE_CLK_SEL, 52, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL15_PL_t, CKT_SCANCLK_FORCE_EN, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL16_PL_t : public ScomRegister<0x8000800608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL16_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL16_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL17_PL_t : public ScomRegister<0x8000880608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL17_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL17_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL18_PL_t : public ScomRegister<0x8000900608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL18_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL18_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL1_PL_t : public ScomRegister<0x8000080608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL1_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL1_PL_t, A_BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL1_PL_t, B_BANK_CONTROLS, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL2_PL_t : public ScomRegister<0x8000100608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL2_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL2_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL2_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL2_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL3_PL_t : public ScomRegister<0x8000180608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL3_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL3_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL4_PL_t : public ScomRegister<0x8000200608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL4_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL4_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL5_PL_t : public ScomRegister<0x8000280608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL5_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL5_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL5_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL5_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL6_PL_t : public ScomRegister<0x8000300608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL6_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL6_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL6_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL7_PL_t : public ScomRegister<0x8000380608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL7_PL_t, EN_DC, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL7_PL_t, PR_POS, 49, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL7_PL_t, PR_GRAY_ENCODE_DIS, 54); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL7_PL_t, ATTEN_DC_SEL_DC, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL7_PL_t, ATTEN_AC_SEL_DC, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL7_PL_t, FREQ_ADJUST_DC, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTL8_PL_t : public ScomRegister<0x8000400608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL8_PL_t, CLK_PHASE_SELECT, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL8_PL_t, DPR_VBN_CAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL8_PL_t, OFF_DISABLE_DM_B, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL8_PL_t, CTLE_CONFIG_DC, 53, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL8_PL_t, VDAC_CONFIG_DC, 56, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTL8_PL_t, DL_CLK_PHASE_SELECT, 58, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_CNTLX9_PL_t : public ScomRegister<0x8000480608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTLX9_PL_t, A_SPEC_MUX_SEL, 48, 7); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_CNTLX9_PL_t, B_SPEC_MUX_SEL, 55, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_DATA_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_DATA_SPARE_MODE_PL_t : public ScomRegister<0x8000000608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_DATA_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t : public ScomRegister<0x8000980608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t, RX_AE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX20_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t : public ScomRegister<0x8000A00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t, RX_AE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX21_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t : public ScomRegister<0x8000A80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t, RX_AE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX22_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t : public ScomRegister<0x8000B00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t, RX_AE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX27_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t : public ScomRegister<0x8000D80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t, RX_AD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX28_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t : public ScomRegister<0x8000E00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t, RX_AD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX29_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t : public ScomRegister<0x8000E80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t, RX_AD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t : public ScomRegister<0x8000F00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t, RX_AD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX31_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t : public ScomRegister<0x8000F80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t, RX_AD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX32_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t : public ScomRegister<0x8001000608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t, RX_AD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX33_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t : public ScomRegister<0x8001080608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t, RX_AD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX34_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t : public ScomRegister<0x8001100608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t, RX_AD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX35_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t : public ScomRegister<0x8001180608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t, RX_AD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX36_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t : public ScomRegister<0x8001200608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t, RX_AD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX37_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t : public ScomRegister<0x8001280608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t, RX_AD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX38_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t : public ScomRegister<0x8001300608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t, RX_AD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX39_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t : public ScomRegister<0x8001380608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t, RX_AD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX40_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t : public ScomRegister<0x8001400608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t, RX_AD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX41_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t : public ScomRegister<0x8001480608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t, RX_AD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX42_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t : public ScomRegister<0x8001500608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t, RX_AD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX43_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t : public ScomRegister<0x8001580608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t, RX_AD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX44_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t : public ScomRegister<0x8001600608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t, RX_AD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX45_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t : public ScomRegister<0x8001680608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t, RX_AD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX46_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t : public ScomRegister<0x8001700608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t, RX_AD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX47_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t : public ScomRegister<0x8001780608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t, RX_AD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX48_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t : public ScomRegister<0x8001800608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t, RX_AD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX49_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t : public ScomRegister<0x8001880608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t, RX_AD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX50_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t : public ScomRegister<0x8001900608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t, RX_AD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX51_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t : public ScomRegister<0x8001980608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t, RX_AD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX52_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t : public ScomRegister<0x8001A00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t, RX_AD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX53_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t : public ScomRegister<0x8001A80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t, RX_AD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX54_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t : public ScomRegister<0x8001B00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t, RX_AD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX55_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t : public ScomRegister<0x8001B80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t, RX_AD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX56_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t : public ScomRegister<0x8001C00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t, RX_AD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX57_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t : public ScomRegister<0x8001C80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t, RX_AD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX58_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t : public ScomRegister<0x8001D00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t, RX_AD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX23_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t : public ScomRegister<0x8000B80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t, RX_BE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX24_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t : public ScomRegister<0x8000C00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t, RX_BE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX25_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t : public ScomRegister<0x8000C80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t, RX_BE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX26_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t : public ScomRegister<0x8000D00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t, RX_BE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX59_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t : public ScomRegister<0x8001D80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t, RX_BD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX60_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t : public ScomRegister<0x8001E00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t, RX_BD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX61_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t : public ScomRegister<0x8001E80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t, RX_BD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX62_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t : public ScomRegister<0x8001F00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t, RX_BD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX63_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t : public ScomRegister<0x8001F80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t, RX_BD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX64_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t : public ScomRegister<0x8002000608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t, RX_BD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX65_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t : public ScomRegister<0x8002080608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t, RX_BD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX66_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t : public ScomRegister<0x8002100608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t, RX_BD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX67_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t : public ScomRegister<0x8002180608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t, RX_BD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX68_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t : public ScomRegister<0x8002200608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t, RX_BD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX69_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t : public ScomRegister<0x8002280608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t, RX_BD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX70_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t : public ScomRegister<0x8002300608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t, RX_BD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX71_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t : public ScomRegister<0x8002380608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t, RX_BD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX72_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t : public ScomRegister<0x8002400608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t, RX_BD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX73_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t : public ScomRegister<0x8002480608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t, RX_BD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX74_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t : public ScomRegister<0x8002500608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t, RX_BD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX75_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t : public ScomRegister<0x8002580608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t, RX_BD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX76_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t : public ScomRegister<0x8002600608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t, RX_BD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX77_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t : public ScomRegister<0x8002680608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t, RX_BD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX78_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t : public ScomRegister<0x8002700608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t, RX_BD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX79_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t : public ScomRegister<0x8002780608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t, RX_BD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX80_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t : public ScomRegister<0x8002800608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t, RX_BD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX81_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t : public ScomRegister<0x8002880608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t, RX_BD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX82_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t : public ScomRegister<0x8002900608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t, RX_BD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX83_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t : public ScomRegister<0x8002980608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t, RX_BD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX84_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t : public ScomRegister<0x8002A00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t, RX_BD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX85_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t : public ScomRegister<0x8002A80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t, RX_BD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX86_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t : public ScomRegister<0x8002B00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t, RX_BD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX87_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t : public ScomRegister<0x8002B80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t, RX_BD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX88_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t : public ScomRegister<0x8002C00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t, RX_BD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX89_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t : public ScomRegister<0x8002C80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t, RX_BD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX90_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t : public ScomRegister<0x8002D00608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t, RX_BD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8006080708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL11_PL_t, 1_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL11_PL_t, 2_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8006100708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL12_PL_t, H3_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL12_PL_t, POFF_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x8006200708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL14_PL_t, DATA_ADJ, 50, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL14_PL_t, EDGE_ADJ, 58, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8006500708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL16_PL_t, 7_0_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL16_PL_t, 1_6_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8006580708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL17_PL_t, 5_2_ADJ, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL17_PL_t, 3_4_ADJ, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8006600708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL18_PL_t, RX_MARGIN_START, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL18_PL_t, SAMP_ERR_TIMEOUT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTL2_PL_t : public ScomRegister<0x8003680708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTL2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL2_PL_t, ENABLE_A, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_A, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL2_PL_t, ENABLE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL2_PL_t, EXTERNAL_MODE_B, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL2_PL_t, BANK_ALIGN_MODE_B, 53); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8003700708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL3_PL_t, PR_FW_RESET_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL3_PL_t, PR_BIT_LOCK_DONE_B, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL3_PL_t, BERPL_PRBS_SEED_MODE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_EN, 55); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL3_PL_t, ERR_TRAP_MASK, 57, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL3_PL_t, BIAS_COUNTER_AGING_FACTOR, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x8003780708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_A, 49, 7); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL4_PL_t, RX_PR_PHASE_FORCE_VAL_B, 57, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x8003880708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL6_PL_t, PSAVE_FW_VAL_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_A, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_PH_FORCE_B, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_A, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL6_PL_t, PR_PSAVE_VAL_ENA_B, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKA_SEL, 54, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL6_PL_t, DACTT_DATA_DAC_BANKB_SEL, 59, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t : public ScomRegister<0x8003F00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKA_SEL, 48, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKA_ENB, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKA_ENB, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKA_ENB, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKA_ENB, 53); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t, EDGE_DAC_BANKB_SEL, 54, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t, DATAPN_SWAP_BANKB_ENB, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t, EDGEPN_SWAP_BANKB_ENB, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t, DATA_PULLDN_BANKB_ENB, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t, EDGE_PULLDN_BANKB_ENB, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t, TEST_CIRCUIT_ENB, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL_t, REGRW_MUX_ENB, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTL8_PL_t : public ScomRegister<0x8003F80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL8_PL_t, LINEAR_DELTA_CFG, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_CFG, 53, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTL8_PL_t, BO_TIMER_MASK, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t : public ScomRegister<0x8006000708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, POFF_AE_DONE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, POFF_AD_DONE, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_RUN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_RUN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, POFF_BE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, POFF_BD_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_A_DONE, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, DFE_V1_B_DONE, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_RUN, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_A_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL_t, DFE_V2_B_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t : public ScomRegister<0x8006180708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_RUN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_RUN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_RUN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_RUN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, A_NS_DATA_DONE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, A_EW_DATA_DONE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, A_NS_EDGE_DONE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, A_EW_EDGE_DONE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_RUN, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_RUN, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_RUN, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_RUN, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, B_NS_DATA_DONE, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, B_EW_DATA_DONE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, B_NS_EDGE_DONE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL_t, B_EW_EDGE_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL_t : public ScomRegister<0x8006280708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_SET_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_SET_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_A_CLR_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL_t, PR_BIT_LOCK_DONE_B_CLR_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMPLE_RESET_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_ERROR_RESET_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL_t, BERPL_PCIE_SAMP_ERR_SNAPSHOT_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL_t, BERPL_SEQ_RUN_WO_PULSE_SLOW_SIGNAL, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTLX19_PL_t : public ScomRegister<0x8006700708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX19_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX19_PL_t, BANK_SEL_A, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX19_PL_t, RLM_CLK_SEL_A, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX19_PL_t, DL_CLK_SEL_A, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTLX1_PL_t : public ScomRegister<0x8003600708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX1_PL_t, PIPE_FORMAT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX1_PL_t, PIPE_DATA_SRC, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX1_PL_t, PIPE_SEL, 50, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_A, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX1_PL_t, PR_BUMP_UI_MODE_B, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX1_PL_t, CAL_LANE_SEL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX1_PL_t, DL_CLK_EN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX1_PL_t, PSAVE_PR_BIT_LOCK_EN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t : public ScomRegister<0x8003800708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL_t, DAC_ACCEL_ROLLOVER_STICKY_CLR_WO_PULSE_SLOW_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_CNTLX9_PL_t : public ScomRegister<0x8006380708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX9_PL_t, DONE_BANKB, 52, 4); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKA, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_CNTLX9_PL_t, FAIL_BANKB, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8003180708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_FIR_ERROR_INJECT_PL_t, RX_PL_FIR_ERR_INJ, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x8003100708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_FIR_MASK_PL_t, RX_PL_FIR_ERRS_MASK, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8003080708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_FIR_PL_t, RX_PL_FIR_ERRS_RO_SIGNAL, 48, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_MODE10_PL_t : public ScomRegister<0x8006880708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_MODE10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_CLK_OR_DATA, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_DYNAMIC, 50); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE10_PL_t, SIGDET_TEST_AMP_CTRL_STATIC, 51, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE10_PL_t, ABANK_SEL_ALT, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE10_PL_t, BBANK_SEL_ALT, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_ABANK_OUTBUF, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BBANK_OUTBUF, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE10_PL_t, CLKGEN_EN_BIST_OUTBUF, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x8003200708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE1_PL_t, ERPL_COUNT_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE1_PL_t, ERPL_EXP_DATA_SEL, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE1_PL_t, ERPL_PATTERN_SEL, 53, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE1_PL_t, ERPL_MASK_MODE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE1_PL_t, ERPL_LANE_INVERT, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_REQ_DL_MASK, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_MASK, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE1_PL_t, UMP_SX_1UI_DL_DIR_SEL, 60); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE1_PL_t, UMP_SL_1UI_DONE_DL_DELAY, 61, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8003280708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE2_PL_t, INVALID_LOCK_FILTER_DIR, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE2_PL_t, COARSE_MODE_EN, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE2_PL_t, COARSE_UNLOCK_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE2_PL_t, LOCK_INVALID_LOCK_EN, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE2_PL_t, LOCK_RATIO, 53, 10); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x8003300708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE3_PL_t, FILTER, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE3_PL_t, TERM, 52, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x8003380708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE4_PL_t, FW_INERTIA_AMT, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE4_PL_t, PHASE_STEP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_MODE5_PL_t : public ScomRegister<0x8003400708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_MODE5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_COARSE, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE5_PL_t, FW_INERTIA_AMT_BUMP, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE5_PL_t, PHASE_STEP_BUMP, 56, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_MODE6_PL_t : public ScomRegister<0x8003480708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_MODE6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE6_PL_t, TIME_VAL, 48, 13); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE6_PL_t, TIMER_DOUBLE_MODE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE6_PL_t, DISABLE_SM, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_MODE7_PL_t : public ScomRegister<0x8003500708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_MODE7_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE7_PL_t, SAVE_CDRLOCK_MODE_SEL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE7_PL_t, R_UNLOCK_RATIO, 50, 10); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE7_PL_t, SAVE_EN_DL_CLK_CONTROL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE7_PL_t, IPE_MARGIN, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_MODE8_PL_t : public ScomRegister<0x8003580708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_MODE8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE8_PL_t, AT_THRESH, 48, 12); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE8_PL_t, AMPLE_SEL, 60, 3); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE8_PL_t, EQ_PR_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_MODE9_PL_t : public ScomRegister<0x8006480708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_MODE9_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE9_PL_t, REQ_DL_MASK, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE9_PL_t, STS_DL_MASK, 49); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE9_PL_t, ENTER_DELAY, 50, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_MODE9_PL_t, EXIT_DELAY, 55, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_RESET_PL_t : public ScomRegister<0x8003E80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_SPARE_MODE_PL_t : public ScomRegister<0x8003000708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8003900708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_A_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, PR_BUMP_IN_PROGRESS_B_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_A_RO_SIGNAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, PR_LOCKED_B_RO_SIGNAL, 55); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_A_STICKY_RO_SIGNAL, 56); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, PR_UNLOCKED_B_STICKY_RO_SIGNAL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL, 58); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, SIGNAL_DETECT_OUT_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKA_SAMPLAT_DATA_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL_t, DACTT_BANKB_SAMPLAT_DATA_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x8003980708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT2_PL_t, RX_PR_FW_SNAPSHOT_A_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_STAT3_PL_t : public ScomRegister<0x8003A00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_STAT3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT3_PL_t, RX_PR_FW_SNAPSHOT_B_RO_SIGNAL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_STAT4_PL_t : public ScomRegister<0x8003A80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_STAT4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT4_PL_t, BERPL_COUNT_RO_SIGNAL, 48, 12); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT4_PL_t, BERPL_PRBS_SEED_DONE_B_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT4_PL_t, ERR_TRAPPED_RO_SIGNAL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_STAT5_PL_t : public ScomRegister<0x8003B00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_STAT5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT5_PL_t, RX_ERROR_VEC_0_15_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_STAT6_PL_t : public ScomRegister<0x8003B80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_STAT6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT6_PL_t, FINAL_ADJ, 57, 6); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT6_PL_t, SEQ_DONE, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_STAT7_PL_t : public ScomRegister<0x8006300708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_STAT7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT7_PL_t, DAC_ACCEL_ROLLOVER_STICKY_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT7_PL_t, MINI_PR_STEP_ROLLOVER_STICKY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT7_PL_t, DL_PHY_BUMP_UI_MODE_REQ_STICKY_RO_SIGNAL, 51); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_BIT_REGS_STAT8_PL_t : public ScomRegister<0x8006680708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_BIT_REGS_STAT8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_BIT_REGS_STAT8_PL_t, RX_BERPL_PCIE_SAMPLE_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL10_PL_t : public ScomRegister<0x8000500708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL10_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL10_PL_t, IF_BLEED_CMFB, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL10_PL_t, IF_EXT_BIAS, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL10_PL_t, IF_LPF_500M, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL10_PL_t, SIGDET_PD, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL10_PL_t, A_HOLD_DIV_CLKS, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL10_PL_t, B_HOLD_DIV_CLKS, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL11_PL_t : public ScomRegister<0x8000580708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL11_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL11_PL_t, TERM_PD, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL11_PL_t, FREQ_ADJUST, 49, 9); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL11_PL_t, DFE_SELFTIMED_PHASE_ADJ, 58, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL11_PL_t, CLKGEN_CMLMUX_IRCTRL, 60, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL11_PL_t, PCIE_CLKGEN_DIV_ICTRL, 62, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL12_PL_t : public ScomRegister<0x8000600708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL12_PL_t, OFF_CM, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL12_PL_t, OFF_DM, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL12_PL_t, PCIE_CLKGEN_DIV_RCTRL, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL12_PL_t, TERM_ADJUST, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL13_PL_t : public ScomRegister<0x8000680708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL13_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL13_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL13_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL14_PL_t : public ScomRegister<0x8000700708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL14_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL14_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL15_PL_t : public ScomRegister<0x8000780708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL15_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL15_PL_t, A_FENCE_EN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL15_PL_t, B_FENCE_EN, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL15_PL_t, MINI_PR_GRAY_ENCODE_DIS, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL15_PL_t, TINY_PR_GRAY_ENCODE_DIS, 51); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL15_PL_t, PCIE_CLK_SEL, 52, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL15_PL_t, CKT_SCANCLK_FORCE_EN, 57); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL16_PL_t : public ScomRegister<0x8000800708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL16_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL16_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL17_PL_t : public ScomRegister<0x8000880708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL17_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL17_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL17_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL18_PL_t : public ScomRegister<0x8000900708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL18_PL_t, DATA, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL18_PL_t, EDGE, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL1_PL_t : public ScomRegister<0x8000080708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL1_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL1_PL_t, A_BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL1_PL_t, B_BANK_CONTROLS, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL2_PL_t : public ScomRegister<0x8000100708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL2_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL2_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL2_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL2_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL3_PL_t : public ScomRegister<0x8000180708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL3_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL3_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL4_PL_t : public ScomRegister<0x8000200708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL4_PL_t, GAIN, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL4_PL_t, ZERO, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL5_PL_t : public ScomRegister<0x8000280708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL5_PL_t, NS_DATA, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL5_PL_t, EW_DATA, 52, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL5_PL_t, NS_EDGE, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL5_PL_t, EW_EDGE, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL6_PL_t : public ScomRegister<0x8000300708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL6_PL_t, GAIN, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL6_PL_t, PEAK1, 56, 4); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL6_PL_t, PEAK2, 60, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL7_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL7_PL_t : public ScomRegister<0x8000380708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL7_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL7_PL_t, EN_DC, 48); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL7_PL_t, PR_POS, 49, 5); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL7_PL_t, PR_GRAY_ENCODE_DIS, 54); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL7_PL_t, ATTEN_DC_SEL_DC, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL7_PL_t, ATTEN_AC_SEL_DC, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL7_PL_t, FREQ_ADJUST_DC, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL8_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTL8_PL_t : public ScomRegister<0x8000400708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTL8_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL8_PL_t, CLK_PHASE_SELECT, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL8_PL_t, DPR_VBN_CAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL8_PL_t, OFF_DISABLE_DM_B, 52); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL8_PL_t, CTLE_CONFIG_DC, 53, 3); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL8_PL_t, VDAC_CONFIG_DC, 56, 2); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTL8_PL_t, DL_CLK_PHASE_SELECT, 58, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTLX9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_CNTLX9_PL_t : public ScomRegister<0x8000480708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_CNTLX9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTLX9_PL_t, A_SPEC_MUX_SEL, 48, 7); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_CNTLX9_PL_t, B_SPEC_MUX_SEL, 55, 7); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_DATA_SPARE_MODE_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_DATA_SPARE_MODE_PL_t : public ScomRegister<0x8000000708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_DATA_SPARE_MODE_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_DATA_SPARE_MODE_PL_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX19_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t : public ScomRegister<0x8000980708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX19_PL_t, RX_AE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX20_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t : public ScomRegister<0x8000A00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX20_PL_t, RX_AE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX21_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t : public ScomRegister<0x8000A80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX21_PL_t, RX_AE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX22_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t : public ScomRegister<0x8000B00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX22_PL_t, RX_AE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX27_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t : public ScomRegister<0x8000D80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX27_PL_t, RX_AD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX28_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t : public ScomRegister<0x8000E00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX28_PL_t, RX_AD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX29_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t : public ScomRegister<0x8000E80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX29_PL_t, RX_AD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t : public ScomRegister<0x8000F00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX30_PL_t, RX_AD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX31_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t : public ScomRegister<0x8000F80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX31_PL_t, RX_AD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX32_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t : public ScomRegister<0x8001000708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX32_PL_t, RX_AD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX33_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t : public ScomRegister<0x8001080708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX33_PL_t, RX_AD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX34_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t : public ScomRegister<0x8001100708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX34_PL_t, RX_AD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX35_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t : public ScomRegister<0x8001180708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX35_PL_t, RX_AD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX36_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t : public ScomRegister<0x8001200708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX36_PL_t, RX_AD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX37_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t : public ScomRegister<0x8001280708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX37_PL_t, RX_AD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX38_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t : public ScomRegister<0x8001300708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX38_PL_t, RX_AD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX39_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t : public ScomRegister<0x8001380708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX39_PL_t, RX_AD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX40_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t : public ScomRegister<0x8001400708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX40_PL_t, RX_AD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX41_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t : public ScomRegister<0x8001480708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX41_PL_t, RX_AD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX42_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t : public ScomRegister<0x8001500708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX42_PL_t, RX_AD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX43_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t : public ScomRegister<0x8001580708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX43_PL_t, RX_AD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX44_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t : public ScomRegister<0x8001600708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX44_PL_t, RX_AD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX45_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t : public ScomRegister<0x8001680708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX45_PL_t, RX_AD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX46_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t : public ScomRegister<0x8001700708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX46_PL_t, RX_AD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX47_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t : public ScomRegister<0x8001780708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX47_PL_t, RX_AD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX48_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t : public ScomRegister<0x8001800708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX48_PL_t, RX_AD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX49_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t : public ScomRegister<0x8001880708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX49_PL_t, RX_AD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX50_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t : public ScomRegister<0x8001900708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX50_PL_t, RX_AD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX51_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t : public ScomRegister<0x8001980708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX51_PL_t, RX_AD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX52_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t : public ScomRegister<0x8001A00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX52_PL_t, RX_AD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX53_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t : public ScomRegister<0x8001A80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX53_PL_t, RX_AD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX54_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t : public ScomRegister<0x8001B00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX54_PL_t, RX_AD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX55_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t : public ScomRegister<0x8001B80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX55_PL_t, RX_AD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX56_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t : public ScomRegister<0x8001C00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX56_PL_t, RX_AD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX57_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t : public ScomRegister<0x8001C80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX57_PL_t, RX_AD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX58_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t : public ScomRegister<0x8001D00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX58_PL_t, RX_AD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX23_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t : public ScomRegister<0x8000B80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX23_PL_t, RX_BE_LATCH_DAC_N, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX24_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t : public ScomRegister<0x8000C00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX24_PL_t, RX_BE_LATCH_DAC_E, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX25_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t : public ScomRegister<0x8000C80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX25_PL_t, RX_BE_LATCH_DAC_S, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX26_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t : public ScomRegister<0x8000D00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX26_PL_t, RX_BE_LATCH_DAC_W, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX59_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t : public ScomRegister<0x8001D80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX59_PL_t, RX_BD_LATCH_DAC_N000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX60_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t : public ScomRegister<0x8001E00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX60_PL_t, RX_BD_LATCH_DAC_N001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX61_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t : public ScomRegister<0x8001E80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX61_PL_t, RX_BD_LATCH_DAC_N010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX62_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t : public ScomRegister<0x8001F00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX62_PL_t, RX_BD_LATCH_DAC_N011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX63_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t : public ScomRegister<0x8001F80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX63_PL_t, RX_BD_LATCH_DAC_N100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX64_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t : public ScomRegister<0x8002000708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX64_PL_t, RX_BD_LATCH_DAC_N101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX65_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t : public ScomRegister<0x8002080708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX65_PL_t, RX_BD_LATCH_DAC_N110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX66_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t : public ScomRegister<0x8002100708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX66_PL_t, RX_BD_LATCH_DAC_N111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX67_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t : public ScomRegister<0x8002180708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX67_PL_t, RX_BD_LATCH_DAC_E000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX68_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t : public ScomRegister<0x8002200708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX68_PL_t, RX_BD_LATCH_DAC_E001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX69_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t : public ScomRegister<0x8002280708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX69_PL_t, RX_BD_LATCH_DAC_E010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX70_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t : public ScomRegister<0x8002300708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX70_PL_t, RX_BD_LATCH_DAC_E011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX71_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t : public ScomRegister<0x8002380708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX71_PL_t, RX_BD_LATCH_DAC_E100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX72_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t : public ScomRegister<0x8002400708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX72_PL_t, RX_BD_LATCH_DAC_E101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX73_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t : public ScomRegister<0x8002480708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX73_PL_t, RX_BD_LATCH_DAC_E110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX74_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t : public ScomRegister<0x8002500708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX74_PL_t, RX_BD_LATCH_DAC_E111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX75_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t : public ScomRegister<0x8002580708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX75_PL_t, RX_BD_LATCH_DAC_S000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX76_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t : public ScomRegister<0x8002600708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX76_PL_t, RX_BD_LATCH_DAC_S001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX77_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t : public ScomRegister<0x8002680708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX77_PL_t, RX_BD_LATCH_DAC_S010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX78_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t : public ScomRegister<0x8002700708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX78_PL_t, RX_BD_LATCH_DAC_S011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX79_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t : public ScomRegister<0x8002780708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX79_PL_t, RX_BD_LATCH_DAC_S100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX80_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t : public ScomRegister<0x8002800708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX80_PL_t, RX_BD_LATCH_DAC_S101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX81_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t : public ScomRegister<0x8002880708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX81_PL_t, RX_BD_LATCH_DAC_S110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX82_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t : public ScomRegister<0x8002900708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX82_PL_t, RX_BD_LATCH_DAC_S111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX83_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t : public ScomRegister<0x8002980708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX83_PL_t, RX_BD_LATCH_DAC_W000, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX84_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t : public ScomRegister<0x8002A00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX84_PL_t, RX_BD_LATCH_DAC_W001, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX85_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t : public ScomRegister<0x8002A80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX85_PL_t, RX_BD_LATCH_DAC_W010, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX86_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t : public ScomRegister<0x8002B00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX86_PL_t, RX_BD_LATCH_DAC_W011, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX87_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t : public ScomRegister<0x8002B80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX87_PL_t, RX_BD_LATCH_DAC_W100, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX88_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t : public ScomRegister<0x8002C00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX88_PL_t, RX_BD_LATCH_DAC_W101, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX89_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t : public ScomRegister<0x8002C80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX89_PL_t, RX_BD_LATCH_DAC_W110, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX90_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t : public ScomRegister<0x8002D00708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t); \
            _SCOMT_INT_FIELD(OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX90_PL_t, RX_BD_LATCH_DAC_W111, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_0_PL_REGS_CNTL1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_0_PL_REGS_CNTL1_t : public ScomRegister<0x8003D80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_0_PL_REGS_CNTL1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_0_PL_REGS_CNTL1_t, REQ_ALT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_0_PL_REGS_CNTL1_t, STS_ALT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_0_PL_REGS_CNTLX2 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_0_PL_REGS_CNTLX2_t : public ScomRegister<0x8006780008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_0_PL_REGS_CNTLX2_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_0_PL_REGS_CNTLX2_t, SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_0_PL_REGS_CNTLX2_t, CLR_WO_PULSE_SLOW_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_0_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_0_PL_REGS_STAT1_t : public ScomRegister<0x8006400008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_0_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_0_PL_REGS_STAT1_t, REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_0_PL_REGS_STAT1_t, STS_PHY_RO_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_1_PL_REGS_CNTL1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_1_PL_REGS_CNTL1_t : public ScomRegister<0x8003D80108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_1_PL_REGS_CNTL1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_1_PL_REGS_CNTL1_t, REQ_ALT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_1_PL_REGS_CNTL1_t, STS_ALT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_1_PL_REGS_CNTLX2 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_1_PL_REGS_CNTLX2_t : public ScomRegister<0x8006780108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_1_PL_REGS_CNTLX2_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_1_PL_REGS_CNTLX2_t, SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_1_PL_REGS_CNTLX2_t, CLR_WO_PULSE_SLOW_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_1_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_1_PL_REGS_STAT1_t : public ScomRegister<0x8006400108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_1_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_1_PL_REGS_STAT1_t, REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_1_PL_REGS_STAT1_t, STS_PHY_RO_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_2_PL_REGS_CNTL1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_2_PL_REGS_CNTL1_t : public ScomRegister<0x8003D80208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_2_PL_REGS_CNTL1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_2_PL_REGS_CNTL1_t, REQ_ALT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_2_PL_REGS_CNTL1_t, STS_ALT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_2_PL_REGS_CNTLX2 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_2_PL_REGS_CNTLX2_t : public ScomRegister<0x8006780208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_2_PL_REGS_CNTLX2_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_2_PL_REGS_CNTLX2_t, SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_2_PL_REGS_CNTLX2_t, CLR_WO_PULSE_SLOW_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_2_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_2_PL_REGS_STAT1_t : public ScomRegister<0x8006400208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_2_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_2_PL_REGS_STAT1_t, REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_2_PL_REGS_STAT1_t, STS_PHY_RO_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_3_PL_REGS_CNTL1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_3_PL_REGS_CNTL1_t : public ScomRegister<0x8003D80308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_3_PL_REGS_CNTL1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_3_PL_REGS_CNTL1_t, REQ_ALT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_3_PL_REGS_CNTL1_t, STS_ALT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_3_PL_REGS_CNTLX2 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_3_PL_REGS_CNTLX2_t : public ScomRegister<0x8006780308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_3_PL_REGS_CNTLX2_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_3_PL_REGS_CNTLX2_t, SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_3_PL_REGS_CNTLX2_t, CLR_WO_PULSE_SLOW_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_3_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_3_PL_REGS_STAT1_t : public ScomRegister<0x8006400308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_3_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_3_PL_REGS_STAT1_t, REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_3_PL_REGS_STAT1_t, STS_PHY_RO_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_4_PL_REGS_CNTL1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_4_PL_REGS_CNTL1_t : public ScomRegister<0x8003D80408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_4_PL_REGS_CNTL1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_4_PL_REGS_CNTL1_t, REQ_ALT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_4_PL_REGS_CNTL1_t, STS_ALT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_4_PL_REGS_CNTLX2 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_4_PL_REGS_CNTLX2_t : public ScomRegister<0x8006780408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_4_PL_REGS_CNTLX2_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_4_PL_REGS_CNTLX2_t, SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_4_PL_REGS_CNTLX2_t, CLR_WO_PULSE_SLOW_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_4_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_4_PL_REGS_STAT1_t : public ScomRegister<0x8006400408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_4_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_4_PL_REGS_STAT1_t, REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_4_PL_REGS_STAT1_t, STS_PHY_RO_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_5_PL_REGS_CNTL1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_5_PL_REGS_CNTL1_t : public ScomRegister<0x8003D80508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_5_PL_REGS_CNTL1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_5_PL_REGS_CNTL1_t, REQ_ALT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_5_PL_REGS_CNTL1_t, STS_ALT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_5_PL_REGS_CNTLX2 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_5_PL_REGS_CNTLX2_t : public ScomRegister<0x8006780508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_5_PL_REGS_CNTLX2_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_5_PL_REGS_CNTLX2_t, SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_5_PL_REGS_CNTLX2_t, CLR_WO_PULSE_SLOW_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_5_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_5_PL_REGS_STAT1_t : public ScomRegister<0x8006400508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_5_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_5_PL_REGS_STAT1_t, REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_5_PL_REGS_STAT1_t, STS_PHY_RO_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_6_PL_REGS_CNTL1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_6_PL_REGS_CNTL1_t : public ScomRegister<0x8003D80608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_6_PL_REGS_CNTL1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_6_PL_REGS_CNTL1_t, REQ_ALT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_6_PL_REGS_CNTL1_t, STS_ALT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_6_PL_REGS_CNTLX2 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_6_PL_REGS_CNTLX2_t : public ScomRegister<0x8006780608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_6_PL_REGS_CNTLX2_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_6_PL_REGS_CNTLX2_t, SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_6_PL_REGS_CNTLX2_t, CLR_WO_PULSE_SLOW_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_6_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_6_PL_REGS_STAT1_t : public ScomRegister<0x8006400608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_6_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_6_PL_REGS_STAT1_t, REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_6_PL_REGS_STAT1_t, STS_PHY_RO_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_7_PL_REGS_CNTL1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_7_PL_REGS_CNTL1_t : public ScomRegister<0x8003D80708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_7_PL_REGS_CNTL1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_7_PL_REGS_CNTL1_t, REQ_ALT, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_7_PL_REGS_CNTL1_t, STS_ALT, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_7_PL_REGS_CNTLX2 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_7_PL_REGS_CNTLX2_t : public ScomRegister<0x8006780708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_7_PL_REGS_CNTLX2_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_7_PL_REGS_CNTLX2_t, SET_WO_PULSE_SLOW_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_7_PL_REGS_CNTLX2_t, CLR_WO_PULSE_SLOW_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_7_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_7_PL_REGS_STAT1_t : public ScomRegister<0x8006400708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_7_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_7_PL_REGS_STAT1_t, REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_7_PL_REGS_STAT1_t, STS_PHY_RO_SIGNAL, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT10 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNT10_t : public ScomRegister<0x8009D00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNT10_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT10_t, RX_PSAVE_FORCE_REQ_16_23_0, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT11 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNT11_t : public ScomRegister<0x8009D80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNT11_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT11_t, RX_PSAVE_FORCE_STS_0_15, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT12 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNT12_t : public ScomRegister<0x8009E00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNT12_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT12_t, RX_PSAVE_FORCE_STS_16_23, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT13 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNT13_t : public ScomRegister<0x8009E80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNT13_t); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT13_t, DISABLE_SM, 48); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT13_t, SYNC_MAIN_ALT, 49); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT13_t, CDR_LOCK_OVRD, 50); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT14 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNT14_t : public ScomRegister<0x8009F00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNT14_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT14_t, 0_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT14_t, 1_SEL, 53, 5); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT14_t, 2_SEL, 58, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT15 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNT15_t : public ScomRegister<0x8009F80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNT15_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT15_t, RX_PSAVE_FW_VAL3_SEL, 48, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT16 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNT16_t : public ScomRegister<0x800A000008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNT16_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT16_t, 0, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT16_t, 1, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT17 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNT17_t : public ScomRegister<0x800A080008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNT17_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT17_t, 2, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT17_t, 3, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT18 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNT18_t : public ScomRegister<0x800A100008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNT18_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT18_t, 4, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT18_t, 5, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT19 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNT19_t : public ScomRegister<0x800A180008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNT19_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT19_t, RX_PSAVE_SUBSET6, 48, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT20 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNT20_t : public ScomRegister<0x800A200008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNT20_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT20_t, TIME, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT20_t, FIFO_TIME, 54, 6); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT20_t, TIMER_DOUBLE_MODE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT20_t, FIFO_TIMER_DOUBLE_MODE, 62); \
            _SCOMT_BOOL_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT20_t, FW_VALID_BYPASS, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT32 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNT32_t : public ScomRegister<0x800A800008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNT32_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT32_t, RX_PSAVE_FORCE_REQ_0_15_1, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT33 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNT33_t : public ScomRegister<0x800A880008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNT33_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNT33_t, RX_PSAVE_FORCE_REQ_16_23_1, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNTL5 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNTL5_t : public ScomRegister<0x8009A80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNTL5_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNTL5_t, RX_PSAVE_FENCE_REQ_DL_IO_0_15, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNTL6 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNTL6_t : public ScomRegister<0x8009B00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNTL6_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNTL6_t, RX_PSAVE_FENCE_REQ_DL_IO_16_23, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNTL7 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNTL7_t : public ScomRegister<0x8009B80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNTL7_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNTL7_t, RX_PSAVE_FENCE_STS_IO_DL_0_15, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNTL8 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNTL8_t : public ScomRegister<0x8009C00008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNTL8_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNTL8_t, RX_PSAVE_FENCE_STS_IO_DL_16_23, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNTL9 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_CNTL9_t : public ScomRegister<0x8009C80008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_CNTL9_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_CNTL9_t, RX_PSAVE_FORCE_REQ_0_15_0, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT24 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT24_t : public ScomRegister<0x800B480008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT24_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT24_t, RX_PSAVE_REQ_DL_0_15_STS_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT25 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT25_t : public ScomRegister<0x800B500008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT25_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT25_t, RX_PSAVE_REQ_DL_16_23_STS_RO_SIGNAL, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT26 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT26_t : public ScomRegister<0x800B580008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT26_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT26_t, RX_PSAVE_STS_PHY_0_15_STS_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT27 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT27_t : public ScomRegister<0x800B600008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT27_t); \
            _SCOMT_INT_FIELD(OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT27_t, RX_PSAVE_STS_PHY_16_23_STS_RO_SIGNAL, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL10_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_REGS_CNTL10_PG_t : public ScomRegister<0x800C2C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_REGS_CNTL10_PG_t); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL10_PG_t, TX_PATTERN_48_63, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL11_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_REGS_CNTL11_PG_t : public ScomRegister<0x800C340008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_REGS_CNTL11_PG_t); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL11_PG_t, IDLE_DEL_SEL, 48, 4); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL11_PG_t, LOZ_DEL_SEL, 52, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL1_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_REGS_CNTL1_PG_t : public ScomRegister<0x800C440008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_REGS_CNTL1_PG_t); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL1_PG_t, PATTERN_SEL, 48, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL1_PG_t, PATTERN_INVERT, 51); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL1_PG_t, DETRX_IDLE_TIMER_SEL, 52, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL1_PG_t, DETRX_SAMP_TIMER_VAL, 55, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL2_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_REGS_CNTL2_PG_t : public ScomRegister<0x800C4C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_REGS_CNTL2_PG_t); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL2_PG_t, A_FINE_SEL, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL2_PG_t, A_COARSE_SEL, 51, 4); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL2_PG_t, A_BER_SEL, 55, 6); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL2_PG_t, ENABLE, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL2_PG_t, CLOCK_ENABLE, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL3_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_REGS_CNTL3_PG_t : public ScomRegister<0x800C540008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_REGS_CNTL3_PG_t); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL3_PG_t, FINE_SEL, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL3_PG_t, COARSE_SEL, 51, 4); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL3_PG_t, BER_SEL, 55, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL4_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_REGS_CNTL4_PG_t : public ScomRegister<0x800C5C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_REGS_CNTL4_PG_t); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL4_PG_t, DAC_CNTL, 48, 8); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL4_PG_t, CLAMP_DISABLE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL4_PG_t, PHASE_SEL, 57); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL4_PG_t, OFFSET_CTRL, 58); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL5_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_REGS_CNTL5_PG_t : public ScomRegister<0x800C640008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_REGS_CNTL5_PG_t); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL5_PG_t, TX_TDR_PULSE_OFFSET, 48, 15); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL6_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_REGS_CNTL6_PG_t : public ScomRegister<0x800C6C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_REGS_CNTL6_PG_t); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL6_PG_t, TX_TDR_PULSE_WIDTH, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL7_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_REGS_CNTL7_PG_t : public ScomRegister<0x800C740008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_REGS_CNTL7_PG_t); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL7_PG_t, TX_PATTERN_0_15, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL8_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_REGS_CNTL8_PG_t : public ScomRegister<0x800C7C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_REGS_CNTL8_PG_t); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL8_PG_t, TX_PATTERN_16_31, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL9_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_REGS_CNTL9_PG_t : public ScomRegister<0x800C240008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_REGS_CNTL9_PG_t); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_CNTL9_PG_t, TX_PATTERN_32_47, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_MODE1_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_REGS_MODE1_PG_t : public ScomRegister<0x800C0C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_REGS_MODE1_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_MODE1_PG_t, CLKDIST_PDWN, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_MODE1_PG_t, RCTRL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_MODE1_PG_t, BIST_DCC_EN, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_MODE1_PG_t, BIST_LS_EN, 55); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_MODE1_PG_t, BIST_HS_EN, 56); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_MODE1_PG_t, IREF_CLOCK_DAC, 57, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_MODE1_PG_t, IREF_VSET_DAC, 60, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_MODE1_PG_t, IREF_BYPASS, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_MODE1_PG_t, IREF_PDWN_B, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_SPARE_MODE_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_REGS_SPARE_MODE_PG_t : public ScomRegister<0x800C040008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_REGS_SPARE_MODE_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 7, 55); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_REGS_SPARE_MODE_PG_t, 8_9, 56, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_SPARE_MODE_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_SPARE_MODE_PG_t : public ScomRegister<0x800CA40008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_SPARE_MODE_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_SPARE_MODE_PG_t, 0, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_SPARE_MODE_PG_t, 1, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_SPARE_MODE_PG_t, 2, 50); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_SPARE_MODE_PG_t, 3, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_SPARE_MODE_PG_t, 4, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_SPARE_MODE_PG_t, 5, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_SPARE_MODE_PG_t, 6, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_SPARE_MODE_PG_t, 7, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_STAT6_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_STAT6_PG_t : public ScomRegister<0x800D6C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_STAT6_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_STAT6_PG_t, TX_BIST_DCC_FAIL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_STAT6_PG_t, TX_BIST_LS_FAIL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_STAT6_PG_t, TX_BIST_HS_FAIL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_STAT6_PG_t, TX_IREF_PARITYCHK_CLOCK_RO_SIGNAL, 51); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_SM_REGS_FIR_ERROR_INJECT_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_SM_REGS_FIR_ERROR_INJECT_PG_t : public ScomRegister<0x800C9C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_SM_REGS_FIR_ERROR_INJECT_PG_t); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_FIR_ERROR_INJECT_PG_t, TX_PG_FIR_ERR_INJ, 48, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_SM_REGS_FIR_MASK_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_SM_REGS_FIR_MASK_PG_t : public ScomRegister<0x800C8C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_SM_REGS_FIR_MASK_PG_t); \
            _SCOMT_INT_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_FIR_MASK_PG_t, TX_PG_FIR_ERRS_MASK, 48, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_SM_REGS_FIR_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_SM_REGS_FIR_PG_t : public ScomRegister<0x800C840008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_SM_REGS_FIR_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_FIR_PG_t, G_FIR_ERR_TX_SM_REGS_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_FIR_PG_t, G_FIR_ERR_CTL_REGS_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_FIR_PG_t, G_FIR_ERR_GCR_ARB_SM_RO_SIGNAL, 50); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_FIR_PG_t, G_FIR_ERR_TX_PSAVE_SM_RO_SIGNAL, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_FIR_PG_t, L_FIR_ERR_RO_SIGNAL, 52); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_SM_REGS_FIR_RESET_PG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_GRP0_CTL_SM_REGS_FIR_RESET_PG_t : public ScomRegister<0x800C940008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_GRP0_CTL_SM_REGS_FIR_RESET_PG_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_FIR_RESET_PG_t, CLR_PAR_ERRS, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_GRP0_CTL_SM_REGS_FIR_RESET_PG_t, FIR_RESET, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL10_PL_t : public ScomRegister<0x80047C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL10_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL10_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL10_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8004840008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL11_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL11_PL_t, 1_SEL, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8004640008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL12_PL_t, TX_PSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL13_PL_t : public ScomRegister<0x8004940008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL13_PL_t, TX_NSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x80049C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL14_PL_t, BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_VAL, 54, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_DLY, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_ENABLE, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL15_PL_t : public ScomRegister<0x8004A40008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL15_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_VAL, 48, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_DOUBLE_MODE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DISABLE_PL_SM, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL15_PL_t, DCC_MAIN_SEL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL15_PL_t, DCC_PAD_SEL, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8004AC0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL16_PL_t, I_TUNE, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL16_PL_t, Q_TUNE, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8004B40008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_EN, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_SEL, 49, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL17_PL_t, DCC_IQ_TUNE, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL17_PL_t, DCC_PAT, 58, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL17_PL_t, DCC_CMP_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL17_PL_t, DCC_PHASE_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8004BC0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL18_PL_t, TX_POST_SEL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL1G_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL1G_PL_t : public ScomRegister<0x8004340008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL1G_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL1G_PL_t, ERR_INJECT_WO_PULSE_SLOW_SIGNAL, 48, 6); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL1G_PL_t, FIFO_INIT_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL1G_PL_t, SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL1G_PL_t, CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL30_PL_t : public ScomRegister<0x80051C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL30_PL_t, CLK_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL30_PL_t, CDIV_ICTRL_DC, 53, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL30_PL_t, CDIV_RCTRL_DC, 55, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL30_PL_t, CMUX_ICTRL_DC, 57, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL30_PL_t, CMUX_RCTRL_DC, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL30_PL_t, FFE_MODE_DC, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL30_PL_t, RXDET_EN_DC, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL30_PL_t, RXDET_MODE_DC, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8004440008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL3_PL_t, TDR_ENABLE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL3_PL_t, PATTERN_ENABLE, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_ENABLE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_CLEAR, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL3_PL_t, RXDET_ENABLE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL3_PL_t, RXDET_PULSE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL3_PL_t, EOL_MODE_DISABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL3_PL_t, DETRX_START, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x80044C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL4_PL_t, TX_PSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL5_PL_t : public ScomRegister<0x8004540008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL5_PL_t, TX_NSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x80045C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL6_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL6_PL_t, 1_SEL, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_CNTL9_PL_t : public ScomRegister<0x8004740008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_CNTL9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL9_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_CNTL9_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8004140008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t, TX_PL_FIR_ERR_INJ, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x80040C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_FIR_MASK_PL_t, TX_PL_FIR_ERRS_MASK, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8004040008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_FIR_PL_t, TX_PL_FIR_ERRS_RO_SIGNAL, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x80041C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL_t, LANE_INVERT, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL_t, LANE_QUIESCE, 49, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL_t, MAIN_PKG_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL_t, FFE_PKG_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL_t, PSAVE_REQ_DIS, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_A_ENABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_B_ENABLE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_0, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_1, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_2, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_3, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8004240008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL_t, FIFO_L2U_DLY, 48, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_VAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_EN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_VAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL_t, UNLOAD_CLK_DISABLE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL_t, RXCAL, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL_t, UNLOAD_SEL, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL_t, FIFO_HOLD, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL_t, FIFO_LOAD_WIDTH_SEL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x80042C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE3_PL_t, D2_CTRL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE3_PL_t, D2_DIV_CTRL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE3_PL_t, BOOST_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE3_PL_t, SEG_TEST_LEAKAGE_CTRL, 54); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_HIGH_SEL, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_LOW_SEL, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_SAMP_SEL, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x80053C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE4_PL_t, LOAD_COUNT_MAX, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_MODE4_PL_t, UNLOAD_COUNT_MAX, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_RESET_PL_t : public ScomRegister<0x80043C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8005240008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ERR_DET_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ACTIVITY_DET_RO_SIGNAL, 49); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_STAT1_PL_t, SEG_TEST_STATUS_RO_SIGNAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_STAT1_PL_t, DETRX_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_STAT1_PL_t, DETRX_N_COMP_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_STAT1_PL_t, DETRX_P_COMP_RO_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_STAT1_PL_t, TDR_CAPT_VAL_RO_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE0_DD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x80052C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE0_DD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_STAT2_PL_t, UP_CNT_RO_SIGNAL, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE0_DD_BIT_REGS_STAT2_PL_t, DOWN_CNT_RO_SIGNAL, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL10_PL_t : public ScomRegister<0x80047C0108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL10_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL10_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL10_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8004840108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL11_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL11_PL_t, 1_SEL, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8004640108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL12_PL_t, TX_PSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL13_PL_t : public ScomRegister<0x8004940108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL13_PL_t, TX_NSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x80049C0108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL14_PL_t, BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_VAL, 54, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_DLY, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_ENABLE, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL15_PL_t : public ScomRegister<0x8004A40108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL15_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_VAL, 48, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_DOUBLE_MODE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DISABLE_PL_SM, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL15_PL_t, DCC_MAIN_SEL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL15_PL_t, DCC_PAD_SEL, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8004AC0108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL16_PL_t, I_TUNE, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL16_PL_t, Q_TUNE, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8004B40108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_EN, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_SEL, 49, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL17_PL_t, DCC_IQ_TUNE, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL17_PL_t, DCC_PAT, 58, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL17_PL_t, DCC_CMP_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL17_PL_t, DCC_PHASE_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8004BC0108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL18_PL_t, TX_POST_SEL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL1G_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL1G_PL_t : public ScomRegister<0x8004340108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL1G_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL1G_PL_t, ERR_INJECT_WO_PULSE_SLOW_SIGNAL, 48, 6); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL1G_PL_t, FIFO_INIT_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL1G_PL_t, SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL1G_PL_t, CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL30_PL_t : public ScomRegister<0x80051C0108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL30_PL_t, CLK_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL30_PL_t, CDIV_ICTRL_DC, 53, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL30_PL_t, CDIV_RCTRL_DC, 55, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL30_PL_t, CMUX_ICTRL_DC, 57, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL30_PL_t, CMUX_RCTRL_DC, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL30_PL_t, FFE_MODE_DC, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL30_PL_t, RXDET_EN_DC, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL30_PL_t, RXDET_MODE_DC, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8004440108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL3_PL_t, TDR_ENABLE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL3_PL_t, PATTERN_ENABLE, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_ENABLE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_CLEAR, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL3_PL_t, RXDET_ENABLE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL3_PL_t, RXDET_PULSE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL3_PL_t, EOL_MODE_DISABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL3_PL_t, DETRX_START, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x80044C0108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL4_PL_t, TX_PSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL5_PL_t : public ScomRegister<0x8004540108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL5_PL_t, TX_NSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x80045C0108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL6_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL6_PL_t, 1_SEL, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_CNTL9_PL_t : public ScomRegister<0x8004740108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_CNTL9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL9_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_CNTL9_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8004140108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t, TX_PL_FIR_ERR_INJ, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x80040C0108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_FIR_MASK_PL_t, TX_PL_FIR_ERRS_MASK, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8004040108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_FIR_PL_t, TX_PL_FIR_ERRS_RO_SIGNAL, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x80041C0108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL_t, LANE_INVERT, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL_t, LANE_QUIESCE, 49, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL_t, MAIN_PKG_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL_t, FFE_PKG_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL_t, PSAVE_REQ_DIS, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_A_ENABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_B_ENABLE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_0, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_1, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_2, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_3, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8004240108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL_t, FIFO_L2U_DLY, 48, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_VAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_EN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_VAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL_t, UNLOAD_CLK_DISABLE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL_t, RXCAL, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL_t, UNLOAD_SEL, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL_t, FIFO_HOLD, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL_t, FIFO_LOAD_WIDTH_SEL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x80042C0108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE3_PL_t, D2_CTRL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE3_PL_t, D2_DIV_CTRL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE3_PL_t, BOOST_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE3_PL_t, SEG_TEST_LEAKAGE_CTRL, 54); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_HIGH_SEL, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_LOW_SEL, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_SAMP_SEL, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x80053C0108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE4_PL_t, LOAD_COUNT_MAX, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_MODE4_PL_t, UNLOAD_COUNT_MAX, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_RESET_PL_t : public ScomRegister<0x80043C0108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8005240108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ERR_DET_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ACTIVITY_DET_RO_SIGNAL, 49); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_STAT1_PL_t, SEG_TEST_STATUS_RO_SIGNAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_STAT1_PL_t, DETRX_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_STAT1_PL_t, DETRX_N_COMP_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_STAT1_PL_t, DETRX_P_COMP_RO_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_STAT1_PL_t, TDR_CAPT_VAL_RO_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE1_DD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x80052C0108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE1_DD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_STAT2_PL_t, UP_CNT_RO_SIGNAL, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE1_DD_BIT_REGS_STAT2_PL_t, DOWN_CNT_RO_SIGNAL, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL10_PL_t : public ScomRegister<0x80047C0208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL10_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL10_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL10_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8004840208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL11_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL11_PL_t, 1_SEL, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8004640208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL12_PL_t, TX_PSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL13_PL_t : public ScomRegister<0x8004940208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL13_PL_t, TX_NSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x80049C0208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL14_PL_t, BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_VAL, 54, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_DLY, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_ENABLE, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL15_PL_t : public ScomRegister<0x8004A40208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL15_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_VAL, 48, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_DOUBLE_MODE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DISABLE_PL_SM, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL15_PL_t, DCC_MAIN_SEL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL15_PL_t, DCC_PAD_SEL, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8004AC0208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL16_PL_t, I_TUNE, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL16_PL_t, Q_TUNE, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8004B40208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_EN, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_SEL, 49, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL17_PL_t, DCC_IQ_TUNE, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL17_PL_t, DCC_PAT, 58, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL17_PL_t, DCC_CMP_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL17_PL_t, DCC_PHASE_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8004BC0208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL18_PL_t, TX_POST_SEL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL1G_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL1G_PL_t : public ScomRegister<0x8004340208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL1G_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL1G_PL_t, ERR_INJECT_WO_PULSE_SLOW_SIGNAL, 48, 6); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL1G_PL_t, FIFO_INIT_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL1G_PL_t, SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL1G_PL_t, CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL30_PL_t : public ScomRegister<0x80051C0208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL30_PL_t, CLK_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL30_PL_t, CDIV_ICTRL_DC, 53, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL30_PL_t, CDIV_RCTRL_DC, 55, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL30_PL_t, CMUX_ICTRL_DC, 57, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL30_PL_t, CMUX_RCTRL_DC, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL30_PL_t, FFE_MODE_DC, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL30_PL_t, RXDET_EN_DC, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL30_PL_t, RXDET_MODE_DC, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8004440208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL3_PL_t, TDR_ENABLE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL3_PL_t, PATTERN_ENABLE, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_ENABLE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_CLEAR, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL3_PL_t, RXDET_ENABLE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL3_PL_t, RXDET_PULSE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL3_PL_t, EOL_MODE_DISABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL3_PL_t, DETRX_START, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x80044C0208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL4_PL_t, TX_PSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL5_PL_t : public ScomRegister<0x8004540208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL5_PL_t, TX_NSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x80045C0208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL6_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL6_PL_t, 1_SEL, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_CNTL9_PL_t : public ScomRegister<0x8004740208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_CNTL9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL9_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_CNTL9_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8004140208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t, TX_PL_FIR_ERR_INJ, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x80040C0208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_FIR_MASK_PL_t, TX_PL_FIR_ERRS_MASK, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8004040208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_FIR_PL_t, TX_PL_FIR_ERRS_RO_SIGNAL, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x80041C0208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL_t, LANE_INVERT, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL_t, LANE_QUIESCE, 49, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL_t, MAIN_PKG_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL_t, FFE_PKG_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL_t, PSAVE_REQ_DIS, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_A_ENABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_B_ENABLE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_0, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_1, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_2, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_3, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8004240208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL_t, FIFO_L2U_DLY, 48, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_VAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_EN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_VAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL_t, UNLOAD_CLK_DISABLE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL_t, RXCAL, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL_t, UNLOAD_SEL, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL_t, FIFO_HOLD, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL_t, FIFO_LOAD_WIDTH_SEL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x80042C0208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE3_PL_t, D2_CTRL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE3_PL_t, D2_DIV_CTRL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE3_PL_t, BOOST_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE3_PL_t, SEG_TEST_LEAKAGE_CTRL, 54); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_HIGH_SEL, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_LOW_SEL, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_SAMP_SEL, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x80053C0208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE4_PL_t, LOAD_COUNT_MAX, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_MODE4_PL_t, UNLOAD_COUNT_MAX, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_RESET_PL_t : public ScomRegister<0x80043C0208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8005240208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ERR_DET_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ACTIVITY_DET_RO_SIGNAL, 49); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_STAT1_PL_t, SEG_TEST_STATUS_RO_SIGNAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_STAT1_PL_t, DETRX_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_STAT1_PL_t, DETRX_N_COMP_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_STAT1_PL_t, DETRX_P_COMP_RO_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_STAT1_PL_t, TDR_CAPT_VAL_RO_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE2_DD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x80052C0208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE2_DD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_STAT2_PL_t, UP_CNT_RO_SIGNAL, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE2_DD_BIT_REGS_STAT2_PL_t, DOWN_CNT_RO_SIGNAL, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL10_PL_t : public ScomRegister<0x80047C0308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL10_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL10_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL10_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8004840308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL11_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL11_PL_t, 1_SEL, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8004640308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL12_PL_t, TX_PSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL13_PL_t : public ScomRegister<0x8004940308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL13_PL_t, TX_NSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x80049C0308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL14_PL_t, BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_VAL, 54, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_DLY, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_ENABLE, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL15_PL_t : public ScomRegister<0x8004A40308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL15_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_VAL, 48, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_DOUBLE_MODE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DISABLE_PL_SM, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL15_PL_t, DCC_MAIN_SEL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL15_PL_t, DCC_PAD_SEL, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8004AC0308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL16_PL_t, I_TUNE, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL16_PL_t, Q_TUNE, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8004B40308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_EN, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_SEL, 49, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL17_PL_t, DCC_IQ_TUNE, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL17_PL_t, DCC_PAT, 58, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL17_PL_t, DCC_CMP_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL17_PL_t, DCC_PHASE_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8004BC0308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL18_PL_t, TX_POST_SEL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL1G_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL1G_PL_t : public ScomRegister<0x8004340308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL1G_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL1G_PL_t, ERR_INJECT_WO_PULSE_SLOW_SIGNAL, 48, 6); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL1G_PL_t, FIFO_INIT_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL1G_PL_t, SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL1G_PL_t, CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL30_PL_t : public ScomRegister<0x80051C0308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL30_PL_t, CLK_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL30_PL_t, CDIV_ICTRL_DC, 53, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL30_PL_t, CDIV_RCTRL_DC, 55, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL30_PL_t, CMUX_ICTRL_DC, 57, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL30_PL_t, CMUX_RCTRL_DC, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL30_PL_t, FFE_MODE_DC, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL30_PL_t, RXDET_EN_DC, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL30_PL_t, RXDET_MODE_DC, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8004440308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL3_PL_t, TDR_ENABLE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL3_PL_t, PATTERN_ENABLE, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_ENABLE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_CLEAR, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL3_PL_t, RXDET_ENABLE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL3_PL_t, RXDET_PULSE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL3_PL_t, EOL_MODE_DISABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL3_PL_t, DETRX_START, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x80044C0308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL4_PL_t, TX_PSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL5_PL_t : public ScomRegister<0x8004540308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL5_PL_t, TX_NSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x80045C0308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL6_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL6_PL_t, 1_SEL, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_CNTL9_PL_t : public ScomRegister<0x8004740308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_CNTL9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL9_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_CNTL9_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8004140308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t, TX_PL_FIR_ERR_INJ, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x80040C0308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_FIR_MASK_PL_t, TX_PL_FIR_ERRS_MASK, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8004040308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_FIR_PL_t, TX_PL_FIR_ERRS_RO_SIGNAL, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x80041C0308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL_t, LANE_INVERT, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL_t, LANE_QUIESCE, 49, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL_t, MAIN_PKG_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL_t, FFE_PKG_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL_t, PSAVE_REQ_DIS, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_A_ENABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_B_ENABLE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_0, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_1, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_2, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_3, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8004240308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL_t, FIFO_L2U_DLY, 48, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_VAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_EN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_VAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL_t, UNLOAD_CLK_DISABLE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL_t, RXCAL, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL_t, UNLOAD_SEL, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL_t, FIFO_HOLD, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL_t, FIFO_LOAD_WIDTH_SEL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x80042C0308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE3_PL_t, D2_CTRL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE3_PL_t, D2_DIV_CTRL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE3_PL_t, BOOST_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE3_PL_t, SEG_TEST_LEAKAGE_CTRL, 54); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_HIGH_SEL, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_LOW_SEL, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_SAMP_SEL, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x80053C0308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE4_PL_t, LOAD_COUNT_MAX, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_MODE4_PL_t, UNLOAD_COUNT_MAX, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_RESET_PL_t : public ScomRegister<0x80043C0308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8005240308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ERR_DET_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ACTIVITY_DET_RO_SIGNAL, 49); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_STAT1_PL_t, SEG_TEST_STATUS_RO_SIGNAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_STAT1_PL_t, DETRX_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_STAT1_PL_t, DETRX_N_COMP_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_STAT1_PL_t, DETRX_P_COMP_RO_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_STAT1_PL_t, TDR_CAPT_VAL_RO_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE3_DD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x80052C0308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE3_DD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_STAT2_PL_t, UP_CNT_RO_SIGNAL, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE3_DD_BIT_REGS_STAT2_PL_t, DOWN_CNT_RO_SIGNAL, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL10_PL_t : public ScomRegister<0x80047C0408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL10_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL10_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL10_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8004840408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL11_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL11_PL_t, 1_SEL, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8004640408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL12_PL_t, TX_PSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL13_PL_t : public ScomRegister<0x8004940408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL13_PL_t, TX_NSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x80049C0408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL14_PL_t, BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_VAL, 54, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_DLY, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_ENABLE, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL15_PL_t : public ScomRegister<0x8004A40408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL15_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_VAL, 48, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_DOUBLE_MODE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DISABLE_PL_SM, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL15_PL_t, DCC_MAIN_SEL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL15_PL_t, DCC_PAD_SEL, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8004AC0408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL16_PL_t, I_TUNE, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL16_PL_t, Q_TUNE, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8004B40408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_EN, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_SEL, 49, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL17_PL_t, DCC_IQ_TUNE, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL17_PL_t, DCC_PAT, 58, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL17_PL_t, DCC_CMP_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL17_PL_t, DCC_PHASE_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8004BC0408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL18_PL_t, TX_POST_SEL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL1G_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL1G_PL_t : public ScomRegister<0x8004340408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL1G_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL1G_PL_t, ERR_INJECT_WO_PULSE_SLOW_SIGNAL, 48, 6); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL1G_PL_t, FIFO_INIT_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL1G_PL_t, SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL1G_PL_t, CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL30_PL_t : public ScomRegister<0x80051C0408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL30_PL_t, CLK_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL30_PL_t, CDIV_ICTRL_DC, 53, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL30_PL_t, CDIV_RCTRL_DC, 55, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL30_PL_t, CMUX_ICTRL_DC, 57, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL30_PL_t, CMUX_RCTRL_DC, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL30_PL_t, FFE_MODE_DC, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL30_PL_t, RXDET_EN_DC, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL30_PL_t, RXDET_MODE_DC, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8004440408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL3_PL_t, TDR_ENABLE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL3_PL_t, PATTERN_ENABLE, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_ENABLE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_CLEAR, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL3_PL_t, RXDET_ENABLE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL3_PL_t, RXDET_PULSE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL3_PL_t, EOL_MODE_DISABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL3_PL_t, DETRX_START, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x80044C0408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL4_PL_t, TX_PSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL5_PL_t : public ScomRegister<0x8004540408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL5_PL_t, TX_NSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x80045C0408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL6_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL6_PL_t, 1_SEL, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_CNTL9_PL_t : public ScomRegister<0x8004740408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_CNTL9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL9_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_CNTL9_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8004140408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t, TX_PL_FIR_ERR_INJ, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x80040C0408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_FIR_MASK_PL_t, TX_PL_FIR_ERRS_MASK, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8004040408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_FIR_PL_t, TX_PL_FIR_ERRS_RO_SIGNAL, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x80041C0408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL_t, LANE_INVERT, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL_t, LANE_QUIESCE, 49, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL_t, MAIN_PKG_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL_t, FFE_PKG_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL_t, PSAVE_REQ_DIS, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_A_ENABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_B_ENABLE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_0, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_1, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_2, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_3, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8004240408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL_t, FIFO_L2U_DLY, 48, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_VAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_EN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_VAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL_t, UNLOAD_CLK_DISABLE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL_t, RXCAL, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL_t, UNLOAD_SEL, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL_t, FIFO_HOLD, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL_t, FIFO_LOAD_WIDTH_SEL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x80042C0408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE3_PL_t, D2_CTRL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE3_PL_t, D2_DIV_CTRL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE3_PL_t, BOOST_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE3_PL_t, SEG_TEST_LEAKAGE_CTRL, 54); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_HIGH_SEL, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_LOW_SEL, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_SAMP_SEL, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x80053C0408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE4_PL_t, LOAD_COUNT_MAX, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_MODE4_PL_t, UNLOAD_COUNT_MAX, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_RESET_PL_t : public ScomRegister<0x80043C0408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8005240408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ERR_DET_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ACTIVITY_DET_RO_SIGNAL, 49); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_STAT1_PL_t, SEG_TEST_STATUS_RO_SIGNAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_STAT1_PL_t, DETRX_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_STAT1_PL_t, DETRX_N_COMP_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_STAT1_PL_t, DETRX_P_COMP_RO_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_STAT1_PL_t, TDR_CAPT_VAL_RO_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE4_DD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x80052C0408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE4_DD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_STAT2_PL_t, UP_CNT_RO_SIGNAL, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE4_DD_BIT_REGS_STAT2_PL_t, DOWN_CNT_RO_SIGNAL, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL10_PL_t : public ScomRegister<0x80047C0508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL10_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL10_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL10_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8004840508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL11_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL11_PL_t, 1_SEL, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8004640508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL12_PL_t, TX_PSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL13_PL_t : public ScomRegister<0x8004940508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL13_PL_t, TX_NSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x80049C0508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL14_PL_t, BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_VAL, 54, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_DLY, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_ENABLE, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL15_PL_t : public ScomRegister<0x8004A40508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL15_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_VAL, 48, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_DOUBLE_MODE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DISABLE_PL_SM, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL15_PL_t, DCC_MAIN_SEL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL15_PL_t, DCC_PAD_SEL, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8004AC0508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL16_PL_t, I_TUNE, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL16_PL_t, Q_TUNE, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8004B40508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_EN, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_SEL, 49, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL17_PL_t, DCC_IQ_TUNE, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL17_PL_t, DCC_PAT, 58, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL17_PL_t, DCC_CMP_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL17_PL_t, DCC_PHASE_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8004BC0508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL18_PL_t, TX_POST_SEL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL1G_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL1G_PL_t : public ScomRegister<0x8004340508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL1G_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL1G_PL_t, ERR_INJECT_WO_PULSE_SLOW_SIGNAL, 48, 6); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL1G_PL_t, FIFO_INIT_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL1G_PL_t, SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL1G_PL_t, CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL30_PL_t : public ScomRegister<0x80051C0508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL30_PL_t, CLK_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL30_PL_t, CDIV_ICTRL_DC, 53, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL30_PL_t, CDIV_RCTRL_DC, 55, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL30_PL_t, CMUX_ICTRL_DC, 57, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL30_PL_t, CMUX_RCTRL_DC, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL30_PL_t, FFE_MODE_DC, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL30_PL_t, RXDET_EN_DC, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL30_PL_t, RXDET_MODE_DC, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8004440508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL3_PL_t, TDR_ENABLE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL3_PL_t, PATTERN_ENABLE, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_ENABLE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_CLEAR, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL3_PL_t, RXDET_ENABLE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL3_PL_t, RXDET_PULSE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL3_PL_t, EOL_MODE_DISABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL3_PL_t, DETRX_START, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x80044C0508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL4_PL_t, TX_PSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL5_PL_t : public ScomRegister<0x8004540508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL5_PL_t, TX_NSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x80045C0508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL6_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL6_PL_t, 1_SEL, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_CNTL9_PL_t : public ScomRegister<0x8004740508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_CNTL9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL9_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_CNTL9_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8004140508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t, TX_PL_FIR_ERR_INJ, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x80040C0508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_FIR_MASK_PL_t, TX_PL_FIR_ERRS_MASK, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8004040508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_FIR_PL_t, TX_PL_FIR_ERRS_RO_SIGNAL, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x80041C0508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL_t, LANE_INVERT, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL_t, LANE_QUIESCE, 49, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL_t, MAIN_PKG_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL_t, FFE_PKG_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL_t, PSAVE_REQ_DIS, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_A_ENABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_B_ENABLE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_0, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_1, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_2, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_3, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8004240508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL_t, FIFO_L2U_DLY, 48, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_VAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_EN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_VAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL_t, UNLOAD_CLK_DISABLE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL_t, RXCAL, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL_t, UNLOAD_SEL, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL_t, FIFO_HOLD, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL_t, FIFO_LOAD_WIDTH_SEL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x80042C0508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE3_PL_t, D2_CTRL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE3_PL_t, D2_DIV_CTRL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE3_PL_t, BOOST_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE3_PL_t, SEG_TEST_LEAKAGE_CTRL, 54); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_HIGH_SEL, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_LOW_SEL, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_SAMP_SEL, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x80053C0508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE4_PL_t, LOAD_COUNT_MAX, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_MODE4_PL_t, UNLOAD_COUNT_MAX, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_RESET_PL_t : public ScomRegister<0x80043C0508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8005240508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ERR_DET_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ACTIVITY_DET_RO_SIGNAL, 49); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_STAT1_PL_t, SEG_TEST_STATUS_RO_SIGNAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_STAT1_PL_t, DETRX_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_STAT1_PL_t, DETRX_N_COMP_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_STAT1_PL_t, DETRX_P_COMP_RO_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_STAT1_PL_t, TDR_CAPT_VAL_RO_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE5_DD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x80052C0508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE5_DD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_STAT2_PL_t, UP_CNT_RO_SIGNAL, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE5_DD_BIT_REGS_STAT2_PL_t, DOWN_CNT_RO_SIGNAL, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL10_PL_t : public ScomRegister<0x80047C0608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL10_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL10_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL10_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8004840608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL11_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL11_PL_t, 1_SEL, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8004640608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL12_PL_t, TX_PSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL13_PL_t : public ScomRegister<0x8004940608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL13_PL_t, TX_NSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x80049C0608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL14_PL_t, BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_VAL, 54, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_DLY, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_ENABLE, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL15_PL_t : public ScomRegister<0x8004A40608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL15_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_VAL, 48, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_DOUBLE_MODE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DISABLE_PL_SM, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL15_PL_t, DCC_MAIN_SEL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL15_PL_t, DCC_PAD_SEL, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8004AC0608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL16_PL_t, I_TUNE, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL16_PL_t, Q_TUNE, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8004B40608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_EN, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_SEL, 49, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL17_PL_t, DCC_IQ_TUNE, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL17_PL_t, DCC_PAT, 58, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL17_PL_t, DCC_CMP_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL17_PL_t, DCC_PHASE_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8004BC0608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL18_PL_t, TX_POST_SEL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL1G_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL1G_PL_t : public ScomRegister<0x8004340608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL1G_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL1G_PL_t, ERR_INJECT_WO_PULSE_SLOW_SIGNAL, 48, 6); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL1G_PL_t, FIFO_INIT_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL1G_PL_t, SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL1G_PL_t, CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL30_PL_t : public ScomRegister<0x80051C0608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL30_PL_t, CLK_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL30_PL_t, CDIV_ICTRL_DC, 53, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL30_PL_t, CDIV_RCTRL_DC, 55, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL30_PL_t, CMUX_ICTRL_DC, 57, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL30_PL_t, CMUX_RCTRL_DC, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL30_PL_t, FFE_MODE_DC, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL30_PL_t, RXDET_EN_DC, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL30_PL_t, RXDET_MODE_DC, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8004440608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL3_PL_t, TDR_ENABLE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL3_PL_t, PATTERN_ENABLE, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_ENABLE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_CLEAR, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL3_PL_t, RXDET_ENABLE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL3_PL_t, RXDET_PULSE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL3_PL_t, EOL_MODE_DISABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL3_PL_t, DETRX_START, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x80044C0608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL4_PL_t, TX_PSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL5_PL_t : public ScomRegister<0x8004540608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL5_PL_t, TX_NSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x80045C0608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL6_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL6_PL_t, 1_SEL, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_CNTL9_PL_t : public ScomRegister<0x8004740608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_CNTL9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL9_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_CNTL9_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8004140608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t, TX_PL_FIR_ERR_INJ, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x80040C0608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_FIR_MASK_PL_t, TX_PL_FIR_ERRS_MASK, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8004040608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_FIR_PL_t, TX_PL_FIR_ERRS_RO_SIGNAL, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x80041C0608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL_t, LANE_INVERT, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL_t, LANE_QUIESCE, 49, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL_t, MAIN_PKG_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL_t, FFE_PKG_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL_t, PSAVE_REQ_DIS, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_A_ENABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_B_ENABLE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_0, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_1, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_2, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_3, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8004240608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL_t, FIFO_L2U_DLY, 48, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_VAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_EN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_VAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL_t, UNLOAD_CLK_DISABLE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL_t, RXCAL, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL_t, UNLOAD_SEL, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL_t, FIFO_HOLD, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL_t, FIFO_LOAD_WIDTH_SEL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x80042C0608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE3_PL_t, D2_CTRL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE3_PL_t, D2_DIV_CTRL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE3_PL_t, BOOST_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE3_PL_t, SEG_TEST_LEAKAGE_CTRL, 54); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_HIGH_SEL, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_LOW_SEL, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_SAMP_SEL, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x80053C0608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE4_PL_t, LOAD_COUNT_MAX, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_MODE4_PL_t, UNLOAD_COUNT_MAX, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_RESET_PL_t : public ScomRegister<0x80043C0608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8005240608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ERR_DET_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ACTIVITY_DET_RO_SIGNAL, 49); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_STAT1_PL_t, SEG_TEST_STATUS_RO_SIGNAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_STAT1_PL_t, DETRX_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_STAT1_PL_t, DETRX_N_COMP_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_STAT1_PL_t, DETRX_P_COMP_RO_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_STAT1_PL_t, TDR_CAPT_VAL_RO_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE6_DD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x80052C0608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE6_DD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_STAT2_PL_t, UP_CNT_RO_SIGNAL, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE6_DD_BIT_REGS_STAT2_PL_t, DOWN_CNT_RO_SIGNAL, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL10_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL10_PL_t : public ScomRegister<0x80047C0708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL10_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL10_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL10_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL11_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL11_PL_t : public ScomRegister<0x8004840708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL11_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL11_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL11_PL_t, 1_SEL, 54, 5); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL12_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL12_PL_t : public ScomRegister<0x8004640708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL12_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL12_PL_t, TX_PSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL13_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL13_PL_t : public ScomRegister<0x8004940708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL13_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL13_PL_t, TX_NSEG_POST_EN, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL14_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL14_PL_t : public ScomRegister<0x80049C0708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL14_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL14_PL_t, BANK_CONTROLS, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_VAL, 54, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL14_PL_t, PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_DLY, 58, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL14_PL_t, PCIE_EQ_CALC_ENABLE, 60); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL15_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL15_PL_t : public ScomRegister<0x8004A40708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL15_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_VAL, 48, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DEL_UNLOAD_TIMER_DOUBLE_MODE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL15_PL_t, PSAVE_DISABLE_PL_SM, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL15_PL_t, DCC_MAIN_SEL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL15_PL_t, DCC_PAD_SEL, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL16_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL16_PL_t : public ScomRegister<0x8004AC0708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL16_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL16_PL_t, I_TUNE, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL16_PL_t, Q_TUNE, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL17_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL17_PL_t : public ScomRegister<0x8004B40708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL17_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_EN, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL17_PL_t, BIST_HS_CUST_SEL, 49, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL17_PL_t, DCC_IQ_TUNE, 52, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL17_PL_t, DCC_PAT, 58, 4); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL17_PL_t, DCC_CMP_RUN, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL17_PL_t, DCC_PHASE_SEL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL18_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL18_PL_t : public ScomRegister<0x8004BC0708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL18_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL18_PL_t, TX_POST_SEL, 48, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL1G_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL1G_PL_t : public ScomRegister<0x8004340708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL1G_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL1G_PL_t, ERR_INJECT_WO_PULSE_SLOW_SIGNAL, 48, 6); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL1G_PL_t, FIFO_INIT_WO_PULSE_SLOW_SIGNAL, 59); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL1G_PL_t, SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL1G_PL_t, CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL30_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL30_PL_t : public ScomRegister<0x80051C0708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL30_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL30_PL_t, CLK_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL30_PL_t, CDIV_ICTRL_DC, 53, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL30_PL_t, CDIV_RCTRL_DC, 55, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL30_PL_t, CMUX_ICTRL_DC, 57, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL30_PL_t, CMUX_RCTRL_DC, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL30_PL_t, FFE_MODE_DC, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL30_PL_t, RXDET_EN_DC, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL30_PL_t, RXDET_MODE_DC, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL3_PL_t : public ScomRegister<0x8004440708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL3_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL3_PL_t, TDR_ENABLE, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL3_PL_t, PATTERN_ENABLE, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_ENABLE, 50); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL3_PL_t, BIST_PRBS_CLEAR, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL3_PL_t, RXDET_ENABLE, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL3_PL_t, RXDET_PULSE, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL3_PL_t, EOL_MODE_DISABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL3_PL_t, DETRX_START, 55); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL4_PL_t : public ScomRegister<0x80044C0708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL4_PL_t, TX_PSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL5_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL5_PL_t : public ScomRegister<0x8004540708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL5_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL5_PL_t, TX_NSEG_MAIN_EN, 48, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL6_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL6_PL_t : public ScomRegister<0x80045C0708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL6_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL6_PL_t, 2_SEL, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL6_PL_t, 1_SEL, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL9_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_CNTL9_PL_t : public ScomRegister<0x8004740708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_CNTL9_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL9_PL_t, 2_EN, 48, 5); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_CNTL9_PL_t, 1_EN, 54, 9); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_FIR_ERROR_INJECT_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t : public ScomRegister<0x8004140708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_FIR_ERROR_INJECT_PL_t, TX_PL_FIR_ERR_INJ, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_FIR_MASK_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_FIR_MASK_PL_t : public ScomRegister<0x80040C0708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_FIR_MASK_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_FIR_MASK_PL_t, TX_PL_FIR_ERRS_MASK, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_FIR_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_FIR_PL_t : public ScomRegister<0x8004040708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_FIR_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_FIR_PL_t, TX_PL_FIR_ERRS_RO_SIGNAL, 48, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL_t : public ScomRegister<0x80041C0708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL_t, LANE_INVERT, 48); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL_t, LANE_QUIESCE, 49, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL_t, MAIN_PKG_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL_t, FFE_PKG_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL_t, PSAVE_REQ_DIS, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_A_ENABLE, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL_t, ERR_INJ_B_ENABLE, 55); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_0, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_1, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_2, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL_t, PL_SPARE_MODE_3, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL_t : public ScomRegister<0x8004240708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL_t, FIFO_L2U_DLY, 48, 3); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_EN, 51); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL_t, IDLE_MODE_OVR_VAL, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_EN, 53); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL_t, IDLE_LOZ_OVR_VAL, 54); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL_t, UNLOAD_CLK_DISABLE, 56); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL_t, RXCAL, 57); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL_t, UNLOAD_SEL, 59, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL_t, FIFO_HOLD, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL_t, FIFO_LOAD_WIDTH_SEL, 62); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_MODE3_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_MODE3_PL_t : public ScomRegister<0x80042C0708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_MODE3_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE3_PL_t, D2_CTRL, 48, 2); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE3_PL_t, D2_DIV_CTRL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE3_PL_t, BOOST_EN, 52); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE3_PL_t, SEG_TEST_LEAKAGE_CTRL, 54); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_HIGH_SEL, 55, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_LOW_SEL, 58, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE3_PL_t, DCC_CMP_SAMP_SEL, 61, 2); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_MODE4_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_MODE4_PL_t : public ScomRegister<0x80053C0708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_MODE4_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE4_PL_t, LOAD_COUNT_MAX, 48, 3); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_MODE4_PL_t, UNLOAD_COUNT_MAX, 51, 3); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_RESET_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_RESET_PL_t : public ScomRegister<0x80043C0708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_RESET_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_RESET_PL_t, RESET, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_RESET_PL_t, DOM_IORESET, 49); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_STAT1_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_STAT1_PL_t : public ScomRegister<0x8005240708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_STAT1_PL_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ERR_DET_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_STAT1_PL_t, BIST_PRBS_ACTIVITY_DET_RO_SIGNAL, 49); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_STAT1_PL_t, SEG_TEST_STATUS_RO_SIGNAL, 50, 2); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_STAT1_PL_t, DETRX_DONE_RO_SIGNAL, 60); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_STAT1_PL_t, DETRX_N_COMP_RO_SIGNAL, 61); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_STAT1_PL_t, DETRX_P_COMP_RO_SIGNAL, 62); \
            _SCOMT_BOOL_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_STAT1_PL_t, TDR_CAPT_VAL_RO_SIGNAL, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_STAT2_PL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_LANE7_DD_BIT_REGS_STAT2_PL_t : public ScomRegister<0x80052C0708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_LANE7_DD_BIT_REGS_STAT2_PL_t); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_STAT2_PL_t, UP_CNT_RO_SIGNAL, 48, 8); \
            _SCOMT_INT_FIELD(OMI0_TX_LANE7_DD_BIT_REGS_STAT2_PL_t, DOWN_CNT_RO_SIGNAL, 56, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_0_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_0_PL_REGS_STAT1_t : public ScomRegister<0x8005340008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_0_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_0_PL_REGS_STAT1_t, TX_PSAVE_REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_0_PL_REGS_STAT1_t, TX_PSAVE_STS_PHY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_0_PL_REGS_STAT1_t, TX_PSAVE_SPARE, 50); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_1_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_1_PL_REGS_STAT1_t : public ScomRegister<0x8005340108010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_1_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_1_PL_REGS_STAT1_t, TX_PSAVE_REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_1_PL_REGS_STAT1_t, TX_PSAVE_STS_PHY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_1_PL_REGS_STAT1_t, TX_PSAVE_SPARE, 50); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_2_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_2_PL_REGS_STAT1_t : public ScomRegister<0x8005340208010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_2_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_2_PL_REGS_STAT1_t, TX_PSAVE_REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_2_PL_REGS_STAT1_t, TX_PSAVE_STS_PHY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_2_PL_REGS_STAT1_t, TX_PSAVE_SPARE, 50); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_3_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_3_PL_REGS_STAT1_t : public ScomRegister<0x8005340308010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_3_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_3_PL_REGS_STAT1_t, TX_PSAVE_REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_3_PL_REGS_STAT1_t, TX_PSAVE_STS_PHY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_3_PL_REGS_STAT1_t, TX_PSAVE_SPARE, 50); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_4_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_4_PL_REGS_STAT1_t : public ScomRegister<0x8005340408010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_4_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_4_PL_REGS_STAT1_t, TX_PSAVE_REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_4_PL_REGS_STAT1_t, TX_PSAVE_STS_PHY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_4_PL_REGS_STAT1_t, TX_PSAVE_SPARE, 50); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_5_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_5_PL_REGS_STAT1_t : public ScomRegister<0x8005340508010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_5_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_5_PL_REGS_STAT1_t, TX_PSAVE_REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_5_PL_REGS_STAT1_t, TX_PSAVE_STS_PHY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_5_PL_REGS_STAT1_t, TX_PSAVE_SPARE, 50); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_6_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_6_PL_REGS_STAT1_t : public ScomRegister<0x8005340608010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_6_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_6_PL_REGS_STAT1_t, TX_PSAVE_REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_6_PL_REGS_STAT1_t, TX_PSAVE_STS_PHY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_6_PL_REGS_STAT1_t, TX_PSAVE_SPARE, 50); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_7_PL_REGS_STAT1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_7_PL_REGS_STAT1_t : public ScomRegister<0x8005340708010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_7_PL_REGS_STAT1_t); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_7_PL_REGS_STAT1_t, TX_PSAVE_REQ_DL_RO_SIGNAL, 48); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_7_PL_REGS_STAT1_t, TX_PSAVE_STS_PHY_RO_SIGNAL, 49); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_7_PL_REGS_STAT1_t, TX_PSAVE_SPARE, 50); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL1_t : public ScomRegister<0x800CC40008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL1_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL1_t, TX_PSAVE_FENCE_REQ_DL_IO_0_15, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL10 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL10_t : public ScomRegister<0x800D0C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL10_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL10_t, TX_PSAVE_FORCE_STS_16_23, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL11 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL11_t : public ScomRegister<0x800D140008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL11_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL11_t, 0, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL11_t, 1, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL12 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL12_t : public ScomRegister<0x800D1C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL12_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL12_t, 2, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL12_t, 3, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL13 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL13_t : public ScomRegister<0x800D240008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL13_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL13_t, 4, 48, 6); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL13_t, 5, 54, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL14 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL14_t : public ScomRegister<0x800D2C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL14_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL14_t, SUBSET6, 48, 6); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL14_t, DISABLE_SM, 54); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL14_t, TIME, 55, 6); \
            _SCOMT_BOOL_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL14_t, TIMER_DOUBLE_MODE, 61); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL2 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL2_t : public ScomRegister<0x800CCC0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL2_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL2_t, TX_PSAVE_FENCE_REQ_DL_IO_16_23, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL3 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL3_t : public ScomRegister<0x800CD40008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL3_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL3_t, TX_PSAVE_FENCE_STS_IO_DL_0_15, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL4 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL4_t : public ScomRegister<0x800CDC0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL4_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL4_t, TX_PSAVE_FENCE_STS_IO_DL_16_23, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL5 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL5_t : public ScomRegister<0x800CE40008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL5_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL5_t, TX_PSAVE_FORCE_REQ_0_15_0, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL6 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL6_t : public ScomRegister<0x800CEC0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL6_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL6_t, TX_PSAVE_FORCE_REQ_16_23_0, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL7 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL7_t : public ScomRegister<0x800CF40008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL7_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL7_t, TX_PSAVE_FORCE_REQ_0_15_1, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL8 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL8_t : public ScomRegister<0x800CFC0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL8_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL8_t, TX_PSAVE_FORCE_REQ_16_23_1, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL9 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CNTL9_t : public ScomRegister<0x800D040008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CNTL9_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CNTL9_t, TX_PSAVE_FORCE_STS_0_15, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT2 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT2_t : public ScomRegister<0x800D4C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT2_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT2_t, TX_PSAVE_REQ_DL_0_15_STS_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT3 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT3_t : public ScomRegister<0x800D540008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT3_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT3_t, TX_PSAVE_REQ_DL_16_23_STS_RO_SIGNAL, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT4 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT4_t : public ScomRegister<0x800D5C0008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT4_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT4_t, TX_PSAVE_STS_PHY_0_15_STS_RO_SIGNAL, 48, 16); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT5 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT5_t : public ScomRegister<0x800D640008010C3F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT5_t); \
            _SCOMT_INT_FIELD(OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT5_t, TX_PSAVE_STS_PHY_16_23_STS_RO_SIGNAL, 48, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_ARB_CSAR \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_ARB_CSAR_t : public ScomRegister<0x8010C0D> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_ARB_CSAR_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_ARB_CSAR_t, CSAR_SRAM_ADDRESS, 16, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_ARB_CSCR \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_ARB_CSCR_t : public ScomRegister<0x8010C0A> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_ARB_CSCR_t); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_ARB_CSCR_t, SRAM_ACCESS_MODE, 0); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_ARB_CSCR_t, SRAM_SCRUB_ENABLE, 1); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_ARB_CSCR_t, ECC_CORRECT_DIS, 2); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_ARB_CSCR_t, ECC_DETECT_DIS, 3); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_ARB_CSCR_t, ECC_INJECT_TYPE, 4); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_ARB_CSCR_t, ECC_INJECT_ERR, 5); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_ARB_CSCR_t, SPARE_6_7, 6, 2); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_ARB_CSCR_t, SRAM_SCRUB_INDEX, 47, 13); \
            _SCOMT_EXTRA_PUTSCOM(putScom_SET, 0x8010C0C); \
            _SCOMT_EXTRA_PUTSCOM(putScom_CLEAR, 0x8010C0B); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_ARB_CSDR \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_ARB_CSDR_t : public ScomRegister<0x8010C0E> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_ARB_CSDR_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_ARB_CSDR_t, CSDR_SRAM_DATA, 0, 64); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_MIB_XIICAC \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_MIB_XIICAC_t : public ScomRegister<0x8010C19> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_MIB_XIICAC_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_MIB_XIICAC_t, ICACHE_TAG_ADDR, 0, 27); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_MIB_XIICAC_t, ICACHE_ERR, 32); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_MIB_XIICAC_t, PIB_IFETCH_PENDING, 34); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_MIB_XIICAC_t, PPE_XIMEM_MEM_IFETCH_PENDING, 35); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_MIB_XIICAC_t, ICACHE_VALID, 36, 4); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_MIB_XIMEM \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_MIB_XIMEM_t : public ScomRegister<0x8010C17> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_MIB_XIMEM_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_MIB_XIMEM_t, ADDR, 0, 32); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_MIB_XIMEM_t, R_NW, 32); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_MIB_XIMEM_t, BUSY, 33); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_MIB_XIMEM_t, IMPRECISE_ERROR_PENDING, 34); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_MIB_XIMEM_t, BYTE_ENABLE, 35, 8); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_MIB_XIMEM_t, LINE_MODE, 43); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_MIB_XIMEM_t, ERROR, 49, 3); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_MIB_XIMEM_t, IFETCH_PENDING, 62); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_MIB_XIMEM_t, DATAOP_PENDING, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_MIB_XISGB \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_MIB_XISGB_t : public ScomRegister<0x8010C18> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_MIB_XISGB_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_MIB_XISGB_t, STORE_ADDRESS, 0, 32); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_MIB_XISGB_t, PPE_XIMEM_MEM_IMPRECISE_ERROR_PENDING, 35); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_MIB_XISGB_t, SGB_BYTE_VALID, 36, 4); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_MIB_XISGB_t, SGB_FLUSH_PENDING, 63); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOMIF_SCOM_MODE_PB \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_SCOMIF_SCOM_MODE_PB_t : public ScomRegister<0x8010C26> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_SCOMIF_SCOM_MODE_PB_t); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOMIF_SCOM_MODE_PB_t, SCOM_MODE_PB_RESERVED0, 0); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOMIF_SCOM_MODE_PB_t, SCOM_MODE_PB_RESERVED1, 1); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOMIF_SCOM_MODE_PB_t, IORESET_HARD_BUS0, 2, 8); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOMIF_SCOM_MODE_PB_t, SCOM_MODE_PB_SPARES1, 10, 22); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_CNTL \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_SCOM_CNTL_t : public ScomRegister<0x8010C20> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_SCOM_CNTL_t); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_CNTL_t, SCOM_PPE_IORESET, 0); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_CNTL_t, SCOM_PPE_PDWN, 1); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_CNTL_t, SCOM_PPE_ARB_ECC_INJECT_ERR, 2); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOM_CNTL_t, SCOM_PPE_INTERLEAVING, 3, 2); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOM_CNTL_t, PPE_IO_VALID_ASYNC_DLY, 5, 3); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOM_CNTL_t, IO_PPE_DONE_ASYNC_DLY, 8, 3); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_CNTL_t, PPE_SOURCED_HANG_PULSE_EN, 11); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_CNTL_t, PPE_IO_VALID_DLY_CHKN, 12); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_CNTL_t, IO_PPE_DONE_DLY_CHKN, 13); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_CNTL_t, MMIO_ECHO_CHKN, 14); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOM_CNTL_t, SST_4TO1_CNTL, 15, 3); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOM_CNTL_t, SCOM_PPE_SPARES, 18, 6); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_FIR \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_SCOM_FIR_t : public ScomRegister<0x8010C28> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_SCOM_FIR_t); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_FIR_t, RECAL_ABORT, 0); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_FIR_t, FATAL_ERROR, 1); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_FIR_t, BAD_LANE_WARNING, 2); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_FIR_t, DFT_ERROR, 3); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_FIR_t, RECAL_NOT_RUN, 4); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_FIR_t, THREAD_LOCKED, 5); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_FIR_t, THREAD_ACTIVE_TIME_EXCEEDED, 6); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_FIR_t, RSVD7, 7); \
            _SCOMT_EXTRA_PUTSCOM(putScom_CLEAR, 0x8010C2A); \
            _SCOMT_EXTRA_PUTSCOM(putScom_SET, 0x8010C29); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_FIR_MASK \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_SCOM_FIR_MASK_t : public ScomRegister<0x8010C2B> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_SCOM_FIR_MASK_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOM_FIR_MASK_t, PPE_FIR_MASK_FIELD, 0, 8); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_FLAGS \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_SCOM_FLAGS_t : public ScomRegister<0x8010C23> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_SCOM_FLAGS_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOM_FLAGS_t, SCOM_PPE_FLAGS_FIELD, 0, 16); \
            _SCOMT_EXTRA_PUTSCOM(putScom_CLEAR, 0x8010C25); \
            _SCOMT_EXTRA_PUTSCOM(putScom_SET, 0x8010C24); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_FUNC \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_SCOM_FUNC_t : public ScomRegister<0x8010C27> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_SCOM_FUNC_t); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_FUNC_t, EOL_SLOW_TOGGLE, 0); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_FUNC_t, EOL_FAST_TOGGLE, 1); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_SCOM_FUNC_t, PPE_INTERRUPT, 2); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOM_FUNC_t, PPE_FUNC_SPARES, 3, 13); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_INTR \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_SCOM_INTR_t : public ScomRegister<0x8010C2C> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_SCOM_INTR_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOM_INTR_t, PPE_INTR, 0, 24); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_INTR_AND_MASK \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_SCOM_INTR_AND_MASK_t : public ScomRegister<0x8010C2D> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_SCOM_INTR_AND_MASK_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOM_INTR_AND_MASK_t, PPE_INTR_AND_MASK_FIELD, 0, 24); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_INTR_OR_MASK \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_SCOM_INTR_OR_MASK_t : public ScomRegister<0x8010C2E> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_SCOM_INTR_OR_MASK_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOM_INTR_OR_MASK_t, PPE_INTR_OR_MASK_FIELD, 0, 24); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_WORK_REG1 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_SCOM_WORK_REG1_t : public ScomRegister<0x8010C21> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_SCOM_WORK_REG1_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOM_WORK_REG1_t, SCOM_PPE_WORK1, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_WORK_REG2 \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_SCOM_WORK_REG2_t : public ScomRegister<0x8010C22> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_SCOM_WORK_REG2_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_SCOM_WORK_REG2_t, SCOM_PPE_WORK2, 0, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_XIDBGINF \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_XIDBGINF_t : public ScomRegister<0x8010C1F> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_XIDBGINF_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIDBGINF_t, SRR0_SRR0, 0, 30); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIDBGINF_t, LR_LR, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_XIDBGPRO \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_XIDBGPRO_t : public ScomRegister<0x8010C15> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_XIDBGPRO_t); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_HS, 0); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_HC, 1, 3); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_HCP, 4); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_RIP, 5); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_SIP, 6); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_TRAP, 7); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_IAC, 8); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, NULL_MSR_SIBRC, 9, 3); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_RDAC, 12); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_WDAC, 13); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, NULL_MSR_WE, 14); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_TRH, 15); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_SMS, 16, 4); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, NULL_MSR_LP, 20); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_EP, 21); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_PTR, 24); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_ST, 25); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_MFE, 28); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, XSR_MCS, 29, 3); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIDBGPRO_t, IAR, 32, 30); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_XIRAMDBG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_XIRAMDBG_t : public ScomRegister<0x8010C13> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_XIRAMDBG_t); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_HS, 0); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_HC, 1, 3); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_HCP, 4); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_RIP, 5); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_SIP, 6); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_TRAP, 7); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_IAC, 8); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, NULL_MSR_SIBRC, 9, 3); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_RDAC, 12); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_WDAC, 13); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, NULL_MSR_WE, 14); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_TRH, 15); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_SMS, 16, 4); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, NULL_MSR_LP, 20); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_EP, 21); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_PTR, 24); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_ST, 25); \
            _SCOMT_BOOL_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_MFE, 28); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, XSR_MCS, 29, 3); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIRAMDBG_t, SPRG0, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_XIRAMEDR \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_XIRAMEDR_t : public ScomRegister<0x8010C14> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_XIRAMEDR_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIRAMEDR_t, IR, 0, 32); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIRAMEDR_t, EDR, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_XIRAMGA \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_XIRAMGA_t : public ScomRegister<0x8010C12> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_XIRAMGA_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIRAMGA_t, PPE_XIRAMEDR_IR, 0, 32); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIRAMGA_t, SPRG0, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_XIRAMRA \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_XIRAMRA_t : public ScomRegister<0x8010C11> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_XIRAMRA_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIRAMRA_t, PPE_XIXCR_XCR, 1, 3); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIRAMRA_t, SPRG0, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_PPE_WRAP0_XIXCR \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_PPE_WRAP0_XIXCR_t : public ScomRegister<0x8010C10> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_PPE_WRAP0_XIXCR_t); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIXCR_t, PPE_XIXCR_XCR, 1, 3); \
            _SCOMT_INT_FIELD(PHY_PPE_WRAP0_XIXCR_t, NULL_CTR_CTR, 32, 32); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_SCOM_MAC0_CFG_RECOV \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_SCOM_MAC0_CFG_RECOV_t : public ScomRegister<0x8010C05> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_SCOM_MAC0_CFG_RECOV_t); \
            _SCOMT_INT_FIELD(PHY_SCOM_MAC0_CFG_RECOV_t, RECOVERABLE_0_29, 0, 30); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_SCOM_MAC0_LFIR_MASK_REG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_SCOM_MAC0_LFIR_MASK_REG_t : public ScomRegister<0x8010C02> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_SCOM_MAC0_LFIR_MASK_REG_t); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, SCOMFIR_PARITY_ERROR_MASK, 0); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, IOO0_RX_INVALID_STATE_OR_PARITY_ERROR_MASK, 1); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, IOO1_RX_INVALID_STATE_OR_PARITY_ERROR_MASK, 2); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, OMI0_RX_INVALID_STATE_OR_PARITY_ERROR_MASK, 3); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, OMI1_RX_INVALID_STATE_OR_PARITY_ERROR_MASK, 4); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, IOO0_TX_INVALID_STATE_OR_PARITY_ERROR_MASK, 5); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, IOO1_TX_INVALID_STATE_OR_PARITY_ERROR_MASK, 6); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, OMI0_TX_INVALID_STATE_OR_PARITY_ERROR_MASK, 7); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, OMI1_TX_INVALID_STATE_OR_PARITY_ERROR_MASK, 8); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, IOO0_PIPE_INVALID_STATE_OR_PARITY_ERROR_MASK, 9); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, IOO1_PIPE_INVALID_STATE_OR_PARITY_ERROR_MASK, 10); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, IOO0_PIPE_PMB_ERROR_MASK, 11); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, IOO1_PIPE_PMB_ERROR_MASK, 12); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_INT_HWERROR_MASK, 13); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_EXT_HWERROR_MASK, 14); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_HALT_WATCHDOG_OR_INTERRUPT_MASK, 15); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_HALT_DEBUG_MASK, 16); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_HALTED_MASK, 17); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_WATCHDOG_TIMEOUT_MASK, 18); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_ARB_MISSED_SCRUB_TICK_MASK, 19); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_ARB_ARRAY_UNCORRECTABLE_ERROR_MASK, 20); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_ARB_ARRAY_CORRECTABLE_ERROR_MASK, 21); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_CODE_RECAL_ABORT_MASK, 22); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_CODE_FATAL_ERROR_MASK, 23); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_CODE_BAD_LANE_WARNING_MASK, 24); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_CODE_DFT_ERROR_MASK, 25); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_CODE_RECAL_NOT_RUN_MASK, 26); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_CODE_THREAD_LOCKED_MASK, 27); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_CODE_THREAD_ACTIVE_TIME_EXCEEDED_MASK, 28); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_MASK_REG_t, PPE_CODE_7_MASK, 29); \
            _SCOMT_EXTRA_PUTSCOM(putScom_SET, 0x8010C03); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_SCOM_MAC0_LFIR_REG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_SCOM_MAC0_LFIR_REG_t : public ScomRegister<0x8010C00> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_SCOM_MAC0_LFIR_REG_t); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, SCOMFIR_PARITY_ERROR, 0); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, IOO0_RX_INVALID_STATE_OR_PARITY_ERROR, 1); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, IOO1_RX_INVALID_STATE_OR_PARITY_ERROR, 2); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, OMI0_RX_INVALID_STATE_OR_PARITY_ERROR, 3); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, OMI1_RX_INVALID_STATE_OR_PARITY_ERROR, 4); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, IOO0_TX_INVALID_STATE_OR_PARITY_ERROR, 5); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, IOO1_TX_INVALID_STATE_OR_PARITY_ERROR, 6); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, OMI0_TX_INVALID_STATE_OR_PARITY_ERROR, 7); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, OMI1_TX_INVALID_STATE_OR_PARITY_ERROR, 8); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, IOO0_PIPE_INVALID_STATE_OR_PARITY_ERROR, 9); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, IOO1_PIPE_INVALID_STATE_OR_PARITY_ERROR, 10); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, IOO0_PIPE_PMB_ERROR, 11); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, IOO1_PIPE_PMB_ERROR, 12); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_INT_HWERROR, 13); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_EXT_HWERROR, 14); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_HALT_WATCHDOG_OR_INTERRUPT, 15); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_HALT_DEBUG, 16); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_HALTED, 17); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_WATCHDOG_TIMEOUT, 18); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_ARB_MISSED_SCRUB_TICK, 19); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_ARB_ARRAY_UNCORRECTABLE_ERROR, 20); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_ARB_ARRAY_CORRECTABLE_ERROR, 21); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_CODE_RECAL_ABORT, 22); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_CODE_FATAL_ERROR, 23); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_CODE_BAD_LANE_WARNING, 24); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_CODE_DFT_ERROR, 25); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_CODE_RECAL_NOT_RUN, 26); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_CODE_THREAD_LOCKED, 27); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_CODE_THREAD_ACTIVE_TIME_EXCEEDED, 28); \
            _SCOMT_BOOL_FIELD(PHY_SCOM_MAC0_LFIR_REG_t, PPE_CODE_7, 29); \
            _SCOMT_EXTRA_PUTSCOM(putScom_SET, 0x8010C01); \
    }; _SCOMT_CLOSE_NAMESPACE

#define SCOMT_OMI_USE_PHY_SCOM_MAC0_LFIR_WOF_REG \
    _SCOMT_OPEN_NAMESPACE(omi) \
    class PHY_SCOM_MAC0_LFIR_WOF_REG_t : public ScomRegister<0x8010C08> \
    { \
        public: \
            _SCOMT_REGISTER_BEGIN(PHY_SCOM_MAC0_LFIR_WOF_REG_t); \
            _SCOMT_INT_FIELD(PHY_SCOM_MAC0_LFIR_WOF_REG_t, WOF, 0, 30); \
    }; _SCOMT_CLOSE_NAMESPACE
