#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x56477b4a9e20 .scope module, "control_unit_tb" "control_unit_tb" 2 1;
 .timescale 0 0;
v0x56477b4df950_0 .net "alu_op", 1 0, v0x56477b4a8e80_0;  1 drivers
v0x56477b4dfa30_0 .net "alu_src", 0 0, v0x56477b4a8f20_0;  1 drivers
v0x56477b4dfad0_0 .net "branch", 0 0, v0x56477b4df040_0;  1 drivers
v0x56477b4dfb70_0 .var "funct3", 2 0;
v0x56477b4dfc10_0 .var "funct7", 6 0;
v0x56477b4dfcb0_0 .net "jump", 0 0, v0x56477b4df2f0_0;  1 drivers
v0x56477b4dfd80_0 .net "mem_read", 0 0, v0x56477b4df3b0_0;  1 drivers
v0x56477b4dfe50_0 .net "mem_to_reg", 0 0, v0x56477b4df470_0;  1 drivers
v0x56477b4dff20_0 .net "mem_write", 0 0, v0x56477b4df530_0;  1 drivers
v0x56477b4dfff0_0 .var "opcode", 6 0;
v0x56477b4e00c0_0 .net "reg_write", 0 0, v0x56477b4df6d0_0;  1 drivers
E_0x56477b4b2c50/0 .event anyedge, v0x56477b4df5f0_0, v0x56477b4df0e0_0, v0x56477b4df1c0_0, v0x56477b4df6d0_0;
E_0x56477b4b2c50/1 .event anyedge, v0x56477b4a8f20_0, v0x56477b4df530_0, v0x56477b4df3b0_0, v0x56477b4df470_0;
E_0x56477b4b2c50/2 .event anyedge, v0x56477b4a8e80_0, v0x56477b4df040_0, v0x56477b4df2f0_0;
E_0x56477b4b2c50 .event/or E_0x56477b4b2c50/0, E_0x56477b4b2c50/1, E_0x56477b4b2c50/2;
S_0x56477b4bde00 .scope module, "ctrl_inst" "control_unit" 2 16, 3 1 0, S_0x56477b4a9e20;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 2 "alu_op";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jump";
P_0x56477b479470 .param/l "ALU_OP_BRANCH" 1 3 27, C4<01>;
P_0x56477b4794b0 .param/l "ALU_OP_I_TYPE" 1 3 26, C4<11>;
P_0x56477b4794f0 .param/l "ALU_OP_OTHER" 1 3 28, C4<00>;
P_0x56477b479530 .param/l "ALU_OP_R_TYPE" 1 3 25, C4<10>;
P_0x56477b479570 .param/l "OP_BRANCH" 1 3 20, C4<1100011>;
P_0x56477b4795b0 .param/l "OP_I_TYPE" 1 3 17, C4<0010011>;
P_0x56477b4795f0 .param/l "OP_JAL" 1 3 21, C4<1101111>;
P_0x56477b479630 .param/l "OP_JALR" 1 3 22, C4<1100111>;
P_0x56477b479670 .param/l "OP_LOAD" 1 3 18, C4<0000011>;
P_0x56477b4796b0 .param/l "OP_R_TYPE" 1 3 16, C4<0110011>;
P_0x56477b4796f0 .param/l "OP_STORE" 1 3 19, C4<0100011>;
v0x56477b4a8e80_0 .var "alu_op", 1 0;
v0x56477b4a8f20_0 .var "alu_src", 0 0;
v0x56477b4df040_0 .var "branch", 0 0;
v0x56477b4df0e0_0 .net "funct3", 2 0, v0x56477b4dfb70_0;  1 drivers
v0x56477b4df1c0_0 .net "funct7", 6 0, v0x56477b4dfc10_0;  1 drivers
v0x56477b4df2f0_0 .var "jump", 0 0;
v0x56477b4df3b0_0 .var "mem_read", 0 0;
v0x56477b4df470_0 .var "mem_to_reg", 0 0;
v0x56477b4df530_0 .var "mem_write", 0 0;
v0x56477b4df5f0_0 .net "opcode", 6 0, v0x56477b4dfff0_0;  1 drivers
v0x56477b4df6d0_0 .var "reg_write", 0 0;
E_0x56477b479930 .event anyedge, v0x56477b4df5f0_0;
    .scope S_0x56477b4bde00;
T_0 ;
    %wait E_0x56477b479930;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4a8f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56477b4a8e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df2f0_0, 0, 1;
    %load/vec4 v0x56477b4df5f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4df6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4a8f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56477b4a8e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df2f0_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4df6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4a8f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df470_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56477b4a8e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df2f0_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4df6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4a8f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4df3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4df470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56477b4a8e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df2f0_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4a8f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4df530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56477b4a8e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df2f0_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4a8f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56477b4a8e80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4df040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df2f0_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4df6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4a8f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56477b4a8e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4df2f0_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4df6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4a8f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56477b4a8e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56477b4df040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56477b4df2f0_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56477b4a9e20;
T_1 ;
    %vpi_call 2 33 "$dumpfile", "sim/control_unit.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56477b4a9e20 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x56477b4dfff0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56477b4dfb70_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x56477b4dfc10_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x56477b4dfff0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56477b4dfb70_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x56477b4dfc10_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x56477b4dfff0_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56477b4dfb70_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x56477b4dfc10_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x56477b4dfff0_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56477b4dfb70_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x56477b4dfc10_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x56477b4dfff0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56477b4dfb70_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x56477b4dfc10_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x56477b4dfff0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56477b4dfb70_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x56477b4dfc10_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x56477b4dfff0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56477b4dfb70_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x56477b4dfc10_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x56477b4dfff0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56477b4dfb70_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x56477b4dfc10_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 85 "$display", "All tests completed!" {0 0 0};
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56477b4a9e20;
T_2 ;
    %wait E_0x56477b4b2c50;
    %delay 1, 0;
    %vpi_call 2 92 "$display", "Time=%0t opcode=%0b funct3=%0b funct7=%0b reg_write=%0b alu_src=%0b mem_write=%0b mem_read=%0b mem_to_reg=%0b alu_op=%0b branch=%0b jump=%0b", $time, v0x56477b4dfff0_0, v0x56477b4dfb70_0, v0x56477b4dfc10_0, v0x56477b4e00c0_0, v0x56477b4dfa30_0, v0x56477b4dff20_0, v0x56477b4dfd80_0, v0x56477b4dfe50_0, v0x56477b4df950_0, v0x56477b4dfad0_0, v0x56477b4dfcb0_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench/control_unit_tb.v";
    "rtl/control_unit.v";
