// Seed: 2618507274
module module_0;
  tri1 id_1, id_2, id_3 = 1;
  parameter id_4 = 1;
  assign module_2.id_4 = 0;
endmodule
program module_1 (
    input supply0 id_0,
    input wand id_1,
    input wor id_2,
    output wor id_3,
    input logic id_4,
    input wand id_5,
    output logic id_6
);
  wire id_8;
  always @(posedge id_4 - 1 == id_4) id_6 <= id_4;
  nor primCall (id_3, id_4, id_5, id_8);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input logic id_0,
    input wor id_1,
    output logic id_2,
    input supply0 id_3,
    input wor id_4
);
  always id_2 <= 1;
  module_0 modCall_1 ();
  assign id_2 = id_0;
endmodule
