<profile>

<section name = "Vitis HLS Report for 'funcB'" level="0">
<item name = "Date">Thu Oct 13 09:29:17 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 1.843 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">50, 51, 0.250 us, 0.255 us, 50, 50, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop0">50, 50, 2, 1, 1, 50, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 67, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 55, -</column>
<column name="Register">-, -, 32, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_112_p2">+, 0, 0, 14, 7, 2</column>
<column name="out_r_d0">+, 0, 0, 15, 8, 5</column>
<column name="out_r_d1">+, 0, 0, 15, 8, 5</column>
<column name="ap_condition_100">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln47_fu_118_p2">icmp, 0, 0, 10, 7, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln47_fu_101_p2">or, 0, 0, 7, 7, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i1_phi_fu_86_p6">14, 3, 7, 21</column>
<column name="i1_reg_82">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i1_reg_82">7, 0, 7, 0</column>
<column name="i_reg_160">7, 0, 7, 0</column>
<column name="icmp_ln47_reg_165">1, 0, 1, 0</column>
<column name="zext_ln47_reg_140">7, 0, 64, 57</column>
<column name="zext_ln51_reg_150">6, 0, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, funcB, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, funcB, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, funcB, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, funcB, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, funcB, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, funcB, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, funcB, return value</column>
<column name="in_r_address0">out, 7, ap_memory, in_r, array</column>
<column name="in_r_ce0">out, 1, ap_memory, in_r, array</column>
<column name="in_r_q0">in, 8, ap_memory, in_r, array</column>
<column name="in_r_address1">out, 7, ap_memory, in_r, array</column>
<column name="in_r_ce1">out, 1, ap_memory, in_r, array</column>
<column name="in_r_q1">in, 8, ap_memory, in_r, array</column>
<column name="out_r_address0">out, 7, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 8, ap_memory, out_r, array</column>
<column name="out_r_address1">out, 7, ap_memory, out_r, array</column>
<column name="out_r_ce1">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we1">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d1">out, 8, ap_memory, out_r, array</column>
</table>
</item>
</section>
</profile>
