{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670006702860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670006702860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 21:45:02 2022 " "Processing started: Fri Dec 02 21:45:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670006702860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670006702860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_traffic_light_Chushnikov -c FSM_traffic_light_Chushnikov " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_traffic_light_Chushnikov -c FSM_traffic_light_Chushnikov" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670006702860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670006703157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670006703157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "src/cnt.v" "" { Text "D:/MPEI/Verilog/lab4_FSM/FSM_traffic_light_Chushnikov/src/cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670006712063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670006712063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/traffic_light_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/traffic_light_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_top " "Found entity 1: traffic_light_top" {  } { { "src/traffic_light_top.v" "" { Text "D:/MPEI/Verilog/lab4_FSM/FSM_traffic_light_Chushnikov/src/traffic_light_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670006712064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670006712064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/traffic_light.v 1 1 " "Found 1 design units, including 1 entities, in source file src/traffic_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light " "Found entity 1: traffic_light" {  } { { "src/traffic_light.v" "" { Text "D:/MPEI/Verilog/lab4_FSM/FSM_traffic_light_Chushnikov/src/traffic_light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670006712066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670006712066 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit timer.v(1) " "Verilog HDL Declaration warning at timer.v(1): \"bit\" is SystemVerilog-2005 keyword" {  } { { "src/timer.v" "" { Text "D:/MPEI/Verilog/lab4_FSM/FSM_traffic_light_Chushnikov/src/timer.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1670006712067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "src/timer.v" "" { Text "D:/MPEI/Verilog/lab4_FSM/FSM_traffic_light_Chushnikov/src/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670006712068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670006712068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cnt " "Elaborating entity \"cnt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670006712094 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "cnt.v(35) " "Verilog HDL Conditional Statement error at cnt.v(35): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "src/cnt.v" "" { Text "D:/MPEI/Verilog/lab4_FSM/FSM_traffic_light_Chushnikov/src/cnt.v" 35 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670006712095 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt cnt.v(34) " "Verilog HDL Always Construct warning at cnt.v(34): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "src/cnt.v" "" { Text "D:/MPEI/Verilog/lab4_FSM/FSM_traffic_light_Chushnikov/src/cnt.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670006712095 "|cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] cnt.v(34) " "Inferred latch for \"cnt\[0\]\" at cnt.v(34)" {  } { { "src/cnt.v" "" { Text "D:/MPEI/Verilog/lab4_FSM/FSM_traffic_light_Chushnikov/src/cnt.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670006712095 "|cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] cnt.v(34) " "Inferred latch for \"cnt\[1\]\" at cnt.v(34)" {  } { { "src/cnt.v" "" { Text "D:/MPEI/Verilog/lab4_FSM/FSM_traffic_light_Chushnikov/src/cnt.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670006712095 "|cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] cnt.v(34) " "Inferred latch for \"cnt\[2\]\" at cnt.v(34)" {  } { { "src/cnt.v" "" { Text "D:/MPEI/Verilog/lab4_FSM/FSM_traffic_light_Chushnikov/src/cnt.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670006712095 "|cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] cnt.v(34) " "Inferred latch for \"cnt\[3\]\" at cnt.v(34)" {  } { { "src/cnt.v" "" { Text "D:/MPEI/Verilog/lab4_FSM/FSM_traffic_light_Chushnikov/src/cnt.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670006712095 "|cnt"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670006712096 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670006712171 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 02 21:45:12 2022 " "Processing ended: Fri Dec 02 21:45:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670006712171 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670006712171 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670006712171 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670006712171 ""}
