{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643024700329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643024700338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 19:45:00 2022 " "Processing started: Mon Jan 24 19:45:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643024700338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643024700338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gen -c gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off gen -c gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643024700338 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "k:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file k:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643024700516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643024700754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643024700754 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdmodb.v(15) " "Verilog HDL information at sdmodb.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "sdmodb.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/sdmodb.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643024712468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdmodb.v 1 1 " "Found 1 design units, including 1 entities, in source file sdmodb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdmodb " "Found entity 1: sdmodb" {  } { { "sdmodb.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/sdmodb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643024712470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643024712470 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "phacc.v(14) " "Verilog HDL information at phacc.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "phacc.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/phacc.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643024712472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phacc.v 1 1 " "Found 1 design units, including 1 entities, in source file phacc.v" { { "Info" "ISGN_ENTITY_NAME" "1 phacc " "Found entity 1: phacc" {  } { { "phacc.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/phacc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643024712473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643024712473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen.v 1 1 " "Found 1 design units, including 1 entities, in source file gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen " "Found entity 1: gen" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643024712476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643024712476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "sine_rom.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/sine_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643024712479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643024712479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gen " "Elaborating entity \"gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643024712519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phacc phacc:phacc_inst " "Elaborating entity \"phacc\" for hierarchy \"phacc:phacc_inst\"" {  } { { "gen.v" "phacc_inst" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643024712522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 phacc.v(24) " "Verilog HDL assignment warning at phacc.v(24): truncated value with size 9 to match size of target (8)" {  } { { "phacc.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/phacc.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643024712523 "|gen|phacc:phacc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_rom sine_rom:sine_rom_inst " "Elaborating entity \"sine_rom\" for hierarchy \"sine_rom:sine_rom_inst\"" {  } { { "gen.v" "sine_rom_inst" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643024712530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sine_rom:sine_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sine_rom:sine_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "sine_rom.v" "altsyncram_component" { Text "D:/intelFPGA/18.1/Lab4/Lab4/sine_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643024712573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sine_rom:sine_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sine_rom:sine_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "sine_rom.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/sine_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643024712575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sine_rom:sine_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"sine_rom:sine_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine256.mif " "Parameter \"init_file\" = \"sine256.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643024712575 ""}  } { { "sine_rom.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/sine_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643024712575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c691 " "Found entity 1: altsyncram_c691" {  } { { "db/altsyncram_c691.tdf" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/db/altsyncram_c691.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643024712627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643024712627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c691 sine_rom:sine_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c691:auto_generated " "Elaborating entity \"altsyncram_c691\" for hierarchy \"sine_rom:sine_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643024712627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdmodb sdmodb:sdmodb_inst " "Elaborating entity \"sdmodb\" for hierarchy \"sdmodb:sdmodb_inst\"" {  } { { "gen.v" "sdmodb_inst" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643024712632 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "val_delay_compar sdmodb.v(13) " "Verilog HDL or VHDL warning at sdmodb.v(13): object \"val_delay_compar\" assigned a value but never read" {  } { { "sdmodb.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/sdmodb.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643024712634 "|gen|sdmodb:sdmodb_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643024713211 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643024713560 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/18.1/Lab4/Lab4/output_files/gen.map.smsg " "Generated suppressed messages file D:/intelFPGA/18.1/Lab4/Lab4/output_files/gen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643024713592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643024713691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643024713691 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[8\] " "No output dependent on input pin \"wr_data\[8\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[9\] " "No output dependent on input pin \"wr_data\[9\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[10\] " "No output dependent on input pin \"wr_data\[10\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[11\] " "No output dependent on input pin \"wr_data\[11\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[12\] " "No output dependent on input pin \"wr_data\[12\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[13\] " "No output dependent on input pin \"wr_data\[13\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[14\] " "No output dependent on input pin \"wr_data\[14\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[15\] " "No output dependent on input pin \"wr_data\[15\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[16\] " "No output dependent on input pin \"wr_data\[16\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[17\] " "No output dependent on input pin \"wr_data\[17\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[18\] " "No output dependent on input pin \"wr_data\[18\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[19\] " "No output dependent on input pin \"wr_data\[19\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[20\] " "No output dependent on input pin \"wr_data\[20\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[21\] " "No output dependent on input pin \"wr_data\[21\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[22\] " "No output dependent on input pin \"wr_data\[22\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[23\] " "No output dependent on input pin \"wr_data\[23\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[24\] " "No output dependent on input pin \"wr_data\[24\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[25\] " "No output dependent on input pin \"wr_data\[25\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[26\] " "No output dependent on input pin \"wr_data\[26\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[27\] " "No output dependent on input pin \"wr_data\[27\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[28\] " "No output dependent on input pin \"wr_data\[28\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[29\] " "No output dependent on input pin \"wr_data\[29\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[30\] " "No output dependent on input pin \"wr_data\[30\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[31\] " "No output dependent on input pin \"wr_data\[31\]\"" {  } { { "gen.v" "" { Text "D:/intelFPGA/18.1/Lab4/Lab4/gen.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643024713728 "|gen|wr_data[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1643024713728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643024713729 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643024713729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643024713729 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1643024713729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643024713729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643024713740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 19:45:13 2022 " "Processing ended: Mon Jan 24 19:45:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643024713740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643024713740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643024713740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643024713740 ""}
