[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TCA9548AMRGER production of TEXAS INSTRUMENTS from the text:TCA9548ASlaves A 0, A1...A N\nSlaves B 0, B1...B N\nSlaves H 0, H 1...H NI2C or SMBus\nMaster\n(processor)SDA\nSCLSD0\nSC0Channel 0\nChannel 1\nChannel 7RESETSD1\nSC1\nSD7\nSC7VCC\nA1\nA2\nGNDA0Slaves C 0, C 1...C NChannel 2SD2\nSC2\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nTCA9548A Low-Voltage 8-Channel I2CSwitch withReset\n11Features\n1•1-to-8 Bidirectional translating switches\n•I2CBus andSMBus compatible\n•Active-low reset input\n•Three address pins, allowing uptoeight\nTCA9548A devices ontheI2Cbus\n•Channel selection through anI2CBus, inany\ncombination\n•Power upwith allswitch channels deselected\n•Low RONswitches\n•Allows voltage-level translation between 1.8-V,\n2.5-V, 3.3-V, and5-Vbuses\n•Noglitch onpower up\n•Supports hotinsertion\n•Low standby current\n•Operating power-supply voltage range of\n1.65 Vto5.5V\n•5-VTolerant inputs\n•0-to400-kHz Clock frequency\n•Latch-up performance exceeds 100mAPerJESD\n78,class II\n•ESD Protection exceeds JESD 22\n–±2000-V Human-body model (A114-A)\n–200-V Machine model (A115-A)\n–±1000-V Charged-device model (C101)\n2Applications\n•Servers\n•Routers (telecom switching equipment)\n•Factory Automation\n•Products with I2Cslave address conflicts (such as\nmultiple, identical temperature sensors)3Description\nThe TCA9548A device has eight bidirectional\ntranslating switches that can becontrolled through\ntheI2Cbus. The SCL/SDA upstream pair fans outto\neight downstream pairs, orchannels. Any individual\nSCn/SDn channel orcombination ofchannels canbe\nselected, determined by the contents ofthe\nprogrammable control register. These downstream\nchannels can beused toresolve I2Cslave address\nconflicts. For example, ifeight identical digital\ntemperature sensors areneeded intheapplication,\nonesensor canbeconnected ateach channel: 0-7.\nThe system master can reset theTCA9548A inthe\nevent ofatime-out orother improper operation by\nasserting alow intheRESET input. Similarly, the\npower-on reset deselects allchannels and initializes\nthe I2C/SMBus state machine. Asserting RESET\ncauses the same reset and initialization tooccur\nwithout powering down thepart. This allows recovery\nshould oneofthedownstream I2Cbuses getstuck in\nalowstate.\nThe pass gates oftheswitches areconstructed so\nthat theVCC pincan beused tolimit themaximum\nhigh voltage, which ispassed bythe TCA9548A.\nLimiting themaximum high voltage allows theuseof\ndifferent busvoltages oneach pair, sothat1.8-V, 2.5-\nVor3.3-V parts can communicate with 5-V parts,\nwithout any additional protection. External pullup\nresistors pullthebus uptothedesired voltage level\nforeach channel. AllI/Opins are5-Vtolerant.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTCA9548ATSSOP (24) 7.80 mm×4.40 mm\nVQFN (24) 4.00 mm×4.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Application Diagram\n2TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ..................................... 5\n6.2 ESD Ratings ............................................................ 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 6\n6.6 I2CInterface Timing Requirements ........................... 7\n6.7 Reset Timing Requirements ..................................... 8\n6.8 Switching Characteristics .......................................... 8\n6.9 Typical Characteristics .............................................. 9\n7Parameter Measurement Information ................ 10\n8Detailed Description ............................................ 12\n8.1 Overview ................................................................. 12\n8.2 Functional Block Diagram ....................................... 138.3 Feature Description ................................................. 14\n8.4 Device Functional Modes ........................................ 14\n8.5 Programming ........................................................... 14\n9Application andImplementation ........................ 20\n9.1 Application Information ............................................ 20\n9.2 Typical Application .................................................. 20\n10Power Supply Recommendations ..................... 24\n10.1 Power-On Reset Requirements ........................... 24\n11Layout ................................................................... 26\n11.1 Layout Guidelines ................................................. 26\n11.2 Layout Example .................................................... 26\n12Device andDocumentation Support ................. 27\n12.1 Documentation Support ........................................ 27\n12.2 Receiving Notification ofDocumentation Updates 27\n12.3 Support Resources ............................................... 27\n12.4 Trademarks ........................................................... 27\n12.5 Electrostatic Discharge Caution ............................ 27\n12.6 Glossary ................................................................ 27\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 27\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(November 2016) toRevision G Page\n•Changed theappearance ofthePWpackage andtheRGE package images ..................................................................... 4\n•Changed TJfrom 90Cto130Cinlower voltage VCCconditions ......................................................................................... 5\n•Changed TAfrom 85Cto125C forlower voltage VCCconditions ......................................................................................... 5\n•Changed From: VCC=2.3Vto3.6VTo:VCC=1.65 Vto5.5VintheElectrical Characteristics conditions ........................ 6\n•Changed VOminfrom 0.9V to0.6V....................................................................................................................................... 6\n•Added standby mode specifications for>85CTA................................................................................................................. 6\n•Changed RL=1kWTo:RL=1KΩinFigure 6................................................................................................................... 11\nChanges from Revision E(October 2015) toRevision F Page\n•Updated theDescription section ............................................................................................................................................. 1\n•Added new orderable part number, TCA9548AMRGER ........................................................................................................ 1\nChanges from Revision D(January 2015) toRevision E Page\n•Updated PinFunctions table. ................................................................................................................................................ 4\n•Added new I2CSections andread/write description ........................................................................................................... 16\nChanges from Revision C(November 2013) toRevision D Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n•Updated Typical Application schematic. .............................................................................................................................. 21\n3TCA9548A\nwww.ti.com SCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedChanges from Revision B(November 2013) toRevision C Page\n•Updated VPORandICCstandby specification. ......................................................................................................................... 6\nChanges from Revision A(July 2012) toRevision B Page\n•Updated document formatting. ............................................................................................................................................... 1\n•Removed ordering information. .............................................................................................................................................. 1\n1 A0 24  VCC\n2 A1 23  SDA\n3 RESET 22  SCL\n4 SD0 21  A2\n5 SC0 20  SC7\n6 SD1 19  SD7\n7 SC1 18  SC6\n8 SD2 17  SD6\n9 SC2 16  SC5\n10 SD3 15  SD5\n11 SC3 14  SC4\n12 GND 13  SD4\nNot to scale\n24 RESET 7 SD31 SD0 18  A223 A1 8 SC32 SC0 17  SC722 A0 9 GND3 SD1 16  SD721 VCC 10 SD44 SC1 15  SC620 SDA 11 SC45 SD2 14  SD619 SCL 12 SD56 SC2 13  SC5\nNot to scaleThermal\nPad\n4TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nPWPackage\n24-Pin TSSOP\nTopViewRGE Package\n24-Pin VQFN\nTopView\n(1) VDPUX isthepull-up reference voltage fortheassociated data line. VDPUM isthemaster I2Creference voltage andVDPU0-VDPU7 arethe\nslave channel reference voltages.PinFunctions\nPIN\nTYPE DESCRIPTION\nNAMETSSOP\n(PW)QFN\n(RGE)\nA0 1 22 I Address input 0.Connect directly toVCCorground\nA1 2 23 I Address input 1.Connect directly toVCCorground\nA2 21 18 I Address input 2.Connect directly toVCCorground\nGND 12 9 — Ground\nRESET 3 24 I Active-low reset input. Connect toVCCorVDPUM(1)through apull-up resistor, ifnotused\nSD0 4 1 I/O Serial data 0.Connect toVDPU0(1)through apull-up resistor\nSC0 5 2 I/O Serial clock 0.Connect toVDPU0(1)through apull-up resistor\nSD1 6 3 I/O Serial data 1.Connect toVDPU1(1)through apull-up resistor\nSC1 7 4 I/O Serial clock 1.Connect toVDPU1(1)through apull-up resistor\nSD2 8 5 I/O Serial data 2.Connect toVDPU2(1)through apull-up resistor\nSC2 9 6 I/O Serial clock 2.Connect toVDPU2(1)through apull-up resistor\nSD3 10 7 I/O Serial data 3.Connect toVDPU3(1)through apull-up resistor\nSC3 11 8 I/O Serial clock 3.Connect toVDPU3(1)through apull-up resistor\nSD4 13 10 I/O Serial data 4.Connect toVDPU4(1)through apull-up resistor\nSC4 14 11 I/O Serial clock 4.Connect toVDPU4(1)through apull-up resistor\nSD5 15 12 I/O Serial data 5.Connect toVDPU5(1)through apull-up resistor\nSC5 16 13 I/O Serial clock 5.Connect toVDPU5(1)through apull-up resistor\nSD6 17 14 I/O Serial data 6.Connect toVDPU6(1)through apull-up resistor\nSC6 18 15 I/O Serial clock 6.Connect toVDPU6(1)through apull-up resistor\nSD7 19 16 I/O Serial data 7.Connect toVDPU7(1)through apull-up resistor\nSC7 20 17 I/O Serial clock 7.Connect toVDPU7(1)through apull-up resistor\nSCL 22 19 I/O Serial clock bus. Connect toVDPUM(1)through apull-up resistor\nSDA 23 20 I/O Serial data bus. Connect toVDPUM(1)through apull-up resistor\nVCC 24 21 Power Supply voltage\n5TCA9548A\nwww.ti.com SCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) The input negative-voltage andoutput voltage ratings may beexceeded iftheinput andoutput current ratings areobserved.6Specifications\n6.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVCC Supply voltage –0.5 7 V\nVI Input voltage(2)–0.5 7 V\nII Input current –20 20 mA\nIO Output current –25 mA\nICC Supply current –100 100 mA\nTstg Storage temperature –65 150 °C\nTJ Max Junction TemperatureVCC≤3.6V 130\n℃\nVCC≤5.5V 90\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n6.3 Recommended Operating Conditions\nMIN MAX UNIT\nVCC Supply voltage-40℃≤TA≤85℃ 1.65 5.5\nV\n85℃<TA≤125℃ 1.65 3.6\nVIH High-level input voltageSCL, SDA 0.7×VCC 6\nV\nA2–A0,RESET 0.7×VCC VCC+0.5\nVIL Low-level input voltageSCL, SDA –0.5 0.3×VCCV\nA2–A0,RESET –0.5 0.3×VCC\nTA Operating free-air temperature3.6V<VCC≤5.5V –40 85\n°C\n1.65 V≤VCC≤3.6V –40 125\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)TCA9548A\nUNIT PW(TSSOP) RGE (VQFN)\n24PINS 24PINS\nRθJA Junction-to-ambient thermal resistance 108.8 57.2 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 54.1 62.5 °C/W\nRθJB Junction-to-board thermal resistance 62.7 34.4 °C/W\nψJT Junction-to-top characterization parameter 10.9 3.8 °C/W\nψJB Junction-to-board characterization parameter 62.3 34.4 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A 15.5 °C/W\n6TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated(1) Foroperation between specified voltage ranges, refer totheworst-case parameter inboth applicable ranges.\n(2) Alltypical values areatnominal supply voltage (1.8-, 2.5-, 3.3-, or5-VVCC),TA=25°C.\n(3) RESET =VCC(held high) when allother input voltages, VI=GND.\n(4) The power-on reset circuit resets theI2Cbuslogic with VCC<VPORF .6.5 Electrical Characteristics(1)\nVCC=1.65 Vto5.5V,over recommended operating free-air temperature ranges supported byRecommended Operating\nConditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP(2)MAX UNIT\nVPORR Power-on reset voltage, VCCrising Noload, VI=VCCorGND(3)1.2 1.5 V\nVPORFPower-on reset voltage, VCC\nfalling(4) Noload, VI=VCCorGND(3)0.8 1 V\nVo(sw) Switch output voltage Vi(sw)=VCC,ISWout =–100μA5V 3.6\nV4.5Vto5.5V 2.6 4.5\n3.3V 1.9\n3Vto3.6V 1.6 2.8\n2.5V 1.5\n2.3Vto2.7V 1.1 2\n1.8V 1.1\n1.65 Vto1.95 V 0.6 1.25\nIOL SDAVOL=0.4V\n1.65 Vto5.5V3 6\nmA\nVOL=0.6V 6 9\nIISCL, SDA\nVI=VCCorGND(3)1.65 Vto5.5V–1 1\nμASC7–SC0, SD7–SD0 –1 1\nA2–A0 –1 1\nRESET –1 1\nICCOperating modefSCL=400kHz VI=VCCorGND(3),IO=05.5V 50 80\nμA3.6V 20 35\n2.7V 11 20\n1.65 V 6 10\nfSCL=100kHz VI=VCCorGND(3),IO=05.5V 9 30\n3.6V 6 15\n2.7V 4 8\n1.65 V 2 4\nStandby modeLow inputsVI=GND(3),IO=0,-40℃≤TA≤\n85℃5.5V 0.2 2\n3.6V 0.1 2\n2.7V 0.1 1\n1.65 V 0.1 1\nHigh inputsVI=VCC,IO=0,-40℃≤TA≤\n85℃5.5V 0.2 2\n3.6V 0.1 2\n2.7V 0.1 1\n1.65 V 0.1 1\nLow andHigh\nInputsVI=VCCorGND, IO=0,85℃<\nTA≤125℃3.6V 1 2\n2.7V 0.7 1.5\n1.65 V 0.4 1\nΔICCSupply-current\nchangeSCL, SDASCL orSDA input at0.6V,\nOther inputs atVCCorGND(3)\n1.65 Vto5.5V3 20\nμA\nSCL orSDA input atVCC–0.6V,\nOther inputs atVCCorGND(3) 3 20\nCiA2–A0\nVI=VCCorGND(3)\n1.65 Vto5.5V4 5\npF RESET 4 5\nSCL VI=VCCorGND(3),Switch OFF 20 28\n7TCA9548A\nwww.ti.com SCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedElectrical Characteristics(1)(continued)\nVCC=1.65 Vto5.5V,over recommended operating free-air temperature ranges supported byRecommended Operating\nConditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP(2)MAX UNIT\n(5) Cio(ON) depends oninternal capacitance andexternal capacitance added totheSCn lines when channels(s) areON.Cio(off)(5)SDA\nVI=VCCorGND(3),Switch OFF 1.65 Vto5.5V20 28\npF\nSC7–SC0, SD7–SD0 5.5 7.5\nRON Switch-on resistanceVO=0.4V,IO=15mA4.5Vto5.5V 4 10 20\nΩ3Vto3.6V 5 12 30\nVO=0.4V,IO=10mA2.3Vto2.7V 7 15 45\n1.65 Vto1.95 V 10 25 70\n(1) Adevice internally must provide ahold time ofatleast 300nsfortheSDA signal (referred totheVIHminoftheSCL signal), tobridge\ntheundefined region ofthefalling edge ofSCL.\n(2) Data taken using a1-kΩpull-up resistor and50-pF load (see Figure 6)\n(3) Cb=total buscapacitance ofonebuslineinpF6.6 I2CInterface Timing Requirements\nover recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)\nMIN MAX UNIT\nSTANDARD MODE\nfscl I2Cclock frequency 0 100 kHz\ntsch I2Cclock high time 4 μs\ntscl I2Cclock lowtime 4.7 μs\ntsp I2Cspike time 50 ns\ntsds I2Cserial-data setup time 250 ns\ntsdh I2Cserial-data hold time 0(1)μs\nticr I2Cinput risetime 1000 ns\nticf I2Cinput falltime 300 ns\ntocf I2Coutput (SDn) falltime (10-pF to400-pF bus) 300 ns\ntbuf I2Cbusfree time between stop andstart 4.7 μs\ntsts I2Cstart orrepeated start condition setup 4.7 μs\ntsth I2Cstart orrepeated start condition hold 4 μs\ntsps I2Cstop condition setup 4 μs\ntvdL(Data) Valid-data time (high tolow)(2)SCL lowtoSDA output lowvalid 1μs\ntvdH(Data) Valid-data time (low tohigh)(2)SCL lowtoSDA output high valid 0.6 μs\ntvd(ack) Valid-data time ofACK conditionACK signal from SCL low\ntoSDA output low1μs\nCb I2Cbuscapacitive load 400 pF\nFAST MODE\nfscl I2Cclock frequency 0 400 kHz\ntsch I2Cclock high time 0.6 μs\ntscl I2Cclock lowtime 1.3 μs\ntsp I2Cspike time 50 ns\ntsds I2Cserial-data setup time 100 ns\ntsdh I2Cserial-data hold time 0(1)μs\nticr I2Cinput risetime20+0.1C b(3) 300 ns\nticf I2Cinput falltime20+0.1C b(3) 300 ns\ntocf I2Coutput (SDn) falltime (10-pF to400-pF bus)20+0.1C b(3) 300 ns\n8TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedI2CInterface Timing Requirements (continued)\nover recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)\nMIN MAX UNIT\ntbuf I2Cbusfree time between stop andstart 1.3 μs\ntsts I2Cstart orrepeated start condition setup 0.6 μs\ntsth I2Cstart orrepeated start condition hold 0.6 μs\ntsps I2Cstop condition setup 0.6 μs\ntvdL(Data) Valid-data time (high tolow)(2)SCL lowtoSDA output lowvalid 1μs\ntvdH(Data) Valid-data time (low tohigh)(2)SCL lowtoSDA output high valid 0.6 μs\ntvd(ack) Valid-data time ofACK conditionACK signal from SCL low\ntoSDA output low1μs\nCb I2Cbuscapacitive load 400 pF\n6.7 Reset Timing Requirements\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER MIN MAX UNIT\ntW(L) Pulse duration, RESET low 6 ns\ntREC(STA) Recovery time from RESET tostart 0 ns\n(1) The propagation delay isthecalculated RCtime constant ofthetypical ON-state resistance oftheswitch andthespecified load\ncapacitance, when driven byanideal voltage source (zero output impedance).\n(2) trstisthepropagation delay measured from thetime theRESET pinisfirstasserted lowtothetime theSDA pinisasserted high,\nsignaling astop condition. Itmust beaminimum oftWL.6.8 Switching Characteristics\nover recommended operating free-air temperature range, CL≤100pF(unless otherwise noted) (see Figure 5)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)MIN MAX UNIT\ntpd(1)Propagation delay timeRON=20Ω,CL=15pF\nSDA orSCL SDn orSCn0.3\nns\nRON=20Ω,CL=50pF 1\ntrst(2)RESET time (SDA clear) RESET SDA 500 ns\nVCC (V)CIO(OFF)  (pF)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.544.24.44.64.855.25.45.65.86\nD00625ºC (Room Temperature)\n85ºC\n-40º\nVCC(V)RON( )Ω\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5051015202530\nD00125ºC (Room Temperature)\n85ºC\n-40ºC\nIOL (mA)VOL (mV)\n0 2 4 6 8 10 120100200300400500600700800\nD003VCC = 5.5V\nVCC = 3.3V\nVCC = 1.65V\nVCC (V)ICC, Standby Mode (µA)\n1.5 2 2.5 3 3.5 4 4.5 5 5.50.20.40.60.811.21.41.61.8\nD00425ºC (Room Temperature)\n85ºC\n-40ºC\n9TCA9548A\nwww.ti.com SCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated6.9 Typical Characteristics\nFigure 1.SDA Output Low Voltage (VOL)vsLoad Current\n(IOL)atThree VCCLevelsFigure 2.Standby Current (ICC)vsSupply Voltage (VCC)at\nThree Temperature Points\nFigure 3.Slave Channel (SCn/SDn) Capacitance (Cio(OFF) )vs\nSupply Voltage (VCC)atThree Temperature PointsFigure 4.On-Resistance (RON)vsSupply Voltage (VCC)at\nThree Temperatures\n\\\nSCL\nSDASDA LOAD□CONFIGURATION\n1\n2,□3VCC\nR =□1□kL /c87\nC =□50□pF\n(see□Note A)LDUTSDA\nThree□Bytes□for□Complete\nDevice□Programming\nStop\nCondition\n(P)Start\nCondition\n(S)Address\nBit□7\n(MSB)Address\nBit□6Address\nBit□1R/\nBit□0\n(LSB)WACK\n(A)Data\nBit□7\n(MSB)Data\nBit□0\n(LSB)Stop\nCondition\n(P)\n0.7 V/c180CC\n0.3 V/c180CC\nVOLTAGE□WAVEFORMSStart□or\nRepeat□Start\nConditionRepeat□Start\nCondition Stop\nCondition\nBYTE DESCRIPTION\nI C□address2\nP-port□data0.7 V/c180CC\n0.3 V/c180CCtscl tsch\ntbuf\nticfticfticr\ntsthticr\ntsdstsp\ntsdhtvd(ack)\ntvdH(Data)tsts\ntspstvdL(Data)\n10TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated7Parameter Measurement Information\nA. CLincludes probe andjigcapacitance.\nB. Allinputs aresupplied bygenerators having thefollowing characteristics: PRR≤10MHz, ZO=50Ω,tr/tf≤30ns.\nC. Notallparameters andwaveforms areapplicable toalldevices.\nFigure 5.I2CLoad Circuit andVoltage Waveforms\nSDASCLStart\nACK or Read Cycle\ntwtRECRESET0.3 V CC\n0.3 V CC\ntRESETSDn, SCnRL= 1 k /c87VCC\nCL= 50 pF\n(see Note A)\nSDA LOAD CONFIGURATIONDUTSDA\nVCC/2tRESET\n11TCA9548A\nwww.ti.com SCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedParameter Measurement Information (continued)\nA. CLincludes probe andjigcapacitance.\nB. Allinputs aresupplied bygenerators having thefollowing characteristics: PRR≤10MHz, ZO=50Ω,tr/tf≤30ns.\nC. I/Os areconfigured asinputs.\nD. Notallparameters andwaveforms areapplicable toalldevices.\nFigure 6.Reset Load Circuit andVoltage Waveforms\n12TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TCA9548A isan8-channel, bidirectional translating I2Cswitch. The master SCL/SDA signal pair isdirected\ntoeight channels ofslave devices, SC0/SD0-SC7/SD7. Any individual downstream channel canbeselected as\nwell asanycombination oftheeight channels.\nThe device offers anactive-low RESET input which resets thestate machine and allows theTCA9548A to\nrecover must one ofthedownstream I2Cbuses getstuck inalowstate. The state machine ofthedevice can\nalso bereset bycycling thepower supply, VCC,also known asapower-on reset (POR). Both theRESET function\nandaPOR cause allchannels tobedeselected.\nThe connections oftheI2Cdata path are controlled bythesame I2Cmaster device that isswitched to\ncommunicate with multiple I2Cslaves. After thesuccessful acknowledgment oftheslave address (hardware\nselectable byA0,A1,and A2pins), asingle 8-bit control register iswritten toorread from todetermine the\nselected channels.\nThe TCA9548A may also beused forvoltage translation, allowing theuse ofdifferent bus voltages oneach\nSCn/SDn pair such that 1.8-V, 2.5-V, or3.3-V parts cancommunicate with 5-Vparts. This isachieved byusing\nexternal pull-up resistors topullthebusuptothedesired voltage forthemaster andeach slave channel.\nSC0\nSC1\nSC2\nSC3\nSC4\nSC5\nSC6\nSC7\nSD0\nSD1\nSD2\nSD3\nSD4\nSD5\nSD6\nSD7\nGND\nVCC\nRESET\nSCL\nSDASwitch Control Logic\nReset Circuit\nInput Filter\nI C Bus Control2A0\nA1\nA2TCA9548A\n1\n2\n215\n7\n9\n11\n14\n16\n18\n20\n4\n6\n8\n10\n13\n15\n17\n19\n12\n24\n3\n22\n23\n13TCA9548A\nwww.ti.com SCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8.2 Functional Block Diagram\n14TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8.3 Feature Description\nThe TCA9548A isan8-channel, bidirectional translating switch forI2Cbuses that supports Standard-Mode (100\nkHz) andFast-Mode (400 kHz) operation. The TCA9548A features I2Ccontrol using asingle 8-bit control register\ninwhich each bitcontrols theenabling anddisabling ofoneofthecorresponding 8switch channels forI2Cdata\nflow. Depending ontheapplication, voltage translation oftheI2Cbuscanalso beachieved using theTCA9548A\ntoallow 1.8-V, 2.5-V, or3.3-V parts tocommunicate with 5-Vparts. Additionally, intheevent thatcommunication\nontheI2Cbusenters afault state, theTCA9548A canbereset toresume normal operation using theRESET pin\nfeature orbyapower-on reset which results from cycling power tothedevice.\n8.4 Device Functional Modes\n8.4.1 RESET Input\nThe RESET input isanactive-low signal thatmay beused torecover from abus-fault condition. When thissignal\nisasserted lowforaminimum oftWL,theTCA9548A resets itsregisters andI2Cstate machine anddeselects all\nchannels. The RESET input must beconnected toVCCthrough apull-up resistor.\n8.4.2 Power-On Reset\nWhen power isapplied totheVCC pin,aninternal power-on reset holds theTCA9548A inareset condition until\nVCChasreached VPORR .Atthispoint, thereset condition isreleased, andtheTCA9548A registers andI2Cstate\nmachine areinitialized totheir default states, allzeroes, causing allthechannels tobedeselected. Thereafter,\nVCCmust belowered below VPORF toreset thedevice.\n8.5 Programming\n8.5.1 I2CInterface\nThe TCA9548A has astandard bidirectional I2Cinterface that iscontrolled byamaster device inorder tobe\nconfigured orread thestatus ofthis device. Each slave ontheI2Cbus has aspecific device address to\ndifferentiate between other slave devices thatareonthesame I2Cbus. Many slave devices require configuration\nupon startup tosetthebehavior ofthedevice. This istypically done when themaster accesses internal register\nmaps oftheslave, which have unique register addresses. Adevice can have one ormultiple registers where\ndata isstored, written, orread.\nThe physical I2Cinterface consists oftheserial clock (SCL) andserial data (SDA) lines. Both SDA andSCL lines\nmust beconnected toVCCthrough apull-up resistor. The size ofthepull-up resistor isdetermined bytheamount\nofcapacitance ontheI2Clines. (For further details, seetheI2CPull-up Resistor Calculation application report.\nData transfer may beinitiated only when thebusisidle. Abusisconsidered idleifboth SDA andSCL lines are\nhigh after aSTOP condition (See Figure 7andFigure 8).\nThe following isthegeneral procedure foramaster toaccess aslave device:\n1.Ifamaster wants tosend data toaslave:\n–Master-transmitter sends aSTART condition andaddresses theslave-receiver.\n–Master-transmitter sends data toslave-receiver.\n–Master-transmitter terminates thetransfer with aSTOP condition.\n2.Ifamaster wants toreceive orread data from aslave:\n–Master-receiver sends aSTART condition andaddresses theslave-transmitter.\n–Master-receiver sends therequested register toread toslave-transmitter.\n–Master-receiver receives data from theslave-transmitter.\n1 1 1 0 A1 A2 A0Slave Address\nR/W\nFixed Hardware\nSelectable\nSCL\nSDA\nMSB Bit Bit Bit Bit Bit Bit LSB\nByte: 1010 1010 ( 0xAAh )1 0 1 0 1 0 1 0SDA line stable while SCL line is high\nACKACK\nSCL\nSDA\nSTART\nConditionSTOP\nConditionData Transfer\n15TCA9548A\nwww.ti.com SCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedProgramming (continued)\n–Master-receiver terminates thetransfer with aSTOP condition.\nFigure 7.Definition ofStart andStop Conditions\nFigure 8.BitTransfer\n8.5.2 Device Address\nFigure 9shows theaddress byte oftheTCA9548A.\nFigure 9.TCA9548A Address\n16TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedProgramming (continued)\nThe lastbitoftheslave address defines theoperation (read orwrite) tobeperformed. When itishigh (1),aread\nisselected, while alow(0)selects awrite operation.\nTable 1shows theTCA9548A address reference.\nTable 1.Address Reference\nINPUTS\nI2CBUS SLAVE ADDRESS\nA2 A1 A0\nL L L 112(decimal), 70(hexadecimal)\nL L H 113(decimal), 71(hexadecimal)\nL H L 114(decimal), 72(hexadecimal)\nL H H 115(decimal), 73(hexadecimal)\nH L L 116(decimal), 74(hexadecimal)\nH L H 117(decimal), 75(hexadecimal)\nH H L 118(decimal), 76(hexadecimal)\nH H H 119(decimal), 77(hexadecimal)\n8.5.3 Bus Transactions\nData must besent toandreceived from theslave devices, andthisisaccomplished byreading from orwriting to\nregisters intheslave device.\nRegisters arelocations inthememory oftheslave which contain information, whether itbetheconfiguration\ninformation orsome sampled data tosend back tothemaster. The master must write information tothese\nregisters inorder toinstruct theslave device toperform atask.\nWhile itiscommon tohave registers inI2Cslaves, note thatnotallslave devices have registers. Some devices\naresimple andcontain only 1register, which may bewritten todirectly bysending theregister data immediately\nafter theslave address, instead ofaddressing aregister. The TCA9548A isexample ofasingle-register device,\nwhich iscontrolled viaI2Ccommands. Since ithas1bittoenable ordisable achannel, there isonly 1register\nneeded, andthemaster merely writes theregister data after theslave address, skipping theregister number.\n8.5.3.1 Writes\nTowrite ontheI2Cbus, themaster sends aSTART condition onthebuswith theaddress oftheslave, aswell\nasthelastbit(the R/Wbit)setto0,which signifies awrite. The slave acknowledges, letting themaster know itis\nready. After this, themaster starts sending thecontrol register data totheslave until themaster hassent allthe\ndata necessary (which issometimes only asingle byte), andthemaster terminates thetransmission with aSTOP\ncondition.\nThere isnolimit tothenumber ofbytes sent, butthelastbyte sent iswhat isintheregister.\nFigure 10shows anexample ofwriting asingle byte toaslave register.\nS 1 1 1 0 A2 A1 A0 1Device (Slave) Address (7 bits)\nB7 B6 B5 B4 B3 B2 B1 B0 NAControl Register (8 bits)\nA P\nSTART R/W=1 ACK NACK STOPMaster controls SDA line\nSlave controls SDA line\nS 1 1 1 0 A2 A1 A0 0Device (Slave) Address (7 bits)\nB7 B6 B5 B4 B3 B2 B1 B0 AControl Register (8 bits)\nA P\nSTART R/W=0 ACK ACK STOPWrite to one register in a deviceMaster controls SDA line\nSlave controls SDA line\n17TCA9548A\nwww.ti.com SCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedFigure 10.Write toRegister\n8.5.3.2 Reads\nReading from aslave isvery similar towriting, butthemaster sends aSTART condition, followed bytheslave\naddress with theR/Wbitsetto1(signifying aread). The slave acknowledges theread request, and themaster\nreleases theSDA bus butcontinues supplying theclock totheslave. During thispart ofthetransaction, the\nmaster becomes themaster-receiver, andtheslave becomes theslave-transmitter.\nThe master continues tosend outtheclock pulses, butreleases theSDA linesothattheslave cantransmit data.\nAttheendofevery byte ofdata, themaster sends anACK totheslave, letting theslave know thatitisready for\nmore data. Once themaster hasreceived thenumber ofbytes itisexpecting, itsends aNACK, signaling tothe\nslave tohaltcommunications andrelease thebus. The master follows thisupwith aSTOP condition.\nFigure 11shows anexample ofreading asingle byte from aslave register.\nFigure 11.Read from Control Register\nChannel□Selection□Bits□(Read/Write)\nChannel□1Channel□0\nChannel□2\nChannel□3\nChannel□4\nChannel□5\nChannel□6\nChannel□7B7 B6 B5 B4 B3 B2 B1 B0\n18TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8.5.4 Control Register\nFollowing thesuccessful acknowledgment oftheaddress byte, thebus master sends acommand byte that is\nstored inthecontrol register intheTCA9548A (see Figure 12).This register canbewritten andread viatheI2C\nbus. Each bitinthecommand byte corresponds toaSCn/SDn channel and ahigh (or1)selects thischannel.\nMultiple SCn/SDn channels may beselected atthesame time. When achannel isselected, thechannel\nbecomes active after astop condition hasbeen placed ontheI2Cbus. This ensures thatallSCn/SDn lines arein\nahigh state when thechannel ismade active, sothat nofalse conditions are generated atthetime of\nconnection. Astop condition always must occur immediately after theacknowledge cycle. Ifmultiple bytes are\nreceived bytheTCA9548A, itsaves thelastbyte received.\nFigure 12.Control Register\nTable 2shows theTCA9548A Command Byte Definition.\nTable 2.Command Byte Definition\nCONTROL REGISTER BITS\nCOMMAND\nB7 B6 B5 B4 B3 B2 B1 B0\nX X X X X X X0 Channel 0disabled\n1 Channel 0enabled\nX X X X X X0\nXChannel 1disabled\n1 Channel 1enabled\nX X X X X0\nX XChannel 2disabled\n1 Channel 2enabled\nX X X X0\nX X XChannel 3disabled\n1 Channel 3enabled\nX X X0\nX X X XChannel 4disabled\n1 Channel 4enabled\nX X0\nX X X X XChannel 5disabled\n1 Channel 5enabled\nX0\nX X X X X XChannel 6disabled\n1 Channel 6enabled\n0\nX X X X X X XChannel 7disabled\n1 Channel 7enabled\n0 0 0 0 0 0 0 0Nochannel selected, power-up/reset\ndefault state\n19TCA9548A\nwww.ti.com SCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8.5.5 RESET Input\nThe RESET input isanactive-low signal thatmay beused torecover from abus-fault condition. When thissignal\nisasserted lowforaminimum oftWL,theTCA9548A resets itsregisters andI2Cstate machine anddeselects all\nchannels. The RESET input must beconnected toVCCthrough apull-up resistor.\n8.5.6 Power-On Reset\nWhen power (from 0V)isapplied toVCC,aninternal power-on reset holds theTCA9548A inareset condition\nuntil VCChasreached VPOR.Atthat point, thereset condition isreleased and theTCA9548A registers and I2C\nstate machine initialize totheir default states. After that, VCCmust belowered tobelow VPORandthen back upto\ntheoperating voltage forapower-reset cycle.\n20TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nApplications oftheTCA9548A contain anI2C(orSMBus) master device and uptoeight I2Cslave devices. The\ndownstream channels areideally used toresolve I2Cslave address conflicts. Forexample, ifeight identical\ndigital temperature sensors areneeded intheapplication, one sensor canbeconnected ateach channel: 0-7.\nWhen thetemperature ataspecific location needs toberead, theappropriate channel canbeenabled and all\nother channels switched off,thedata can beretrieved, and theI2Cmaster can move onand read thenext\nchannel.\nInanapplication where theI2Cbuscontains many additional slave devices thatdonotresult inI2Cslave address\nconflicts, these slave devices can beconnected toany desired channel todistribute thetotal bus capacitance\nacross multiple channels. Ifmultiple switches areenabled simultaneously, additional design requirements must\nbeconsidered (see theDesign Requirements section andDetailed Design Procedure section).\n9.2 Typical Application\nFigure 13shows anapplication inwhich theTCA9548A canbeused.\nTCA9548ASD1SDAChannel 0\nChannel 1\nChannel 2\nChannel 3I2C/SMBus\nMasterSCL\nRESET\nSC1\nSD2\nSC2\nSD3\nSC3SD0\nSC0VDPUM = 1.65 V to 5.5 V\nVCC\nVDPU0 = V to 5.5 V1.65\nVDPU1 = V to 5.5 V1.65\nVDPU2 = V to 5.5 V1.65\nVDPU3 = V to 5.5 V1.65SDA\nSCL\nA2\nA1\nA0\nGND23\n22\n3\n1212211110987654\nSD5Channel 4\nChannel 5\nChannel 6\nChannel 7SC5\nSD6\nSC6\nSD7\nSC7SD4\nSC4VDPU4 = V to 5.5 V1.65\nVDPU5 = V to 5.5 V1.65\nVDPU6 = V to 5.5 V1.65\nVDPU7 = V to 5.5 V1.65\n2019181716151413RESETVCC24\n21TCA9548A\nwww.ti.com SCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Application (continued)\nPinnumbers shown areforthePWpackage.\nFigure 13.Typical Application Schematic\nr\np(max)\nbtR0.8473 C u\nDPUX OL(max)\np(min)\nOLV V \nRI\x10\n \n22TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Application (continued)\n9.2.1 Design Requirements\nAtypical application oftheTCA9548A contains one ormore data pull-up voltages, VDPUX,one forthemaster\ndevice (VDPUM )andoneforeach oftheselectable slave channels (VDPU0 –VDPU7).Intheevent where themaster\ndevice and allslave devices operate atthesame voltage, then VDPUM =VDPUX =VCC. Inanapplication where\nvoltage translation isnecessary, additional design requirements must beconsidered todetermine anappropriate\nVCCvoltage.\nThe A0,A1,andA2pins arehardware selectable tocontrol theslave address oftheTCA9548A. These pins may\nbetieddirectly toGND orVCCintheapplication.\nIfmultiple slave channels areactivated simultaneously intheapplication, then thetotal IOLfrom SCL/SDA to\nGND onthemaster side isthesum ofthecurrents through allpull-up resistors, Rp.\nThe pass-gate transistors oftheTCA9548A areconstructed such that theVCCvoltage canbeused tolimit the\nmaximum voltage thatispassed from oneI2Cbustoanother.\nFigure 14shows thevoltage characteristics ofthepass-gate transistors (note thatthegraph was generated using\ndata specified intheElectrical Characteristics table). Inorder fortheTCA9548A toactasavoltage translator, the\nVpassvoltage must beequal toorlower than thelowest busvoltage. Forexample, ifthemain busisrunning at5\nVandthedownstream buses are3.3Vand2.7V,Vpassmust beequal toorbelow 2.7Vtoeffectively clamp the\ndownstream busvoltages. Asshown inFigure 14,Vpass(max) is2.7Vwhen theTCA9548A supply voltage is4V\norlower, sotheTCA9548A supply voltage could besetto3.3V.Pull-up resistors then canbeused tobring the\nbusvoltages totheir appropriate levels (see Figure 13).\n9.2.2 Detailed Design Procedure\nOnce alltheslaves areassigned totheappropriate slave channels and busvoltages areidentified, thepull-up\nresistors, Rp,foreach ofthebuses need tobeselected appropriately. The minimum pull-up resistance isa\nfunction ofVDPUX,VOL,(max) ,andIOLasshown inEquation 1:\n(1)\nThe maximum pull-up resistance isafunction ofthemaximum risetime, tr(300 nsforfast-mode operation, fSCL=\n400kHz) andbuscapacitance, Cbasshown inEquation 2:\n(2)\nThe maximum bus capacitance foranI2Cbus must notexceed 400 pFforfast-mode operation. The bus\ncapacitance canbeapproximated byadding thecapacitance oftheTCA9548A, Cio(OFF) ,thecapacitance ofwires,\nconnections andtraces, andthecapacitance ofeach individual slave onagiven channel. Ifmultiple channels are\nactivated simultaneously, each oftheslaves onallchannels contribute tototal buscapacitance.\nVDPUX  (V)Rp(min) (kOhm)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.500.20.40.60.811.21.41.61.8\nD009VDPUX  > 2V\nVDPUX  <= 2\nVCC (V)Vpass (V)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5012345\nD00725ºC (Room Temperature)\n85ºC\n-40ºC\nCb (pF)Rp(max)  (kOhm)\n0 50 100 150 200 250 300 350 400 4500510152025\nD008Standard-mode\nFast-mode\n23TCA9548A\nwww.ti.com SCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Application (continued)\n9.2.3 Application Curves\nStandard-mode\n(fSCLkHz, trSPACE\n(fSCLkHz, tr)\nFigure 14.Pass-Gate Voltage (Vpass)vsSupply Voltage\n(VCC)atThree Temperature PointsStandard-mode\n(fSCL=100kHz, tr=1µs)Fast-mode\n(fSCL=400kHz, tr=300ns)\nFigure 15.Maximum Pull-Up Resistance (Rp(max) )vsBus\nCapacitance (Cb)\nVOL=0.2*V DPUX ,IOL=2mAwhen VDPUX≤2V\nVOL=0.4V,IOL=3mAwhen VDPUX >2V\nFigure 16.Minimum Pullup Resistance (Rp(min) )vsPullup Reference Voltage (VDPUX)\nVCC\nTimeVCC_GH\nVCC_GW\nVCC\nRamp-Up\nTime to Re-RampTimeRamp-Down\nVCCdrops below V 50 mVPORF –\nVCC_RTVCC_FTVCC_TRR\n24TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated(1) Allsupply sequencing andramp rate values aremeasured atTA=25°C10Power Supply Recommendations\nThe operating power-supply voltage range oftheTCA9548A is1.65 Vto5.5Vapplied attheVCC pin.When the\nTCA9548A ispowered onforthefirsttime oranytime thedevice must bereset bycycling thepower supply, the\npower-on reset requirements must befollowed toensure theI2Cbuslogic isinitialized properly.\n10.1 Power-On Reset Requirements\nIntheevent ofaglitch ordata corruption, TCA9548A canbereset toitsdefault conditions byusing thepower-on\nreset feature. Power-on reset requires that thedevice gothrough apower cycle tobecompletely reset. This\nreset also happens when thedevice ispowered onforthefirsttime inanapplication.\nApower-on reset isshown inFigure 17.\nVCCisLowered Below thePOR Threshold, Then Ramped Back UptoVCC\nFigure 17.Power-On Reset Waveform\nTable 3specifies theperformance ofthepower-on reset feature forTCA9548A forboth types ofpower-on reset.\nTable 3.Recommended Supply Sequencing andRamp Rates(1)\nPARAMETER MIN MAX UNIT\nVCC_FT Falltime See Figure 17 1 100 ms\nVCC_RT Rise time See Figure 17 0.1 100 ms\nVCC_TRRTime tore-ramp (when VCCdrops below VPORF(min) –50mVor\nwhen VCCdrops toGND)See Figure 17 40 μs\nVCC_GHLevel thatVCCcanglitch down to,butnotcause afunctional\ndisruption when VCC_GW =1μsSee Figure 18 1.2 V\nVCC_GWGlitch width thatdoes notcause afunctional disruption when\nVCC_GH =0.5×VCCSee Figure 18 10μs\nGlitches inthepower supply can also affect thepower-on reset performance ofthisdevice. The glitch width\n(VCC_GW )and height (VCC_GH )aredependent oneach other. The bypass capacitance, source impedance, and\ndevice impedance arefactors that affect power-on reset performance. Figure 18and Table 3provide more\ninformation onhow tomeasure these specifications.\nFigure 18.Glitch Width andGlitch Height\nVCC\nVPORR\nVPORF\nTime\nPOR\nTime\n25TCA9548A\nwww.ti.com SCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedVPORiscritical tothepower-on reset. VPORisthevoltage level atwhich thereset condition isreleased andallthe\nregisters andtheI2C/SMBus state machine areinitialized totheir default states. The value ofVPORdiffers based\nontheVCCbeing lowered toorfrom 0.Figure 19andTable 3provide more details onthisspecification.\nFigure 19.VPOR\nSD7SC7\nSD6SC6\nSC4\nSD4SD0A0\nA1\nRESET\nSC0\nSD1\nSC1\nGNDVCC\nSDA\nSCL\nA2\nSD3\nSC3SD2\nSC2VDPU0Via to Power PlanePartial Power Plane\nVDPUMVia to GND PlaneCopper Pour\nVCC\nGNDBy-pass/de-coupling\ncapacitors\nTCA9548AGNDTo I2C MasterTo Slave Channel 0LEGEND\nSC5\nSD5(inner layer)\n(outer layer)\nVDPU2To Slave Channel 2VDPU1To Slave Channel 1\nVDPU6To Slave Channel 6\nVDPU5To Slave Channel 5\nVDPU3To Slave Channel 3VDPU4To Slave Channel 4VDPU7To Slave Channel 7\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12 131415161718192021222324 PW package\n26TCA9548A\nSCPS207G –MAY 2012 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nForPCB layout oftheTCA9548A, common PCB layout practices must befollowed butadditional concerns\nrelated tohigh-speed data transfer such asmatched impedances anddifferential pairs arenotaconcern forI2C\nsignal speeds. Itiscommon tohave adedicated ground plane onaninner layer oftheboard and pins that are\nconnected toground must have alow-impedance path totheground plane intheform ofwide polygon pours and\nmultiple vias. By-pass and de-coupling capacitors arecommonly used tocontrol thevoltage ontheVCC pin,\nusing alarger capacitor toprovide additional power intheevent ofashort power supply glitch and asmaller\ncapacitor tofilter outhigh-frequency ripple.\nInanapplication where voltage translation isnotrequired, allVDPUX voltages and VCCcould beatthesame\npotential andasingle copper plane could connect allofpull-up resistors totheappropriate reference voltage. In\nanapplication where voltage translation isrequired, VDPUM and VDPU0 –VDPU7,may allbeonthesame layer of\ntheboard with split planes toisolate different voltage potentials.\nToreduce thetotal I2Cbuscapacitance added byPCB parasitics, data lines (SCn andSDn) must beashort as\npossible and thewidths ofthetraces must also beminimized (forexample, 5-10 mils depending oncopper\nweight).\n11.2 Layout Example\nFigure 20.Layout Schematic\n27TCA9548A\nwww.ti.com SCPS207G –MAY 2012 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9548ASubmit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•I2CBusPull-Up Resistor Calculation\n•Maximum Clock Frequency ofI2CBusUsing Repeaters\n•Introduction toLogic\n•Understanding theI2CBus\n•Choosing theCorrect I2CDevice forNew Designs\n•TCA9548AEVM User \'sGuide\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com .Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Support Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTCA9548AMRGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 PW548A\nTCA9548APWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 PW548A\nTCA9548ARGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 PW548A\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TCA9548A :\n•Automotive: TCA9548A-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTCA9548AMRGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q1\nTCA9548APWR TSSOP PW242000 330.0 16.46.958.31.68.016.0 Q1\nTCA9548ARGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTCA9548AMRGER VQFN RGE 243000 356.0 356.0 35.0\nTCA9548APWR TSSOP PW 242000 356.0 356.0 35.0\nTCA9548ARGER VQFN RGE 243000 356.0 356.0 35.0\nPack Materials-Page 2\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.RGE 24 VQFN - 1 mm max height\nPLASTIC QUAD FLATPACK - NO LEAD\n4204104/H\n\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PACKAGE OUTLINE\nwww.ti.com4224376 / C   07/2021VQFN - 1 mm max height\nPLASTIC QUAD FLATPACK- NO LEADRGE0024C\nA\n0.08 C\n0.1 CAB\n0.05 CB\nSYMM\nSYMM4.1\n3.9\n4.1\n3.9PIN 1 INDEX AREA\n1 MAX\n0.05\n0.00SEATING PLANEC\n2X 2.5\n    2.1±0.1\n2X\n2.520X 0.5\n167 12\n13\n18\n19 2424X 0.30\n0.1824X 0.50\n0.30(0.2) TYP\nPIN 1 ID\n(OPTIONAL)25\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments\nliterature number SLUA271 (www.ti.com/lit/slua271) .\n5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.EXAMPLE BOARD LAYOUT\n4224376 / C   06/2021\nwww.ti.comVQFN - 1 mm max height RGE0024C\nPLASTIC QUAD FLATPACK- NO LEAD\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE: 20X2X\n(0.8)\n2X(0.8)(3.8)(    2.1)\n1\n6\n7 12131819 24\n2524X (0.6)\n24X (0.24)\n20X (0.5)\n(R0.05)\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND METAL\nSOLDER MASK\nOPENINGSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASK(Ø0.2) VIA\nTYP(3.8)\nNOTES: (continued)\n6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations..EXAMPLE STENCIL DESIGN\n4224376 / C   06/2021\nwww.ti.comVQFN - 1 mm max height RGE0024C\nPLASTIC QUAD FLATPACK- NO LEAD\nSYMM\nSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nEXPOSED PAD\n80% PRINTED COVERAGE BY AREA\nSCALE: 20X(3.8)\n(0.57)\nTYP(0.57)\nTYP4X (   0.94)\n1\n6\n7 12131819 24\n24X (0.24)24X (0.6)\n20X (0.5)\n(R0.05) TYP\nMETAL\nTYP25(3.8)\nwww.ti.comPACKAGE OUTLINE\nC\n22X 0.65\n2X\n7.15\n24X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 37.97.7\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/20171\n12\n1324\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n12 1324\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n12 1324\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TCA9548AMRGER (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings:**
  - Operating Supply Voltage (VCC): 1.65 V to 5.5 V
  - Absolute Maximum Supply Voltage: -0.5 V to 7 V

- **Current Ratings:**
  - Input Current (II): -20 mA to 20 mA
  - Output Current (IO): -25 mA
  - Supply Current (ICC): Up to 100 mA

- **Power Consumption:**
  - Operating Mode: 6 µA to 80 µA (depending on VCC)
  - Standby Mode: 0.1 µA to 2 µA

- **Operating Temperature Range:**
  - -40 °C to 125 °C (depending on VCC)

- **Package Type:**
  - VQFN (24 pins) and TSSOP (24 pins)

- **Special Features:**
  - 1-to-8 bidirectional translating switches
  - I2C and SMBus compatible
  - Active-low reset input
  - Supports voltage-level translation between 1.8 V, 2.5 V, 3.3 V, and 5 V buses
  - No glitch on power-up
  - Low standby current
  - ESD protection: ±2000 V (Human-body model)

- **Moisture Sensitive Level (MSL):**
  - Level 2 (260 °C, 1 year)

#### Description:
The **TCA9548A** is an 8-channel, bidirectional translating I2C switch designed to facilitate communication between an I2C master and multiple I2C slave devices. It allows for the selection of any individual channel or combination of channels through an I2C bus, effectively resolving I2C slave address conflicts. The device features an active-low reset input that can recover from bus faults, ensuring reliable operation.

#### Typical Applications:
- **I2C Bus Expansion:** The TCA9548A is commonly used in systems where multiple I2C devices with identical addresses need to be connected. For example, it can connect multiple identical temperature sensors, allowing the master to read from each sensor without address conflicts.
- **Voltage Level Translation:** It can be used to connect devices operating at different voltage levels, enabling communication between 1.8 V, 2.5 V, 3.3 V, and 5 V devices.
- **Telecom and Networking Equipment:** The device is suitable for use in servers, routers, and factory automation systems where multiple I2C devices are present.

This component is ideal for applications requiring flexible I2C communication and voltage level management, making it a versatile choice for various electronic designs.