<stg><name>dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %bj = alloca i32 1

]]></Node>
<StgValue><ssdm name="bj"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %bk = alloca i32 1

]]></Node>
<StgValue><ssdm name="bk"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v218, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:4 %indvars_iv26_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv26

]]></Node>
<StgValue><ssdm name="indvars_iv26_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:5 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %indvars_iv26_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="8">
<![CDATA[
entry:6 %zext_ln666 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln666"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:7 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:8 %store_ln666 = store i4 0, i4 %bk

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:9 %store_ln667 = store i4 0, i4 %bj

]]></Node>
<StgValue><ssdm name="store_ln667"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln0 = br void %for.inc39.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc39.i:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc39.i:1 %icmp_ln666 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln666"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc39.i:2 %add_ln666_1 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln666_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc39.i:3 %br_ln666 = br i1 %icmp_ln666, void %for.inc42.i, void %dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc42.i:0 %bj_load = load i4 %bj

]]></Node>
<StgValue><ssdm name="bj_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc42.i:1 %bk_load = load i4 %bk

]]></Node>
<StgValue><ssdm name="bk_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc42.i:2 %add_ln666 = add i4 %bk_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln666"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc42.i:5 %icmp_ln667 = icmp_eq  i4 %bj_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln667"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc42.i:6 %select_ln666 = select i1 %icmp_ln667, i4 0, i4 %bj_load

]]></Node>
<StgValue><ssdm name="select_ln666"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc42.i:7 %select_ln666_1 = select i1 %icmp_ln667, i4 %add_ln666, i4 %bk_load

]]></Node>
<StgValue><ssdm name="select_ln666_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="4">
<![CDATA[
for.inc42.i:8 %trunc_ln666 = trunc i4 %select_ln666_1

]]></Node>
<StgValue><ssdm name="trunc_ln666"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
for.inc42.i:10 %tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %trunc_ln666, i8 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc42.i:11 %tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln666_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="10">
<![CDATA[
for.inc42.i:12 %zext_ln669 = zext i10 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln669"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc42.i:13 %sub_ln669 = sub i11 %tmp_1, i11 %zext_ln669

]]></Node>
<StgValue><ssdm name="sub_ln669"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="4">
<![CDATA[
for.inc42.i:22 %zext_ln667 = zext i4 %select_ln666

]]></Node>
<StgValue><ssdm name="zext_ln667"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc42.i:24 %add_ln669 = add i9 %zext_ln666, i9 %zext_ln667

]]></Node>
<StgValue><ssdm name="add_ln669"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="9">
<![CDATA[
for.inc42.i:25 %zext_ln669_1 = zext i9 %add_ln669

]]></Node>
<StgValue><ssdm name="zext_ln669_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc42.i:26 %add_ln669_1 = add i11 %sub_ln669, i11 %zext_ln669_1

]]></Node>
<StgValue><ssdm name="add_ln669_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="11">
<![CDATA[
for.inc42.i:27 %zext_ln669_2 = zext i11 %add_ln669_1

]]></Node>
<StgValue><ssdm name="zext_ln669_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.i:28 %v218_addr = getelementptr i32 %v218, i64 0, i64 %zext_ln669_2

]]></Node>
<StgValue><ssdm name="v218_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="11">
<![CDATA[
for.inc42.i:29 %v218_load = load i11 %v218_addr

]]></Node>
<StgValue><ssdm name="v218_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="4">
<![CDATA[
for.inc42.i:31 %trunc_ln667 = trunc i4 %select_ln666

]]></Node>
<StgValue><ssdm name="trunc_ln667"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc42.i:32 %switch_ln670 = switch i3 %trunc_ln667, void %arrayidx384.case.7.i, i3 0, void %arrayidx384.case.0.i, i3 1, void %arrayidx384.case.1.i, i3 2, void %arrayidx384.case.2.i, i3 3, void %arrayidx384.case.3.i, i3 4, void %arrayidx384.case.4.i, i3 5, void %arrayidx384.case.5.i, i3 6, void %arrayidx384.case.6.i

]]></Node>
<StgValue><ssdm name="switch_ln670"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx384.exit.i:0 %add_ln667 = add i4 %select_ln666, i4 1

]]></Node>
<StgValue><ssdm name="add_ln667"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx384.exit.i:1 %store_ln666 = store i7 %add_ln666_1, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx384.exit.i:2 %store_ln666 = store i4 %select_ln666_1, i4 %bk

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx384.exit.i:3 %store_ln667 = store i4 %add_ln667, i4 %bj

]]></Node>
<StgValue><ssdm name="store_ln667"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx384.exit.i:4 %br_ln667 = br void %for.inc39.i

]]></Node>
<StgValue><ssdm name="br_ln667"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0">
<![CDATA[
dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc42.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_load_B_tile_bk_l_bj_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc42.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
for.inc42.i:9 %zext_ln666_1 = zext i4 %select_ln666_1

]]></Node>
<StgValue><ssdm name="zext_ln666_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.i:14 %local_B_4_addr = getelementptr i32 %local_B_4, i64 0, i64 %zext_ln666_1

]]></Node>
<StgValue><ssdm name="local_B_4_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.i:15 %local_B_1_addr = getelementptr i32 %local_B_1_17, i64 0, i64 %zext_ln666_1

]]></Node>
<StgValue><ssdm name="local_B_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.i:16 %local_B_2_addr = getelementptr i32 %local_B_2_18, i64 0, i64 %zext_ln666_1

]]></Node>
<StgValue><ssdm name="local_B_2_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.i:17 %local_B_3_addr = getelementptr i32 %local_B_3_19, i64 0, i64 %zext_ln666_1

]]></Node>
<StgValue><ssdm name="local_B_3_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.i:18 %local_B_3_addr_46 = getelementptr i32 %local_B_3, i64 0, i64 %zext_ln666_1

]]></Node>
<StgValue><ssdm name="local_B_3_addr_46"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.i:19 %local_B_2_addr_47 = getelementptr i32 %local_B_2, i64 0, i64 %zext_ln666_1

]]></Node>
<StgValue><ssdm name="local_B_2_addr_47"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.i:20 %local_B_1_addr_48 = getelementptr i32 %local_B_1, i64 0, i64 %zext_ln666_1

]]></Node>
<StgValue><ssdm name="local_B_1_addr_48"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.i:21 %local_B_addr = getelementptr i32 %local_B, i64 0, i64 %zext_ln666_1

]]></Node>
<StgValue><ssdm name="local_B_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc42.i:23 %specpipeline_ln668 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln668"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="11">
<![CDATA[
for.inc42.i:29 %v218_load = load i11 %v218_addr

]]></Node>
<StgValue><ssdm name="v218_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.inc42.i:30 %v232 = bitcast i32 %v218_load

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx384.case.6.i:0 %store_ln670 = store i32 %v232, i3 %local_B_1_addr_48

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx384.case.6.i:1 %br_ln670 = br void %arrayidx384.exit.i

]]></Node>
<StgValue><ssdm name="br_ln670"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx384.case.5.i:0 %store_ln670 = store i32 %v232, i3 %local_B_2_addr_47

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx384.case.5.i:1 %br_ln670 = br void %arrayidx384.exit.i

]]></Node>
<StgValue><ssdm name="br_ln670"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx384.case.4.i:0 %store_ln670 = store i32 %v232, i3 %local_B_3_addr_46

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx384.case.4.i:1 %br_ln670 = br void %arrayidx384.exit.i

]]></Node>
<StgValue><ssdm name="br_ln670"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx384.case.3.i:0 %store_ln670 = store i32 %v232, i3 %local_B_3_addr

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx384.case.3.i:1 %br_ln670 = br void %arrayidx384.exit.i

]]></Node>
<StgValue><ssdm name="br_ln670"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx384.case.2.i:0 %store_ln670 = store i32 %v232, i3 %local_B_2_addr

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx384.case.2.i:1 %br_ln670 = br void %arrayidx384.exit.i

]]></Node>
<StgValue><ssdm name="br_ln670"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx384.case.1.i:0 %store_ln670 = store i32 %v232, i3 %local_B_1_addr

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx384.case.1.i:1 %br_ln670 = br void %arrayidx384.exit.i

]]></Node>
<StgValue><ssdm name="br_ln670"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx384.case.0.i:0 %store_ln670 = store i32 %v232, i3 %local_B_4_addr

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx384.case.0.i:1 %br_ln670 = br void %arrayidx384.exit.i

]]></Node>
<StgValue><ssdm name="br_ln670"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx384.case.7.i:0 %store_ln670 = store i32 %v232, i3 %local_B_addr

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln667" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx384.case.7.i:1 %br_ln670 = br void %arrayidx384.exit.i

]]></Node>
<StgValue><ssdm name="br_ln670"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
