Simulation
==========

Verilog Simulators:

* :doc:`iverilog` (`repo <https://github.com/steveicarus/iverilog>`__, `doc <https://iverilog.fandom.com/wiki/User_Guide>`__):
* :doc:`verilator` (`repo <https://github.com/verilator/verilator>`__, `doc <https://www.veripool.org/wiki/verilator/Manual-verilator>`__):

VHDL Simulators:

* :doc:`ghdl` (`repo <https://github.com/ghdl/ghdl>`__, `doc <https://ghdl.readthedocs.io/en/latest/>`__):
* :doc:`nvc` (`repo <https://github.com/nickg/nvc>`__, `doc <https://github.com/nickg/nvc/blob/master/nvc.1.md>`__):

Waveform viewers:

* :doc:`gtkwave` (`repo <https://github.com/gtkwave/gtkwave>`__, `doc <http://gtkwave.sourceforge.net/gtkwave.pdf>`__):

.. toctree::
   :maxdepth: 1
   :hidden:

   cocotb
   ghdl
   gtkwave
   iverilog
   nvc
   osvvm
   svunit
   symbiyosys
   uvvm
   verilator
   vunit
