m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1/modelsim_ase/win32aloem
Emultiplexor2x1_1b
Z0 w1722721651
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 8
Z3 dC:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/simulate
Z4 8C:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/src/multiplexor2x1_1B.vhd
Z5 FC:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/src/multiplexor2x1_1B.vhd
l0
L4 1
V[2GL?mYg;j^3]=b2jAX2K2
!s100 do]l<>_;k4dQ5iU1R;Po53
Z6 OV;C;2020.1;71
32
Z7 !s110 1722734358
!i10b 1
Z8 !s108 1722734357.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/src/multiplexor2x1_1B.vhd|
Z10 !s107 C:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/src/multiplexor2x1_1B.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Amultiplexor2x1_1b_arch
R1
R2
DEx4 work 17 multiplexor2x1_1b 0 22 [2GL?mYg;j^3]=b2jAX2K2
!i122 8
l20
L16 7
Vaj7U8RF0Ae<dmP9K9LFR22
!s100 d8m@O9eMe3ZF^B=UNd61d1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Emultiplexor2x1_nb
Z13 w1722734258
R1
R2
!i122 9
R3
Z14 8C:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/src/multiplexor2x1_Nb.vhd
Z15 FC:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/src/multiplexor2x1_Nb.vhd
l0
L4 1
V;_bYE6QV29J56cZ<DV48z3
!s100 CYX^0Lz]k]oAEGYg6ln9A0
R6
32
R7
!i10b 1
Z16 !s108 1722734358.000000
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/src/multiplexor2x1_Nb.vhd|
Z18 !s107 C:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/src/multiplexor2x1_Nb.vhd|
!i113 1
R11
R12
Amultiplexor2x1_nb_arch
R1
R2
DEx4 work 17 multiplexor2x1_nb 0 22 ;_bYE6QV29J56cZ<DV48z3
!i122 9
l35
L19 28
VEhD[@OjocidEE?6HfQ[FE1
!s100 3fhzVMI4hlK?]9I:Gcim82
R6
32
R7
!i10b 1
R16
R17
R18
!i113 1
R11
R12
Emultiplexor2x1_nb_tb
Z19 w1722734352
R1
R2
!i122 10
R3
Z20 8C:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/src/multiplexor2x1_Nb_tb.vhd
Z21 FC:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/src/multiplexor2x1_Nb_tb.vhd
l0
L4 1
VU?CRM?M0hacFi_gl]k7c11
!s100 cb9EC;;h245_0MhbWf:P@3
R6
32
R7
!i10b 1
R16
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/src/multiplexor2x1_Nb_tb.vhd|
!s107 C:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/src/multiplexor2x1_Nb_tb.vhd|
!i113 1
R11
R12
Amultiplexor2x1_nb_tb_arch
R1
R2
DEx4 work 20 multiplexor2x1_nb_tb 0 22 U?CRM?M0hacFi_gl]k7c11
!i122 10
l33
L8 47
VJPNVXGDl[0Jz2@XVF2h<C3
!s100 8dkLNWNBO0mH:3LFi=8kB3
R6
32
R7
!i10b 1
R16
R22
Z23 !s107 C:/Users/mpaur/MESE/CLP/GuiaPracticaCLP/multiplexor2x1_Nb/src/multiplexor2x1_Nb_tb.vhd|
!i113 1
R11
R12
