// Seed: 402152566
module module_0 (
    input wire id_0,
    output tri0 id_1,
    output tri0 id_2,
    output uwire id_3,
    output wire id_4,
    input wor id_5,
    input tri0 id_6,
    input wire id_7,
    input uwire id_8,
    output supply0 id_9,
    input uwire id_10,
    output wand id_11,
    output tri id_12,
    input supply1 id_13,
    input supply0 id_14,
    output supply1 id_15,
    input supply0 id_16,
    input tri1 id_17,
    input tri1 id_18,
    output uwire id_19,
    input supply0 id_20,
    input wand id_21,
    output wor id_22,
    input tri1 id_23,
    output supply0 id_24,
    input supply0 id_25,
    input wire id_26
);
  wire id_28;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    output tri1 id_3,
    input tri1 id_4
);
  module_0(
      id_0,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_4,
      id_1,
      id_2,
      id_4,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_4,
      id_0,
      id_2,
      id_4,
      id_3,
      id_4,
      id_0
  );
  uwire id_6 = 1;
endmodule
