// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of index
//        bit 31~0 - index[31:0] (Read)
// 0x14 : Control signal of index
//        bit 0  - index_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XCOUNTER_STREAM_HLS_AXILITES_ADDR_INDEX_DATA 0x10
#define XCOUNTER_STREAM_HLS_AXILITES_BITS_INDEX_DATA 32
#define XCOUNTER_STREAM_HLS_AXILITES_ADDR_INDEX_CTRL 0x14

// cpuControl
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of init
//        bit 31~0 - init[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of resolution
//        bit 31~0 - resolution[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of numWord
//        bit 31~0 - numWord[31:0] (Read/Write)
// 0x24 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XCOUNTER_STREAM_HLS_CPUCONTROL_ADDR_INIT_DATA       0x10
#define XCOUNTER_STREAM_HLS_CPUCONTROL_BITS_INIT_DATA       32
#define XCOUNTER_STREAM_HLS_CPUCONTROL_ADDR_RESOLUTION_DATA 0x18
#define XCOUNTER_STREAM_HLS_CPUCONTROL_BITS_RESOLUTION_DATA 32
#define XCOUNTER_STREAM_HLS_CPUCONTROL_ADDR_NUMWORD_DATA    0x20
#define XCOUNTER_STREAM_HLS_CPUCONTROL_BITS_NUMWORD_DATA    32

