Revision, Part, Chapter, Section, Type, Reqt_Num, Sentence
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Dev32 Base Device ID CSR (Configuration Space Offset 0x64)', 'REQUIREMENT', '1', 'This is the Dev32 device ID of the device (must be valid for endpoint devices when bit 19 of the Processing Element Features CAR is set)  .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6 Switch Routing Table Register Block', 'REQUIREMENT', '1', 'A switch device which has bit 19 set in the Processing Element Features CAR shall implement this register block.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.1 Register Map', 'REQUIREMENT', '1', 'The register map for the routing table registers shall be as specified by Table 3-12.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.2 Switch Routing Table Register Block Header (Block Offset 0x0)', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.2 Switch Routing Table Register Block Header (Block Offset 0x0)', 'REQUIREMENT', '2', 'The register shall be read-only.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.3 Broadcast Routing Table Control CSR (Block Offset 0x20)', 'REQUIREMENT', '1', 'use and meaning of the bits and bit fields of this register shall be as specified in Table  .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)', 'REQUIREMENT', '1', 'This register shall communicate the location of the Broadcast Level 0 routing table group.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)', 'REQUIREMENT', '3', 'This register shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)', 'REQUIREMENT', '4', 'When Three Levels is 0, Num_L0_Groups shall communicate the number of groups available for routing.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)', 'REQUIREMENT', '5', 'When Three Levels is 1, Num_L0_Groups shall be 1.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)', 'REQUIREMENT', '6', 'The L0_Group_Ptr value shall be the maintenance offset of the first entry in the first routing table group for level 0, divided by 1024.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)', 'REQUIREMENT', '7', 'The maintenance offset of the first entry in the first routing group for level 0 shall be a 1024 byte aligned address.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)', 'REQUIREMENT', '8', 'The L0_Group_Ptr value shall indicate an address in Implementation Defined register space.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)', 'REQUIREMENT', '9', 'Writes to the broadcast routing table group entries pointed to by this register shall cause the corresponding routing table group entries for all ports to assume the value written.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)', 'REQUIREMENT', '10', 'Implementation specific behavior shall occur for writes to routing table group entries if the contents of the Port n Routing Table Control CSRs are not the same for all ports .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '1', 'This register shall communicate the location of the Broadcast Level 1 routing table group.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '2', 'bits and bit fields of this register shall be as specified in Table 3-16.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '3', 'shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '4', 'Num_L1_Groups shall be encoded as follows: 0x00 - 256 Groups 0x01 - 1 Group 0x02 - 2 Groups 0x03 - 3 Groups <ellipsis> 0xFF - 255 Groups  .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '5', 'The L1_Group_Ptr value shall be the maintenance offset of the first entry in the first routing table group for level 1, divided by 1024.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '6', 'The maintenance offset of the first entry in the first routing group for level 1 shall be a 1024 byte aligned address.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '7', 'The L1_Group_Ptr value shall indicate an address in Implementation Defined register space.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '8', 'Writes to the broadcast routing table group entries pointed to by this register shall cause the corresponding routing table group entries for all ports to assume the value written.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '9', 'Implementation specific behavior shall occur for writes to routing table group entries if the contents of the Port n Routing Table Control CSRs are not the same for all ports .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '1', 'This register shall communicate the location of the Level 2 routing table group for Port n.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '2', 'bits and bit fields of this register shall be as specified in Table 3-17.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '3', 'shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '4', 'Num_L2_Groups shall be encoded as follows: 0x00 - 256 Groups 0x01 - 1 Group 0x02 - 2 Groups 0x03 - 3 Groups <ellipsis> 0xFF - 255 Groups  .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '5', 'The L2_Group_Ptr value shall be the maintenance offset of the first entry in the first broadcast routing table group for level 2, divided by 1024.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '6', 'The maintenance offset of the first entry in the first broadcast routing group for level 2 shall be a 1024 byte aligned address.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '7', 'The L2_Group_Ptr value shall indicate an address in Implementation Defined register space.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '8', 'Writes to the broadcast routing table group entries pointed to by this register shall cause the corresponding routing table group entries for all ports to assume the value written.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '9', 'Implementation specific behavior shall occur for writes to broadcast routing table group entries if the contents of the Port n Routing Table Control CSRs are not the same for all ports .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.7 Port n Routing Table Control CSRs (Block Offset 0x40 + (0x20 * n))', 'REQUIREMENT', '1', 'These registers shall control the routing mode for all ports whose Port n Level 0 Info CSR L0_Group_Ptr field value is the same.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.7 Port n Routing Table Control CSRs (Block Offset 0x40 + (0x20 * n))', 'REQUIREMENT', '2', 'fields of these registers shall be as specified in Table 3-18.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))', 'REQUIREMENT', '1', 'These registers shall communicate the location of the Level 0 routing table group for Port n.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of these registers shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))', 'REQUIREMENT', '3', 'These registers shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))', 'REQUIREMENT', '4', 'When Three Levels is 0, Num_L0_Groups shall communicate the number of groups available for routing.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))', 'REQUIREMENT', '5', 'When Three Levels is 1, Num_L0_Groups shall be 1.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))', 'REQUIREMENT', '6', 'The L0_Group_Ptr value shall be the maintenance offset of the first entry in the first routing table group for level 0, divided by 1024.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))', 'REQUIREMENT', '7', 'The maintenance offset of the first entry in the first routing group for level 0 shall be a 1024 byte aligned address.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))', 'REQUIREMENT', '8', 'The L0_Group_Ptr value shall indicate an address in Implementation Defined register space.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))', 'REQUIREMENT', '9', 'All ports with identical L0_Group_Ptr values shall have identical Level 0 routing behavior.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))', 'REQUIREMENT', '1', 'These registers shall communicate the location of the Level 1 routing table group for Port n.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))', 'REQUIREMENT', '2', 'When the Three Levels of the Port n Routing Table Control CSRs is 0, these registers shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))', 'REQUIREMENT', '3', 'The use and meaning of the bits and bit fields of these registers shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))', 'REQUIREMENT', '4', 'These registers shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))', 'REQUIREMENT', '5', 'Num_L1_Groups shall be encoded as follows: 0x00 - 256 Groups 0x01 - 1 Group 0x02 - 2 Groups 0x03 - 3 Groups <ellipsis> 0xFF - 255 Groups  .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))', 'REQUIREMENT', '6', 'The L0_Group_Ptr value shall be the maintenance offset of the first entry in the first routing table group for level 0, divided by 1024.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))', 'REQUIREMENT', '7', 'The maintenance offset of the first entry in the first routing group for level 0 shall be a 1024 byte aligned address.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))', 'REQUIREMENT', '8', 'The L1_Group_Ptr value shall indicate an address in Implementation Defined register space.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))', 'REQUIREMENT', '9', 'All ports with identical L1_Group_Ptr values shall have identical Level 1 packet routing behavior.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))', 'REQUIREMENT', '1', 'These registers shall communicate the location of the Level 2 routing table group for Port n.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))', 'REQUIREMENT', '2', 'When the Three Levels of the Port n Routing Table Control CSRs is 0, these registers shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))', 'REQUIREMENT', '3', 'The use and meaning of the bits and bit fields of these registers shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))', 'REQUIREMENT', '4', 'These registers shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))', 'REQUIREMENT', '5', 'Num_L2_Groups shall be encoded as follows: 0x00 - 256 Groups 0x01 - 1 Group 0x02 - 2 Groups 0x03 - 3 Groups <ellipsis> 0xFF - 255 Groups  .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))', 'REQUIREMENT', '6', 'The L2_Group_Ptr value shall be the maintenance offset of the first entry in the first routing table group for level 2, divided by 1024.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))', 'REQUIREMENT', '7', 'The maintenance offset of the first entry in the first routing group for level 2 shall be a 1024 byte aligned address.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))', 'REQUIREMENT', '8', 'The L1_Group_Ptr value shall indicate an address in Implementation Defined register space.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))', 'REQUIREMENT', '9', 'All ports with identical L2_Group_Ptr values shall have identical Level 2 routing behavior.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.1 Broadcast Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '1', 'Writes to the Broadcast Level 0 Group x Entry y Routing Table Entry CSRs shall cause the corresponding Port n Level 0 Group x Entry y Routing Table Entry CSRs for all ports to assume the value written.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.1 Broadcast Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'fields of this register shall be as specified in Table 3-22.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.1 Broadcast Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '3', 'When these bits are written to 0x0, no implementation specific function shall be invoked.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.1 Broadcast Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '4', 'Selection of an Egress Port Number, Multicast Mask or Level 1 Group Number which does not exist in the device shall result in implementation specific behavior.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.1 Broadcast Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '5', 'When the Three Levels field of the Port n Routing Table Control CSR is clear, the values 0x200 through 0x2FF shall result in implementation specific routing behavior.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.2 Broadcast Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '1', 'Writes to the Broadcast Level 1 Group x Entry y Routing Table Entry CSRs shall cause the corresponding Port n Level 1 Group x Entry y Routing Table Entry CSRs for all ports to assume the value written.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.2 Broadcast Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'fields of this register shall be as specified in Table 3-23.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.2 Broadcast Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '3', 'When these bits are written to 0x0, no implementation specific function shall be invoked.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.2 Broadcast Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '4', 'Selection of an Egress Port Number, Multicast Mask or Level 2 Group Number which does not exist in the device shall result in implementation specific behavior.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.3 Broadcast Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '1', 'Writes to the Broadcast Level 2 Group x Entry y Routing Table Entry CSRs shall cause the corresponding Port n Level 2 Group x Entry y Routing Table Entry CSRs for all ports to assume the value written.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.3 Broadcast Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'fields of this register shall be as specified in Table 3-24.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.3 Broadcast Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '3', 'When these bits are written to 0x0, no implementation specific function shall be invoked.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.3 Broadcast Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '4', 'Selection of an Egress Port Number or Multicast Mask Number which does not exist in the device shall result in implementation specific behavior.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.4 Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '1', 'This register shall control the routing mode for all ports whose Port n Level 0 Info CSR L0_Group_Ptr field value is the same.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.4 Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.4 Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '3', 'When these bits are written to 0x0, no implementation specific function shall be invoked.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.4 Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '4', 'Selection of an Egress Port Number, Multicast Mask or Level 1 Group Number which does not exist in the device shall result in implementation specific behavior.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.4 Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '5', 'When the Three Levels field of the Port n Routing Table Control CSR is clear, the values 0x200 through 0x2FF shall result in implementation specific routing behavior.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.5 Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '1', 'This register shall control the routing mode for all ports whose Port n Level 1 Info CSR L1_Group_Ptr field value is the same.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.5 Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.5 Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '3', 'When these bits are written to 0x0, no implementation specific function shall be invoked.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.5 Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '4', 'Selection of an Egress Port Number, Multicast Mask or Level 2 Group Number which does not exist in the device shall result in implementation specific behavior.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.6 Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '1', 'This register shall control the routing mode for all ports whose Port n Level 2 Info CSR L2_Group_Ptr field value is the same.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.6 Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.6 Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '3', 'When these bits are written to 0x0, no implementation specific function shall be invoked.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.6 Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '4', 'Selection of an Egress Port Number or Multicast Mask Number which does not exist in the device shall result in implementation specific behavior.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '1', 'A device that receives a reset-port command shall perform the following:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '2', 'The reset-port command shall not generate a link-response control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '3', 'For this reason, no assumptions shall be made about the effect of a reset-port command on packet storage for transmission or reception.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '4', ') transitions to the SILENT state within one link-response timeout period, the port shall behave as if it has received a reset-port request.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '5', 'The timeout period shall be tracked only for the most recently transmitted reset-port command.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '6', 'A port receiving a reset-port command in a link-request control symbol shall not perform the reset-port function unless it has received four reset-port commands in a row without any other intervening packets or control symbols, except status control symbols.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '7', 'When issuing a reset with four consecutive reset-port commands, care must be taken to account for all effects associated with the reset event.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.3 Loop-Timing Control Symbol', 'REQUIREMENT', '1', 'A processing element shall support transmitting a loop-timing request when the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.3 Loop-Timing Control Symbol', 'REQUIREMENT', '2', 'processing element shall support receiving a loop-timing request when the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code', 'REQUIREMENT', '1', 'The following polynomial shall be used to generate the 24-bit CRC for Control Symbol 64:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code', 'REQUIREMENT', '2', 'The 24-bit CRC shall be computed over control symbol bits 0 through 37 beginning with control symbol bit 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code', 'REQUIREMENT', '3', 'Before the CRC is computed, the CRC shall be set to all1s (0b1111_1111_1111_1111_1111_1111).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code', 'REQUIREMENT', '4', 'Note that the alignment field shall be    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code', 'REQUIREMENT', '5', 'The 24-bit CRC shall be generated by each transmitter and verified by each receiver using the Control Symbol 64.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.1 Definitions', 'REQUIREMENT', '1', 'Far Link Partner: The processing element that must be accessed over the Structurally Asymmetric Link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '1', 'Width<quote> field of each link partner shall match the other link partner's      .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '2', 'Structurally Asymmetric Link mode shall be attempted when SAL_Enabled is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '3', 'Structurally Asymmetric Link Operation mode shall be disabled when SAL_Enabled is deasserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '4', 'When SAL RX Width or SAL TX Width values are not 0b0000, the link partners shall not process received IDLE2 transmit emphasis commands (IDLE2 <quote>ACK<quote> and <quote>NACK<quote> fields shall be 0b0), and shall not send IDLE2 transmit emphasis commands (<quote>Tap(+1) Command<quote> and <quote>Transmit emphasis tap(-1)<quote> fields shall be 0b00).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '5', 'Transmitter shall transmit a valid 1x bit stream on lane 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '6', 'Transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 1, 2, and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '7', 'Receiver shall enable reception on lane 0 only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '8', 'Receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '9', 'Transmitter shall transmit a valid 1x bit stream on lane 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '10', 'Transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0, 2, and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '11', 'Receiver shall enable reception on lane 1 only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '12', 'Receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '13', 'Transmitter shall transmit a valid 1x bit stream on lane 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '14', 'Transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0, 1, and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '15', 'Receiver shall enable reception on lane 2 only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '16', 'Receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '17', 'Transmitter shall transmit a valid 1x lane 0 bit stream on lane 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '18', 'Transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0, 1, and 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '19', 'Receiver shall behave as if data received on lane 3 was actually received on lane 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '20', 'Receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '21', 'Transmitter shall send valid 2x mode bit streams on lanes 0 and 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '22', 'Transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 2 and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '23', 'Transmitter shall operate as a 2x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '24', 'Receiver shall operate as a 2x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '25', 'Transmitter shall send a valid 2x mode bit stream, as composed for lane 0, on lane 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '26', 'Transmitter shall send a valid 2x mode bit stream, as composed for lane 1, on lane 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '27', 'Transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0 and 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '28', 'Transmitter shall operate as a 2x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '29', 'Receiver shall behave as if the data received on lane 2 was actually received on lane 0, and as if the data received on lane 3 was actually received on lane 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '30', 'Receiver shall operate as a 2x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '31', 'Transmitter shall operate as a 4x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '32', 'Receiver shall operate as a 4x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '33', 'Transmitter shall operate as an 8x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '34', 'Receiver shall operate as an 8x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '35', 'Transmitter shall operate as a 16x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '36', 'Receiver shall operate as a 16x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'Recommendation', '37', 'It is strongly recommended that devices which support structurally asymmetric links operating at Baud Rate Class 2 speeds implement register control of the transmit emphasis coefficient set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '1', 'The Port n PRBS Control CSR <quote>PRBS Active<quote> bit shall be set at the start of  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '2', 'The bit shall remain asserted for the interval programmed in the PRBS Test Interval field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '3', 'The bit shall be cleared when the PRBS Test Interval has completed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '4', 'While PRBS Active is set, all receive lanes for the port shall pass data marked as <quote>error<quote> to the ports state machines.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '5', 'All PRBS status values shall be cleared to 0 whenever the PRBS Active bit transitions from 0 to 1, including the following registers/fields:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '6', 'The PRBS Completed bit shall remain cleared for the interval programmed in the PRBS Test Interval field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '7', 'The PRBS Completed bit shall be set when the PRBS Test Interval has completed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '8', 'While PRBS Active is set, the port shall transmit the selected PRBS sequence    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '9', 'CSR <quote>PRBS Transmit Lane Control<quote> field shall be electrically idle.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '10', 'While PRBS Active is set, the port shall check the selected PRBS sequence    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '11', 'The checking algorithm shall be as follows:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '12', 'The Port n PRBS Status 1 CSR <quote>Lane x PRBS Lock Status<quote> shall be set if  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '13', 'The <quote>Lane x PRBS Error Count<quote> shall be incremented by 1 if the received PRBS sequence does not match the predicted PRBS sequence and the <quote>Lane x PRBS Lock Status<quote> field is set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '14', 'When the receive equalization method used by a device can cause a single error to be replicated as a burst of errors, the checking algorithm shall ensure that the <quote>Lane x PRBS Error Count<quote> shall be incremented by 1 for each burst of errors.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '15', 'Locked Time<quote> field shall be incremented by 1 whenever a period equal to the currently programed Discovery Timer period has expired, and the <quote>Lane x    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.1 Introduction', 'REQUIREMENT', '1', 'The 64b/67b PCS and PMA Layers shall be supported by links operating at Baud Rate Class 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.1 Codeword Format', 'REQUIREMENT', '1', 'Codewords shall be transmitted from left to right, bit 0 to bit 66 starting with the inverted bit and progressing to data_field[63].'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.2 Data Codeword', 'REQUIREMENT', '1', 'The format of a data codeword (type bit = 0b1) shall be as shown in Figure 5-2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3 Control Codeword', 'REQUIREMENT', '1', 'The general format of a control codeword shall be as shown in Figure 5-3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3 Control Codeword', 'REQUIREMENT', '2', 'The default power-up state of a processing element shall disable transmission and processing of implementation specific control codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.1 Skip-Marker Control Codeword', 'REQUIREMENT', '1', 'shall be as shown in Figure 5-4.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.1 Skip-Marker Control Codeword', 'REQUIREMENT', '2', 'The codeword shall be transmitted only as part of a Skip ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword', 'REQUIREMENT', '1', 'The Lane-Check control codeword is only intended to be used for bit error rate estimation and shall not influence or trigger error recovery.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword', 'REQUIREMENT', '2', 'Its format shall be as    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword', 'REQUIREMENT', '3', 'The codeword shall be transmitted only as a part of the Skip  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword', 'REQUIREMENT', '4', 'The content of the Lane-Check control codeword lane check value field shall be as    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.3 Descrambler Seed Control Codeword', 'REQUIREMENT', '1', 'The format of the Descrambler Seed control codeword shall be as shown in Figure  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.3 Descrambler Seed Control Codeword', 'REQUIREMENT', '2', 'Seed codewords transmitted on lane k of a link shall contain the value of the lane k transmit scrambler (seed) which would have been used to scramble the Descrambler Seed Control Codeword if it was a codeword that is scrambled before transmission.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.4 Skip Control Codeword', 'REQUIREMENT', '1', 'The format of the Skip control codeword shall be as    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.4 Skip Control Codeword', 'REQUIREMENT', '2', 'The codeword shall be transmitted only as part of a Skip ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '1', 'control codeword shall be as shown in Figure 5-8.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '2', 'The codeword shall be  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '3', 'The content of the status_control field shall be as specified in Table 5-3  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '4', 'The value and meaning of this bit transmitted on all lanes of a port shall be the same as that of the port's state machine variable port_initialized.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '5', 'Receive width The width at which the port is currently receiving control symbols and packets (destriping width) 0b000 - None 0b001 - 1x mode, lane 0 0b010 - 2x mode 0b011 - 4x mode 0b100 - 8x mode 0b101 - 16x mode 0b110 - 1x mode, lane 1 0b111 - 1x mode, lane 2 The receive width field shall retain the value it held prior to the Port Initialization State Machine entering the 1x_RECOVERY, 2x_RECOVERY, or Nx_RECOVERY states for the duration of those recovery states.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '6', 'Receive lanes ready The value of the field shall indicate the lanes being received by the port as indicated by the lanes for which lane_ready is asserted, lanes beyond max_width shall not be considered ready for this purpose 0b000 - No lanes ready 0b001 - lane_ready[0] 0b010 - lane_ready[0] &amp; lane_ready[1] 0b011 -lane_ready[0] &amp; lane_ready[1] &amp; <ellipsis> &amp; lane_ready[3] 0b100 - lane_ready[0] &amp; lane_ready[1] &amp; <ellipsis> &amp; lane_ready[7] 0b101 - lane_ready[0] &amp; lane_ready[1] &amp; <ellipsis> &amp; lane_ready[15] 0b110 - 0b111 - reserved  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '7', 'Receive lane ready The value and meaning of this bit transmitted on lane k shall be the same as that of the lane's state machine variable lane_ready[k]  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '8', 'The value and meaning of this bit transmitted on lane k shall be the same as that of the port's state machine variable lane_trained[k]  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '9', 'Receive width command The port receiving the command shall attempt to switch to the receive width specified in the command received on lane 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '10', 'The receiver shall only see the transmit width request on lane 0 as a valid request.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '11', 'The value and meaning of this bit transmitted on a lane shall be the same as that of the lanes state machine variable xmt_sc_seq.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '12', 'Transmit equalizer tap When the transmit equalizer command is tap specific, this field contains the number of the equalizer tap to which the tap specific command shall be applied.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '13', 'b0000 - Tap 0 0b0001 - Tap +1 0b0010 - Tap +2 0b0011 - Tap +3 0b0100 - Tap +4 0b0101 - Tap +5 0b0110 - Tap +6 0b0111 - Tap +7 0b1000 - Tap -8 0b1001 - Tap -7 0b1010 - Tap -6 0b1011 - Tap -5 0b1100 - Tap -4 0b1101 - Tap -3 0b1110 - Tap -2 0b1111 - Tap -1 When the transmit equalizer update command is not tap specific, the field shall have the value 0b0000 and shall be ignored.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '14', 'When Transmit equalizer command are 0b001, 0b010 or 0b111; the Transmit equalizer tap value shall contain the value of the Tap; for other commands the Transmit equalizer tap value shall be 0b0000  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '15', 'Retrain grant When the Status/Control control codeword is formed, the value of this bit shall be the same as the value of the port's state machine variable retrain_grnt.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '16', 'Retrain ready When the Status/Control control codeword is formed, the value of this bit shall be the same as the value of the port's state machine variable retrain_ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '17', 'Retraining When the Status/Control control codeword is formed, the value of this bit shall be the same as the value of the port's state machine variable retraining.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '18', ' The <quote>Port<quote> scope means that the transmitting port shall transmit the same value on all lanes and that the receiving port shall only use the values received on lane 0 or lane R if operating in redundant mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '19', 'Port<quote> scope means that the transmitting port shall transmit the same value on all lanes and that the receiving port shall only use the values received on lane 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.6 CSB Control Codeword', 'REQUIREMENT', '1', 'The format of the CSB control codeword shall be as shown in Figure 5-9.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.6 CSB Control Codeword', 'REQUIREMENT', '2', 'When there is no data for encoding in codeword bits [35:66], the bits shall be loaded with bytes of 0x00, which when scrambled become pseudo-random data bytes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.7 CSE Control Codeword', 'REQUIREMENT', '1', 'The format of the CSE control codeword shall be as shown in Figure 5-11.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.7 CSE Control Codeword', 'REQUIREMENT', '2', 'When there is no data for encoding in codeword bits [35:66], the bits shall be loaded with bytes of 0x00, which when scrambled become pseudo-random data bytes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.8 CSEB Control Codeword', 'REQUIREMENT', '1', 'The format of the CSEB control codeword shall be as shown in Figure 5-13.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '1', 'type and type) shall never be scrambled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '2', 'Scrambling and descrambling shall be done on a per lane basis.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '3', 'At any specific time, each of the lanes scramblers shall have a different state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '4', 'Scramblers and descramblers shall step and generate 64 bits of scrambling sequence for every codeword except Skip control codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '5', 'Scramblers and descramblers shall neither step nor generate any scrambling sequence bits for Skip control codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '6', 'Codewords shall be scrambled according to the following rules:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '7', 'Codeword bits [3:66] of all data codewords shall be scrambled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '8', '= 0b00 shall be scrambled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '9', 'Control codewords with codeword bits[33:34] = 0b00 shall not be scrambled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '10', 'Therefore the CSB, CSE and CSEB control codewords shall be scrambled  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '11', 'and all other control codeword types shall not be scrambled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '12', 'The codeword data_field shall be scrambled from left to right beginning with codeword bit [3] and ending with codeword bit [66].'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '13', '= 0b00, the scrambler bits that would be used to scramble codeword bits[33:34] shall be ignored and not used.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '14', 'When a control codeword with codeword bits[33:34] = 0b00 is encountered, all 64 scrambler bits shall be ignored and not used.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '15', 'The scrambler shall still step 64 bits for each codeword except for Skip control codewords, even if only some or none of the 64 bits are used for scrambling.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '16', 'A pseudo-random sequence generated by a Fibonacci (external) form linear feedback shift register (LFSR) generator using the primal generating polynomial x58+x39+1 shall be used for scrambling.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '17', 'The output of the scrambler shall be the output of the register holding x58, the oldest and most significant state bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '18', 'To minimize any correlation between lanes when a port is transmitting on multiple lanes, the scrambling sequence applied to a given output lane of the port shall be offset from the scrambling sequence applied to any other output lane of the port by at least 512 bits.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '1', 'Each lane descrambler shall synchronize itself to the data stream it is receiving by using Seed ordered sequences.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '2', 'The first Descrambler Seed control codeword of the Seed ordered sequence shall be used to re-initialize the state of the descrambler.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '3', 'A Descrambler Seed control codeword shall be determined to be the first in a Seed ordered sequence if the preceding codeword is not a Descrambler Seed control codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '4', 'After a lane descrambler has been re-initialized, the second Descrambler Seed control codeword of the Seed ordered sequence shall be used to verify descrambler synchronization.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '5', 'The descrambler verification is done by comparing the received seed value from the Descrambler Seed control codeword with the current seed value of the descrambler and if they match then the descrambler is determined to be <quote>in sync<quote>; otherwise, the descrambler shall be determined to be <quote>out of sync<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '6', 'If a descrambler sync test fails while receive_enable is asserted, an initialized port shall immediately enter the Input Error-stopped state if it is not already in that state and resynchronize the descrambler.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '7', 'An uninitialized port shall ignore scrambler sync failures.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '8', 'received while the lane descrambler of a 1x link or the lane descrambler of any lane carrying control symbols and packets in a multi-lane mode is out of sync shall be ignored and discarded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '9', 'The cause field in the packet-not-accepted control symbol issued by the port on entering the Input Error-stopped state due to a sync check failure shall indicate <quote>loss of descrambler sync<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '10', 'To ensure that a port that may have lost descrambler sync can recover descrambler sync before it is sent a link maintenance protocol link-request control symbol, a LP-Serial port that is operating with IDLE3 shall transmit a Seed ordered sequence before every transmitted link-request control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '11', 'For reset-device or reset-port where four link-request control symbols are transmitted, each of the four link-request control symbols shall be preceded by a Seed ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '12', 'The Seed ordered sequence shall be transmitted in parallel on each of the N active lanes of a link operating in Nx mode, and shall immediately precede the link-request control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5.1 Selective Codeword Inversion Rules', 'REQUIREMENT', '1', 'Selective codeword inversion shall be applied to the signal transmitted over each lane of an LP-Serial link according to the following rules.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5.1 Selective Codeword Inversion Rules', 'REQUIREMENT', '2', 'The transmitter shall start with 0 as the initial value for the running disparity calculation for each lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5.1 Selective Codeword Inversion Rules', 'REQUIREMENT', '3', 'If the signs of the codeword disparity and the running disparity of the lane over which the codeword will be transmitted are different, the codeword shall be transmitted as is without inversion.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5.1 Selective Codeword Inversion Rules', 'REQUIREMENT', '4', 'The running disparity at the end of the codeword shall be the running disparity at the beginning of the codeword plus the disparity of the codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5.1 Selective Codeword Inversion Rules', 'REQUIREMENT', '5', 'The running disparity at the end of the codeword shall be the running disparity at the beginning of the codeword minus the disparity of the codeword before inversion.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '1', 'calculation shall be a Lane Check control codeword, modified such that the BIP field is all 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '2', 'The BIP calculation shall exclude Skip-Marker and Skip control codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '3', 'The BIP calculation shall be done on non-inverted codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '4', 'On the transmit side the codeword values in the BIP calculation shall not have selective codeword inversion applied.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '5', 'On the receive side, the BIP calculation shall use the uninverted, original values of codewords that had selective codeword inversion applied for transmission.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '6', 'When a 'finish' Lane Check control codeword is received, the BIP-23 value calculated by the receiver shall be checked against the BIP-23 field of the 'finish' Lane Check control codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '7', 'errors<quote> field shall be incremented by 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '8', 'Note that the receivers calculated BIP-23 value used in the comparison shall exclude the 'finish' Lane Check control codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '9', 'The BIP-23 value of the first error free received Lane Check control codeword that is recognized by the receiver after achieving codeword lock shall be not be checked.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.7 Transmission Order', 'REQUIREMENT', '1', 'The parallel 67-bit codeword output of the encoder shall be serialized and transmitted with bit 0 transmitted first and a sequential bit ordering towards bit 66.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '1', 'The packet format as defined in Chapter 2, &quot;Packets&quot; shall be augmented by an  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '2', 'The link CRC-32 shall be generated by the transmitting port and shall be used to check for packet corruption by the receiving port after which the link CRC-32 shall be discarded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '3', 'The link CRC-32 shall be computed over the packet data, excluding the ackID field, including the CRC-16 and if present the additional embedded CRC-16 and the 16-bit pad.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '4', 'The link CRC-32 shall use the polynomial specified in IEEE 802.3 - 2008 (Section 1) clause 3.2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '5', 'The link CRC-32 shall be    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '6', 'The length of packets shall be an integer multiple of 8 bytes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '7', 'Packets that are not an integer multiple of 8 bytes in length shall be padded with 4 bytes of 0x00 such that the padded length is an integer multiple of 8 bytes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '8', 'The padding bytes of 0x00 shall be placed after the link CRC-32.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '9', 'Corruption of the 2 pad bytes inserted after the final CRC-16 of a packet shall cause a CRC-32 error to be detected.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '10', 'The maximum length of a packet shall be 288 bytes: the 280 byte maximum packet    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '11', 'Packets whose transmission is terminated before the end of the packet shall be terminated at an 8 byte boundary relative to the beginning of the packet except in error recovery cases.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '12', 'Receivers shall not assume that a packet whose transmission is terminated before the end of the packet includes the link CRC-32.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6.1 Link CRC-32 Code', 'REQUIREMENT', '1', 'shall be used to generate the link CRC-32 for packets.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6.1 Link CRC-32 Code', 'REQUIREMENT', '2', 'The value of the link CRC-32 shall be initialized to 0xFFFF_FFFF (all logic 1s) at the beginning of each packet.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7 Packet Delimiting and Alignment', 'REQUIREMENT', '1', 'Packets shall be delimited for transmission by two control symbols, a <quote>start of packet delimiter<quote> and an <quote>end of packet delimiter<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7 Packet Delimiting and Alignment', 'REQUIREMENT', '2', 'The control symbol containing the start of packet delimiter shall immediately precede the first byte of the packet or the first byte of an embedded control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7 Packet Delimiting and Alignment', 'REQUIREMENT', '3', 'With one exception stated below, the control symbol containing the end of packet delimiter shall immediately follow the last byte of the packet or the last byte of an embedded control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.1 Packet Start Delimiter', 'REQUIREMENT', '1', 'The beginning of packet shall be delimited by a start-of-packet control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.1 Packet Start Delimiter', 'REQUIREMENT', '2', 'After 64b/67b encoding, the last half of the start-of-packet control symbol shall share a CSE control codeword with the first 4 data bytes of the packet, or a CSEB control codeword with the first half of an embedded control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.2 Packet Termination Delimiters', 'REQUIREMENT', '1', 'A packet shall be terminated in one of the following ways.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.2 Packet Termination Delimiters', 'REQUIREMENT', '2', 'After 64b/67b encoding, and with one exception stated below, the first half of the packet terminating delimiter control symbol shall share a CSB control codeword with the last 4 data bytes of the packet, or a CSEB control codeword with the last half of an embedded control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.2 Packet Termination Delimiters', 'REQUIREMENT', '3', 'If a packet is canceled with a link-request control symbol, a Seed ordered sequence shall be transmitted between the end of the packet and the link-request control symbol on all lanes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.2 Packet Termination Delimiters', 'REQUIREMENT', '4', 'Bytes of 0x00 shall be used to pad the space between the end of the packet and the beginning of the Seed ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.2 Packet Termination Delimiters', 'REQUIREMENT', '5', 'The link-request control symbol shall immediately follow the Seed ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.2 Packet Termination Delimiters', 'REQUIREMENT', '6', 'The link-request control symbol shall begin transmission in Lane 0 of a multi-lane port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.8 Control Symbol Transmission Rules', 'REQUIREMENT', '1', 'Links using the 64b/67b line code shall use Control Symbol 64 as defined in Section  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.8 Control Symbol Transmission Rules', 'REQUIREMENT', '2', 'Each control symbol shall be encoded using a pair of contiguous control codewords such that half of the control symbol is in each of the two control codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.8 Control Symbol Transmission Rules', 'REQUIREMENT', '3', 'Isolated control symbols shall be encoded using a CSB control codeword followed by a CSE control codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.8 Control Symbol Transmission Rules', 'REQUIREMENT', '4', 'A sequence of n contiguous control symbols shall be encoded with one CSB control codeword followed in order by n-1 CSEB control codewords and one CSE control codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.8 Control Symbol Transmission Rules', 'REQUIREMENT', '5', 'Control symbols embedded in a packet shall align to an 8-byte boundary relative to the beginning of the packet.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '1', 'To facilitate error detection, the Seed, Status/Control, Lane Check, Skip Marker and Skip control codewords shall be transmitted only in <quote>ordered sequences<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '2', 'When an ordered sequence is transmitted on a link direction operating in a multi-lane mode, the ordered sequence shall be transmitted in parallel on all active lanes with the sequence beginning in the same column on all active lanes and ending in the same column on all active lanes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '3', 'Ordered sequences shall not be striped.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '4', 'The reception of an incorrectly formed or corrupted ordered sequence on any active receive lane shall be handled by the receiver as an input error.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '5', 'value of 0 shall not be transmitted within delimited packets.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '6', 'Control codewords with a CC_type value of 0 shall not interrupt control symbol transmission, as defined in    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '7', 'Control codewords with a CC_type of 0 shall always be transmitted as columns, where every codeword in the column has the same value in data_field[32:35].'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '8', 'For forward compatibility and robustness, a column of control codewords with a CC_type of 0 and data_field[32:35] value that the port does not understand shall be handled as follows.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '9', 'A column of control codewords with a reserved data_field[32:35] value shall not be processed further, and shall not cause an error to be detected.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '10', 'A column of control codewords with an unsupported implementation specific data_field[32:35] value shall not be processed further, and shall not cause an error to be detected.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '11', 'A column of control codewords with a supported implementation specific data_field[32:35] value shall not be processed further while processing of implementation specific control codewords is disabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.1 Seed Ordered Sequence', 'REQUIREMENT', '1', 'The Seed ordered sequence shall be comprised of two sequential Descrambler Seed control codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.1 Seed Ordered Sequence', 'REQUIREMENT', '2', 'The Seed ordered sequence shall be transmitted before each link-request control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.1 Seed Ordered Sequence', 'REQUIREMENT', '3', 'As part of the IDLE3 sequence the Seed ordered sequence shall be transmitted at least once for every 52 codewords transmitted per lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'REQUIREMENT', '1', 'The Status/Control ordered sequence shall be comprised of two sequential Status/Control control codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'REQUIREMENT', '2', 'The content of the two Status/Control control codewords in a Status/Control ordered sequence transmitted on a specific lane shall be identical.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'REQUIREMENT', '3', 'A Status/Control ordered sequence shall be considered valid only if the two consecutive Status/Control control codewords are identical and the variable lane_sync[k] is asserted, where k is the lane the codewords are received on.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'REQUIREMENT', '4', 'When a link is operating in a multi-lane mode, the Status/Control ordered sequence shall be used by the receiver to align the active lanes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'REQUIREMENT', '5', 'Before the output enables of the transmitter are deasserted, the IDLE3 sequence shall be transmitted for a period of time which allows 8 Status/Control ordered sequences to be sent with the <quote>Port Entering Silence<quote> and <quote>Lane Entering Silence<quote> indications set according to what triggered the output enables to be deasserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'REQUIREMENT', '6', 'After the first Status/Control ordered sequence that signals Entering Silence the transmitter shall not be transmitting longer than a period of 512 codewords, which is sufficient to transmit more than the required 8 Status/Control ordered sequences.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'Recommendation', '7', 'Implementations should complete packets which are currently in transmission before starting transmission of the IDLE3 sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'REQUIREMENT', '8', 'The Status/Control ordered sequence shall be transmitted at least once for every 256 codewords transmitted per lane when operating in asymmetric mode and the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'REQUIREMENT', '9', 'Status/Control ordered sequence shall be transmitted at least once for every 49 codewords transmitted per lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'REQUIREMENT', '10', 'Under no circumstances shall the Status/Control ordered sequence be transmitted more often than once for every 18 codewords transmitted per lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.3 Skip Ordered Sequence', 'REQUIREMENT', '1', 'When transmitted, the Skip ordered sequence shall be comprised of a Skip-marker control codeword immediately followed by three Skip control codewords, then followed in order by a Lane Check control code and a Seed ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.3 Skip Ordered Sequence', 'REQUIREMENT', '2', 'When received, a Skip ordered sequence shall be comprised of a Skip-marker control codeword followed in order by one or more Skip control codewords, a Lane Check control codeword and a Seed ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.3 Skip Ordered Sequence', 'REQUIREMENT', '3', 'The Seed ordered sequence shall be used to verify, and if necessary, to reset the descrambler synchronization.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.3 Skip Ordered Sequence', 'REQUIREMENT', '4', 'If a retimer adds a Skip codeword to the sequence, it shall add the codeword immediately after the Skip-Marker codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.3 Skip Ordered Sequence', 'REQUIREMENT', '5', 'On links operating in a multilane mode, Skip codewords shall be added or deleted in columns.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.3 Skip Ordered Sequence', 'REQUIREMENT', '6', 'A port shall transmit a Skip ordered sequence on each of its active output lanes at least once for every 5000 codewords transmitted per lane by the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.3 Skip Ordered Sequence', 'Recommendation', '7', 'Since a packet or delimited control symbol may not be interrupted by an ordered sequence, it is recommended that a port transmit a Skip ordered sequence on each of its active output lanes at least once for every 4096 codewords transmitted per lane by the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10 Idle Sequence', 'REQUIREMENT', '1', 'When idle is transmitted by a LP-Serial port, an idle sequence shall be transmitted on each of the port's active output lanes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10 Idle Sequence', 'REQUIREMENT', '2', 'Ports operating in Nx mode shall not stripe the idle sequence across the active lanes; there is an idle sequence for each of the N lanes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10 Idle Sequence', 'REQUIREMENT', '3', 'An uninitialized LP-Serial port (state variable port_initialized not asserted) shall continuously transmit an idle sequence on all active output lanes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10 Idle Sequence', 'REQUIREMENT', '4', 'An initialized LP-Serial port (state variable port_initialized asserted) shall transmit an idle sequence on each of its active output lanes when there is nothing else to transmit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10 Idle Sequence', 'REQUIREMENT', '5', 'On links operating in 1x mode, the first codeword of the idle sequence shall immediately follow the last codeword of the preceding control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10 Idle Sequence', 'REQUIREMENT', '6', 'When a link is operating in Nx mode, the first column of N idle codewords shall immediately follow the column containing the last codeword of the preceding control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)', 'REQUIREMENT', '1', 'The IDLE3 Sequence shall be a continuous sequence of <quote>ordered sequences<quote> and data codewords containing pseudo-random data.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)', 'REQUIREMENT', '2', 'The IDLE3 sequence shall be generated according to the following rules.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)', 'REQUIREMENT', '3', 'Pseudo-random data codewords shall be generated by first forming data codewords filled with bytes of 0x00 and then scrambling those data codewords with the transmitter's per lane scrambler(s).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)', 'REQUIREMENT', '4', 'An ordered sequence, once begun, shall be transmitted in its entirety.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)', 'REQUIREMENT', '5', 'A Status/Control ordered sequence shall be transmitted once every 18 to 53 codewords transmitted per lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)', 'REQUIREMENT', '6', 'A Seed ordered sequence shall be transmitted at least once every 53 codewords transmitted per lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)', 'Recommendation', '7', 'The spacing between Status/Control ordered sequences should be pseudo-random to minimize peaks in the spectrum of the transmitted signal.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)', 'REQUIREMENT', '8', 'An IDLE3 sequence shall be transmitted in parallel on all active lanes  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)', 'REQUIREMENT', '9', 'The sequence of ordered sequences and pseudo-random data codewords shall be exactly the same for all active lanes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)', 'REQUIREMENT', '10', 'The IDLE3 sequence and each ordered sequence in the IDLE3 sequence shall begin in the same column for all active lanes and shall end in the same column for all active lanes, i.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)', 'REQUIREMENT', '11', 'Status/Control ordered sequences shall be separated by at least 16 non-Status/Control codeword columns, regardless of whether the last Status/Control ordered sequence was part of this IDLE3 sequence or a previous IDLE3 sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.2 Idle Sequence 3 Generation', 'Recommendation', '1', 'A primitive polynomial of at least 7th degree is recommended as the generating polynomial for the pseudo-random sequence that is used in the generation of the idle sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.2 Idle Sequence 3 Generation', 'Recommendation', '2', 'Transmission of Skip ordered sequences should be minimized, as completion of the seven codeword Skip sequence delays the start of packet transmission.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.2 Idle Sequence 3 Generation', 'Recommendation', '3', 'It should be kept in mind that transmitting Skip ordered sequences too often can impact link efficiency if packets arrive for transmission when a Skip ordered sequence is being transmitted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2 Ports Operating at 10.3125 and 12.5 Gbaud', 'REQUIREMENT', '1', 'Long run ports shall support both long run and short run electrical specifications and    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2 Ports Operating at 10.3125 and 12.5 Gbaud', 'REQUIREMENT', '2', 'that support training shall support retraining.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.1 Long run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '1', 'Long run ports shall support adaptive equalizer training using the training frame structure, DME encoding of the control channel and the protocol specified in Clauses 72.6.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.1 Long run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '2', 'Implementations shall implement a timeout on DME transmit emphasis requests.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.1 Long run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '3', 'The timeout shall be controlled by Port n Link Timers Control CSRs Emphasis  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '1', 'Short run ports that implement adaptive transmit equalization shall support adjustment of each lane's adaptive transmit equalizer's settings by the connected lane receiver.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '2', 'The short run training signal shall be IDLE3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '3', 'CW training commands shall be carried in the <quote>Transmit equalizer command<quote> and <quote>Transmit equalizer tap<quote> fields of Status/Control control codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '4', 'When the <quote>Transmit equalizer command<quote> is tap specific, the tap number shall be specified in the <quote>Transmit equalizer tap<quote> field; otherwise, the <quote>Transmit equalizer tap<quote> field shall be set to 0x0 on transmission and ignored on reception.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '5', 'CW training command status shall be carried in the <quote>Transmit equalizer status<quote> field of Status/Control control codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '6', 'CW training shall use the following handshake protocol:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '7', 'A transmit equalizer command shall be considered asserted when the value of the <quote>Transmit equalizer command<quote> field is different from <quote>hold<quote>; otherwise, no transmit equalizer command is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '8', 'The <quote>Transmit equalizer tap<quote> field shall be considered an extension of the <quote>Transmit equalizer command<quote> field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '9', 'The <quote>Transmit equalizer tap<quote> field shall have the appropriate value and the value shall not change while a <quote>Transmit equalizer command<quote> is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '10', 'The assertion of a <quote>Transmit equalizer command<quote> shall occur only when the value of <quote>Transmit equalizer status<quote> is <quote>not_updated<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '11', 'Once a <quote>Transmit equalizer command<quote> is asserted, it shall remain asserted and unchanged in value until the value of <quote>Transmit equalizer status<quote> is different from <quote>not_updated<quote> or the command has been asserted for the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '12', 'At that point, the command shall be de-asserted within 5 usec of whichever of the two events occurred first.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '13', 'If the command timed out, the command shall be deasserted for the timeout period configured in the Emphasis Command Timeout field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '14', 'her than <quote>not_updated<quote> is asserted, it shall remain asserted until the value of <quote>Transmit equalizer command<quote> returns to <quote>hold<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.3 10.3125 and 12.5 Gbaud retraining', 'REQUIREMENT', '1', 'Retraining shall use the same mechanisms and protocol as specified in Section  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.3 10.3125 and 12.5 Gbaud retraining', 'REQUIREMENT', '2', 'The lane_degraded signal for lane k shall be generated by the mechanism that controls the settings of the lane k adaptive equalization.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.3 10.3125 and 12.5 Gbaud retraining', 'REQUIREMENT', '3', 'Retraining shall occur only when the 10G Retraining enable bit is asserted and one or more of the lanes asserting lane_trained are also asserting lane_degraded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.3 10.3125 and 12.5 Gbaud retraining', 'REQUIREMENT', '4', 'When this condition occurs, all lanes asserting lane_trained shall be retrained regardless of whether or not they are asserting lane_degraded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.3 10.3125 and 12.5 Gbaud retraining', 'REQUIREMENT', '5', 'Retraining all of the trained lanes at once minimizes the number of times the link must be taken down for retraining.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.3 10.3125 and 12.5 Gbaud retraining', 'REQUIREMENT', '6', 'To avoid interaction between retraining and changing the transmission width of one direction of a link when the link is operating in asymmetric mode, retraining and transmission width changes shall be serialized so that only one such operation can occur at a time.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.12 LP-Serial Link Widths', 'REQUIREMENT', '1', 'All LP-Serial ports shall support operation on links with one lane per direction (1x mode) and may optionally support operation over links with 2, 4, 8 and/or 16 lanes per direction (respectively 2x mode, 4x mode, 8x mode and 16x mode).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.12 LP-Serial Link Widths', 'REQUIREMENT', '2', 'For example, a port that supports operation over 8 lanes per direction (8x mode) must also support operation over one lane per direction (1x mode) and may optionally also support operation over 2 and/or 4 lanes per direction (2x mode and/or 4x mode).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.12 LP-Serial Link Widths', 'REQUIREMENT', '3', 'LP-Serial ports that support operation over two or more lanes per direction shall support 1x mode operation over two of those lanes, lane 0 and lane R (the redundancy lane).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.12 LP-Serial Link Widths', 'REQUIREMENT', '4', 'If the port supports operation over at most two lanes per direction (2x mode), lane R shall be lane 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.12 LP-Serial Link Widths', 'REQUIREMENT', '5', 'If the port supports operation over more than two lanes, lane R shall be lane 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.1 Order of Operation', 'REQUIREMENT', '1', 'The sequence of codewords containing packets and control symbols transmitted over a 64b/67b encoded LP-Serial link shall be as if they had been 64b/67b encoded, striped (if an Nx link), scrambled and selectively codeword inverted in that order regardless of the order in which these operation were actually performed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.2 1x Ports', 'REQUIREMENT', '1', 'A 1x LP-Serial port shall 64b/67b encode and transmit the character stream of control symbols and packets received from the upper layers in the order the characters were received from the upper layers.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.2 1x Ports', 'REQUIREMENT', '2', 'When neither control symbols nor packets are available from the upper layers for transmission, an idle sequence shall be fed to the input of the 64b/67b encoder for encoding and transmission.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.2 1x Ports', 'REQUIREMENT', '3', 'On reception, the codeword stream is 64b/67b decoded and the resulting character stream of error-free control symbols and packets shall be passed to the upper layers in the order the characters were received from the link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.2 1x Ports', 'REQUIREMENT', '4', 'The data stream shall be scrambled before transmission and descrambled after    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '1', 'When a Nx port is operating in 1x mode, the character stream of control symbols and packets received from the upper layers shall be fed in parallel to both lanes 0 and R for encoding and transmission in the order the characters were received from the upper layers.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '2', ') When neither control symbols nor packets are available from the upper layers for transmission, an idle sequence shall be fed in parallel to both lane 0 and lane R for 64b/67b encoding and transmission on lanes 0 and R.  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '3', 'On reception, the codeword stream from either lane 0 or R shall be selected    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '4', 'When a port that optionally supports and is enabled for both 2x mode and a wider Nx mode is operating in 1x, the port shall support both lanes 1 and 2 as redundancy lanes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '5', 'The port shall transmit the 1x mode data stream on lanes 0, 1 and 2 and attempt to receive 1x mode data stream on lanes 0, 1 and 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '6', 'The port shall select between using the data received on lane 0 or the data received on the redundancy lane which may be either lane 1 or lane 2 depending on the connected port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '7', 'Unless forced to use the redundancy lane, the port shall use the data stream received on lane 0 if it is available.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '8', ' shall be used for a port supporting both 2x and a wider Nx mode to  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '9', 'Packet data characters shall be scrambled before transmission and descrambled after    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'Recommendation', '10', 'It is recommended that the mechanism for disabling the output driver be under software control.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '1', 'Transmitters operating in Kx multi-lane mode shall stripe control symbols and packets received from the upper layers across the K active output lanes in the order the characters were received from the upper layers.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '2', 'Each lane shall then 64b/67b encode and transmit the codewords assigned to it.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '3', 'When neither control symbols nor packets are available from the upper layers for transmission, an idle sequence shall be fed to each of the K lanes for 64b/67b encoding and transmission.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '4', 'Packets and control symbols shall be striped across the K active lanes beginning with lane 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '5', 'The order of striping shall be lane 0 through K-1 in order of increasing lane number and then repeating beginning again with lane 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '6', 'If part way through a column, no more packets or control symbols are available for transmission, the column shall be filled (padded) with data codewords containing bytes of 0x00 until either a control symbol or packet becomes available for transmission or the end of the column is reached.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '7', 'The first control symbol after an IDLE3 sequence shall start at the beginning of a column.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '8', 'After striping, each of the K streams of characters shall be independently 64b/67b encoded and transmitted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '9', 'On reception, each lane shall be 64b/67b decoded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '10', 'Data characters shall be scrambled before transmission and descrambled after    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '11', 'After decoding, the K lanes shall be aligned.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '1', 'A retimer shall comply with all applicable AC specifications found in Chapter 12,  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '2', 'shall reset the jitter budget thus extending the transmission distance for the link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '3', 'A RapidIO link shall support a maximum of two retimers.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '4', 'A retimer shall perform codeword synchronization and selective codeword inversion on the received bit stream, and shall repeat the received codewords after serializing the bitstream and performing selective codeword inversion again on transmission.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '5', 'Retimers shall perform clock tolerance compensation between the received bit stream and transmitted bit stream.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '6', 'Insertion or removal of a Skip codeword can affect the running disparity of the lane, so the retimer shall implement selective codeword inversion.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '7', 'Any insertion or removal of Skip codewords in a N-lane retimer shall be done on a full column.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '8', 'A N-lane retimer shall perform lane synchronization and deskew, in exactly the same way a RapidIO device implementing the LP-Serial Physical Layer does when synchronizing inputs during initialization and startup.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '9', 'A Nx mode retimer shall synchronize and align all lanes that are driven to it.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '10', 'Therefore, such a retimer shall support the degradation of an input Nx link to a 1x link on either lane 0 or R. If any link drops out, the retimer shall continue to pass the active links, monitoring for the compensation sequence and otherwise passing through whatever codewords appear on its inputs.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '11', 'A retimer shall only retime links operating at the same width (i.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.1 1x Mode Initialization', 'REQUIREMENT', '1', 'The initialization process for ports that support only 1x mode shall be controlled by two state machines, 1x_Initialization and Lane_Synchronization.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery', 'REQUIREMENT', '1', 'Ports that implement baud rate discovery shall use the following algorithm.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery', 'REQUIREMENT', '2', 'The idle sequence shall be transmitted at the highest lane baud rate that is supported by the port and that is enabled for use.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery', 'REQUIREMENT', '3', 'The port shall then look for an inbound signal on lane 0 or lane R of the link from a connected port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery', 'REQUIREMENT', '4', 'Once an inbound signal is detected, the port shall determine the baud rate of the signal.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery', 'REQUIREMENT', '5', 'If the baud rate of the inbound signal is the same as the baud rate at which the port is transmitting, the link shall operate at that per lane baud rate until the port reenters the SEEK state and the baud rate discovery process is complete.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery', 'REQUIREMENT', '6', 'n the inbound signal is less than the baud rate of the idle sequence being transmitted by the port, the port shall reduce the baud rate at which it is transmitting to the next lowest baud rate that it supports and that is enabled for use and go to step 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery', 'REQUIREMENT', '7', 'If the baud rate on the inbound signal is greater than the baud rate of the idle sequence being transmitted by the port, the port shall continue transmitting at the current baud rate go to step 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17 Asymmetric Operation', 'REQUIREMENT', '1', 'Once both ports of a connected pair have completed port initialization (port_initialized asserted in both ports), the ports shall enter asymmetric mode only if both ports support asymmetric mode, asymmetric mode is enabled in both ports, and both ports have initialized to the same multi-lane width.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17 Asymmetric Operation', 'REQUIREMENT', '2', 'Ports that initialize to a 1x mode shall not enter asymmetric mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17 Asymmetric Operation', 'REQUIREMENT', '3', 'An LP-Serial link shall not operate asymmetrically unless the link is in asymmetric mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17 Asymmetric Operation', 'REQUIREMENT', '4', 'When in asymmetric mode, link directions shall operate only in width modes that are enabled in both of the connected ports and shall not operate in width modes that are wider than the symmetric width of the link at the time the connected ports completed port initialization and entered asymmetric mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17 Asymmetric Operation', 'REQUIREMENT', '5', 'Being in asymmetric mode shall not prevent a link from operating symmetrically.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1 Port transmission width commands', 'REQUIREMENT', '1', 'When a link operating with IDLE3 is in asymmetric mode, the transmission width for a specific direction of the link shall be under control of the port transmitting in that direction.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1 Port transmission width commands', 'REQUIREMENT', '2', 'If multiple sources are present, a mechanism shall be provided to prioritize and serialize the transmit width port commands such that at most only one command is active at a specific time.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1 Port transmission width commands', 'REQUIREMENT', '3', 'A <quote>transmit width port command<quote> that is received by a port that is not in asymmetric mode shall be negatively acknowledged (NACKed) and discarded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1 Port transmission width commands', 'REQUIREMENT', '4', 'A transmit width port command that directs the port to transmit at a width that is not enabled in the port, or that is greater than the width to which the port initialized, shall be negatively acknowledged (NACKed) and discarded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1 Port transmission width commands', 'REQUIREMENT', '5', 'The time limit of 250 usec used on the following sections shall be controlled by the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1 Port transmission width commands', 'Recommendation', '6', 'Note that the two ports connected should use the same value in their <quote>Transmit Width Command Timer<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol', 'REQUIREMENT', '1', 'Transmit width port commands shall be presented to a port in a 3-bit <quote>Transmit    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol', 'REQUIREMENT', '2', 'A port shall respond to a transmit width port command through a 2-bit <quote>Transmit    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol', 'REQUIREMENT', '3', 'Transmit width port commands shall be presented to and acknowledged by a port using the following handshake protocol:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol', 'REQUIREMENT', '4', 'A transmit width port command shall be considered asserted if the Transmit width port command field has a value other than <quote>Hold<quote>; otherwise, no transmit width port command is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol', 'REQUIREMENT', '5', 'The assertion of a transmit width port command shall occur only when the Transmit width port command status field has the value <quote>no status<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol', 'REQUIREMENT', '6', 'Once asserted, a transmit width port command shall remain asserted and unchanged until either the command has been acknowledged (the value of the Transmit width port command status field is <quote>ACK<quote> or <quote>NACK<quote>), or the command has been asserted continuously for 250 usec.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol', 'REQUIREMENT', '7', 'The command shall then be de-asserted within 250 usec of whichever event occurs first.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol', 'REQUIREMENT', '8', 'A port shall respond to a transmit width port command by changing the value of the Transmit width port command status field to <quote>ACK<quote> or <quote>NACK<quote> within 250 usec of the assertion of the command.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests', 'REQUIREMENT', '1', '<quote>Transmission width requests<quote> shall be sent to the connected port in the <quote>Transmit width request<quote> field of Status/Control control codewords transmitted by the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests', 'REQUIREMENT', '2', '<quote>Transmit width requests<quote> shall be acknowledged using the <quote>Transmit width request pending<quote> bit in Status/Control control codeword transmitted by the port receiving the request.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests', 'REQUIREMENT', '3', 'Transmit width requests and acknowledgements shall use the following handshake protocol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests', 'REQUIREMENT', '4', 'A transmit width request shall be considered asserted if the <quote>Transmit width request<quote> field has a value other than <quote>Hold<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests', 'REQUIREMENT', '5', 'The assertion of a transmit width request shall occur only when the <quote>Transmit width request pending<quote> bit is de-asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests', 'REQUIREMENT', '6', 'Once asserted, a transmit width request shall remain asserted and unchanged until either the request has been acknowledged (the <quote>Transmit width request pending<quote> bit is asserted) or the request has been asserted continuously for 250 usec.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests', 'REQUIREMENT', '7', 'At which point the request shall then be de-asserted within 250 usec of whichever event occurred first.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests', 'REQUIREMENT', '8', 'A port shall respond to a transmit width request by asserting the <quote>Transmit width request pending<quote> bit within 250 usec of the assertion of the request.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests', 'REQUIREMENT', '9', 'idth request shall de-assert its <quote>Transmit width request pending<quote> bit within 250 usec of the de-assertion of the request.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2 Port Receive Width', 'REQUIREMENT', '1', 'The receive width of a port operating in asymmetric mode with IDLE3 shall be controlled by <quote>receive width link commands<quote> received by the port from the connected port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2 Port Receive Width', 'REQUIREMENT', '2', 'Receive width link commands shall be transported across the link in the <quote>Receive width command<quote> field of Status/Control control codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2 Port Receive Width', 'REQUIREMENT', '3', 'Receive width acknowledgements shall be communicated using the <quote>Receive width command ACK<quote> and <quote>Receive width command NACK<quote> bits of Status/Control control codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2 Port Receive Width', 'REQUIREMENT', '4', 'Receive width link commands shall be issued by a port to the connected port when the port has received an executable <quote>transmit width port command<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2 Port Receive Width', 'REQUIREMENT', '5', 'No more than one receive width link command shall be active at a specific time.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2 Port Receive Width', 'REQUIREMENT', '6', 'When in asymmetric mode, a port shall receive only in width modes that are enabled in the port and that are no wider that the symmetric width of the link at the time the port completed port initialization and entered asymmetric mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2 Port Receive Width', 'REQUIREMENT', '7', 'Receive width link commands to receive in other width modes shall be negatively acknowledged (NACKed) and discarded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2 Port Receive Width', 'REQUIREMENT', '8', 'The time limit of 62.5 usec used on the following subsection shall be controlled by    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2 Port Receive Width', 'Recommendation', '9', 'Note that the two ports connected should use the same value in their <quote>Receive Width Command Timer<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2.1 Receive Width Link Command Protocol', 'REQUIREMENT', '1', 'Receive width link commands shall use the following handshake protocol:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2.1 Receive Width Link Command Protocol', 'REQUIREMENT', '2', 'A Receive width link command shall be considered asserted if the Receive width link command field has a value other than <quote>Hold<quote>; otherwise, no receive width link command is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2.1 Receive Width Link Command Protocol', 'REQUIREMENT', '3', 'The assertion of a receive width link command shall occur only when the <quote>Receive width command ACK<quote> and the <quote>Receive width command NACK<quote> bits are de-asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2.1 Receive Width Link Command Protocol', 'REQUIREMENT', '4', 'Once asserted, a receive width link command shall remain asserted and unchanged until either the command has been acknowledged (either <quote>Receive width command ACK<quote> or <quote>Receive width command NACK<quote> is asserted) or the command has been asserted continuously for 62.5 usec.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2.1 Receive Width Link Command Protocol', 'REQUIREMENT', '5', 'The command shall then be de-asserted within 62.5 usec of whichever event occurred first.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2.1 Receive Width Link Command Protocol', 'REQUIREMENT', '6', 'A port shall respond to a receive width link command by asserting <quote>Receive width command ACK<quote> or <quote>Receive width command NACK<quote> within  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '1', 'When SAL RX Width or SAL TX Width values are non-zero, DME_mode[k] shall be deasserted for all k lanes associated with the port, and retrain_en shall be deasserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '2', 'Transmitter shall transmit a valid 1x IDLE3 bit stream on lane 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '3', 'Transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 1, 2, and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '4', 'Receiver shall enable reception on lane 0 only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '5', 'Receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '6', 'Transmitter shall transmit a valid 1x IDLE3 bit stream on lane 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '7', 'Transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0, 2, and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '8', 'Receiver shall enable reception on lane 1 only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '9', 'Receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '10', 'Transmitter shall transmit a valid 1x IDLE3 bit stream on lane 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '11', 'Transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0, 1, and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '12', 'Receiver shall enable reception on lane 2 only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '13', 'Receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '14', 'Transmitter shall transmit a valid 1x lane 0 IDLE3 bit stream on lane 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '15', 'Transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0, 1, and 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '16', 'Receiver shall behave as if data received on lane 3 was actually received on lane 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '17', 'Receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '18', 'Transmitter shall send valid 2x mode IDLE3 bit streams on lanes 0 and 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '19', 'Transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 2 and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '20', 'Transmitter shall operate as a 2x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '21', 'Receiver shall operate as a 2x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '22', 'Transmitter shall send a valid 2x mode IDLE3 bit stream, as composed for lane 0, on lane 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '23', 'Transmitter shall send a valid 2x mode IDLE3 bit stream, as composed for lane 1, on lane 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '24', 'Transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0 and 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '25', 'Transmitter shall operate as a 2x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '26', 'Receiver shall behave as if the data received on lane 2 was actually received on lane 0, and as if the data received on lane 3 was actually received on lane 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '27', 'Receiver shall operate as a 2x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '28', 'Transmitter shall operate as a 4x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '29', 'Receiver shall operate as a 4x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '30', 'Transmitter shall operate as an 8x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '31', 'Receiver shall operate as an 8x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '32', 'Transmitter shall operate as a 16x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '33', 'Receiver shall operate as a 16x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'Recommendation', '34', 'It is strongly recommended that devices which support structurally asymmetric links operating at Baud Rate Class 3 speeds implement register control of the transmit emphasis coefficient set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.2 State Machine Functions', 'REQUIREMENT', '1', 'State machine functions shall, with one exception, be executed to completion once   their execution has begun.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.2 State Machine Functions', 'REQUIREMENT', '2', 'The exception is that their execution shall be terminated   when an overriding condition such as <quote>reset<quote> or <quote>reinitialize<quote> is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.2 State Machine Functions', 'REQUIREMENT', '3', 'If the last received codeword was Seed control codeword and the seed value matches the current state of the descrambler then the dscrmblr_sync variable shall be asserted and the dscrmblr_error shall be de-asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.2 State Machine Functions', 'REQUIREMENT', '4', 'If the last received codeword was either a Seed control codeword with a seed value that does not match the current state of the descrambler, or it was not a Seed control codeword that terminated a Seed ordered sequence unexpectedly (odd number of consecutive Seed control codewords), then the dscrmblr_sync variable shall be de-asserted and the dscrmblr_error shall be asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.2 State Machine Functions', 'REQUIREMENT', '5', 'Both dscrmblr_sync and descrmblr_error shall retain their value until the next Seed is received.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.2 State Machine Functions', 'REQUIREMENT', '6', 'Dscrmblr_sync and descrmbler_error shall be deasserted on loss of lane synchronization.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.2 State Machine Functions', 'REQUIREMENT', '7', 'The value of wait_time shall be expressed as a number and a defined unit of time.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '1', 'The variables used in the state machines are defined as follows: 16_lanes_drvr_oe When asserted, the drivers for lanes 0 through 15 shall be output enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '2', 'When de-asserted, shall have no effect on which lane drivers are output enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '3', 'When asserted, the drivers for lanes 0 through 3 shall be output enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '4', 'When de-asserted, shall have no effect on which lane drivers are output enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '5', 'When asserted, the drivers for lanes 0 through 7 shall be output enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '6', 'When de-asserted, shall have no effect on which lane drivers are output enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '7', 'The variable shall be asserted if any of the bits in the <quote>Asymmetric modes enabled<quote>    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '8', 'When de-asserted, the disc_tmr shall be reset to and retain its initial (default) value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '9', 'When asserted, lane k shall generate DME training frames for transmission.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '10', 'When de-asserted, lane k shall generate 64b/67b codewords for transmission.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '11', 'When de-asserted, the dme_wait_tmr[k] shall be reset to and retain its initial (default) value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '12', 'The dme_wait_tmr_en[k] shall be de-asserted when either dme_wait_tmr_done[k] is asserted or the state machine exits the state in which the dme_wait_tmr[k] was enabled (dme_wait_tmr_en[k] was asserted), whichever occurs first.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '13', 'de-asserted the transmitter shall enter Electrical IDLE as defined in Section 12.4.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '14', 'When asserted, the output enable for the lane k driver shall be asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '15', 'The value of from_dme_rcvr_ready[k] shall not be set until no fewer than three consecutive training frames have been received with the receiver ready bit asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '16', 'From_dme_rcvr_ready[k] shall be de-asserted if a single training frame has been received with the receiver ready bit de-asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '17', 'The variable shall have the same value as the <quote>Asymmetric mode enabled<quote> bit in the most recent error-free Status/Control control codeword received on lane 0 from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '18', 'The value of this variable shall be the value of the <quote>Port initialized<quote> bit in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '19', 'The value this variable shall be the value of the <quote>Receive lane ready<quote> field in the most recent error-free Status/Control control codeword received on lane k from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '20', 'The variable shall have the same value as the <quote>Lane Entering Silence<quote> bit in the most recent error-free Status/Control control codeword received on lane k from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '21', 'The value of this variable shall be the value of the <quote>Lane trained<quote> bit in the most recent error-free Status/Control control codeword received on lane k from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '22', 'The variable shall be asserted when receiving an error-free Status/Control ordered sequence where any one of the <quote>Port Entering Silence<quote> bits from lanes less than max_width is asserted, or de-asserted if none of the <quote>Port Entering Silence<quote> bits from lanes less than max_width is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '23', 'The value this variable shall be the value of the <quote>Receive lanes ready<quote> field in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '24', 'The value this variable shall be the value of the <quote>Receive width<quote> field in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '25', 'If the variables lane_sync[0] is de-asserted, from_sc_rcv_width_link_cmd shall be set to the value <quote>hold<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '26', 'The value this variable shall be the value of the <quote>Receive width command ACK<quote> field in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '27', 'The value this variable shall be the value of the <quote>Receive width command NACK<quote> field in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '28', 'The value of this variable shall be the value of the <quote>Retraining enabled<quote> bit in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '29', 'The value of this variable shall be the value of the <quote>Retrain grant<quote> bit in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '30', 'The value of this variable shall be the value of the <quote>Retrain ready<quote> bit in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '31', 'The value of this variable shall be the same as the value of the <quote>Retraining<quote> bit in the most recent error-free Status/Control control codeword received by the port from the link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '32', 'This variable shall have the same value and meaning as the <quote>Transmit 1x mode<quote> bit in the most recent error-free Status/Control control codeword received by the port from the link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '33', 'lane0_drvr_oe When asserted, the output driver for lane 0 shall be enabled lanes01_drvr_oe When asserted, the output drivers for lanes 0 and 1 shall be enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '34', 'lanes02_drvr_oe When asserted, the output drivers for lanes 0 and 2 shall be enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '35', 'The LR_initialize coefficient set shall be compliant with IEEE Standard 802.3-2008 (Part 5), Clause 72.6.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '36', 'The current receive width shall be encoded as follows:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '37', 'The rcv_width variable shall retain the value it held prior to the Port Initialization State Machine entering the 1x_RECOVERY, 2x_RECOVERY or Nx_RECOVERY states for the duration of those recovery states.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '38', 'When de-asserted, control symbols and packets received from the link shall be ignored and discarded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '39', 'When de-asserted, the recovery_tmr shall be reset to and retain its initial (default) value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '40', 'recovery_tmr_en shall be de-asserted when either recovery_tmr_done is asserted or  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '41', 'When de-asserted, a pending retrain operation shall wait.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '42', 'The variable shall have the same value and meaning as the Port n Control 2 CSRs  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '43', 'retrain_lane[k] When asserted, the lane k adaptive equalization training mechanism shall attempt to retrain all lane k adaptive equalization controlled by the lane k receiver.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '44', 'When de-asserted, lane k retraining, if in progress, shall be terminated within 1 msec.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '45', 'When de-asserted, training of all adaptive equalization controlled by the lane k receiver shall be terminated and the training mechanism returned to its idle state within 1 msec.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '46', 'When asserted, the lane k train timer shall run continuously.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '47', 'When de-asserted, train timer shall reset to and maintain its initial (default) value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '48', 'When de-asserted, the transmission of control symbols and packet shall be terminated at a natural control symbol/packet boundary and remain terminated until transmit_enable is again asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '49', 'When transmit_enable_tw is deasserted, the port shall complete transmission of packets or control symbols in progress and then stop transmitting further packets or control symbols until transmit_enable_tw is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '50', 'Completion of in-progress packet and control symbol transmission shall be signaled by the assertion of the xmting_idle variable.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '51', 'When asserted, the port shall transmit a minimum of one Status/Control ordered sequence per 256 codewords transmitted per lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '52', 'When de-asserted, the port and the connected port shall transmit Status/Control ordered sequences at the rate(s) required by other portions of this specification.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '53', 'When asserted, the pending transmit width command is allowed to begin execution; otherwise, a pending transmit width command shall wait.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '54', 'When the value of xmt_width_port_cmd is other than <quote>hold<quote>, it shall  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '55', 'xmt_width_port_cmd shall change to <quote>hold<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '56', 'The port shall transmit only the IDLE3 sequence when xmting_idle is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '57', 'The variables that get set to a value based on the most recent error-free Status/Control control codeword received by the port from its link partner shall be reset to the values in table when the Port_Initialization state machine is in the SILENT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '58', 'An Status/Control control codeword shall only be determined to be error-free when it is part of a valid Status/Control ordered sequence received from the link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '59', 'The values of those variables shall behave as defined in table Table 5-15 when  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '60', 'When lane_sync or codeword_lock is de-asserted, the lane shall continue to transmit Status/Control ordered sequences at the rate requested in the last correctly received Status/Control ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '1', 'The recovery of DME training frame boundaries in a lane receiver shall be controlled and monitored by the Frame_Lock state machine.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '2', 'There shall be one Frame_Lock state machine for each lane receiver.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '3', 'The Frame_Lock state machine shall be the Frame Lock state machine specified by Clause 72.6.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '1', 'There shall be a long run Lane_Training state machine for each lane receiver of a long run port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '2', 'A lane that is output enabled only by keep_alive shall transmit the IDLE3 sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '1', 'There shall be a short run Lane_Training state machine for each lane receiver of a short run port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.4 Codeword Lock State Machine', 'REQUIREMENT', '1', 'There shall be one Codeword_Lock state machine for each lane receiver.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.4 Codeword Lock State Machine', 'REQUIREMENT', '2', 'IVmax shall have a minimum value of 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.4 Codeword Lock State Machine', 'Recommendation', '3', 'The recommended value of IVmax for normal operation is 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5.1 Entering Silence', 'REQUIREMENT', '1', 'It is expected that implementations will use the signals 4_lanes_drvr_oe, 8_lanes_drvr_oe, 16_lanes_drvr_oe, lane0_drvr_oe, lanes01_drvr_oe, lanes02_drvr_oe and force_drvr_oe[k] to determine for each lane if the transmitter shall be enabled or disabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5.1 Entering Silence', 'Recommendation', '2', 'When it is determined that the transmitter is going to be disabled it is recommended to follow the enter silence procedure described in the following.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5.1.1 Transmitter procedure', 'Recommendation', '1', 'When a port detects that a lane or port is going to enter silence it is recommended to use the following procedure when possible:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5.1.2 Receiver procedure', 'Recommendation', '1', 'When a lane receives the Lane Entering Silence or Port Entering Silence indication from its link partner it is recommended to use the following procedure:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine', 'REQUIREMENT', '1', 'For a number of reasons, the lanes of a multi-lane LP-Serial link will have different propagation delays with the result that the lanes must be realigned in the receiver before the lanes can be destriped.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine', 'REQUIREMENT', '2', 'A receiver shall have a Lane_Alignment state machine for each multi-lane link width supported by the receiver as each Lane_Alignment state machine is width specific.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine', 'REQUIREMENT', '3', 'There shall be one Lane_Alignment state machine for each multi-lane width supported by the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7 Port Initialization State Machine', 'REQUIREMENT', '1', 'There shall be one Port_Initialization state machine per port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7 Port Initialization State Machine', 'REQUIREMENT', '2', 'These state machine diagrams shall be used as guidance for the construction of state machines for the remaining variants.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '1', 'port shall have a Retrain/Xmt_Width_Control state machine.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9 Transmit Width State Machines', 'REQUIREMENT', '1', 'There shall be one Transmit_Width_Cmd state machine and one Transmit_Width state machine per port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '1', 'When transitioning from a narrower to a wider width, 64b/67b compliant data sufficient to allow the link partner to achieve frame lock and lane alignment shall be sent on the newly enabled lanes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '2', 'The portion of the state machine that is specific to a given receive width shall be implemented only if that width mode is supported by the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '3', 'For example, if a port supports only 1x and 4x modes, only width specific portions of the Receive_Width state machine for 1x and 4x modes shall be implemented.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '4', 'The width specific portions for 2x, 8x, and 16x modes shall not be implemented.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10 Receive Width State Machines', 'REQUIREMENT', '1', 'There shall be one Receive_Width_Cmd state machine and one Receive_Width state machine per port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.2 Receive_Width State Machine', 'REQUIREMENT', '1', 'The portion of the state machine specific to a given receive width shall be implemented only if that width mode is supported by the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.2 Receive_Width State Machine', 'REQUIREMENT', '2', 'For example, if a port supports only 1x and 4x modes, only width specific portions of the Receive_Width state machine for 1x and 4x modes shall be implemented.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.2 Receive_Width State Machine', 'REQUIREMENT', '3', 'The width specific portions for 2x, 8x, and 16x modes shall not be implemented.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.20 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '1', 'While PRBS Active is set, all receive lanes for the port shall ensure that frame lock and codeword lock are deasserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.20 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '2', 'A design shall not assume that the data received from the link partner prevents frame lock and codeword lock assertion.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.2 Loop-Timing Request', 'REQUIREMENT', '1', 'A processing element shall be capable of transmitting a Loop-Timing Request control symbol if the Timestamp Master Support bit of the Timestamp CAR is 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.2 Loop-Timing Request', 'REQUIREMENT', '2', 'A processing element shall be capable of receiving a Loop-Timing Request control symbol if the Timestamp Slave Support bit is 1 in the Timestamp CAR.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.2 Loop-Timing Request', 'REQUIREMENT', '3', 'When a processing element transmits a Loop-Timing Request control symbol, the value of its Timestamp Generator shall be latched in the Port n Timestamp 0 MSW CSR and Port n Timestamp 0 LSW CSR.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.2 Loop-Timing Request', 'REQUIREMENT', '4', 'When a processing element receives a Loop-Timing Request control symbol, the processing element shall transmit a loop-response control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '1', 'If the value of the MSW register has changed, the TSG LSW register shall be read again to compose an accurate timestamp.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '2', 'A processing element shall support transmitting a sequence of timestamp control symbols when the Timestamp Master Supported bit of the Timestamp CAR is 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '3', 'A processing element shall support receiving a sequence of timestamp control symbols when the Timestamp Slave Supported bit of the Timestamp CAR is 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '4', 'The timestamp value in the sequence of Timestamp control symbols shall be sent as if all 64 bits were captured when the first Timestamp control symbol was formulated.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '5', 'A sequence of Timestamp control symbols shall not be interrupted by any other control symbols or an IDLE sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '6', 'If all the Timestamp control symbols in a sequence are not received correctly, without interruption, the receiver's TSG shall not be updated.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '7', 'A timestamp generator shall immediately change its value to 0 when programmed to do so.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '8', 'A timestamp generator shall immediately change its value when programmed to a value larger than the current TSG value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '9', 'When either control symbols or maintenance packets are used to change a TSG to a value that is less than the current TSG value, the TSG value shall be held constant for the difference in time between the current TSG value and the time that was programmed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '10', 'Implementations shall allow the current time value to be held constant for a period of 65535 nanoseconds.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '1', 'A loop-response for a loop-timing request must be received within the link response timeout period.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '2', 'If the loop-response is not received within the timeout period, then the loop-timing request shall be treated as completed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '3', 'A loop-timing request shall not be retransmitted in the event of a timeout.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '4', 'When links are operating with Control Symbol 24 or Control Symbol 48, a loop-response shall consist of a single Timestamp control symbol transmitted in response to a loop-timing request (   .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '5', 'When links are operating with Control Symbol 64, a loop-response shall consist of a single Control Symbol 64 Loop-Response control symbol format defined in    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '6', 'current value of the Timestamp Generator shall be captured in the Port n Timestamp  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '7', 'loop-response control symbol shall be captured in the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '8', 'A processing element shall support receiving a loop-response when the Timestamp    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '9', 'A processing element shall  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.3 Regular Timestamp Generator Re-synchronization', 'REQUIREMENT', '1', 'Timestamp updates must be sent at a rate which bounds the absolute time difference between the master timestamp generator and the slave timestamp generator.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.3 Regular Timestamp Generator Re-synchronization', 'Recommendation', '2', 'Timestamp updates should be sent faster than the minimum rate to ensure that the slave timestamp generator will meet system requirements when a bit error corrupts a timestamp update.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.4 Timestamp Generator Synchronization Control Symbol Jitter', 'Recommendation', '1', 'To ensure maximum accuracy, the following points should be considered with respect to TSG Slave and TSG Master support.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.4 Timestamp Generator Synchronization Control Symbol Jitter', 'Recommendation', '2', 'The point in the design where <quote>Loop-Timing Request<quote>, <quote>Loop-Response for Loop-Timing Request<quote>, and <quote>Timestamp<quote> control symbols are generated should have identical latency with respect to the Timestamp Generator from the time the control symbol is formulated to the time the control symbol is transmitted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.4 Timestamp Generator Synchronization Control Symbol Jitter', 'Recommendation', '3', 'The point in the design where <quote>Loop-Timing Request<quote>, <quote>Loop-Response for Loop-Timing Request<quote>, and <quote>Timestamp<quote> control symbols are processed should have identical latency with respect to the Timestamp Generator from the time the control symbol is received by the SerDes to the time the control symbol is processed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6 MECS Time Synchronization Protocol', 'REQUIREMENT', '1', 'It is possible to know, or ignore, the latency of propagating (S)MECS from a source to every endpoint that must know time in the system.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation', 'REQUIREMENT', '1', 'This register must be written before the Timestamp Generator timestamp value exceeds the MECS Next Timestamp timestamp value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation', 'REQUIREMENT', '2', 'Note that the MECS Time Synchronization Role bit shall be set to 1 on the MECS Master.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation', 'REQUIREMENT', '3', 'If the device supports SMECS, the SMECS selection field shall be set appropriately.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation', 'Recommendation', '4', 'The value chosen for the MECS Tick Interval CSR should be an exact multiple of  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation', 'Recommendation', '5', 'The <quote>tick interval<quote> should also be an exact multiple of the clock periods of each of the MECS Slaves.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation', 'REQUIREMENT', '6', 'If the Timestamp Generator timestamp value is equal to or greater than the MECS Next Timestamp value, the MECS Master shall:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation', 'REQUIREMENT', '7', 'Devices that support MECS Master operation shall be capable of transmitting MECS.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation', 'REQUIREMENT', '8', 'Devices that support SMECS Master operation shall be capable of transmitting SMECS.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '1', 'CSR are programmed with the timestamp value that shall be set when the  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '2', 'Note that the MECS Time Synchronization Role bit shall be cleared to 0 on the MECS Slave.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '3', 'If the device supports SMECS, the SMECS selection field shall be set appropriately.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '4', 'This register must be written before the first MECS is received.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '5', 'Once the registers have been programmed, reception of an MECS shall cause the following two actions to be performed by an MECS Slave:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '6', ', &quot;Setting and Reading a Timestamp Generator&quot; shall  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '7', 'The tick interval found in the MECS Tick Interval CSR shall be added to the  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '8', 'Devices that support MECS Time Synchronization MECS Slave operation shall support reception of Multicast Event Control Symbols.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '9', 'MECS must be configured using a tree topology to avoid reception of multiple copies of the same original MECS.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.3 IDLE3 Sequence Errors', 'REQUIREMENT', '1', 'If an   input port detects any of the following errors in an IDLE3 sequence when   receive_enable is asserted and the port is not in the Input Error-stopped state, the   port shall immediately enter the Input Error-stopped state and follow the Input      .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.6 Register Map -II', 'REQUIREMENT', '1', 'Table 7-5 defines the register maps that shall be used for devices which support  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.6 Register Map -II', 'REQUIREMENT', '2', 'An <quote>X<quote> in a column indicates that the register shall be implemented for the indicated Extended Features Block ID.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.8 Port n Initialization Status CSRs (RM-I Block Offsets 0x4C, 6C, ... , 22C) (RM-II Block Offsets 0x4C, 8C, ... , 40C)', 'REQUIREMENT', '1', 'Implementation of these registers shall be    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.8 Port n Initialization Status CSRs (RM-I Block Offsets 0x4C, 6C, ... , 22C) (RM-II Block Offsets 0x4C, 8C, ... , 40C)', 'REQUIREMENT', '2', 'All bits and bit fields in these register shall be as defined in Table 7-14.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.8 Port n Initialization Status CSRs (RM-I Block Offsets 0x4C, 6C, ... , 22C) (RM-II Block Offsets 0x4C, 8C, ... , 40C)', 'REQUIREMENT', '3', 'Unless otherwise specified, the bits and bit fields of these registers shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.8 Port n Initialization Status CSRs (RM-I Block Offsets 0x4C, 6C, ... , 22C) (RM-II Block Offsets 0x4C, 8C, ... , 40C)', 'REQUIREMENT', '4', 'This field shall be 0 if the port can only operate in 1x mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.8 Port n Initialization Status CSRs (RM-I Block Offsets 0x4C, 6C, ... , 22C) (RM-II Block Offsets 0x4C, 8C, ... , 40C)', 'REQUIREMENT', '5', 'This field shall be 0 if the port can only operate in the 1x mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.8 Port n Initialization Status CSRs (RM-I Block Offsets 0x4C, 6C, ... , 22C) (RM-II Block Offsets 0x4C, 8C, ... , 40C)', 'REQUIREMENT', '6', 'This field shall be 0 if the port can only operate in 1x mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.8 Port n Initialization Status CSRs (RM-I Block Offsets 0x4C, 6C, ... , 22C) (RM-II Block Offsets 0x4C, 8C, ... , 40C)', 'REQUIREMENT', '7', 'This counter shall not increment once the <quote>link initialized<quote> state has been achieved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.8 Port n Initialization Status CSRs (RM-I Block Offsets 0x4C, 6C, ... , 22C) (RM-II Block Offsets 0x4C, 8C, ... , 40C)', 'REQUIREMENT', '8', 'This counter shall continue to increment until the <quote>link initialized<quote> state has been achieved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.8 Port n Initialization Status CSRs (RM-I Block Offsets 0x4C, 6C, ... , 22C) (RM-II Block Offsets 0x4C, 8C, ... , 40C)', 'REQUIREMENT', '9', 'If the port can determine the status of the link partner through the contents of the IDLE2 or IDLE3 sequence, this counter shall also continue to increment until the link partner indicates that it has achieved the <quote>port initialized<quote> state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.12 Port n Outbound ackID CSRs (RM-II Block Offsets 0x60, 0xA0, ... , 0x420)', 'Recommendation', '1', 'This bit should only be written when trying to recover a failed link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '1', 'All bits and bit fields in this register shall be    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '2', 'register shall be read/write.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '3', 'This register shall be implemented for devices which support asymmetric operation.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '4', 'b1xxxx - 1x mode receive and transmit 0bx1xxx - 2x mode receive and transmit 0bxx1xx - 4x mode receive and transmit 0bxxx1x - 8x mode receive and transmit 0bxxxx1 - 16x mode receive and transmit This field shall be 0b00000 for ports that only support 1x operation.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '5', 'This field shall indicate support for port widths that are supported and enabled according to the Port n Control CSR bit fields.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '6', 'b1xxxx - 1x mode receive and transmit 0bx1xxx - 2x mode receive and transmit 0bxx1xx - 4x mode receive and transmit 0bxxx1x - 8x mode receive and transmit 0bxxxx1 - 16x mode receive and transmit Implementations shall only allow bits in this field to be set if the corresponding bit in the <quote>Asymmetric Modes Supported<quote> field is set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '7', 'b000 - none 0b001 - 1x mode transmit 0b010 - 2x mode transmit 0b011 - 4x mode transmit 0b100 - 8x mode transmit 0b101 - 16x mode transmit 0b110 - 0b111 - Reserved When Receive asymmetric mode status is 0b000, the Transmit asymmetric mode status shall be 0b000.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '8', 'b001 - 1x mode receive 0b010 - 2x mode receive 0b011 - 4x mode receive 0b100 - 8x mode receive 0b101 - 16x mode receive 0b110-0b111 - Reserved When Transmit asymmetric mode status is 0b000, the receive asymmetric mode status shall be 0b000.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '9', 'b000 - No change 0b001 - 1x mode transmit 0b010 - 2x mode transmit 0b011 - 4x mode transmit 0b100 - 8x mode transmit 0b101 - 16x mode transmit 0b110-0b111 - Reserved The value of this field shall always be 0b000 when read.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '10', 'Writing this field with a value other than zero while the Status of My Transmit Width Change field is 0b01 shall result in implementation specific behavior.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '11', 'Requesting a transmitter width that is not supported or disabled in the local transmitter shall result in implementation specific behavior.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '12', 'b000 - No change 0b001 - 1x mode transmit 0b010 - 2x mode transmit 0b011 - 4x mode transmit 0b100 - 8x mode transmit 0b101 - 16x mode transmit 0b110-0b111 - Reserved The value of this field shall always be 0b000 when read.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '13', 'Writing this field with a value other than zero while the Status of Link Partner Transmit Width Change field is 0b01 shall result in implementation specific behavior.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '1', 'All bits and bit fields in these registers shall be as defined in Table 7-21.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '2', 'otherwise specified, the bits and bit fields of these registers shall be read/write.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '3', 'b0 - A control symbol shall always acknowledge one ackID 0b1 - A control symbol shall acknowledge multiple outstanding ackIDs.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '4', 'This bit shall be read-only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '5', 'b0 -The port cannot use the ackID value in a Packet Not Accepted control symbol 0b1 -The port can use the ackID value in a Packet Not Accepted control symbol This bit shall be read-only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '6', 'This bit shall be set if the <quote>Error Recovery with ackID in PNA Supported<quote> field is set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '7', 'This bit shall be read-only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '8', 'Controls whether the port shall accept and optionally transmit Packet Accepted, Packet Not Accepted, and Retry control symbols which acknowledge multiple ackIDs.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '9', 'b0 - A Packet Accepted control symbol shall always acknowledge one ackID 0b1 - A Packet Accepted control symbol shall acknowledge all ackIDs up to and including the ackID found in the Packet Accepted control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '10', 'If the Multiple Acknowledges Supported field is clear, this field shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '11', 'Controls when the port shall use the ackID value found in a Packet Not Accepted control symbol to start transmitting packets before receipt of a link-response control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '12', 'b0 -The port shall not use the ackID value in a Packet Not Accepted control symbol 0b1 -The port shall use the ackID value in received Packet Not Accepted control symbols.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '13', 'The port shall transmit the ackID value in a Packet Not Accepted control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '14', 'If the Error Recovery with ackID in PNA Supported field is clear, this field shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '15', 'The value of this field shall be1 for links operating with Control Symbol 64.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '16', 'The reset value shall be 1 for links operating with Control Symbol 64.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '17', 'The reset value shall be 0 for links operating with Control Symbol 24 or Control Symbol 48.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '1', 'All bit fields in this register shall be as defined in Table 7-22.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '2', 'Unless otherwise specified, the bits of this register shall be readable and writable.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '3', 'The Maximum Period for this timeout shall be one second +/- 34%.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '4', 'For purposes of interoperability, the default timeout period must be more accurate than one second +/- 34%.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '5', 'The reset value of this timer is the implementation specific value which results in a DME Training Completion timeout period that is: - at least 500 milliseconds and - is as close to 500 milliseconds as possible A value of 0 shall disable this timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '6', 'The default value shall cause transmission of 252 training frames.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '7', 'The maximum value shall cause transmission of 1020 training frames.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '8', 'A value of 0 shall cause DME training frames to be transmitted continuously until the DME Training Completion Timer expires.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '9', 'This timer shall have the same Maximum Period and reset value as the DME Training Completion Timer when operating with IDLE3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '10', 'The Maximum Period and reset value of this field shall be implementation specific when operating with IDLE2 as such a values have not been defined in the standard.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '11', 'A value of 0 shall disable this timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '12', 'The Maximum Period for this timeout shall be 256 microseconds +/- 34%.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '13', 'A value of 0 shall disable this timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)', 'REQUIREMENT', '14', 'The reset value of this timer is the implementation specific value which results in a Emphasis Command timeout period that is: - at least 100 microseconds and - is as close to 100 microseconds as possible A value of 0 shall disable this timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '1', 'All bit fields in this register shall be as    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '2', 'Unless otherwise specified, the bits of this register shall be  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '3', 'A value of 0 shall disable this timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '4', 'The value of this timer shall be programmed to be less than the Recovery Timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '5', 'This timer shall have the same Maximum Period as the DME Training Completion Timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '6', 'When operation with IDLE3 the reset value of this field shall be computed by adding 1 to the reset value of the DME Training Completion Timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '7', 'When operating with IDLE2 that implements the CW Training Completion Timer the reset value of this field shall be computed by adding 1 to the reset value of the CW Training Completion Timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '8', 'When operating with IDLE1 or with IDLE2 that does not implement the CW Training Completion Timer, the reset value shall be matching the requirement of a 28 +/- 4 msec discovery time.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '9', 'A value of 0 shall disable this timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '10', 'The value of this timer shall be programmed to be larger than both the DME Training Completion Timer and the CW Training Completion Timer when operating with IDLE3 or with IDLE2 that implements the CW Training Completion Timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '11', 'When operating with IDLE3 the reset value shall be 0xFF.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '12', 'When operating with IDLE1 or IDLE2 the reset value shall match the requirement of a 28 +/- 4 msec recovery time.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '13', 'A value of 0 shall disable this timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '1', 'All bit fields in this register shall be as defined in Table  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '2', 'Unless otherwise specified, the bits of this register shall be readable and writable.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '3', 'This register shall be implemented for devices which support asymmetric operation.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '4', 'A value of 0 shall disable this timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '5', 'A value of 0 shall disable this timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '6', 'Controls the length of time a lane shall transmit to keep the link partner SerDes alive on lanes that are not in use in asymmetric mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '7', 'A value of 0 shall disable this timeout.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.4 Lane n Status 2 CSRs (Block Offsets 0x18, 38, ... , 3F8)', 'REQUIREMENT', '1', 'These registers shall be implemented if the lane supports IDLE3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.4 Lane n Status 2 CSRs (Block Offsets 0x18, 38, ... , 3F8)', 'REQUIREMENT', '2', 'bit fields of these registers shall be as defined in Table 7-29.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.4 Lane n Status 2 CSRs (Block Offsets 0x18, 38, ... , 3F8)', 'REQUIREMENT', '3', 'error-free Status/Control ordered sequences, shall be reported in these registers.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.4 Lane n Status 2 CSRs (Block Offsets 0x18, 38, ... , 3F8)', 'Recommendation', '4', 'It should match what is in the Lane n Status 0 CSR [Port Number] field on the link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.4 Lane n Status 2 CSRs (Block Offsets 0x18, 38, ... , 3F8)', 'Recommendation', '5', 'It should match what is in the Lane n Status 0 CSR [Lane Number] field on the link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.4 Lane n Status 2 CSRs (Block Offsets 0x18, 38, ... , 3F8)', 'REQUIREMENT', '6', 'The value and meaning of this bit on lane k shall be the same as that of the link partner's lane state machine variable lane_ready[k]  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.4 Lane n Status 2 CSRs (Block Offsets 0x18, 38, ... , 3F8)', 'REQUIREMENT', '7', 'The value and meaning of this bit on lane k shall be the same as that of the link partner's port state machine variable lane_trained[k]  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.4 Lane n Status 2 CSRs (Block Offsets 0x18, 38, ... , 3F8)', 'REQUIREMENT', '8', 'The port receiving the command shall attempt to switch to the receive width specified in the command.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.5 Lane n Status 3 CSRs (Block Offsets 0x1C, 3C, ... , 3FC)', 'REQUIREMENT', '1', 'These registers shall be implemented if the lane supports the IDLE3 sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.5 Lane n Status 3 CSRs (Block Offsets 0x1C, 3C, ... , 3FC)', 'REQUIREMENT', '2', 'The bits and bit fields of these registers shall be as defined in Table 7-30.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.5 Lane n Status 3 CSRs (Block Offsets 0x1C, 3C, ... , 3FC)', 'REQUIREMENT', '3', 'Only information from error free Status/Control ordered sequences shall be reported in these registers.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.5 Lane n Status 3 CSRs (Block Offsets 0x1C, 3C, ... , 3FC)', 'REQUIREMENT', '4', 'When the transmit equalizer command is tap specific, this field contains the number of the equalizer tap to which the tap specific command shall be applied.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.5 Lane n Status 3 CSRs (Block Offsets 0x1C, 3C, ... , 3FC)', 'REQUIREMENT', '5', 'b0000 - Tap 0 0b0001 - Tap +1 0b0010 - Tap +2 0b0011 - Tap +3 0b0100 - Tap +4 0b0101 - Tap +5 0b0110 - Tap +6 0b0111 - Tap +7 0b1000 - Tap -8 0b1001 - Tap -7 0b1010 - Tap -6 0b1011 - Tap -5 0b1100 - Tap -8 0b1101 - Tap -3 0b1110 - Tap -2 0b1111 - Tap -1 When the transmit equalizer update command is not tap specific, the field shall have the value 0b0000 and shall be ignored.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.5 Lane n Status 3 CSRs (Block Offsets 0x1C, 3C, ... , 3FC)', 'REQUIREMENT', '6', 'When Transmit equalizer command are 0b001, 0b010 or 0b111; the Transmit equalizer tap value shall contain the value of the Tap; for other commands the Transmit equalizer tap value shall be 0b0000  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.5 Lane n Status 3 CSRs (Block Offsets 0x1C, 3C, ... , 3FC)', 'REQUIREMENT', '7', 'The value of this bit shall be the same as the value of the link partner's port state machine variable retrain_grnt.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.5 Lane n Status 3 CSRs (Block Offsets 0x1C, 3C, ... , 3FC)', 'REQUIREMENT', '8', 'The value of this bit shall be the same as the value of the link partner's port state machine variable retrain_ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.5 Lane n Status 3 CSRs (Block Offsets 0x1C, 3C, ... , 3FC)', 'REQUIREMENT', '9', 'The value of this bit shall be the same as the value of the link partner's port state machine variable retraining.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9 Timestamp Generation Extension Block', 'REQUIREMENT', '1', 'The <quote>General<quote> column indicates registers that shall be implemented  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9 Timestamp Generation Extension Block', 'REQUIREMENT', '2', 'The <quote>MECS<quote> column indicates which registers shall be implemented when the <quote>MECS Master Supported<quote> or <quote>MECS Slave Supported<quote> bit is 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9 Timestamp Generation Extension Block', 'REQUIREMENT', '3', 'The <quote>Time Slave<quote> column indicates which registers shall be implemented when the <quote>Timestamp Slave Supported<quote> bit is 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9 Timestamp Generation Extension Block', 'REQUIREMENT', '4', 'The <quote>Time Master<quote> column indicates which registers shall be implemented when the <quote>Timestamp Master Supported<quote> bit is 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9 Timestamp Generation Extension Block', 'REQUIREMENT', '5', 'In all cases, an <quote>X<quote> in a column means that the register shall be implemented.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9 Timestamp Generation Extension Block', 'REQUIREMENT', '6', 'If the <quote>MECS Master Supported and MECS Slave Supported<quote>, <quote>Timestamp Slave Supported<quote> and <quote>Time Master<quote> bits are 0, then only General registers shall be implemented.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.1 Timestamp Generation Extension Block Header (Block Offset 0x0)', 'REQUIREMENT', '1', 'register shall be as specified in Table 7-38.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.2 Timestamp CAR (Block Offset 0x04)', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.2 Timestamp CAR (Block Offset 0x04)', 'REQUIREMENT', '2', 'b0 - Device does not support transmission or reception of SMECS 0b1 - Device supports transmission and reception of SMECS This bit shall only be set if at least one of the <quote>MECS Slave Support<quote> and <quote>MECS Maser Support<quote> bits is set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.3 Timestamp Generator Status CSR (Block Offset 0x08)', 'REQUIREMENT', '1', 'column indicates bits which shall be implemented in this register.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.3 Timestamp Generator Status CSR (Block Offset 0x08)', 'REQUIREMENT', '2', 'An <quote>X<quote> in the <quote>Common Freq<quote> column indicates bits which shall be implemented if the Timestamp CAR Common Clock Frequency Support bit field is 0b1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.3 Timestamp Generator Status CSR (Block Offset 0x08)', 'REQUIREMENT', '3', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '1', 'register shall be as specified in Table 7-41.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '2', ' - The device is operating as an MECS Slave 1 - The device is operating as an MECS Master If the Timestamp CAR <quote>MECS Slave Supported<quote> and <quote>MECS Master Supported<quote> bits are both set, this field shall be read/write.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '3', 'Otherwise, this field shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '4', 'Controls whether a device is using MECS or SMECS for its MECS Time Synchronization Role 0 - The device uses MECS 1 - The device uses SMECS If the Timestamp CAR <quote>SMECS Support<quote> bit is set, this field shall be read/write.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '5', 'Otherwise, this field shall be read only and have a value of 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '6', 'Controls the number of MECS/SMECS <quote>ticks<quote> that must be lost before declaring the timestamp generator to be out of sync.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '7', ' - A Lost Tick Error has not been detected 1 - A Lost Tick Error has been detected This bit must be written with 1 to be cleared.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '8', ' - A Lost TSG Sync Error has not been detected 1 - A Lost TSG Sync Error has been detected This bit must be written with 1 to be cleared.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '9', 'For an (S)MECS Master, an (S)MECS shall be sent when time has advanced by this many nanoseconds.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.5 MECS Next Timestamp MSW CSR (Block Offset 0x18)', 'REQUIREMENT', '1', 'On an (S)MECS Master, this register contains the time when the next (S)MECS shall be transmitted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.5 MECS Next Timestamp MSW CSR (Block Offset 0x18)', 'REQUIREMENT', '2', 'this register shall be as specified in Table 7-42.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.5 MECS Next Timestamp MSW CSR (Block Offset 0x18)', 'REQUIREMENT', '3', 'Most significant 32 bits of the timestamp value compared with the Timestamp Generator value to determine when a Multicast Event Control Symbol must be transmitted by an MECS Master.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.6 MECS Next Timestamp LSW CSR (Block Offset 0x1C)', 'REQUIREMENT', '1', 'On an (S)MECS Master, this register contains the time when the next (S)MECS shall be transmitted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.6 MECS Next Timestamp LSW CSR (Block Offset 0x1C)', 'REQUIREMENT', '2', 'register shall be as specified in Table 7-43.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.6 MECS Next Timestamp LSW CSR (Block Offset 0x1C)', 'REQUIREMENT', '3', 'Least significant 32 bits of the timestamp value compared with the Timestamp Generator value to determine when a Multicast Event Control Symbol shall be transmitted by an MECS Master.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.7 Timestamp Generator MSW CSR (Block Offset 0x034)', 'REQUIREMENT', '1', 'use and meaning of the bits and bit fields of this register shall be as specified in Table  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.8 Timestamp Generator LSW CSR (Block Offset 0x038)', 'REQUIREMENT', '1', 'use and meaning of the bits and bit fields of this register shall be as specified in Table  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.9 Port n Timestamp 0 MSW CSRs (Block Offsets 0x44, 0x84, ..., 0x404)', 'REQUIREMENT', '1', 'bits and bit fields of these registers shall be as specified in Table 7-46.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.10 Port n Timestamp 0 LSW CSRs (Block Offsets 0x48, 0x88, ..., 0x408)', 'REQUIREMENT', '1', 'bits and bit fields of these registers shall be as specified in Table 7-47.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.11 Port n Timestamp 1 MSW CSRs (Block Offsets 0x54, 0x94, ..., 0x414)', 'REQUIREMENT', '1', 'fields of these registers shall be as specified in Table 7-48.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.12 Port n Timestamp 1 LSW CSRs (Block Offsets 0x58, 0x98, ..., 0x418)', 'REQUIREMENT', '1', 'fields of these registers shall be as specified in Table 7-49.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)', 'REQUIREMENT', '1', 'must be implemented, based on the bit field values of the Timestamp CAR.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of these registers shall be as specified    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.14 Port n Auto Update Counter CSRs (Block Offsets 0x64, 0xA4, ..., 0x424)', 'REQUIREMENT', '1', 'Periodic timestamp updates shall not be sent when these registers are 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.14 Port n Auto Update Counter CSRs (Block Offsets 0x64, 0xA4, ..., 0x424)', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of these registers shall be as specified    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.15 Port n Timestamp Synchronization Command CSRs (Block Offsets 0x68, 0xA8, ..., 0x428)', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of these registers shall be as specified    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.15 Port n Timestamp Synchronization Command CSRs (Block Offsets 0x68, 0xA8, ..., 0x428)', 'REQUIREMENT', '2', 'A port shall transmit a sequence of Timestamp Control Symbols when this field is written with a value of 1 and the Port Operating Mode is set to 0b10 (Master Enabled).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.15 Port n Timestamp Synchronization Command CSRs (Block Offsets 0x68, 0xA8, ..., 0x428)', 'REQUIREMENT', '3', 'The Timestamp Control Symbols shall carry a value of zero for all timestamp generator bits.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.15 Port n Timestamp Synchronization Command CSRs (Block Offsets 0x68, 0xA8, ..., 0x428)', 'REQUIREMENT', '4', 'A port shall transmit a sequence of Timestamp Control Symbols when this field is written with a value of 1 and the Port Operating Mode is set to 0b10 (Master Enabled).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.15 Port n Timestamp Synchronization Command CSRs (Block Offsets 0x68, 0xA8, ..., 0x428)', 'REQUIREMENT', '5', 'The Timestamp Control Symbols shall carry the value of the current timestamp generator, with the addition of the Port n Timestamp Offset CSR  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.16 Port n Timestamp Synchronization Status CSRs (Block Offsets 0x6C, 0xAC, ..., 0x42C)', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of these registers shall be as specified    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.16 Port n Timestamp Synchronization Status CSRs (Block Offsets 0x6C, 0xAC, ..., 0x42C)', 'REQUIREMENT', '2', 'Contents of the <quote>Delay<quote> field of the Link Response control symbol: This field shall be valid when a loop-timing request was transmitted and the response_valid field is 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.17 Port n Timestamp Offset CSRs (Block Offsets 0x70, 0xB0, ..., 0x430)', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of these registers shall be as    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10 Miscellaneous Physical Layer Extension Block', 'REQUIREMENT', '1', 'The <quote>SAL<quote> column in Table 7-55 indicates which registers shall be implemented  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10 Miscellaneous Physical Layer Extension Block', 'REQUIREMENT', '2', 'The <quote>SMECS<quote> column indicates which registers shall be implemented when the <quote>SMECS Support<quote> bit is 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10 Miscellaneous Physical Layer Extension Block', 'REQUIREMENT', '3', 'The <quote>PRBS<quote> column indicates which registers shall be implemented when the <quote>PRBS Support<quote> bit is 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10 Miscellaneous Physical Layer Extension Block', 'REQUIREMENT', '4', 'In all cases, an <quote>X<quote> in a column means that the register shall be implemented.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10 Miscellaneous Physical Layer Extension Block', 'REQUIREMENT', '5', 'The Miscellaneous Physical Layer Extension Block shall not be implemented if the <quote>SAL Support<quote>, <quote>SMECS Support<quote>, and <quote>PRBS Support<quote> bits are all 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.1 Miscellaneous Physical Layer Extension Block Header (Block Offset 0x0)', 'REQUIREMENT', '1', 'shall be as specified in Table 7-56.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.2 Miscellaneous Physical Layer CAR (Block Offset 0x04)', 'REQUIREMENT', '1', 'The use and meaning of the bit fields of this register shall be as specified    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.3 Port n Reinit Control CSR (Block Offset 0x40, 0x80, 0xC0,..., 0x440)', 'REQUIREMENT', '1', 'This register shall be implemented whenever at least one of the Miscellaneous Physical Layer CAR <quote>SAL Support<quote> and <quote>PRBS Support<quote> bits are set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.3 Port n Reinit Control CSR (Block Offset 0x40, 0x80, 0xC0,..., 0x440)', 'REQUIREMENT', '2', 'If the SAL Support and Diagnostic Support bits are clear this register shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.3 Port n Reinit Control CSR (Block Offset 0x40, 0x80, 0xC0,..., 0x440)', 'REQUIREMENT', '3', 'and meaning of the bit fields of this register shall be as specified in Table 7-58.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.4 Port n SAL Control and Status CSR (Block Offset 0x44, 0x84, 0xC4,..., 0x444)', 'REQUIREMENT', '1', 'This register shall be implemented whenever the Miscellaneous Physical Layer CAR <quote>SAL Support<quote> bit is set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.4 Port n SAL Control and Status CSR (Block Offset 0x44, 0x84, 0xC4,..., 0x444)', 'REQUIREMENT', '2', 'If the SAL Support bit is clear this register shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.4 Port n SAL Control and Status CSR (Block Offset 0x44, 0x84, 0xC4,..., 0x444)', 'REQUIREMENT', '3', 'The use and meaning of the bit fields of this register shall be as specified    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.4 Port n SAL Control and Status CSR (Block Offset 0x44, 0x84, 0xC4,..., 0x444)', 'REQUIREMENT', '4', 'Status of Structurally Asymmetric Link operation: 0 - SAL is not active 1 -SAL is active SAL Enabled shall be set when the port transitions to the SILENT state and Silence Count is greater than 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.4 Port n SAL Control and Status CSR (Block Offset 0x44, 0x84, 0xC4,..., 0x444)', 'REQUIREMENT', '5', 'SAL Enabled shall be cleared when the Silence Count value is 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.5 Port n SMECS Control CSR (Block Offset 0x48, 0x88, 0xC8,..., 0x448)', 'REQUIREMENT', '1', 'This register shall be implemented whenever the Miscellaneous Physical Layer CAR <quote>SMECS Support<quote> bit is set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.5 Port n SMECS Control CSR (Block Offset 0x48, 0x88, 0xC8,..., 0x448)', 'REQUIREMENT', '2', 'If the SMECS Support bit is clear this register shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.5 Port n SMECS Control CSR (Block Offset 0x48, 0x88, 0xC8,..., 0x448)', 'REQUIREMENT', '3', 'The use and meaning of the bit fields of this register shall be as    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '1', 'This register shall be implemented whenever the Miscellaneous Physical Layer CAR <quote>PRBS Support<quote> bit is set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '2', 'If the PRBS Support bit is clear this register shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '3', 'The use and meaning of the bit fields of this register shall be as specified    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '4', 'b0 - PRBS test is not active 0b1 - PRBS test is active This bit shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '5', 'b0 - PRBS test has not been performed on this port 0b1 - PRBS test has been performed on this port This bit shall be cleared when '1' is written to this field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '6', 'This pattern shall be supported by devices operating at Baud Rate Class 1 speeds.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '7', 'This pattern shall be supported by devices operating at Baud Rate Class 2 and/or Baud Rate Class 3 lane speeds.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '8', 'This pattern shall be supported by devices operating at Baud Rate Class 2 and/or Baud Rate Class 3 lane speeds.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '9', 'This pattern shall be supported by devices operating at Baud Rate Class 2 and/or Baud Rate Class 3 lane speeds.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '10', 'This pattern shall be supported by devices operating at Baud Rate Class 2 and/or Baud Rate Class 3 lane speeds.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '11', 'b00110 - Reserved 0b00111 - Reserved 0b01000-0b01111 - Implementation Specific 0b10000-0b11111 - Reserved Attempting to set the PRBS Pattern Selection value to an unsupported value shall result in a programmed value of 0b00000.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '12', 'The period of time for which a PRBS sequence must be received error free before declaring PRBS lock.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '13', 'The period of time that a PRBS sequence must be transmitted before declaring the diagnostic complete.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '14', 'If an implementation supports the Port n Link Timers Control 2 CSR <quote>Discovery Completion Timer<quote> field, a Test Interval Tick shall be the same as the Discovery Completion Timer period.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '15', 'If an implementation does not support the Discovery Completion Timer field, as Test Interval Tick shall be one second, +/- 33%.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.7 Port n PRBS Lane Control CSR (Block Offset 0x50, 0x90, 0xD0,..., 0x450)', 'REQUIREMENT', '1', 'This register shall be implemented whenever the Miscellaneous Physical Layer CAR <quote>PRBS Support<quote> bit is set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.7 Port n PRBS Lane Control CSR (Block Offset 0x50, 0x90, 0xD0,..., 0x450)', 'REQUIREMENT', '2', 'If the PRBS Support bit is clear this register shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.7 Port n PRBS Lane Control CSR (Block Offset 0x50, 0x90, 0xD0,..., 0x450)', 'REQUIREMENT', '3', 'The use and meaning of the bit fields of this register shall be as specified    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.7 Port n PRBS Lane Control CSR (Block Offset 0x50, 0x90, 0xD0,..., 0x450)', 'REQUIREMENT', '4', 'When a bit is set, the PRBS pattern shall be transmitted on the corresponding lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.7 Port n PRBS Lane Control CSR (Block Offset 0x50, 0x90, 0xD0,..., 0x450)', 'REQUIREMENT', '5', 'x0001 - Transmit PRBS on lane 0 0x0002 - Transmit PRBS on lane 1 0x0004 - Transmit PRBS on lane 2  0x8000 - Transmit PRBS on lane 15 Bits corresponding to lanes greater than the maximum transmit port width shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.7 Port n PRBS Lane Control CSR (Block Offset 0x50, 0x90, 0xD0,..., 0x450)', 'REQUIREMENT', '6', 'It shall be possible to set all supported bits in any combination.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.7 Port n PRBS Lane Control CSR (Block Offset 0x50, 0x90, 0xD0,..., 0x450)', 'REQUIREMENT', '7', 'When a bit is set, the PRBS pattern shall be checked on the corresponding lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.7 Port n PRBS Lane Control CSR (Block Offset 0x50, 0x90, 0xD0,..., 0x450)', 'REQUIREMENT', '8', 'x0001 - Check PRBS on lane 0 0x0002 - Check PRBS on lane 1 0x0004 - Check PRBS on lane 2  0x8000 - Check PRBS on lane 15 Bits corresponding to lanes greater than the maximum receive port width shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.7 Port n PRBS Lane Control CSR (Block Offset 0x50, 0x90, 0xD0,..., 0x450)', 'REQUIREMENT', '9', 'It shall be possible to set one bit at a time within this field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '1', 'This register shall be implemented whenever the Miscellaneous Physical Layer CAR <quote>PRBS Support<quote> bit is set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '2', 'If the PRBS Support bit is clear this register shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '3', 'The use and meaning of the bit fields of this register shall be as specified    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '4', 'This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '5', 'This field shall be reserved if the maximum port with is 4x or less.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '6', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '7', 'This field shall be reserved if the maximum port width is 4x or less.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '8', 'This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '9', 'This field shall be reserved if the maximum port width is 4x or less.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '10', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '11', 'This field shall be reserved if the maximum port width is 4x or less.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '12', 'This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '13', 'This field shall be reserved if the maximum port width is 4x or less.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '14', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '15', 'This field shall be reserved if the maximum port width is 4x or less.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '16', 'This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '17', 'This field shall be reserved if the maximum port width is 4x or less.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '18', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '19', 'This field shall be reserved if the maximum port width is 4x or less.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '20', 'This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '21', 'This field shall be reserved if the maximum port width is 2x or less.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '22', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '23', 'This field shall be reserved if the maximum port width is 2x or less.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '24', ' - PRBS Lock has not been achieved 1 - PRBS Lock has been achieved This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '25', 'This field shall be reserved if the maximum port width is 2x or less.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '26', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '27', 'This field shall be reserved if the maximum port width is 2x or less.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '28', ' - PRBS Lock has not been achieved 1 - PRBS Lock has been achieved This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '29', 'This field shall be reserved if the maximum port width is 1x.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '30', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '31', 'This field shall be reserved if the maximum port width is 1x.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '32', ' - PRBS Lock has not been achieved 1 - PRBS Lock has been achieved This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '33', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '1', 'This register shall be implemented whenever the Miscellaneous Physical Layer CAR <quote>PRBS Support<quote> bit is set and the maximum port width is 16x.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '2', 'If the PRBS Support bit is clear or the maximum port width is not 16x this register shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '3', 'The use and meaning of the bit fields of this register shall be as specified    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '4', ' - PRBS Lock has not been achieved 1 - PRBS Lock has been achieved This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '5', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '6', ' - PRBS Lock has not been achieved 1 - PRBS Lock has been achieved This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '7', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '8', ' - PRBS Lock has not been achieved 1 - PRBS Lock has been achieved This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '9', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '10', ' - PRBS Lock has not been achieved 1 - PRBS Lock has been achieved This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '11', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '12', ' - PRBS Lock has not been achieved 1 - PRBS Lock has been achieved This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '13', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '14', ' - PRBS Lock has not been achieved 1 - PRBS Lock has been achieved This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '15', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '16', ' - PRBS Lock has not been achieved 1 - PRBS Lock has been achieved This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '17', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '18', ' - PRBS Lock has not been achieved 1 - PRBS Lock has been achieved This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '19', 'b000 - No errors were detected 0b001 - One error was detected 0b010 - Two errors were detected  0b111 - At least seven errors were detected This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.10 Port n PRBS Locked Time CSR (Block Offset 0x5C, 0x9C, 0xDC,..., 0x45C)', 'REQUIREMENT', '1', 'This register shall be implemented whenever the Miscellaneous Physical Layer CAR <quote>PRBS Support<quote> bit is set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.10 Port n PRBS Locked Time CSR (Block Offset 0x5C, 0x9C, 0xDC,..., 0x45C)', 'REQUIREMENT', '2', 'If the PRBS Support bit is clear this register shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.10 Port n PRBS Locked Time CSR (Block Offset 0x5C, 0x9C, 0xDC,..., 0x45C)', 'REQUIREMENT', '3', 'The use and meaning of the bit fields of this register shall be as specified    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.10 Port n PRBS Locked Time CSR (Block Offset 0x5C, 0x9C, 0xDC,..., 0x45C)', 'REQUIREMENT', '4', 'This field shall be cleared at the start of any PRBS test for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.11 Port n PRBS Seed CSR (Block Offset 0x60, 0xA0, 0xE0,..., 0x460)', 'REQUIREMENT', '1', 'This register shall be implemented whenever the Miscellaneous Physical Layer CAR <quote>PRBS Support<quote> bit is set.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.11 Port n PRBS Seed CSR (Block Offset 0x60, 0xA0, 0xE0,..., 0x460)', 'REQUIREMENT', '2', 'If the PRBS Support bit is clear this register shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.11 Port n PRBS Seed CSR (Block Offset 0x60, 0xA0, 0xE0,..., 0x460)', 'REQUIREMENT', '3', 'The use and meaning of the bit fields of this register shall be as specified    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.11 Port n PRBS Seed CSR (Block Offset 0x60, 0xA0, 0xE0,..., 0x460)', 'REQUIREMENT', '4', 'Seed sizes of less than 32 bits shall be taken from the least significant bits of this register.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.1 Common to Level III Short run and Long run', 'REQUIREMENT', '1', 'The electrical specifications shall support lane width options of 1x, 2x, 4x, 8x and 16x.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.1 Common to Level III Short run and Long run', 'REQUIREMENT', '2', 'A compliant device must implement AC coupling.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.1 Common to Level III Short run and Long run', 'REQUIREMENT', '3', 'The Bit Error Ratio (BER) shall be better than 10-15 per lane but the test requirements will be to verify 10-12 per lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.1 Common to Level III Short run and Long run', 'REQUIREMENT', '4', 'Transmitters and receivers used on short and long run links shall inter-operate for path lengths up to 20 cm.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.1 Common to Level III Short run and Long run', 'REQUIREMENT', '5', 'Transmitters and receivers used on long run links shall inter-operate for path lengths up to 100 cm.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.1 Common to Level III Short run and Long run', 'REQUIREMENT', '6', 'The transmitter pins shall be capable of surviving short circuit either to each other, to supply voltages, and to ground.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.2 Application Goals for Level III Short Run', 'REQUIREMENT', '1', 'The short run interface shall be capable of spanning at least 20 cm of PCB material with up to a single connector.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.3 Application Goals for Long Run', 'REQUIREMENT', '1', 'The long run interface shall be capable of spanning at least 100 cm of PCB material with up to two connectors at 10.3125 Gbaud.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.3 Application Goals for Long Run', 'REQUIREMENT', '2', 'An AC coupled long run receiver shall be inter-operable with an AC coupled short run transmitter  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.3 Application Goals for Long Run', 'REQUIREMENT', '3', 'An AC coupled long run transmitter shall be inter-operable with an AC coupled short run receiver provided that the signal swing values are lowered.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.3.2 Transmitter', 'REQUIREMENT', '1', 'Adaptive equalization in the transmitter shall be controlled by the connected receiver.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4 Level III Electrical Specification', 'REQUIREMENT', '1', 'The transmitters and receivers of an LP-Serial port operating at a nominal baud rate of 10.3125 or 12.5 Gbaud shall comply with at least one of these sets of specifications.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.1 Level III Short Run', 'REQUIREMENT', '1', 'The electrical specifications for the short-reach 10.3125 and 12.5 Gbaud PHY shall be the same as those specified in Annex 83A.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.1 Level III Short Run', 'REQUIREMENT', '2', 'The specifications for the short-reach channel shall be the same as those specified in Annex 83A.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.2 Level III Long Run', 'REQUIREMENT', '1', 'The electrical specifications for the long-reach 10.3125 and 12.5 Gbaud PHY shall be the same as those specified in Clauses 72.6.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.2 Level III Long Run', 'REQUIREMENT', '2', 'The specifications for the long-reach channel shall be the same as those specified for the 10GBASE-KR channel in Annex 69A of the IEEE Standard 802.3-2008[   .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.3 Level III Transmitter Lane-to-Lane Skew', 'REQUIREMENT', '1', 'The electrical level of lane-to-lane skew caused by the transmitter circuitry and associated routing must be less than 2*67 UI + 1000 ps.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.5 Electrical IDLE', 'REQUIREMENT', '1', 'When a Level III transmitter is disabled due to the deassertion of the drvr_oe[k] signal, the transmitter shall output a constant output level with no transitions.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.5 Electrical IDLE', 'Recommendation', '2', 'It is also recommended that the transmitter outputs should meet the requirements for Differential peak-to-peak output voltage (max.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.1 Basic Space Device Requirements', 'REQUIREMENT', '1', 'Basic Space devices shall support Dev8 and Dev16 system sizes.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.1 Basic Space Device Requirements', 'REQUIREMENT', '2', 'Basic Space devices shall support Baud Rate Class 1 operation.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.1 Basic Space Device Requirements', 'REQUIREMENT', '3', 'Basic Space devices shall support VC0 packet priorities 0, 1, 2, and 3  .'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.1 Basic Space Device Requirements', 'REQUIREMENT', '4', 'Basic Space devices shall not support baud rate discovery.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.1 Basic Space Device Requirements', 'REQUIREMENT', '5', 'Basic Space devices shall support Physical Layer Error Management functionality.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.1 Basic Space Device Requirements', 'REQUIREMENT', '6', 'Basic Space devices shall support the Port-Write error notification functionality.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.1 Basic Space Device Requirements', 'REQUIREMENT', '7', 'Basic Space devices shall support packet multicast for Dev8 and Dev16 system sizes.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements', 'REQUIREMENT', '1', 'Enhanced Space devices shall be compliant to the RapidIO Revision 3.1 specification stack, or later versions.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements', 'REQUIREMENT', '2', 'Enhanced Space devices shall support Baud Rate Class 1 and 2 operation  .'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements', 'REQUIREMENT', '3', 'Enhanced Space devices shall support the Critical Request Flow bit.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements', 'REQUIREMENT', '4', 'Enhanced Space devices shall support the Miscellaneous Physical Layer Register Block.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements', 'REQUIREMENT', '5', 'Enhanced Space devices shall support Structurally Asymmetric Links.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements', 'REQUIREMENT', '6', 'When operating at 6.25 Gbaud lane rates, Enhanced Space devices shall implement register control of the transmit emphasis coefficient set.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements', 'REQUIREMENT', '7', 'Enhanced Space devices shall support the LP-Serial Lane Extended Features Block.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements', 'REQUIREMENT', '8', 'Enhanced Space devices shall support Physical Layer Error Management and Hot Swap functionality.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements', 'REQUIREMENT', '9', 'Enhanced Space devices shall support PRBS diagnostics functionality.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements', 'REQUIREMENT', '10', 'Baud rate discovery functionality shall be compatible with devices that do not support baud rate discovery  .'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements', 'REQUIREMENT', '11', 'It shall be possible to disable baud rate discovery functionality  .'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.3 Space-10xN Device Requirements', 'REQUIREMENT', '1', 'Space-10xN devices shall support Baud Rate Class 3 operation  .'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.3 Space-10xN Device Requirements', 'REQUIREMENT', '2', 'When operating at 10.3125 or 6.25 Gbaud lane rates, Space-10xN devices shall implement register control of the transmit emphasis coefficient set.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '1', 'Space Switches shall support packet routing for Dev8 and Dev16 system sizes.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '2', 'Space devices shall support at least 256 Device IDs (all of Dev8)  .'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '3', 'Space Switches shall support standard registers to configure packet routing functionality for Dev8 and Dev16 system sizes.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '4', 'Space Switches shall support distribution of Multicast-Event Control Symbols with predictable, low latency.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '5', 'Space Switches shall support the LP-Serial Extended Feature Block for Generic Endpoint Free Devices, Software-assisted Error Recovery Option for all switch ports.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '6', 'The Port n Initialization Status CSRs shall be supported by devices that implement the &quot;Register Map - II&quot; layout.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '7', 'The encoding of the Lane Alignment, 1x/2x Mode Detection, and Port Initialization State Machine fields shall be documented.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '8', 'The value of the Lane Alignment, 1x/2x Mode Detection, and Port Initialization State Machine fields shall be consistent with the state of the lane alignment, 1x/2x Mode Detection, and Port Initialization State Machine implementations.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '9', 'Space Switches shall not support the Enable Inactive Lanes bit found in the RapidIO Part 6: LP-Serial Physical Layer Specification, Section 7.6.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '10', 'Space Switches shall not support the Data Scrambling Disable bit found in the RapidIO Part 6: LP-Serial Physical Layer Specification, Section 7.6.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '11', 'Space Switches shall not support the Port n Error and Status CSRs &quot;Error Checking Disable&quot; bit.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '12', 'Space Switches shall support packet &quot;Time to Live&quot; functionality.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '13', 'Space Switches shall support Logical and Transport Layer error detection functionality for Maintenance packets.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '14', 'Space Switches shall support standard registers used to manage multicast functionality.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '15', 'The Multicast Support bit shall be set in the Processing Element Features CAR.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '16', 'Space Switches shall support system implementation of MECS Time Synchronization Protocol.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements', 'REQUIREMENT', '17', 'Space Switches shall support low latency, low jitter distribution of Multicast Event Control Symbols  .'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.5 Space Endpoint Device Requirements', 'REQUIREMENT', '1', 'Space Endpoints shall be capable of accepting packets whose destination ID does not match that found in the standard Base Device ID CSR, in order to support packet multicast.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.5 Space Endpoint Device Requirements', 'REQUIREMENT', '2', 'Space Endpoints shall support the LP-Serial Extended Feature Block for Generic Endpoint Devices, Software-assisted Error Recovery Option for all ports.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.5 Space Endpoint Device Requirements', 'REQUIREMENT', '3', 'Space Endpoints shall not support the Enable Inactive Lanes bit found in RapidIO Part 6: LP-Serial Physical Layer Specification, Section 7.6.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.5 Space Endpoint Device Requirements', 'REQUIREMENT', '4', 'Space Endpoints shall not support the Data Scrambling Disable bit found in RapidIO Part 6: LP-Serial Physical Layer Specification, Section 7.6.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.5 Space Endpoint Device Requirements', 'REQUIREMENT', '5', 'Space Endpoints shall not support the Port n Error and Status CSRs &quot;Error Checking Disable&quot; bit.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.5 Space Endpoint Device Requirements', 'REQUIREMENT', '6', 'Space Endpoints shall support error detection functionality for the logical layer functionality indicated in their Source Operations CAR and Destination Operations CAR registers.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.6 Space Endpoint-E Device Requirements', 'REQUIREMENT', '1', 'Space Endpoint-E devices shall implement support for the LCS Disable Present and LCS Disable bits.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.6 Space Endpoint-E Device Requirements', 'REQUIREMENT', '2', 'Space Endpoint-E devices shall support the MECS Time Synchronization Protocol.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.6 Space Endpoint-E Device Requirements', 'REQUIREMENT', '3', 'Space Endpoint-E devices shall support the Timestamp Generation register extension block required for MECS Time Synchronization Protocol.'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.6 Space Endpoint-E Device Requirements', 'REQUIREMENT', '4', 'At least one of the &quot;MECS Slave Supported&quot; and &quot;MECS Master Supported&quot; bits shall be set in the Timestamp CAR  .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.6 Hot Swap Extensions', 'REQUIREMENT', '1', 'For this reason, unlike Error Management Extensions events, Hot Swap Extension events shall not contribute to the error reporting thresholds described in section 1.2.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.6 Hot Swap Extensions', 'REQUIREMENT', '2', ', shall not cause any error information to be latched, and shall not cause the Port n Capture 0-4 CSRs to lock.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '1', 'The FIFO shall provide a queue of at least two entries, with the oldest entry at the front of the queue and new entries added at the end of the queue.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '2', ', shall occupy the oldest unoccupied entry in the FIFO.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '3', 'The oldest occupied FIFO entry shall become unoccupied when software writes a zero to the Capture Valid Info bit.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '4', 'The FIFO shall be considered full if all entries are occupied.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '5', 'The FIFO shall be considered empty if all entries are unoccupied.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '6', 'capture function shall operate as follows:  .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '7', 'shall consist of all events detected since the last time the FIFO error capture function value occupied an entry in the FIFO.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '8', 'shall be updated for every detected enabled event, and shall consist of attributes information for the detected enabled event.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '9', 'shall be updated for every detected enabled event.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '10', 'If the FIFO is not full and an enabled event has been detected, the current FIFO error capture function value shall occupy the next entry in the FIFO.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '11', 'If multiple enabled events occur simultaneously, at least one event shall occupy an entry in the FIFO.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '12', 'shall be 1 when at least one FIFO entry is occupied.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '13', 'shall be 0 when all FIFO entries are unoccupied.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.3 Other Logical Layer Errors', 'Recommendation', '1', 'RapidIO devices should consider their users needs for defect determination, and capture information appropriate to the scale and complexity of the system.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.3 Other Logical Layer Errors', 'Recommendation', '2', 'Debug needs should be considered both as the source of a request and the target.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture', 'REQUIREMENT', '1', 'The FIFO shall provide a queue of at least two entries, with the oldest entry at the front of the queue and new entries added at the end of the queue.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture', 'REQUIREMENT', '2', 'The Logical/Transport Layer Error Detect CSR, and all Logical/Transport Layer Capture CSRs shall access the oldest occupied entry in the FIFO.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture', 'REQUIREMENT', '3', 'The oldest occupied FIFO entry shall become unoccupied when software writes 0x00000000 to the Logical/Transport Layer Error Detect CSR.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture', 'REQUIREMENT', '4', 'The FIFO shall be considered full if all entries are occupied.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture', 'REQUIREMENT', '5', 'The FIFO shall be considered empty if all entries are unoccupied.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture', 'REQUIREMENT', '6', 'The FIFO error capture function shall operate as follows:  .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture', 'REQUIREMENT', '7', 'The FIFO error capture function value for the Logical/Transport Layer Error Detect CSR shall consist of all events detected since the last time the FIFO error capture function value occupied an entry in the FIFO.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture', 'REQUIREMENT', '8', 'The FIFO error capture function value for all Logical/Transport Layer Capture CSRs shall be updated for every detected enabled event.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture', 'REQUIREMENT', '9', 'If the FIFO is not full and an enabled event has been detected, the current FIFO error capture function value shall occupy the next entry in the FIFO.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture', 'REQUIREMENT', '10', 'If multiple enabled events occur simultaneously, at least one event shall occupy an entry in the FIFO.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture', 'REQUIREMENT', '11', 'The Logical/Transport Layer Error Detect CSR shall not be 0 when the FIFO is not empty.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture', 'REQUIREMENT', '12', 'The Logical/Transport Layer Error Detect CSR shall be 0 when the FIFO is empty.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.6 IDLE3 Port_Status Extension', 'REQUIREMENT', '1', 'IDLE1 and IDLE2 devices shall not use port_status  .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.6 IDLE3 Port_Status Extension', 'REQUIREMENT', '2', 'This bit shall be asserted when at least one of the following conditions is true, otherwise de-asserted: - The Port n Error and Status CSRs <quote>Output Failed-Encountered<quote> bit is set - The Port n Error Detect CSRs <quote>Link Uninit Packet Discard Active<quote> bit is set - An implementation specific condition exists which forces continuous output port packet discard  .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.2 Error Management/Hot Swap Extension Block CAR (Block Offset 0x4)', 'REQUIREMENT', '1', 'The use and meaning of the bits shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.2 Error Management/Hot Swap Extension Block CAR (Block Offset 0x4)', 'REQUIREMENT', '2', 'b0 - all registers and bit fields specific to Error Management Extensions shall be supported.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.2 Error Management/Hot Swap Extension Block CAR (Block Offset 0x4)', 'REQUIREMENT', '3', 'b1 - all registers and bit fields specific to Hot Swap Extensions support shall be supported.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.2 Error Management/Hot Swap Extension Block CAR (Block Offset 0x4)', 'REQUIREMENT', '4', 'b0 - all registers, bit fields and behavior specific to FIFO capture of multiple physical layer events may not be supported 0b1 - all registers, bit fields and behavior specific to FIFO capture of multiple physical layer events shall be supported by all ports on the device  .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.2 Error Management/Hot Swap Extension Block CAR (Block Offset 0x4)', 'REQUIREMENT', '5', 'b0 - all registers, bit fields and behavior specific to FIFO capture of multiple logical/transport layer events may not be supported 0b1 - all registers, bit fields and behavior specific to FIFO capture of multiple logical/transport layer events shall be supported  .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.9 Logical/Transport Layer Dev32 Destination ID Capture', 'REQUIREMENT', '1', 'This register shall be implemented for devices that have bit 19 (Dev32 Support) set in the Processing Element Features CAR.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.9 Logical/Transport Layer Dev32 Destination ID Capture', 'REQUIREMENT', '2', 'The use and meaning of the bits shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.10 Logical/Transport Layer Dev32 Source ID Capture CSR (Block Offset 0x24)', 'REQUIREMENT', '1', 'This register shall be implemented for devices that have bit 19 (Dev32 Support) set in the Processing Element Features CAR.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.10 Logical/Transport Layer Dev32 Source ID Capture CSR (Block Offset 0x24)', 'REQUIREMENT', '2', 'The use and meaning of the bits shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.13 Port-write Dev32 Target deviceID CSR (Block Offset 0x30)', 'REQUIREMENT', '1', 'This register shall be implemented for devices that have bit 19 (Dev32 Support) set in the Processing Element Features CAR.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.13 Port-write Dev32 Target deviceID CSR (Block Offset 0x30)', 'REQUIREMENT', '2', 'The use and meaning of the bits shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.14 Port-Write Transmission Control CSR (Block Offset 0x34)', 'REQUIREMENT', '1', 'The use and meaning of the bits shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.14 Port-Write Transmission Control CSR (Block Offset 0x34)', 'REQUIREMENT', '2', ' - Enabled events for the device shall cause port-writes to be generated 1 - Enabled events for the device shall not cause new port-writes to be generated.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.22 Port n Capture 4 CSR (Block Offset 0x5C, 9C,..., 41C)', 'REQUIREMENT', '1', 'The use and meaning of the bits shall be as specified in Table 2-26.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.22 Port n Capture 4 CSR (Block Offset 0x5C, 9C,..., 41C)', 'REQUIREMENT', '2', 'shall be implemented for devices that have bit 19 (Dev32 Support) set in the Processing Element Features CAR.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.25 Port n Link Uninit Discard Timer CSR (Block Offset 0x70, 0xB0, ..., 0x430)', 'REQUIREMENT', '1', 'The maximum value of the Link Uninit Timeout variable (0xFFFFFF) shall correspond to 6 to 12 seconds.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.25 Port n Link Uninit Discard Timer CSR (Block Offset 0x70, 0xB0, ..., 0x430)', 'REQUIREMENT', '2', 'The resolution of the Link Uninit Timeout variable shall be (maximum Link Uninit Timeout interval)/(224-1).'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.25 Port n Link Uninit Discard Timer CSR (Block Offset 0x70, 0xB0, ..., 0x430)', 'REQUIREMENT', '3', 'the bits shall be as specified in Table 2-29.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.25 Port n Link Uninit Discard Timer CSR (Block Offset 0x70, 0xB0, ..., 0x430)', 'REQUIREMENT', '4', 'this register shall be readable and writable.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.25 Port n Link Uninit Discard Timer CSR (Block Offset 0x70, 0xB0, ..., 0x430)', 'REQUIREMENT', '5', 'On IDLE1 and IDLE2 links, this timer shall start counting when link_initialized is deasserted, and shall continue counting until link_initialized is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.25 Port n Link Uninit Discard Timer CSR (Block Offset 0x70, 0xB0, ..., 0x430)', 'REQUIREMENT', '6', 'On IDLE3 links this timer shall start when at least one of link_initialized, receive_enable, or transmit_enable is deasserted, and shall continue counting until link_initialized, receive_enable and transmit enable are all asserted.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.25 Port n Link Uninit Discard Timer CSR (Block Offset 0x70, 0xB0, ..., 0x430)', 'REQUIREMENT', '7', 'When this timer expires, all packets directed to this port from inside the device shall be discarded, and a <quote>Link Uninit Packet Discard Active<quote> event shall be detected.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.25 Port n Link Uninit Discard Timer CSR (Block Offset 0x70, 0xB0, ..., 0x430)', 'REQUIREMENT', '8', 'Packet discard shall occur until the <quote>Link Uninit Packet Discard Active<quote> status bit is cleared.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.25 Port n Link Uninit Discard Timer CSR (Block Offset 0x70, 0xB0, ..., 0x430)', 'REQUIREMENT', '9', 'The Link Uninit Discard Timer shall be disabled when Link Uninit Timeout is 0.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '1', 'The Port n FIFO Error Detect Register shall be implemented when bit 2 of the Error Management/Hot Swap Extension Block CAR is set.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '2', 'The behavior of the register shall be as defined in    .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '3', 'The use and meaning of the bits shall be as specified in Table 2-30.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '4', 'indicate which bit fields must be implemented for Error Management Extensions and Hot Swap Extensions.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '5', 'An <quote>X<quote> in these columns means that the bit shall be implemented for that extension.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'Recommendation', '6', 'The implementation of this bit is optional, but strongly recommended.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'Recommendation', '7', 'The implementation of this bit is optional, but strongly recommended.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '8', 'This bit shall be implemented only if port n supports descrambling of packet and control symbol data.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'Recommendation', '9', 'Note that whenever an FRU is removed, the port lockout bit should be used to ensure that whatever new FRU is inserted cannot access the system until the system host allows it.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '10', 'In order to issue Maintenance operations to the inserted FRU, the system host must first make sure that the ackID values for both ends are consistent.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '11', 'As with the first case, the inserted FRU must make the ackID values for both link partners match in order to begin sending packets.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'Recommendation', '12', 'It is assumed in RapidIO that only one subsystem is actually in control at any one time, and so should be the recipient of all port-writes.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'Recommendation', '13', 'If the subsystem that should be in control is detected to be insane, it is the responsibility of the rest of the control subsystem to change the destination for port-writes to be the new subsystem that is in control.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '14', 'Re-synchronizing the ackIDs must be done from the transmitter side as it is not possible to communicate with the receiver with maintenance transactions in this situation.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Routing Table Register Block', 'REQUIREMENT', '1', 'A switch device which has bits 19 <quote>Dev32 Support<quote> and 21 <quote>Multicast Support<quote> set in the Processing Element Features CAR shall implement this register block.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.1 Register Map', 'REQUIREMENT', '1', 'The register map for the routing table registers shall be as specified by    .'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.2 Broadcast Routing Table Control CSR (Block Offset 0x20)', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.2 Broadcast Routing Table Control CSR (Block Offset 0x20)', 'REQUIREMENT', '2', 'A multicast mask shall consist of the number of registers indicated by this value, encoded as follows: 0b00 - One set register, one clear register (8 bytes) 0b01 - Two set registers, two clear registers (16 bytes) 0b10 - Four set registers, four clear registers (32 bytes) 0b11 - Eight set registers, eight clear registers (64 bytes) This bit field shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.3 Broadcast Multicast Info CSR (Block Offset 0x28)', 'REQUIREMENT', '1', 'This register shall communicate the location of the Broadcast Multicast Mask 0 Set Register 0 CSR.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.3 Broadcast Multicast Info CSR (Block Offset 0x28)', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.3 Broadcast Multicast Info CSR (Block Offset 0x28)', 'REQUIREMENT', '3', 'This register shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.3 Broadcast Multicast Info CSR (Block Offset 0x28)', 'REQUIREMENT', '4', 'Num_Masks shall indicate the number of Broadcast Multicast Masks, encoded as follows: 0x00 - 256 Masks 0x01 - 1 Masks 0x02 - 2 Masks 0x03 - 3 Masks <ellipsis> 0xFF - 255 Masks  .'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.3 Broadcast Multicast Info CSR (Block Offset 0x28)', 'REQUIREMENT', '5', 'The Mask_Ptr value shall be the maintenance offset of the Broadcast Multicast Mask 0 Set Register 0 CSR, divided by 1024.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.3 Broadcast Multicast Info CSR (Block Offset 0x28)', 'REQUIREMENT', '6', 'The maintenance offset of the Broadcast Multicast Mask 0 Set Register 0 CSR shall be a 1024 byte aligned address.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.3 Broadcast Multicast Info CSR (Block Offset 0x28)', 'REQUIREMENT', '7', 'The Mask_Ptr value shall indicate an address in Implementation Defined register space.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.3 Broadcast Multicast Info CSR (Block Offset 0x28)', 'REQUIREMENT', '8', 'Writes to the Broadcast Multicast Mask registers pointed to by this register shall cause the corresponding Port n Multicast Mask registers for all ports to assume the value written.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.4 Port n Routing Table Control CSR (Block Offset 0x40 + (0x20 * n))', 'REQUIREMENT', '1', 'This register shall indicate the number of registers in a multicast mask for all ports whose Port n Multicast Info CSR Mask_Ptr field value is the same.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.4 Port n Routing Table Control CSR (Block Offset 0x40 + (0x20 * n))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.4 Port n Routing Table Control CSR (Block Offset 0x40 + (0x20 * n))', 'REQUIREMENT', '3', 'A multicast mask shall consist of the number of registers indicated by this value, encoded as follows: 0b00 - One set register, one clear register (8 bytes) 0b01 - Two set registers, two clear registers (16 bytes) 0b10 - Four set registers, four clear registers (32 bytes) 0b11 - Eight set registers, eight clear registers (64 bytes) This bit field shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.5 Port n Multicast Info CSR (Block Offset 0x48 + 20 * n)', 'REQUIREMENT', '1', 'This register shall communicate the location of Port n Multicast Mask 0 Register 0 CSR.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.5 Port n Multicast Info CSR (Block Offset 0x48 + 20 * n)', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.5 Port n Multicast Info CSR (Block Offset 0x48 + 20 * n)', 'REQUIREMENT', '3', 'This register shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.5 Port n Multicast Info CSR (Block Offset 0x48 + 20 * n)', 'REQUIREMENT', '4', 'The Mask_Ptr value shall be the maintenance offset of the Port n Multicast Mask 0 Set Register 0 CSR, divided by 1024.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.5 Port n Multicast Info CSR (Block Offset 0x48 + 20 * n)', 'REQUIREMENT', '5', 'The maintenance offset of the Port n Multicast Mask 0 Set Register 0 CSR shall be a 1024 byte aligned address.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.5 Port n Multicast Info CSR (Block Offset 0x48 + 20 * n)', 'REQUIREMENT', '6', 'The Mask_Ptr value shall indicate an address in Implementation Defined register space.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.6 Broadcast Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*8*2^Mask_size) + (y*4))', 'REQUIREMENT', '1', 'Writes to the Broadcast Multicast Mask x Set Register y CSRs shall cause the corresponding Port n Multicast Mask x Set Register y CSRs for all ports to assume the value written.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.6 Broadcast Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*8*2^Mask_size) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.6 Broadcast Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*8*2^Mask_size) + (y*4))', 'REQUIREMENT', '3', 'The multicast mask functionality for ports (y*32) to (y*32+31) shall be controlled by this register.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.6 Broadcast Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*8*2^Mask_size) + (y*4))', 'REQUIREMENT', '4', 'Bits shall be assigned to ports sequentially as the port number increases.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.6 Broadcast Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*8*2^Mask_size) + (y*4))', 'REQUIREMENT', '5', 'The lowest numbered port shall be assigned to Bit 31.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.6 Broadcast Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*8*2^Mask_size) + (y*4))', 'REQUIREMENT', '6', 'Each bit shall be encoded as follows: 0b0 - Do not multicast to this port 0b1 - Multicast to this port Writing 0 to a bit shall not change the bit value.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.6 Broadcast Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*8*2^Mask_size) + (y*4))', 'REQUIREMENT', '7', 'Writing 1 to a bit shall set the bit value.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.6 Broadcast Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*8*2^Mask_size) + (y*4))', 'REQUIREMENT', '8', 'Bits corresponding to ports which do not exist in the device shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.7 Broadcast Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 8*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '1', 'Writes to the Broadcast Multicast Mask x Clear Register y CSRs shall cause the corresponding Port n Multicast Mask x Clear Register y CSRs for all ports to assume the value written.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.7 Broadcast Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 8*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.7 Broadcast Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 8*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '3', 'The multicast mask functionality for ports (y*32) to (y*32+31) shall be controlled by this register.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.7 Broadcast Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 8*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '4', 'Bits shall be assigned to ports sequentially as the port number increases.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.7 Broadcast Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 8*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '5', 'The lowest numbered port shall be assigned to Bit 31.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.7 Broadcast Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 8*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '6', 'Each bit shall be encoded as follows: 0b0 - Do not multicast to this port 0b1 - Multicast to this port Writing 0 to a bit shall not change the bit value.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.7 Broadcast Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 8*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '7', 'Writing 1 to a bit shall clear the bit value.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.7 Broadcast Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 8*2^Mask_size) + (4*2^Mask_size) + (y*4))', 'REQUIREMENT', '8', 'Bits corresponding to ports which do not exist in the device shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.8 Port n Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (y*4))', 'REQUIREMENT', '1', 'This register shall control the multicast behavior for all ports whose Port n Multicast Info CSR Mask_Ptr field value is the same.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.8 Port n Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.8 Port n Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (y*4))', 'REQUIREMENT', '3', 'The multicast mask functionality for ports (y*32) to (y*32+31) shall be controlled by this register.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.8 Port n Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (y*4))', 'REQUIREMENT', '4', 'Bits shall be assigned to ports sequentially as the port number increases.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.8 Port n Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (y*4))', 'REQUIREMENT', '5', 'The lowest numbered port shall be assigned to Bit 31.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.8 Port n Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (y*4))', 'REQUIREMENT', '6', 'Each bit shall be encoded as follows: 0b0 - Do not multicast to this port 0b1 - Multicast to this port Writing 0 to a bit shall not change the bit value.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.8 Port n Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (y*4))', 'REQUIREMENT', '7', 'Writing 1 to a bit shall set the bit value.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.8 Port n Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (y*4))', 'REQUIREMENT', '8', 'Bits corresponding to ports which do not exist in the device shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.9 Port n Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (4*2^Mask_size)', 'REQUIREMENT', '1', 'This register shall control the multicast behavior for all ports whose Port n Multicast Info CSR Mask_Ptr field value is the same.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.9 Port n Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (4*2^Mask_size)', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.9 Port n Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (4*2^Mask_size)', 'REQUIREMENT', '3', 'The multicast mask functionality for ports (y*32) to (y*32+31) shall be controlled by this register.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.9 Port n Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (4*2^Mask_size)', 'REQUIREMENT', '4', 'Bits shall be assigned to ports sequentially as the port number increases.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.9 Port n Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (4*2^Mask_size)', 'REQUIREMENT', '5', 'The lowest numbered port shall be assigned to Bit 31.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.9 Port n Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (4*2^Mask_size)', 'REQUIREMENT', '6', 'Each bit shall be encoded as follows: 0b0 - Do not multicast to this port 0b1 - Multicast to this port Writing 0 to a bit shall not change the bit value.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.9 Port n Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (4*2^Mask_size)', 'REQUIREMENT', '7', 'Writing 1 to a bit shall clear the bit value.'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.9 Port n Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (4*2^Mask_size)', 'REQUIREMENT', '8', 'Bits corresponding to ports which do not exist in the device shall be reserved.'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.2 Control Symbol 64 VoQ Backpressure', 'REQUIREMENT', '1', 'in the VC_IND field shall cause the receiving endpoint to ignore the VoQ Backpressure control symbol without error.'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.2 Control Symbol 64 VoQ Backpressure', 'REQUIREMENT', '2', 'This value shall be used when VoQ backpressure per VC is disabled.'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.2 Control Symbol 64 VoQ Backpressure', 'REQUIREMENT', '3', 'In this case, the Port Status bits shall be assigned to ports as shown in    .'
