

================================================================
== Vitis HLS Report for 'perfixsum'
================================================================
* Date:           Sun Mar 27 00:15:27 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        hls_Perfixsum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      159|      159|  1.590 us|  1.590 us|  160|  160|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_perfixsum_Pipeline_VITIS_LOOP_5_1_fu_129  |perfixsum_Pipeline_VITIS_LOOP_5_1  |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    144|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     808|   1014|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    546|    -|
|Register         |        -|    -|     314|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    1122|   1704|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                               |control_s_axi                      |        0|   0|  183|  298|    0|
    |gmem_m_axi_U                                  |gmem_m_axi                         |        4|   0|  512|  580|    0|
    |grp_perfixsum_Pipeline_VITIS_LOOP_5_1_fu_129  |perfixsum_Pipeline_VITIS_LOOP_5_1  |        0|   0|  113|  136|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |        4|   0|  808| 1014|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln5_1_fu_194_p2  |         +|   0|  0|  71|          64|           3|
    |add_ln5_fu_178_p2    |         +|   0|  0|  71|          64|           3|
    |ap_block_state2_io   |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 144|         129|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  134|         30|    1|         30|
    |gmem_ARADDR    |   20|          4|   64|        256|
    |gmem_ARBURST   |    9|          2|    2|          4|
    |gmem_ARCACHE   |    9|          2|    4|          8|
    |gmem_ARID      |    9|          2|    1|          2|
    |gmem_ARLEN     |   20|          4|   32|        128|
    |gmem_ARLOCK    |    9|          2|    2|          4|
    |gmem_ARPROT    |    9|          2|    3|          6|
    |gmem_ARQOS     |    9|          2|    4|          8|
    |gmem_ARREGION  |    9|          2|    4|          8|
    |gmem_ARSIZE    |    9|          2|    3|          6|
    |gmem_ARUSER    |    9|          2|    1|          2|
    |gmem_ARVALID   |   14|          3|    1|          3|
    |gmem_AWADDR    |   20|          4|   64|        256|
    |gmem_AWBURST   |    9|          2|    2|          4|
    |gmem_AWCACHE   |    9|          2|    4|          8|
    |gmem_AWID      |    9|          2|    1|          2|
    |gmem_AWLEN     |   20|          4|   32|        128|
    |gmem_AWLOCK    |    9|          2|    2|          4|
    |gmem_AWPROT    |    9|          2|    3|          6|
    |gmem_AWQOS     |    9|          2|    4|          8|
    |gmem_AWREGION  |    9|          2|    4|          8|
    |gmem_AWSIZE    |    9|          2|    3|          6|
    |gmem_AWUSER    |    9|          2|    1|          2|
    |gmem_AWVALID   |   14|          3|    1|          3|
    |gmem_BREADY    |   14|          3|    1|          3|
    |gmem_RREADY    |   14|          3|    1|          3|
    |gmem_WDATA     |   14|          3|   32|         96|
    |gmem_WID       |    9|          2|    1|          2|
    |gmem_WLAST     |    9|          2|    1|          2|
    |gmem_WSTRB     |   14|          3|    4|         12|
    |gmem_WUSER     |    9|          2|    1|          2|
    |gmem_WVALID    |   14|          3|    1|          3|
    |gmem_blk_n_AR  |    9|          2|    1|          2|
    |gmem_blk_n_AW  |    9|          2|    1|          2|
    |gmem_blk_n_B   |    9|          2|    1|          2|
    |gmem_blk_n_R   |    9|          2|    1|          2|
    |gmem_blk_n_W   |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  546|        119|  290|       1033|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  29|   0|   29|          0|
    |gmem_addr_1_reg_236                                        |  64|   0|   64|          0|
    |gmem_addr_read_reg_254                                     |  32|   0|   32|          0|
    |gmem_addr_reg_230                                          |  64|   0|   64|          0|
    |grp_perfixsum_Pipeline_VITIS_LOOP_5_1_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln5_1_reg_248                                        |  62|   0|   62|          0|
    |trunc_ln5_reg_242                                          |  62|   0|   62|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 314|   0|  314|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|     perfixsum|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     perfixsum|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     perfixsum|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     perfixsum|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

