{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Timing Diagrams in Digital Design\n",
    "\n",
    "*Understanding signal behavior over time*\n",
    "\n",
    "---\n",
    "\n",
    "## Prerequisites\n",
    "\n",
    "This tutorial assumes familiarity with:\n",
    "\n",
    "- **Binary numbers** and logic levels (HIGH/LOW, 1/0)\n",
    "- **Logic gates** (AND, OR, NOT) and their behavior\n",
    "- **Flip-flops** — basic understanding of sequential elements\n",
    "- **Clock signals** — what they are and why they matter\n",
    "\n",
    "---\n",
    "\n",
    "## What is a Timing Diagram?\n",
    "\n",
    "A timing diagram is a waveform chart that shows how digital signals change over time. It's the primary tool for:\n",
    "\n",
    "- **Visualizing** circuit behavior across clock cycles\n",
    "- **Debugging** timing-related bugs\n",
    "- **Verifying** that signals meet setup/hold requirements\n",
    "- **Communicating** design intent and specifications\n",
    "\n",
    "Think of it as a \"movie\" of your circuit's signals, where each frame shows the logic level of every signal at that instant."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Anatomy of a Timing Diagram\n",
    "\n",
    "Let's start with a simple timing diagram showing a clock and a data signal:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(2, 1, figsize=(12, 4), sharex=True)\n",
    "fig.suptitle('Basic Timing Diagram Components', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 8, 0.01)\n",
    "\n",
    "# Clock signal\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(8):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "# Data signal\n",
    "data_values = [0, 0, 1, 1, 1, 0, 1, 0]\n",
    "data = np.zeros_like(t)\n",
    "for i, val in enumerate(data_values):\n",
    "    data[(t >= i) & (t < i + 1)] = val\n",
    "\n",
    "# Plot clock\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=11, fontweight='bold')\n",
    "axes[0].set_ylim(-0.3, 1.5)\n",
    "axes[0].set_yticks([0, 1])\n",
    "axes[0].set_yticklabels(['0', '1'])\n",
    "axes[0].grid(True, alpha=0.3, axis='x')\n",
    "\n",
    "# Annotate clock features\n",
    "axes[0].annotate('Rising edge', xy=(1.0, 0.5), xytext=(1.2, 1.3),\n",
    "                fontsize=9, color='#1e40af',\n",
    "                arrowprops=dict(arrowstyle='->', color='#1e40af', lw=1.5))\n",
    "axes[0].annotate('Falling edge', xy=(1.5, 0.5), xytext=(1.8, -0.1),\n",
    "                fontsize=9, color='#1e40af',\n",
    "                arrowprops=dict(arrowstyle='->', color='#1e40af', lw=1.5))\n",
    "axes[0].annotate('', xy=(3, 1.35), xytext=(4, 1.35),\n",
    "                arrowprops=dict(arrowstyle='<->', color='#059669', lw=1.5))\n",
    "axes[0].text(3.5, 1.45, 'Period', ha='center', fontsize=9, color='#059669')\n",
    "\n",
    "# Plot data\n",
    "axes[1].fill_between(t, 0, data, color='#10b981', alpha=0.3, step='pre')\n",
    "axes[1].plot(t, data, color='#10b981', lw=2, drawstyle='steps-pre')\n",
    "axes[1].set_ylabel('DATA', fontsize=11, fontweight='bold')\n",
    "axes[1].set_ylim(-0.3, 1.5)\n",
    "axes[1].set_yticks([0, 1])\n",
    "axes[1].set_yticklabels(['0', '1'])\n",
    "axes[1].set_xlabel('Time', fontsize=11)\n",
    "axes[1].grid(True, alpha=0.3, axis='x')\n",
    "\n",
    "# Mark clock edges\n",
    "for i in range(8):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#d1d5db', linestyle='--', lw=0.5)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Key elements:**\n",
    "\n",
    "| Element | Description |\n",
    "|---------|-------------|\n",
    "| **Signal name** | Label on Y-axis (CLK, DATA, etc.) |\n",
    "| **Logic levels** | HIGH (1) and LOW (0) positions |\n",
    "| **Time axis** | Horizontal axis showing progression |\n",
    "| **Rising edge** | Transition from LOW to HIGH (↑) |\n",
    "| **Falling edge** | Transition from LOW to HIGH (↓) |\n",
    "| **Period** | Time for one complete clock cycle |"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Signal Types in Timing Diagrams\n",
    "\n",
    "Digital systems use several types of signals, each with distinct characteristics:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(5, 1, figsize=(12, 10), sharex=True)\n",
    "fig.suptitle('Common Signal Types', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 10, 0.01)\n",
    "\n",
    "# 1. Clock signal - periodic\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(10):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=10, fontweight='bold')\n",
    "axes[0].set_ylim(-0.2, 1.4)\n",
    "axes[0].set_yticks([0, 1])\n",
    "axes[0].text(10.2, 0.5, 'Clock\\n(periodic)', fontsize=9, va='center', color='#3b82f6')\n",
    "\n",
    "# 2. Reset signal - active low, asynchronous\n",
    "reset = np.ones_like(t)\n",
    "reset[(t >= 0.3) & (t < 1.8)] = 0\n",
    "\n",
    "axes[1].fill_between(t, 0, reset, color='#ef4444', alpha=0.3, step='pre')\n",
    "axes[1].plot(t, reset, color='#ef4444', lw=2, drawstyle='steps-pre')\n",
    "axes[1].set_ylabel('RST_N', fontsize=10, fontweight='bold')\n",
    "axes[1].set_ylim(-0.2, 1.4)\n",
    "axes[1].set_yticks([0, 1])\n",
    "axes[1].text(10.2, 0.5, 'Reset\\n(active-low)', fontsize=9, va='center', color='#ef4444')\n",
    "axes[1].annotate('Active', xy=(1, 0.2), fontsize=8, color='#ef4444', ha='center')\n",
    "\n",
    "# 3. Enable signal - control\n",
    "enable = np.zeros_like(t)\n",
    "enable[(t >= 2) & (t < 7)] = 1\n",
    "\n",
    "axes[2].fill_between(t, 0, enable, color='#f59e0b', alpha=0.3, step='pre')\n",
    "axes[2].plot(t, enable, color='#f59e0b', lw=2, drawstyle='steps-pre')\n",
    "axes[2].set_ylabel('EN', fontsize=10, fontweight='bold')\n",
    "axes[2].set_ylim(-0.2, 1.4)\n",
    "axes[2].set_yticks([0, 1])\n",
    "axes[2].text(10.2, 0.5, 'Enable\\n(control)', fontsize=9, va='center', color='#f59e0b')\n",
    "\n",
    "# 4. Data signal - changes on clock edges\n",
    "data_values = [0, 0, 0, 1, 0, 1, 1, 0, 1, 0]\n",
    "data = np.zeros_like(t)\n",
    "for i, val in enumerate(data_values):\n",
    "    data[(t >= i) & (t < i + 1)] = val\n",
    "\n",
    "axes[3].fill_between(t, 0, data, color='#10b981', alpha=0.3, step='pre')\n",
    "axes[3].plot(t, data, color='#10b981', lw=2, drawstyle='steps-pre')\n",
    "axes[3].set_ylabel('D', fontsize=10, fontweight='bold')\n",
    "axes[3].set_ylim(-0.2, 1.4)\n",
    "axes[3].set_yticks([0, 1])\n",
    "axes[3].text(10.2, 0.5, 'Data\\n(synchronous)', fontsize=9, va='center', color='#10b981')\n",
    "\n",
    "# 5. Bus signal - multi-bit represented as a group\n",
    "bus_values = ['XX', '00', '00', '01', '02', '03', '03', '03', '04', '00']\n",
    "bus = np.zeros_like(t)\n",
    "for i in range(10):\n",
    "    bus[(t >= i) & (t < i + 1)] = 0.5\n",
    "\n",
    "axes[4].fill_between(t, 0.2, 0.8, color='#8b5cf6', alpha=0.2, step='pre')\n",
    "axes[4].plot(t, np.ones_like(t) * 0.8, color='#8b5cf6', lw=2, drawstyle='steps-pre')\n",
    "axes[4].plot(t, np.ones_like(t) * 0.2, color='#8b5cf6', lw=2, drawstyle='steps-pre')\n",
    "# Draw transitions\n",
    "for i in range(1, 10):\n",
    "    if bus_values[i] != bus_values[i-1]:\n",
    "        axes[4].plot([i, i], [0.2, 0.8], color='#8b5cf6', lw=2)\n",
    "        # X crossing for transition\n",
    "        axes[4].plot([i-0.05, i+0.05], [0.2, 0.8], color='#8b5cf6', lw=1)\n",
    "        axes[4].plot([i-0.05, i+0.05], [0.8, 0.2], color='#8b5cf6', lw=1)\n",
    "for i, val in enumerate(bus_values):\n",
    "    axes[4].text(i + 0.5, 0.5, val, ha='center', va='center', fontsize=9, fontweight='bold', color='#5b21b6')\n",
    "\n",
    "axes[4].set_ylabel('BUS[7:0]', fontsize=10, fontweight='bold')\n",
    "axes[4].set_ylim(-0.1, 1.1)\n",
    "axes[4].set_yticks([])\n",
    "axes[4].set_xlabel('Clock Cycles', fontsize=11)\n",
    "axes[4].text(10.2, 0.5, 'Bus\\n(multi-bit)', fontsize=9, va='center', color='#8b5cf6')\n",
    "\n",
    "# Mark clock edges\n",
    "for i in range(10):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#d1d5db', linestyle='--', lw=0.5)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Signal type characteristics:**\n",
    "\n",
    "| Type | Characteristics | Examples |\n",
    "|------|-----------------|----------|\n",
    "| **Clock** | Periodic, fixed frequency | CLK, SYSCLK |\n",
    "| **Reset** | Often active-low, assertion clears state | RST_N, RESET |\n",
    "| **Enable** | Gates operations on/off | EN, CE, OE |\n",
    "| **Data** | Changes relative to clock | D, Q, DATA_IN |\n",
    "| **Bus** | Multi-bit values shown as hex/decimal | ADDR[15:0], DATA[7:0] |"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Clock Edges and Synchronous Design\n",
    "\n",
    "In synchronous digital design, all state changes happen at **clock edges**. The two types are:\n",
    "\n",
    "- **Rising edge (positive edge)**: LOW → HIGH transition\n",
    "- **Falling edge (negative edge)**: HIGH → LOW transition\n",
    "\n",
    "Most designs use **rising-edge triggered** flip-flops."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(3, 1, figsize=(12, 6), sharex=True)\n",
    "fig.suptitle('D Flip-Flop: Input Captured on Rising Edge', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 10, 0.01)\n",
    "\n",
    "# Clock\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(10):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "# D input - changes between clock edges\n",
    "d_values = [0, 1, 1, 0, 1, 0, 0, 1, 1, 0]\n",
    "d_signal = np.zeros_like(t)\n",
    "# D changes slightly after falling edge (mid-cycle)\n",
    "for i, val in enumerate(d_values):\n",
    "    d_signal[(t >= i + 0.6) & (t < i + 1.6)] = val\n",
    "d_signal[(t >= 0) & (t < 0.6)] = 0\n",
    "\n",
    "# Q output - captures D on rising edge\n",
    "q_values = [0, 0, 1, 1, 0, 1, 0, 0, 1, 1]\n",
    "q_signal = np.zeros_like(t)\n",
    "for i, val in enumerate(q_values):\n",
    "    q_signal[(t >= i) & (t < i + 1)] = val\n",
    "\n",
    "# Plot clock\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=11, fontweight='bold')\n",
    "axes[0].set_ylim(-0.2, 1.5)\n",
    "axes[0].set_yticks([0, 1])\n",
    "\n",
    "# Plot D\n",
    "axes[1].fill_between(t, 0, d_signal, color='#10b981', alpha=0.3, step='pre')\n",
    "axes[1].plot(t, d_signal, color='#10b981', lw=2, drawstyle='steps-pre')\n",
    "axes[1].set_ylabel('D (input)', fontsize=11, fontweight='bold')\n",
    "axes[1].set_ylim(-0.2, 1.5)\n",
    "axes[1].set_yticks([0, 1])\n",
    "\n",
    "# Plot Q\n",
    "axes[2].fill_between(t, 0, q_signal, color='#f59e0b', alpha=0.3, step='pre')\n",
    "axes[2].plot(t, q_signal, color='#f59e0b', lw=2, drawstyle='steps-pre')\n",
    "axes[2].set_ylabel('Q (output)', fontsize=11, fontweight='bold')\n",
    "axes[2].set_ylim(-0.2, 1.5)\n",
    "axes[2].set_yticks([0, 1])\n",
    "axes[2].set_xlabel('Clock Cycles', fontsize=11)\n",
    "\n",
    "# Mark rising edges and show capture\n",
    "for i in range(10):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#3b82f6', linestyle='-', lw=1, alpha=0.5)\n",
    "    # Show capture arrows\n",
    "    if i < 9:\n",
    "        axes[0].annotate('', xy=(i+1, 0.5), xytext=(i+1, 1.3),\n",
    "                        arrowprops=dict(arrowstyle='->', color='#ef4444', lw=1.5))\n",
    "\n",
    "# Legend\n",
    "axes[0].text(0.5, 1.35, '↓ Rising edges capture D into Q', fontsize=10, color='#ef4444')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Key insight:** The Q output always reflects what D was *at the moment of the rising edge*. Changes to D between clock edges don't affect Q until the next rising edge."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Setup and Hold Times\n",
    "\n",
    "For reliable operation, data must be **stable** around the clock edge. This is defined by two critical timing parameters:\n",
    "\n",
    "- **Setup time (t_su)**: Data must be stable *before* the clock edge\n",
    "- **Hold time (t_h)**: Data must remain stable *after* the clock edge\n",
    "\n",
    "Violating these requirements causes **metastability** — the flip-flop output becomes unpredictable."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, ax = plt.subplots(figsize=(12, 5))\n",
    "ax.set_title('Setup and Hold Time Requirements', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 4, 0.001)\n",
    "\n",
    "# Clock edge at t=2\n",
    "clk = np.zeros_like(t)\n",
    "clk[t >= 2] = 1\n",
    "\n",
    "# Data signal - stable around clock edge\n",
    "data = np.zeros_like(t)\n",
    "data[(t >= 0.5) & (t < 3.5)] = 1\n",
    "\n",
    "# Plot with offset for visibility\n",
    "ax.plot(t, clk * 0.8 + 1.5, color='#3b82f6', lw=2, drawstyle='steps-pre', label='CLK')\n",
    "ax.plot(t, data * 0.8 + 0.3, color='#10b981', lw=2, drawstyle='steps-pre', label='D')\n",
    "\n",
    "# Mark the clock edge\n",
    "ax.axvline(x=2, color='#3b82f6', linestyle='-', lw=2, alpha=0.7)\n",
    "ax.text(2, 2.6, 'Clock Edge', ha='center', fontsize=10, fontweight='bold', color='#3b82f6')\n",
    "\n",
    "# Setup time region\n",
    "ax.axvspan(1.3, 2, color='#fef3c7', alpha=0.7)\n",
    "ax.annotate('', xy=(1.3, 0.1), xytext=(2, 0.1),\n",
    "           arrowprops=dict(arrowstyle='<->', color='#f59e0b', lw=2))\n",
    "ax.text(1.65, 0.0, 't_setup', ha='center', fontsize=11, fontweight='bold', color='#f59e0b')\n",
    "\n",
    "# Hold time region\n",
    "ax.axvspan(2, 2.5, color='#fee2e2', alpha=0.7)\n",
    "ax.annotate('', xy=(2, 0.1), xytext=(2.5, 0.1),\n",
    "           arrowprops=dict(arrowstyle='<->', color='#ef4444', lw=2))\n",
    "ax.text(2.25, 0.0, 't_hold', ha='center', fontsize=11, fontweight='bold', color='#ef4444')\n",
    "\n",
    "# Stable region annotation\n",
    "ax.annotate('Data must be STABLE\\nin this window', xy=(1.65, 0.7), xytext=(0.3, 0.5),\n",
    "           fontsize=10, color='#374151',\n",
    "           arrowprops=dict(arrowstyle='->', color='#374151', lw=1.5),\n",
    "           bbox=dict(boxstyle='round', facecolor='white', edgecolor='#d1d5db'))\n",
    "\n",
    "ax.set_ylim(-0.3, 2.8)\n",
    "ax.set_xlim(0, 4)\n",
    "ax.set_yticks([0.7, 1.9])\n",
    "ax.set_yticklabels(['D', 'CLK'])\n",
    "ax.set_xlabel('Time', fontsize=11)\n",
    "ax.legend(loc='upper right')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Typical values** (vary by technology):\n",
    "\n",
    "| Parameter | Typical Range | Notes |\n",
    "|-----------|--------------|-------|\n",
    "| Setup time | 0.1 - 2 ns | Data must arrive early enough |\n",
    "| Hold time | 0.05 - 0.5 ns | Data must not change too quickly |\n",
    "\n",
    "**Timing violations:**\n",
    "- **Setup violation**: Data arrives too late → flip-flop may capture wrong value\n",
    "- **Hold violation**: Data changes too early → flip-flop output becomes metastable"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Propagation Delay\n",
    "\n",
    "Real circuits have **propagation delay** — the time for a signal change to travel through a component.\n",
    "\n",
    "- **t_pd (propagation delay)**: Time from input change to output change\n",
    "- **t_clk-to-q**: Time from clock edge to Q output change (for flip-flops)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(3, 1, figsize=(12, 6), sharex=True)\n",
    "fig.suptitle('Propagation Delay in a D Flip-Flop', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 6, 0.001)\n",
    "t_clk_to_q = 0.3  # Clock-to-Q delay\n",
    "\n",
    "# Clock\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(6):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "# D input\n",
    "d_signal = np.zeros_like(t)\n",
    "d_signal[(t >= 0.6) & (t < 2.6)] = 1\n",
    "d_signal[(t >= 3.6)] = 1\n",
    "\n",
    "# Q output - delayed from clock edge by t_clk_to_q\n",
    "q_signal = np.zeros_like(t)\n",
    "q_signal[(t >= 1 + t_clk_to_q) & (t < 3 + t_clk_to_q)] = 1\n",
    "q_signal[(t >= 4 + t_clk_to_q)] = 1\n",
    "\n",
    "# Plot\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=11, fontweight='bold')\n",
    "axes[0].set_ylim(-0.2, 1.5)\n",
    "axes[0].set_yticks([0, 1])\n",
    "\n",
    "axes[1].fill_between(t, 0, d_signal, color='#10b981', alpha=0.3, step='pre')\n",
    "axes[1].plot(t, d_signal, color='#10b981', lw=2, drawstyle='steps-pre')\n",
    "axes[1].set_ylabel('D', fontsize=11, fontweight='bold')\n",
    "axes[1].set_ylim(-0.2, 1.5)\n",
    "axes[1].set_yticks([0, 1])\n",
    "\n",
    "axes[2].fill_between(t, 0, q_signal, color='#f59e0b', alpha=0.3, step='pre')\n",
    "axes[2].plot(t, q_signal, color='#f59e0b', lw=2, drawstyle='steps-pre')\n",
    "axes[2].set_ylabel('Q', fontsize=11, fontweight='bold')\n",
    "axes[2].set_ylim(-0.2, 1.5)\n",
    "axes[2].set_yticks([0, 1])\n",
    "axes[2].set_xlabel('Time', fontsize=11)\n",
    "\n",
    "# Show t_clk_to_q delay\n",
    "for edge in [1, 3, 4]:\n",
    "    axes[0].axvline(x=edge, color='#3b82f6', linestyle='--', lw=1, alpha=0.7)\n",
    "    axes[2].axvline(x=edge, color='#3b82f6', linestyle='--', lw=1, alpha=0.7)\n",
    "    axes[2].axvline(x=edge + t_clk_to_q, color='#f59e0b', linestyle='--', lw=1, alpha=0.7)\n",
    "\n",
    "# Annotate delay\n",
    "axes[2].annotate('', xy=(1, 1.3), xytext=(1 + t_clk_to_q, 1.3),\n",
    "                arrowprops=dict(arrowstyle='<->', color='#ef4444', lw=2))\n",
    "axes[2].text(1 + t_clk_to_q/2, 1.4, 't_clk-to-q', ha='center', fontsize=10, color='#ef4444', fontweight='bold')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Why propagation delay matters:**\n",
    "\n",
    "1. **Limits maximum clock frequency**: Signals must propagate before the next clock edge\n",
    "2. **Determines timing margins**: Delay reduces available setup time\n",
    "3. **Causes timing paths**: Critical path = longest delay through combinational logic"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Example: Reading a Memory Interface\n",
    "\n",
    "Let's examine a realistic timing diagram for a simple synchronous memory read operation:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(6, 1, figsize=(14, 10), sharex=True)\n",
    "fig.suptitle('Synchronous Memory Read Timing', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 10, 0.01)\n",
    "\n",
    "# Clock\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(10):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "# Chip Select (active low) - asserted at cycle 2\n",
    "cs_n = np.ones_like(t)\n",
    "cs_n[(t >= 2) & (t < 7)] = 0\n",
    "\n",
    "# Read Enable (active low) - asserted at cycle 3\n",
    "rd_n = np.ones_like(t)\n",
    "rd_n[(t >= 3) & (t < 6)] = 0\n",
    "\n",
    "# Address bus\n",
    "addr_values = ['--', '--', '00', '00', '00', '00', '00', '--', '--', '--']\n",
    "\n",
    "# Data bus - valid 1 cycle after read enable\n",
    "data_values = ['ZZ', 'ZZ', 'ZZ', 'ZZ', '42', '42', 'ZZ', 'ZZ', 'ZZ', 'ZZ']\n",
    "\n",
    "# Data Valid signal\n",
    "valid = np.zeros_like(t)\n",
    "valid[(t >= 4) & (t < 6)] = 1\n",
    "\n",
    "# Plot clock\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=10, fontweight='bold')\n",
    "axes[0].set_ylim(-0.2, 1.4)\n",
    "axes[0].set_yticks([0, 1])\n",
    "\n",
    "# Plot CS_N\n",
    "axes[1].fill_between(t, 0, cs_n, color='#ef4444', alpha=0.3, step='pre')\n",
    "axes[1].plot(t, cs_n, color='#ef4444', lw=2, drawstyle='steps-pre')\n",
    "axes[1].set_ylabel('CS_N', fontsize=10, fontweight='bold')\n",
    "axes[1].set_ylim(-0.2, 1.4)\n",
    "axes[1].set_yticks([0, 1])\n",
    "axes[1].text(4.5, 0.2, 'chip selected', fontsize=9, ha='center', color='#ef4444')\n",
    "\n",
    "# Plot RD_N\n",
    "axes[2].fill_between(t, 0, rd_n, color='#f59e0b', alpha=0.3, step='pre')\n",
    "axes[2].plot(t, rd_n, color='#f59e0b', lw=2, drawstyle='steps-pre')\n",
    "axes[2].set_ylabel('RD_N', fontsize=10, fontweight='bold')\n",
    "axes[2].set_ylim(-0.2, 1.4)\n",
    "axes[2].set_yticks([0, 1])\n",
    "axes[2].text(4.5, 0.2, 'read active', fontsize=9, ha='center', color='#f59e0b')\n",
    "\n",
    "# Plot Address bus\n",
    "axes[3].fill_between(t, 0.2, 0.8, color='#8b5cf6', alpha=0.2)\n",
    "axes[3].plot(t, np.ones_like(t) * 0.8, color='#8b5cf6', lw=2)\n",
    "axes[3].plot(t, np.ones_like(t) * 0.2, color='#8b5cf6', lw=2)\n",
    "for i in range(1, 10):\n",
    "    if addr_values[i] != addr_values[i-1]:\n",
    "        axes[3].plot([i, i], [0.2, 0.8], color='#8b5cf6', lw=2)\n",
    "        axes[3].plot([i-0.05, i+0.05], [0.2, 0.8], color='#8b5cf6', lw=1)\n",
    "        axes[3].plot([i-0.05, i+0.05], [0.8, 0.2], color='#8b5cf6', lw=1)\n",
    "for i, val in enumerate(addr_values):\n",
    "    axes[3].text(i + 0.5, 0.5, val, ha='center', va='center', fontsize=9, fontweight='bold', color='#5b21b6')\n",
    "axes[3].set_ylabel('ADDR', fontsize=10, fontweight='bold')\n",
    "axes[3].set_ylim(-0.1, 1.1)\n",
    "axes[3].set_yticks([])\n",
    "\n",
    "# Plot Data bus\n",
    "axes[4].fill_between(t, 0.2, 0.8, color='#10b981', alpha=0.2)\n",
    "axes[4].plot(t, np.ones_like(t) * 0.8, color='#10b981', lw=2)\n",
    "axes[4].plot(t, np.ones_like(t) * 0.2, color='#10b981', lw=2)\n",
    "for i in range(1, 10):\n",
    "    if data_values[i] != data_values[i-1]:\n",
    "        axes[4].plot([i, i], [0.2, 0.8], color='#10b981', lw=2)\n",
    "        axes[4].plot([i-0.05, i+0.05], [0.2, 0.8], color='#10b981', lw=1)\n",
    "        axes[4].plot([i-0.05, i+0.05], [0.8, 0.2], color='#10b981', lw=1)\n",
    "for i, val in enumerate(data_values):\n",
    "    color = '#065f46' if val not in ['ZZ', '--'] else '#9ca3af'\n",
    "    axes[4].text(i + 0.5, 0.5, val, ha='center', va='center', fontsize=9, fontweight='bold', color=color)\n",
    "axes[4].set_ylabel('DATA', fontsize=10, fontweight='bold')\n",
    "axes[4].set_ylim(-0.1, 1.1)\n",
    "axes[4].set_yticks([])\n",
    "\n",
    "# Plot Valid\n",
    "axes[5].fill_between(t, 0, valid, color='#22c55e', alpha=0.3, step='pre')\n",
    "axes[5].plot(t, valid, color='#22c55e', lw=2, drawstyle='steps-pre')\n",
    "axes[5].set_ylabel('VALID', fontsize=10, fontweight='bold')\n",
    "axes[5].set_ylim(-0.2, 1.4)\n",
    "axes[5].set_yticks([0, 1])\n",
    "axes[5].set_xlabel('Clock Cycles', fontsize=11)\n",
    "axes[5].text(5, 1.2, 'Data can be sampled', fontsize=9, ha='center', color='#22c55e')\n",
    "\n",
    "# Mark clock edges\n",
    "for i in range(10):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#d1d5db', linestyle='--', lw=0.5)\n",
    "\n",
    "# Annotate phases\n",
    "axes[0].text(2.5, 1.3, '1. Select chip', fontsize=9, ha='center', color='#374151')\n",
    "axes[0].text(3.5, 1.3, '2. Assert read', fontsize=9, ha='center', color='#374151')\n",
    "axes[0].text(5, 1.3, '3. Capture data', fontsize=9, ha='center', color='#374151')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Reading this timing diagram:**\n",
    "\n",
    "1. **Cycle 2**: Address is placed on bus, chip select asserted (CS_N goes low)\n",
    "2. **Cycle 3**: Read enable asserted (RD_N goes low)\n",
    "3. **Cycle 4**: Memory responds with data, VALID goes high\n",
    "4. **Cycles 4-5**: Data is valid — controller samples it on the rising edge\n",
    "5. **Cycle 6**: Read complete, signals deasserted\n",
    "\n",
    "**Notation conventions:**\n",
    "- **ZZ**: High-impedance (tri-state, bus not driven)\n",
    "- **--**: Don't care (value irrelevant)\n",
    "- **_N suffix**: Active-low signal"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Common Timing Diagram Patterns\n",
    "\n",
    "### Pattern 1: Handshaking (Request/Acknowledge)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(3, 1, figsize=(12, 5), sharex=True)\n",
    "fig.suptitle('Request/Acknowledge Handshaking', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 10, 0.01)\n",
    "\n",
    "# Clock\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(10):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "# Request\n",
    "req = np.zeros_like(t)\n",
    "req[(t >= 2) & (t < 6)] = 1\n",
    "\n",
    "# Acknowledge (delayed response)\n",
    "ack = np.zeros_like(t)\n",
    "ack[(t >= 4) & (t < 7)] = 1\n",
    "\n",
    "# Plot\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=10, fontweight='bold')\n",
    "axes[0].set_ylim(-0.2, 1.4)\n",
    "axes[0].set_yticks([0, 1])\n",
    "\n",
    "axes[1].fill_between(t, 0, req, color='#10b981', alpha=0.3, step='pre')\n",
    "axes[1].plot(t, req, color='#10b981', lw=2, drawstyle='steps-pre')\n",
    "axes[1].set_ylabel('REQ', fontsize=10, fontweight='bold')\n",
    "axes[1].set_ylim(-0.2, 1.4)\n",
    "axes[1].set_yticks([0, 1])\n",
    "\n",
    "axes[2].fill_between(t, 0, ack, color='#f59e0b', alpha=0.3, step='pre')\n",
    "axes[2].plot(t, ack, color='#f59e0b', lw=2, drawstyle='steps-pre')\n",
    "axes[2].set_ylabel('ACK', fontsize=10, fontweight='bold')\n",
    "axes[2].set_ylim(-0.2, 1.4)\n",
    "axes[2].set_yticks([0, 1])\n",
    "axes[2].set_xlabel('Clock Cycles', fontsize=11)\n",
    "\n",
    "# Annotations\n",
    "axes[1].annotate('Request asserted', xy=(2.5, 1.1), fontsize=9, color='#10b981')\n",
    "axes[2].annotate('Acknowledge returned', xy=(4.5, 1.1), fontsize=9, color='#f59e0b')\n",
    "axes[1].annotate('Request deasserted\\nafter ACK seen', xy=(6.5, 0.6), fontsize=9, color='#6b7280')\n",
    "\n",
    "for i in range(10):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#d1d5db', linestyle='--', lw=0.5)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Pattern 2: Pipeline Stages"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(4, 1, figsize=(14, 7), sharex=True)\n",
    "fig.suptitle('3-Stage Pipeline Timing', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 12, 0.01)\n",
    "\n",
    "# Clock\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(12):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "# Define colors for each instruction\n",
    "colors = ['#3b82f6', '#10b981', '#f59e0b', '#ef4444', '#8b5cf6']\n",
    "instr_names = ['A', 'B', 'C', 'D', 'E']\n",
    "\n",
    "# Stage 1: Fetch\n",
    "# Stage 2: Decode (1 cycle after fetch)\n",
    "# Stage 3: Execute (2 cycles after fetch)\n",
    "\n",
    "def draw_pipeline_stage(ax, stage_data, ylabel):\n",
    "    ax.fill_between(t, 0.2, 0.8, color='#f3f4f6', alpha=0.5)\n",
    "    ax.plot(t, np.ones_like(t) * 0.8, color='#9ca3af', lw=1)\n",
    "    ax.plot(t, np.ones_like(t) * 0.2, color='#9ca3af', lw=1)\n",
    "    \n",
    "    for start, name, color in stage_data:\n",
    "        ax.fill_between(t[(t >= start) & (t < start + 1)], 0.2, 0.8, color=color, alpha=0.6, step='pre')\n",
    "        ax.text(start + 0.5, 0.5, name, ha='center', va='center', fontsize=11, fontweight='bold', color='white')\n",
    "        ax.axvline(x=start, color='#374151', lw=1)\n",
    "        ax.axvline(x=start+1, color='#374151', lw=1)\n",
    "    \n",
    "    ax.set_ylabel(ylabel, fontsize=10, fontweight='bold')\n",
    "    ax.set_ylim(-0.1, 1.1)\n",
    "    ax.set_yticks([])\n",
    "\n",
    "# Plot clock\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=10, fontweight='bold')\n",
    "axes[0].set_ylim(-0.2, 1.4)\n",
    "axes[0].set_yticks([0, 1])\n",
    "\n",
    "# Fetch stage\n",
    "fetch_data = [(1, 'A', colors[0]), (2, 'B', colors[1]), (3, 'C', colors[2]), \n",
    "              (4, 'D', colors[3]), (5, 'E', colors[4])]\n",
    "draw_pipeline_stage(axes[1], fetch_data, 'FETCH')\n",
    "\n",
    "# Decode stage (shifted by 1)\n",
    "decode_data = [(2, 'A', colors[0]), (3, 'B', colors[1]), (4, 'C', colors[2]),\n",
    "               (5, 'D', colors[3]), (6, 'E', colors[4])]\n",
    "draw_pipeline_stage(axes[2], decode_data, 'DECODE')\n",
    "\n",
    "# Execute stage (shifted by 2)\n",
    "exec_data = [(3, 'A', colors[0]), (4, 'B', colors[1]), (5, 'C', colors[2]),\n",
    "             (6, 'D', colors[3]), (7, 'E', colors[4])]\n",
    "draw_pipeline_stage(axes[3], exec_data, 'EXECUTE')\n",
    "axes[3].set_xlabel('Clock Cycles', fontsize=11)\n",
    "\n",
    "# Mark clock edges\n",
    "for i in range(12):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#d1d5db', linestyle='--', lw=0.5)\n",
    "\n",
    "# Annotations\n",
    "axes[0].text(6.5, 1.3, 'At cycle 5: A executing, B decoding, C fetching', fontsize=10, color='#374151')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Pipeline insight:** At any given cycle, multiple instructions are in flight simultaneously:\n",
    "- Each stage processes a different instruction\n",
    "- One instruction completes per cycle (after the pipeline fills)\n",
    "- Latency = 3 cycles, but throughput = 1 instruction/cycle"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Timing Hazards and Issues\n",
    "\n",
    "### Glitches\n",
    "\n",
    "A **glitch** is an unwanted short pulse caused by unequal propagation delays through different logic paths:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": "import matplotlib.pyplot as plt\nimport numpy as np\n\nfig, axes = plt.subplots(4, 1, figsize=(12, 6), sharex=True)\nfig.suptitle('Glitch in Combinational Logic (Y = A AND NOT B)', fontsize=14, fontweight='bold')\n\nt = np.arange(0, 6, 0.001)\n\n# A changes at t=2\na_signal = np.zeros_like(t)\na_signal[t >= 2] = 1\n\n# B changes at t=2 (simultaneously in ideal world)\nb_signal = np.zeros_like(t)\nb_signal[t >= 2] = 1\n\n# NOT B (with small delay of 0.1)\nnot_b = np.ones_like(t)\nnot_b[t >= 2.1] = 0\n\n# Y = A AND NOT_B - shows glitch because A rises before NOT_B falls\ny_signal = np.zeros_like(t)\ny_signal[(t >= 2) & (t < 2.1)] = 1  # Glitch!\n\n# Plot\naxes[0].fill_between(t, 0, a_signal, color='#3b82f6', alpha=0.3, step='pre')\naxes[0].plot(t, a_signal, color='#3b82f6', lw=2, drawstyle='steps-pre')\naxes[0].set_ylabel('A', fontsize=11, fontweight='bold')\naxes[0].set_ylim(-0.2, 1.4)\naxes[0].set_yticks([0, 1])\n\naxes[1].fill_between(t, 0, b_signal, color='#10b981', alpha=0.3, step='pre')\naxes[1].plot(t, b_signal, color='#10b981', lw=2, drawstyle='steps-pre')\naxes[1].set_ylabel('B', fontsize=11, fontweight='bold')\naxes[1].set_ylim(-0.2, 1.4)\naxes[1].set_yticks([0, 1])\n\naxes[2].fill_between(t, 0, not_b, color='#f59e0b', alpha=0.3, step='pre')\naxes[2].plot(t, not_b, color='#f59e0b', lw=2, drawstyle='steps-pre')\naxes[2].set_ylabel('NOT B', fontsize=11, fontweight='bold')\naxes[2].set_ylim(-0.2, 1.4)\naxes[2].set_yticks([0, 1])\naxes[2].annotate('Delayed!', xy=(2.1, 0.5), xytext=(2.5, 1.1),\n                fontsize=9, color='#f59e0b',\n                arrowprops=dict(arrowstyle='->', color='#f59e0b'))\n\naxes[3].fill_between(t, 0, y_signal, color='#ef4444', alpha=0.3, step='pre')\naxes[3].plot(t, y_signal, color='#ef4444', lw=2, drawstyle='steps-pre')\naxes[3].set_ylabel('Y', fontsize=11, fontweight='bold')\naxes[3].set_ylim(-0.2, 1.4)\naxes[3].set_yticks([0, 1])\naxes[3].set_xlabel('Time', fontsize=11)\n\n# Highlight glitch\naxes[3].axvspan(2, 2.1, color='#fecaca', alpha=0.7)\naxes[3].annotate('GLITCH!', xy=(2.05, 1.0), xytext=(2.5, 1.2),\n                fontsize=10, fontweight='bold', color='#ef4444',\n                arrowprops=dict(arrowstyle='->', color='#ef4444', lw=2))\n\naxes[0].axvline(x=2, color='#d1d5db', linestyle='--', lw=1)\n\nplt.tight_layout()\nplt.show()"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Why glitches occur:** When A and B both change from 0→1:\n",
    "- Ideally: Y stays 0 (since A·B̄ = 1·0 = 0)\n",
    "- Reality: A rises immediately, but NOT B takes time to fall\n",
    "- Brief moment: A=1, NOT B=1 (hasn't updated yet) → Y=1 (glitch!)\n",
    "\n",
    "**Avoiding glitch problems:**\n",
    "- Register outputs to sample only at clock edges\n",
    "- Use synchronous design practices\n",
    "- Add glitch filters for asynchronous inputs"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Key Takeaways\n",
    "\n",
    "1. **Timing diagrams are essential** for understanding and debugging digital circuits\n",
    "\n",
    "2. **Clock edges are reference points** — in synchronous design, everything happens relative to the clock\n",
    "\n",
    "3. **Setup and hold times** define when data must be stable for reliable capture\n",
    "\n",
    "4. **Propagation delay** limits how fast your circuit can run\n",
    "\n",
    "5. **Common notation:**\n",
    "   - Active-low signals: _N suffix or overbar\n",
    "   - High-impedance: Z or Hi-Z\n",
    "   - Don't care: X or --\n",
    "   - Bus transitions: X-crossing pattern\n",
    "\n",
    "6. **Practice reading timing diagrams** from datasheets — they're the universal language of digital hardware\n",
    "\n",
    "---\n",
    "\n",
    "*Timing diagrams bridge the gap between abstract logic design and physical hardware reality. Master them, and you'll be able to debug the most challenging timing issues.*"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.8.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}