
*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 41939
Command: open_checkpoint /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2080.539 ; gain = 0.000 ; free physical = 32064 ; free virtual = 47015
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.918 ; gain = 0.000 ; free physical = 30923 ; free virtual = 45879
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 9af35b30
----- Checksum: PlaceDB: 00000000 ShapeSum: 9af35b30 RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.918 ; gain = 1072.840 ; free physical = 30923 ; free virtual = 45879
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2821.574 ; gain = 91.750 ; free physical = 30850 ; free virtual = 45806

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 16cbf1fa6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2821.574 ; gain = 0.000 ; free physical = 30847 ; free virtual = 45804

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16cbf1fa6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30658 ; free virtual = 45607
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16cbf1fa6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30658 ; free virtual = 45607
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f2b32bc5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30657 ; free virtual = 45607
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f2b32bc5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30657 ; free virtual = 45606
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f2b32bc5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30657 ; free virtual = 45606
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f2b32bc5

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30657 ; free virtual = 45606
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30662 ; free virtual = 45611
Ending Logic Optimization Task | Checksum: 15ce4ac0a

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30662 ; free virtual = 45611

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15ce4ac0a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30662 ; free virtual = 45611

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15ce4ac0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30662 ; free virtual = 45611

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30662 ; free virtual = 45611
Ending Netlist Obfuscation Task | Checksum: 15ce4ac0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30662 ; free virtual = 45611
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.570 ; gain = 0.000 ; free physical = 30753 ; free virtual = 45703
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 89672a29

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.570 ; gain = 0.000 ; free physical = 30753 ; free virtual = 45703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.570 ; gain = 0.000 ; free physical = 30753 ; free virtual = 45703

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15ca5a3b

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3163.570 ; gain = 0.000 ; free physical = 30717 ; free virtual = 45667

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f4f707d

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3170.598 ; gain = 7.027 ; free physical = 30749 ; free virtual = 45699

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f4f707d

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3170.598 ; gain = 7.027 ; free physical = 30757 ; free virtual = 45707
Phase 1 Placer Initialization | Checksum: 1f4f707d

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3170.598 ; gain = 7.027 ; free physical = 30768 ; free virtual = 45718

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9a03e568

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3170.598 ; gain = 7.027 ; free physical = 30910 ; free virtual = 45859

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2dbfe6d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3170.598 ; gain = 7.027 ; free physical = 30909 ; free virtual = 45859

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2dbfe6d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3170.598 ; gain = 7.027 ; free physical = 30909 ; free virtual = 45859

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: bff68f75

Time (s): cpu = 00:00:38 ; elapsed = 00:00:07 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30682 ; free virtual = 45633

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30673 ; free virtual = 45624

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: bff68f75

Time (s): cpu = 00:00:38 ; elapsed = 00:00:08 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30669 ; free virtual = 45619
Phase 2.4 Global Placement Core | Checksum: 731d1e47

Time (s): cpu = 00:00:46 ; elapsed = 00:00:09 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30580 ; free virtual = 45531
Phase 2 Global Placement | Checksum: 731d1e47

Time (s): cpu = 00:00:46 ; elapsed = 00:00:09 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30580 ; free virtual = 45531

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bb7f1f70

Time (s): cpu = 00:00:46 ; elapsed = 00:00:09 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30569 ; free virtual = 45520

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1093ece9f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:09 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30556 ; free virtual = 45507

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1222573bc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:09 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30553 ; free virtual = 45504

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 100f85266

Time (s): cpu = 00:00:48 ; elapsed = 00:00:09 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30553 ; free virtual = 45504

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: db38bb83

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30548 ; free virtual = 45499

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: db38bb83

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30547 ; free virtual = 45498

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fa8f9911

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30547 ; free virtual = 45498
Phase 3 Detail Placement | Checksum: fa8f9911

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30547 ; free virtual = 45498

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cac97f25

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=47.740 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16e799b53

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30435 ; free virtual = 45492
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1191541cf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30434 ; free virtual = 45491
Phase 4.1.1.1 BUFG Insertion | Checksum: cac97f25

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30434 ; free virtual = 45491

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=47.740. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: cb118121

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30434 ; free virtual = 45491

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30434 ; free virtual = 45491
Phase 4.1 Post Commit Optimization | Checksum: cb118121

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30434 ; free virtual = 45491

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cb118121

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30540 ; free virtual = 45491

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: cb118121

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30540 ; free virtual = 45491
Phase 4.3 Placer Reporting | Checksum: cb118121

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30540 ; free virtual = 45491

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30540 ; free virtual = 45491

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30540 ; free virtual = 45491
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13eae510f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30540 ; free virtual = 45491
Ending Placer Task | Checksum: b9348fdc

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30539 ; free virtual = 45490
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30564 ; free virtual = 45515
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30559 ; free virtual = 45511
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30531 ; free virtual = 45483
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30521 ; free virtual = 45472
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30503 ; free virtual = 45455
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30495 ; free virtual = 45448
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2fcd65b3 ConstDB: 0 ShapeSum: 89672a29 RouteDB: 0
WARNING: [Route 35-198] Port "a[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "a[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: a6567216 NumContArr: 5fb0aac5 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 106071cdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3284.641 ; gain = 63.480 ; free physical = 30931 ; free virtual = 45880

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 106071cdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3293.641 ; gain = 72.480 ; free physical = 30890 ; free virtual = 45838

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 106071cdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3293.641 ; gain = 72.480 ; free physical = 30889 ; free virtual = 45838
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d0a03284

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3307.523 ; gain = 86.363 ; free physical = 30796 ; free virtual = 45745
INFO: [Route 35-416] Intermediate Timing Summary | WNS=47.868 | TNS=0.000  | WHS=0.240  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 186
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 186
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 12cbbcd6c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30759 ; free virtual = 45708

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12cbbcd6c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30760 ; free virtual = 45708
Phase 3 Initial Routing | Checksum: 18c0fd4e5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30809 ; free virtual = 45758

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=46.552 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2678d3f9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30807 ; free virtual = 45756
Phase 4 Rip-up And Reroute | Checksum: 2678d3f9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30807 ; free virtual = 45756

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2678d3f9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30810 ; free virtual = 45759

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2678d3f9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30811 ; free virtual = 45760
Phase 5 Delay and Skew Optimization | Checksum: 2678d3f9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30812 ; free virtual = 45761

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29ba6c6b6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30871 ; free virtual = 45820
INFO: [Route 35-416] Intermediate Timing Summary | WNS=46.552 | TNS=0.000  | WHS=0.300  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29ba6c6b6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30869 ; free virtual = 45818
Phase 6 Post Hold Fix | Checksum: 29ba6c6b6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30869 ; free virtual = 45817

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00875013 %
  Global Horizontal Routing Utilization  = 0.00616971 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27e20d410

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30896 ; free virtual = 45845

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27e20d410

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30896 ; free virtual = 45845

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 240bc5116

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3325.531 ; gain = 104.371 ; free physical = 30926 ; free virtual = 45874

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=46.552 | TNS=0.000  | WHS=0.300  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 240bc5116

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3325.531 ; gain = 104.371 ; free physical = 30958 ; free virtual = 45906
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3325.531 ; gain = 104.371 ; free physical = 30985 ; free virtual = 45933

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3325.531 ; gain = 146.930 ; free physical = 30982 ; free virtual = 45931
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3325.531 ; gain = 0.000 ; free physical = 31890 ; free virtual = 46841
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 15:12:45 2023...
