Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Aug 11 23:30:16 2025
| Host         : DESKTOP-SKO29TK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file decoder2x4_timing_summary_routed.rpt -pb decoder2x4_timing_summary_routed.pb -rpx decoder2x4_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder2x4
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.060ns  (logic 3.539ns (58.395%)  route 2.521ns (41.605%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    R18                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  in_IBUF[0]_inst/O
                         net (fo=4, routed)           0.986     1.838    in_IBUF[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.125     1.963 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.536     3.499    out_OBUF[3]
    P26                  OBUF (Prop_obuf_I_O)         2.561     6.060 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.060    out[3]
    P26                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.887ns  (logic 3.524ns (59.857%)  route 2.363ns (40.143%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    R18                  IBUF (Prop_ibuf_I_O)         0.852     0.852 f  in_IBUF[0]_inst/O
                         net (fo=4, routed)           0.989     1.841    in_IBUF[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     1.965 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.374     3.340    out_OBUF[0]
    T23                  OBUF (Prop_obuf_I_O)         2.547     5.887 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.887    out[0]
    T23                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 3.333ns (58.480%)  route 2.366ns (41.520%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    R18                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  in_IBUF[0]_inst/O
                         net (fo=4, routed)           0.989     1.841    in_IBUF[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.105     1.946 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.377     3.323    out_OBUF[1]
    R22                  OBUF (Prop_obuf_I_O)         2.375     5.699 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.699    out[1]
    R22                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.695ns  (logic 3.332ns (58.513%)  route 2.363ns (41.487%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    R18                  IBUF (Prop_ibuf_I_O)         0.852     0.852 f  in_IBUF[0]_inst/O
                         net (fo=4, routed)           0.986     1.838    in_IBUF[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.105     1.943 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.377     3.320    out_OBUF[2]
    T22                  OBUF (Prop_obuf_I_O)         2.375     5.695 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.695    out[2]
    T22                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.384ns (66.458%)  route 0.698ns (33.542%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 f  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    R23                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  in_IBUF[1]_inst/O
                         net (fo=4, routed)           0.387     0.580    in_IBUF[1]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.625 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.311     0.937    out_OBUF[1]
    R22                  OBUF (Prop_obuf_I_O)         1.146     2.082 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.082    out[1]
    R22                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.383ns (65.594%)  route 0.726ns (34.406%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    R23                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  in_IBUF[1]_inst/O
                         net (fo=4, routed)           0.391     0.585    in_IBUF[1]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     0.630 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.334     0.964    out_OBUF[2]
    T22                  OBUF (Prop_obuf_I_O)         1.145     2.109 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.109    out[2]
    T22                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.459ns (67.155%)  route 0.713ns (32.845%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 f  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    R23                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  in_IBUF[1]_inst/O
                         net (fo=4, routed)           0.387     0.580    in_IBUF[1]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.048     0.628 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.326     0.955    out_OBUF[0]
    T23                  OBUF (Prop_obuf_I_O)         1.218     2.172 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.172    out[0]
    T23                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.471ns (64.564%)  route 0.807ns (35.436%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    R23                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  in_IBUF[1]_inst/O
                         net (fo=4, routed)           0.391     0.585    in_IBUF[1]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.049     0.634 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.049    out_OBUF[3]
    P26                  OBUF (Prop_obuf_I_O)         1.229     2.278 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.278    out[3]
    P26                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------





