<stg><name>accelerator_Pipeline_VITIS_LOOP_65_3</name>


<trans_list>

<trans id="659" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="83" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="83" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="85" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %output_array_inference = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_inference"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %output_array_inference_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_inference_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %output_array_inference_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_inference_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %output_array_inference_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_inference_3"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %bias_1_local_idx_val107 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_1_local_idx_val107"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %bias_1_local_idx1_val108 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_1_local_idx1_val108"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %bias_2_local_idx_val109 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_2_local_idx_val109"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %bias_2_local_idx4_val110 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_2_local_idx4_val110"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %w1_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %w1_local_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_1_0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %w1_local_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_2_0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %w1_local_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_3_0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %w2_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w2_local_0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %w2_local_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w2_local_1_0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %w2_local_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w2_local_2_0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %w2_local_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w2_local_3_0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %cmp_i_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i

]]></Node>
<StgValue><ssdm name="cmp_i_i_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training

]]></Node>
<StgValue><ssdm name="training_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %bias_1_local_idx_promoted145_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_1_local_idx_promoted145_reload

]]></Node>
<StgValue><ssdm name="bias_1_local_idx_promoted145_reload_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %bias_1_local_idx1_promoted147_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_1_local_idx1_promoted147_reload

]]></Node>
<StgValue><ssdm name="bias_1_local_idx1_promoted147_reload_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %bias_2_local_idx_promoted149_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_2_local_idx_promoted149_reload

]]></Node>
<StgValue><ssdm name="bias_2_local_idx_promoted149_reload_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %bias_2_local_idx4_promoted151_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_2_local_idx4_promoted151_reload

]]></Node>
<StgValue><ssdm name="bias_2_local_idx4_promoted151_reload_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %w1_local_2_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_2_reload

]]></Node>
<StgValue><ssdm name="w1_local_2_reload_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %w1_local_3_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_3_reload

]]></Node>
<StgValue><ssdm name="w1_local_3_reload_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %w1_local_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_reload

]]></Node>
<StgValue><ssdm name="w1_local_reload_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %w1_local_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_1_reload

]]></Node>
<StgValue><ssdm name="w1_local_1_reload_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %w2_local_2_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_2_reload

]]></Node>
<StgValue><ssdm name="w2_local_2_reload_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:28 %w2_local_3_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_3_reload

]]></Node>
<StgValue><ssdm name="w2_local_3_reload_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %w2_local_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_reload

]]></Node>
<StgValue><ssdm name="w2_local_reload_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %w2_local_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_1_reload

]]></Node>
<StgValue><ssdm name="w2_local_1_reload_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i16 %w2_local_1_reload_read, i16 %w2_local_3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i16 %w2_local_reload_read, i16 %w2_local_2_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i16 %w2_local_3_reload_read, i16 %w2_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i16 %w2_local_2_reload_read, i16 %w2_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i16 %w1_local_1_reload_read, i16 %w1_local_3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i16 %w1_local_reload_read, i16 %w1_local_2_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i16 %w1_local_3_reload_read, i16 %w1_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i16 %w1_local_2_reload_read, i16 %w1_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i16 %bias_2_local_idx4_promoted151_reload_read, i16 %bias_2_local_idx4_val110

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i16 %bias_2_local_idx_promoted149_reload_read, i16 %bias_2_local_idx_val109

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i16 %bias_1_local_idx1_promoted147_reload_read, i16 %bias_1_local_idx1_val108

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i16 %bias_1_local_idx_promoted145_reload_read, i16 %bias_1_local_idx_val107

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:43 %store_ln64 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:44 %br_ln0 = br void %VITIS_LOOP_70_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_70_4:1 %icmp_ln65 = icmp_eq  i9 %i_1, i9 500

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_70_4:2 %i_2 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_70_4:3 %br_ln65 = br i1 %icmp_ln65, void %VITIS_LOOP_70_4.split_ifconv, void %VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:4 %bias_1_local_idx_val107_load_1 = load i16 %bias_1_local_idx_val107

]]></Node>
<StgValue><ssdm name="bias_1_local_idx_val107_load_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:5 %bias_1_local_idx1_val108_load_1 = load i16 %bias_1_local_idx1_val108

]]></Node>
<StgValue><ssdm name="bias_1_local_idx1_val108_load_1"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:8 %w1_local_0_load_1 = load i16 %w1_local_0

]]></Node>
<StgValue><ssdm name="w1_local_0_load_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:9 %w1_local_1_0_load_1 = load i16 %w1_local_1_0

]]></Node>
<StgValue><ssdm name="w1_local_1_0_load_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:10 %w1_local_2_0_load_1 = load i16 %w1_local_2_0

]]></Node>
<StgValue><ssdm name="w1_local_2_0_load_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:11 %w1_local_3_0_load_1 = load i16 %w1_local_3_0

]]></Node>
<StgValue><ssdm name="w1_local_3_0_load_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:19 %call_ret1 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="142" st_id="4" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:19 %call_ret1 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="143" st_id="5" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:19 %call_ret1 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="144" st_id="6" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:19 %call_ret1 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:19 %call_ret1 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:6 %bias_2_local_idx_val109_load_1 = load i16 %bias_2_local_idx_val109

]]></Node>
<StgValue><ssdm name="bias_2_local_idx_val109_load_1"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:7 %bias_2_local_idx4_val110_load_1 = load i16 %bias_2_local_idx4_val110

]]></Node>
<StgValue><ssdm name="bias_2_local_idx4_val110_load_1"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:12 %w2_local_0_load_1 = load i16 %w2_local_0

]]></Node>
<StgValue><ssdm name="w2_local_0_load_1"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:13 %w2_local_1_0_load_1 = load i16 %w2_local_1_0

]]></Node>
<StgValue><ssdm name="w2_local_1_0_load_1"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:14 %w2_local_2_0_load_1 = load i16 %w2_local_2_0

]]></Node>
<StgValue><ssdm name="w2_local_2_0_load_1"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:15 %w2_local_3_0_load_1 = load i16 %w2_local_3_0

]]></Node>
<StgValue><ssdm name="w2_local_3_0_load_1"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:19 %call_ret1 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:20 %array_out1_output_k = extractvalue i160 %call_ret1

]]></Node>
<StgValue><ssdm name="array_out1_output_k"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:21 %array_out1_output_k_1 = extractvalue i160 %call_ret1

]]></Node>
<StgValue><ssdm name="array_out1_output_k_1"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:22 %call_ret2 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="156" st_id="9" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:22 %call_ret2 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="157" st_id="10" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:22 %call_ret2 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="158" st_id="11" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:22 %call_ret2 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="159" st_id="12" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:22 %call_ret2 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="160" st_id="13" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:22 %call_ret2 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:23 %array_out2_output_k = extractvalue i160 %call_ret2

]]></Node>
<StgValue><ssdm name="array_out2_output_k"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:24 %trunc_ln89 = trunc i16 %array_out2_output_k

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:25 %icmp_ln94 = icmp_eq  i16 %array_out2_output_k, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:26 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %array_out2_output_k, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:27 %sub_ln94 = sub i16 0, i16 %array_out2_output_k

]]></Node>
<StgValue><ssdm name="sub_ln94"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:28 %select_ln94 = select i1 %tmp, i16 %sub_ln94, i16 %array_out2_output_k

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:29 %tmp_1 = partselect i16 @llvm.part.select.i16, i16 %select_ln94, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:30 %tmp_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:31 %sext_ln94 = sext i17 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>cttz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:32 %tmp_3 = cttz i32 @llvm.cttz.i32, i32 %sext_ln94, i1 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:33 %trunc_ln94 = trunc i32 %tmp_3

]]></Node>
<StgValue><ssdm name="trunc_ln94"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:34 %sub_ln94_1 = sub i32 16, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="sub_ln94_1"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:35 %add_ln94 = add i32 %sub_ln94_1, i32 4294967243

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:36 %tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln94, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:37 %icmp_ln94_1 = icmp_sgt  i31 %tmp_4, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_1"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:38 %trunc_ln94_1 = trunc i32 %sub_ln94_1

]]></Node>
<StgValue><ssdm name="trunc_ln94_1"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:39 %sub_ln94_16 = sub i4 6, i4 %trunc_ln94_1

]]></Node>
<StgValue><ssdm name="sub_ln94_16"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:40 %zext_ln94_20 = zext i4 %sub_ln94_16

]]></Node>
<StgValue><ssdm name="zext_ln94_20"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:41 %lshr_ln94_8 = lshr i16 65535, i16 %zext_ln94_20

]]></Node>
<StgValue><ssdm name="lshr_ln94_8"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:42 %and_ln94_12 = and i16 %select_ln94, i16 %lshr_ln94_8

]]></Node>
<StgValue><ssdm name="and_ln94_12"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:43 %icmp_ln94_2 = icmp_ne  i16 %and_ln94_12, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_2"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:44 %phi_ln94 = and i1 %icmp_ln94_1, i1 %icmp_ln94_2

]]></Node>
<StgValue><ssdm name="phi_ln94"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:45 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln94, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:46 %xor_ln94_4 = xor i1 %tmp_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln94_4"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:47 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln94, i32 %add_ln94

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:48 %and_ln94 = and i1 %tmp_6, i1 %xor_ln94_4

]]></Node>
<StgValue><ssdm name="and_ln94"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:49 %or_ln94_4 = or i1 %and_ln94, i1 %phi_ln94

]]></Node>
<StgValue><ssdm name="or_ln94_4"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:50 %or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln94_4

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:52 %icmp_ln94_3 = icmp_sgt  i32 %add_ln94, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_3"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:85 %icmp_ln106 = icmp_sgt  i16 %array_out2_output_k, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:86 %select_ln106 = select i1 %icmp_ln106, i15 %trunc_ln89, i15 0

]]></Node>
<StgValue><ssdm name="select_ln106"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:87 %zext_ln124 = zext i15 %select_ln106

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:88 %call_ret3 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 %zext_ln124, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:51 %zext_ln94 = zext i16 %select_ln94

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:53 %add_ln94_1 = add i32 %sub_ln94_1, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:54 %zext_ln94_1 = zext i32 %add_ln94_1

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:55 %lshr_ln94 = lshr i64 %zext_ln94, i64 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="lshr_ln94"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:88 %call_ret3 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 %zext_ln124, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="199" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:56 %sub_ln94_2 = sub i32 54, i32 %sub_ln94_1

]]></Node>
<StgValue><ssdm name="sub_ln94_2"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:57 %zext_ln94_2 = zext i32 %sub_ln94_2

]]></Node>
<StgValue><ssdm name="zext_ln94_2"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:58 %shl_ln94 = shl i64 %zext_ln94, i64 %zext_ln94_2

]]></Node>
<StgValue><ssdm name="shl_ln94"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:59 %cond50_i_i315 = select i1 %icmp_ln94_3, i64 %lshr_ln94, i64 %shl_ln94

]]></Node>
<StgValue><ssdm name="cond50_i_i315"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:60 %zext_ln94_3 = zext i2 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln94_3"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:61 %add_ln94_2 = add i64 %cond50_i_i315, i64 %zext_ln94_3

]]></Node>
<StgValue><ssdm name="add_ln94_2"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:62 %lshr_ln94_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln94_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln94_1"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:63 %zext_ln94_16 = zext i63 %lshr_ln94_1

]]></Node>
<StgValue><ssdm name="zext_ln94_16"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:64 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln94_2, i32 54

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:65 %select_ln94_1 = select i1 %tmp_9, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln94_1"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:66 %sub_ln94_3 = sub i11 7, i11 %trunc_ln94

]]></Node>
<StgValue><ssdm name="sub_ln94_3"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:67 %add_ln94_3 = add i11 %select_ln94_1, i11 %sub_ln94_3

]]></Node>
<StgValue><ssdm name="add_ln94_3"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:68 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp, i11 %add_ln94_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:69 %LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln94_16, i12 %tmp_s, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:70 %bitcast_ln748 = bitcast i64 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln748"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:71 %trunc_ln94_2 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln94_2, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln94_2"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:72 %icmp_ln94_4 = icmp_ne  i11 %add_ln94_3, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln94_4"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:73 %icmp_ln94_6 = icmp_eq  i52 %trunc_ln94_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_6"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:74 %or_ln94_7 = or i1 %icmp_ln94_6, i1 %icmp_ln94_4

]]></Node>
<StgValue><ssdm name="or_ln94_7"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:75 %tmp_7 = fcmp_ogt  i64 %bitcast_ln748, i64 0.5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:88 %call_ret3 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 %zext_ln124, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="220" st_id="16" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:78 %tmp_8 = fcmp_ole  i64 %bitcast_ln748, i64 0.5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:88 %call_ret3 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 %zext_ln124, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="222" st_id="17" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:88 %call_ret3 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 %zext_ln124, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="223" st_id="18" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:88 %call_ret3 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 %zext_ln124, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:89 %array_back2_delta_kmin1 = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back2_delta_kmin1"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:90 %array_back2_delta_kmin1_1 = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back2_delta_kmin1_1"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:91 %array_back2_weight_changes = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:92 %array_back2_weight_changes_13 = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_13"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:93 %array_back2_weight_changes_14 = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_14"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:94 %array_back2_weight_changes_15 = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_15"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:95 %array_back2_bias_change = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back2_bias_change"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:96 %array_back2_bias_change_1 = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back2_bias_change_1"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:97 %call_ret4 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_1, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="233" st_id="19" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:97 %call_ret4 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_1, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="234" st_id="20" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:97 %call_ret4 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_1, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="235" st_id="21" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:97 %call_ret4 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_1, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="236" st_id="22" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:97 %call_ret4 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_1, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="237" st_id="23" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:97 %call_ret4 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_1, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:98 %array_back1_weight_changes = extractvalue i160 %call_ret4

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:99 %array_back1_weight_changes_13 = extractvalue i160 %call_ret4

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_13"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:100 %array_back1_weight_changes_14 = extractvalue i160 %call_ret4

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_14"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:101 %array_back1_weight_changes_15 = extractvalue i160 %call_ret4

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_15"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:102 %array_back1_bias_change = extractvalue i160 %call_ret4

]]></Node>
<StgValue><ssdm name="array_back1_bias_change"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:103 %array_back1_bias_change_1 = extractvalue i160 %call_ret4

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_1"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:104 %call_ret5 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="245" st_id="24" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:104 %call_ret5 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="246" st_id="25" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:104 %call_ret5 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="247" st_id="26" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:104 %call_ret5 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="248" st_id="27" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:104 %call_ret5 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="249" st_id="28" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:104 %call_ret5 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:105 %array_out1_output_k_2 = extractvalue i160 %call_ret5

]]></Node>
<StgValue><ssdm name="array_out1_output_k_2"/></StgValue>
</operation>

<operation id="251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:106 %array_out1_output_k_3 = extractvalue i160 %call_ret5

]]></Node>
<StgValue><ssdm name="array_out1_output_k_3"/></StgValue>
</operation>

<operation id="252" st_id="28" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:107 %call_ret6 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="253" st_id="29" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:107 %call_ret6 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="254" st_id="30" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:107 %call_ret6 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="255" st_id="31" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:107 %call_ret6 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="256" st_id="32" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:107 %call_ret6 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="257" st_id="33" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:107 %call_ret6 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="258" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:108 %array_out2_output_k_1 = extractvalue i160 %call_ret6

]]></Node>
<StgValue><ssdm name="array_out2_output_k_1"/></StgValue>
</operation>

<operation id="259" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:109 %icmp_ln94_5 = icmp_eq  i16 %array_out2_output_k_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_5"/></StgValue>
</operation>

<operation id="260" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:110 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %array_out2_output_k_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="261" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:111 %sub_ln94_4 = sub i16 0, i16 %array_out2_output_k_1

]]></Node>
<StgValue><ssdm name="sub_ln94_4"/></StgValue>
</operation>

<operation id="262" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:112 %select_ln94_2 = select i1 %tmp_13, i16 %sub_ln94_4, i16 %array_out2_output_k_1

]]></Node>
<StgValue><ssdm name="select_ln94_2"/></StgValue>
</operation>

<operation id="263" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:113 %tmp_10 = partselect i16 @llvm.part.select.i16, i16 %select_ln94_2, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="264" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:114 %tmp_11 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="265" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:115 %sext_ln94_1 = sext i17 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln94_1"/></StgValue>
</operation>

<operation id="266" st_id="33" stage="1" lat="1">
<core>cttz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:116 %tmp_12 = cttz i32 @llvm.cttz.i32, i32 %sext_ln94_1, i1 1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="267" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:117 %trunc_ln94_4 = trunc i32 %tmp_12

]]></Node>
<StgValue><ssdm name="trunc_ln94_4"/></StgValue>
</operation>

<operation id="268" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:118 %sub_ln94_5 = sub i32 16, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="sub_ln94_5"/></StgValue>
</operation>

<operation id="269" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:119 %add_ln94_4 = add i32 %sub_ln94_5, i32 4294967243

]]></Node>
<StgValue><ssdm name="add_ln94_4"/></StgValue>
</operation>

<operation id="270" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:120 %tmp_14 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln94_4, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="271" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:121 %icmp_ln94_8 = icmp_sgt  i31 %tmp_14, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_8"/></StgValue>
</operation>

<operation id="272" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:122 %trunc_ln94_6 = trunc i32 %sub_ln94_5

]]></Node>
<StgValue><ssdm name="trunc_ln94_6"/></StgValue>
</operation>

<operation id="273" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:123 %sub_ln94_17 = sub i4 6, i4 %trunc_ln94_6

]]></Node>
<StgValue><ssdm name="sub_ln94_17"/></StgValue>
</operation>

<operation id="274" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:124 %zext_ln94_21 = zext i4 %sub_ln94_17

]]></Node>
<StgValue><ssdm name="zext_ln94_21"/></StgValue>
</operation>

<operation id="275" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:125 %lshr_ln94_9 = lshr i16 65535, i16 %zext_ln94_21

]]></Node>
<StgValue><ssdm name="lshr_ln94_9"/></StgValue>
</operation>

<operation id="276" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:126 %and_ln94_13 = and i16 %select_ln94_2, i16 %lshr_ln94_9

]]></Node>
<StgValue><ssdm name="and_ln94_13"/></StgValue>
</operation>

<operation id="277" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:127 %icmp_ln94_7 = icmp_ne  i16 %and_ln94_13, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_7"/></StgValue>
</operation>

<operation id="278" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:128 %phi_ln94_1 = and i1 %icmp_ln94_8, i1 %icmp_ln94_7

]]></Node>
<StgValue><ssdm name="phi_ln94_1"/></StgValue>
</operation>

<operation id="279" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:129 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln94_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="280" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:130 %xor_ln94_5 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln94_5"/></StgValue>
</operation>

<operation id="281" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:131 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln94_2, i32 %add_ln94_4

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="282" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:132 %and_ln94_3 = and i1 %tmp_19, i1 %xor_ln94_5

]]></Node>
<StgValue><ssdm name="and_ln94_3"/></StgValue>
</operation>

<operation id="283" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:133 %or_ln94 = or i1 %and_ln94_3, i1 %phi_ln94_1

]]></Node>
<StgValue><ssdm name="or_ln94"/></StgValue>
</operation>

<operation id="284" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:134 %or_ln94_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln94

]]></Node>
<StgValue><ssdm name="or_ln94_1"/></StgValue>
</operation>

<operation id="285" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:136 %icmp_ln94_9 = icmp_sgt  i32 %add_ln94_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_9"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:169 %icmp_ln106_1 = icmp_sgt  i16 %array_out2_output_k_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_1"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:170 %add_ln107 = add i16 %array_out2_output_k_1, i16 65024

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:171 %select_ln106_1 = select i1 %icmp_ln106_1, i16 %add_ln107, i16 0

]]></Node>
<StgValue><ssdm name="select_ln106_1"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:172 %call_ret7 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 %select_ln106_1, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="290" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:135 %zext_ln94_4 = zext i16 %select_ln94_2

]]></Node>
<StgValue><ssdm name="zext_ln94_4"/></StgValue>
</operation>

<operation id="291" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:137 %add_ln94_5 = add i32 %sub_ln94_5, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln94_5"/></StgValue>
</operation>

<operation id="292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:138 %zext_ln94_5 = zext i32 %add_ln94_5

]]></Node>
<StgValue><ssdm name="zext_ln94_5"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:139 %lshr_ln94_2 = lshr i64 %zext_ln94_4, i64 %zext_ln94_5

]]></Node>
<StgValue><ssdm name="lshr_ln94_2"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:172 %call_ret7 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 %select_ln106_1, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="295" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:140 %sub_ln94_6 = sub i32 54, i32 %sub_ln94_5

]]></Node>
<StgValue><ssdm name="sub_ln94_6"/></StgValue>
</operation>

<operation id="296" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:141 %zext_ln94_6 = zext i32 %sub_ln94_6

]]></Node>
<StgValue><ssdm name="zext_ln94_6"/></StgValue>
</operation>

<operation id="297" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:142 %shl_ln94_1 = shl i64 %zext_ln94_4, i64 %zext_ln94_6

]]></Node>
<StgValue><ssdm name="shl_ln94_1"/></StgValue>
</operation>

<operation id="298" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:143 %cond50_i_i315_1 = select i1 %icmp_ln94_9, i64 %lshr_ln94_2, i64 %shl_ln94_1

]]></Node>
<StgValue><ssdm name="cond50_i_i315_1"/></StgValue>
</operation>

<operation id="299" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:144 %zext_ln94_7 = zext i2 %or_ln94_1

]]></Node>
<StgValue><ssdm name="zext_ln94_7"/></StgValue>
</operation>

<operation id="300" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:145 %add_ln94_6 = add i64 %cond50_i_i315_1, i64 %zext_ln94_7

]]></Node>
<StgValue><ssdm name="add_ln94_6"/></StgValue>
</operation>

<operation id="301" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:146 %lshr_ln94_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln94_6, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln94_3"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:147 %zext_ln94_17 = zext i63 %lshr_ln94_3

]]></Node>
<StgValue><ssdm name="zext_ln94_17"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:148 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln94_6, i32 54

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:149 %select_ln94_3 = select i1 %tmp_23, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln94_3"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:150 %sub_ln94_7 = sub i11 7, i11 %trunc_ln94_4

]]></Node>
<StgValue><ssdm name="sub_ln94_7"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:151 %add_ln94_7 = add i11 %select_ln94_3, i11 %sub_ln94_7

]]></Node>
<StgValue><ssdm name="add_ln94_7"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:152 %tmp_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_13, i11 %add_ln94_7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:153 %LD_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln94_17, i12 %tmp_16, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:154 %bitcast_ln748_1 = bitcast i64 %LD_1

]]></Node>
<StgValue><ssdm name="bitcast_ln748_1"/></StgValue>
</operation>

<operation id="310" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:155 %trunc_ln94_3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln94_6, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln94_3"/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:156 %icmp_ln94_11 = icmp_ne  i11 %add_ln94_7, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln94_11"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:157 %icmp_ln94_13 = icmp_eq  i52 %trunc_ln94_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_13"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:158 %or_ln94_8 = or i1 %icmp_ln94_13, i1 %icmp_ln94_11

]]></Node>
<StgValue><ssdm name="or_ln94_8"/></StgValue>
</operation>

<operation id="314" st_id="35" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:159 %tmp_17 = fcmp_ogt  i64 %bitcast_ln748_1, i64 0.5

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="315" st_id="35" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:172 %call_ret7 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 %select_ln106_1, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="316" st_id="36" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:162 %tmp_18 = fcmp_ole  i64 %bitcast_ln748_1, i64 0.5

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="317" st_id="36" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:172 %call_ret7 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 %select_ln106_1, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="318" st_id="37" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:172 %call_ret7 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 %select_ln106_1, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="319" st_id="38" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:172 %call_ret7 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 %select_ln106_1, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="320" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:173 %array_back2_delta_kmin1_2 = extractvalue i160 %call_ret7

]]></Node>
<StgValue><ssdm name="array_back2_delta_kmin1_2"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:174 %array_back2_delta_kmin1_3 = extractvalue i160 %call_ret7

]]></Node>
<StgValue><ssdm name="array_back2_delta_kmin1_3"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:175 %array_back2_weight_changes_16 = extractvalue i160 %call_ret7

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_16"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:176 %array_back2_weight_changes_17 = extractvalue i160 %call_ret7

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_17"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:177 %array_back2_weight_changes_18 = extractvalue i160 %call_ret7

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_18"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:178 %array_back2_weight_changes_19 = extractvalue i160 %call_ret7

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_19"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:179 %array_back2_bias_change_2 = extractvalue i160 %call_ret7

]]></Node>
<StgValue><ssdm name="array_back2_bias_change_2"/></StgValue>
</operation>

<operation id="327" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:180 %array_back2_bias_change_3 = extractvalue i160 %call_ret7

]]></Node>
<StgValue><ssdm name="array_back2_bias_change_3"/></StgValue>
</operation>

<operation id="328" st_id="38" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:181 %call_ret8 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 %array_back2_delta_kmin1_2, i16 %array_back2_delta_kmin1_3, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="329" st_id="39" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:181 %call_ret8 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 %array_back2_delta_kmin1_2, i16 %array_back2_delta_kmin1_3, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="330" st_id="40" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:181 %call_ret8 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 %array_back2_delta_kmin1_2, i16 %array_back2_delta_kmin1_3, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="331" st_id="41" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:181 %call_ret8 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 %array_back2_delta_kmin1_2, i16 %array_back2_delta_kmin1_3, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="332" st_id="42" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:181 %call_ret8 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 %array_back2_delta_kmin1_2, i16 %array_back2_delta_kmin1_3, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="333" st_id="43" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:181 %call_ret8 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 %array_back2_delta_kmin1_2, i16 %array_back2_delta_kmin1_3, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="334" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:182 %array_back1_weight_changes_16 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_16"/></StgValue>
</operation>

<operation id="335" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:183 %array_back1_weight_changes_17 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_17"/></StgValue>
</operation>

<operation id="336" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:184 %array_back1_weight_changes_18 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_18"/></StgValue>
</operation>

<operation id="337" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:185 %array_back1_weight_changes_19 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_19"/></StgValue>
</operation>

<operation id="338" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:186 %array_back1_bias_change_2 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_2"/></StgValue>
</operation>

<operation id="339" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:187 %array_back1_bias_change_3 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_3"/></StgValue>
</operation>

<operation id="340" st_id="43" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:188 %call_ret9 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="341" st_id="44" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:188 %call_ret9 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="342" st_id="45" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:188 %call_ret9 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="343" st_id="46" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:188 %call_ret9 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="344" st_id="47" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:188 %call_ret9 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="345" st_id="48" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:188 %call_ret9 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="346" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:189 %array_out1_output_k_4 = extractvalue i160 %call_ret9

]]></Node>
<StgValue><ssdm name="array_out1_output_k_4"/></StgValue>
</operation>

<operation id="347" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:190 %array_out1_output_k_5 = extractvalue i160 %call_ret9

]]></Node>
<StgValue><ssdm name="array_out1_output_k_5"/></StgValue>
</operation>

<operation id="348" st_id="48" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:191 %call_ret10 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="349" st_id="49" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:191 %call_ret10 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="350" st_id="50" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:191 %call_ret10 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="351" st_id="51" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:191 %call_ret10 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="352" st_id="52" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:191 %call_ret10 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="353" st_id="53" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:191 %call_ret10 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>

<operation id="354" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:192 %array_out2_output_k_2 = extractvalue i160 %call_ret10

]]></Node>
<StgValue><ssdm name="array_out2_output_k_2"/></StgValue>
</operation>

<operation id="355" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:193 %icmp_ln94_10 = icmp_eq  i16 %array_out2_output_k_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_10"/></StgValue>
</operation>

<operation id="356" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:194 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %array_out2_output_k_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="357" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:195 %sub_ln94_8 = sub i16 0, i16 %array_out2_output_k_2

]]></Node>
<StgValue><ssdm name="sub_ln94_8"/></StgValue>
</operation>

<operation id="358" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:196 %select_ln94_4 = select i1 %tmp_24, i16 %sub_ln94_8, i16 %array_out2_output_k_2

]]></Node>
<StgValue><ssdm name="select_ln94_4"/></StgValue>
</operation>

<operation id="359" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:197 %tmp_20 = partselect i16 @llvm.part.select.i16, i16 %select_ln94_4, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="360" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:198 %tmp_21 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="361" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:199 %sext_ln94_2 = sext i17 %tmp_21

]]></Node>
<StgValue><ssdm name="sext_ln94_2"/></StgValue>
</operation>

<operation id="362" st_id="53" stage="1" lat="1">
<core>cttz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:200 %tmp_22 = cttz i32 @llvm.cttz.i32, i32 %sext_ln94_2, i1 1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="363" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:201 %trunc_ln94_8 = trunc i32 %tmp_22

]]></Node>
<StgValue><ssdm name="trunc_ln94_8"/></StgValue>
</operation>

<operation id="364" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:202 %sub_ln94_9 = sub i32 16, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="sub_ln94_9"/></StgValue>
</operation>

<operation id="365" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:203 %add_ln94_8 = add i32 %sub_ln94_9, i32 4294967243

]]></Node>
<StgValue><ssdm name="add_ln94_8"/></StgValue>
</operation>

<operation id="366" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:204 %tmp_25 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln94_8, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="367" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:205 %icmp_ln94_16 = icmp_sgt  i31 %tmp_25, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_16"/></StgValue>
</operation>

<operation id="368" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:206 %trunc_ln94_9 = trunc i32 %sub_ln94_9

]]></Node>
<StgValue><ssdm name="trunc_ln94_9"/></StgValue>
</operation>

<operation id="369" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:207 %sub_ln94_18 = sub i4 6, i4 %trunc_ln94_9

]]></Node>
<StgValue><ssdm name="sub_ln94_18"/></StgValue>
</operation>

<operation id="370" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:208 %zext_ln94_22 = zext i4 %sub_ln94_18

]]></Node>
<StgValue><ssdm name="zext_ln94_22"/></StgValue>
</operation>

<operation id="371" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:209 %lshr_ln94_10 = lshr i16 65535, i16 %zext_ln94_22

]]></Node>
<StgValue><ssdm name="lshr_ln94_10"/></StgValue>
</operation>

<operation id="372" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:210 %and_ln94_14 = and i16 %select_ln94_4, i16 %lshr_ln94_10

]]></Node>
<StgValue><ssdm name="and_ln94_14"/></StgValue>
</operation>

<operation id="373" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:211 %icmp_ln94_12 = icmp_ne  i16 %and_ln94_14, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_12"/></StgValue>
</operation>

<operation id="374" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:212 %phi_ln94_2 = and i1 %icmp_ln94_16, i1 %icmp_ln94_12

]]></Node>
<StgValue><ssdm name="phi_ln94_2"/></StgValue>
</operation>

<operation id="375" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:213 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln94_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="376" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:214 %xor_ln94_6 = xor i1 %tmp_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln94_6"/></StgValue>
</operation>

<operation id="377" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:215 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln94_4, i32 %add_ln94_8

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="378" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:216 %and_ln94_6 = and i1 %tmp_33, i1 %xor_ln94_6

]]></Node>
<StgValue><ssdm name="and_ln94_6"/></StgValue>
</operation>

<operation id="379" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:217 %or_ln94_5 = or i1 %and_ln94_6, i1 %phi_ln94_2

]]></Node>
<StgValue><ssdm name="or_ln94_5"/></StgValue>
</operation>

<operation id="380" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:218 %or_ln94_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln94_5

]]></Node>
<StgValue><ssdm name="or_ln94_2"/></StgValue>
</operation>

<operation id="381" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:220 %icmp_ln94_14 = icmp_sgt  i32 %add_ln94_8, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_14"/></StgValue>
</operation>

<operation id="382" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:253 %icmp_ln106_2 = icmp_sgt  i16 %array_out2_output_k_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_2"/></StgValue>
</operation>

<operation id="383" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:254 %add_ln107_1 = add i16 %array_out2_output_k_2, i16 65024

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="384" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:255 %select_ln106_2 = select i1 %icmp_ln106_2, i16 %add_ln107_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln106_2"/></StgValue>
</operation>

<operation id="385" st_id="53" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:256 %call_ret11 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 %select_ln106_2, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="386" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:219 %zext_ln94_8 = zext i16 %select_ln94_4

]]></Node>
<StgValue><ssdm name="zext_ln94_8"/></StgValue>
</operation>

<operation id="387" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:221 %add_ln94_9 = add i32 %sub_ln94_9, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln94_9"/></StgValue>
</operation>

<operation id="388" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:222 %zext_ln94_9 = zext i32 %add_ln94_9

]]></Node>
<StgValue><ssdm name="zext_ln94_9"/></StgValue>
</operation>

<operation id="389" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:223 %lshr_ln94_4 = lshr i64 %zext_ln94_8, i64 %zext_ln94_9

]]></Node>
<StgValue><ssdm name="lshr_ln94_4"/></StgValue>
</operation>

<operation id="390" st_id="54" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:256 %call_ret11 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 %select_ln106_2, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="391" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:224 %sub_ln94_10 = sub i32 54, i32 %sub_ln94_9

]]></Node>
<StgValue><ssdm name="sub_ln94_10"/></StgValue>
</operation>

<operation id="392" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:225 %zext_ln94_10 = zext i32 %sub_ln94_10

]]></Node>
<StgValue><ssdm name="zext_ln94_10"/></StgValue>
</operation>

<operation id="393" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:226 %shl_ln94_2 = shl i64 %zext_ln94_8, i64 %zext_ln94_10

]]></Node>
<StgValue><ssdm name="shl_ln94_2"/></StgValue>
</operation>

<operation id="394" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:227 %cond50_i_i315_2 = select i1 %icmp_ln94_14, i64 %lshr_ln94_4, i64 %shl_ln94_2

]]></Node>
<StgValue><ssdm name="cond50_i_i315_2"/></StgValue>
</operation>

<operation id="395" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:228 %zext_ln94_11 = zext i2 %or_ln94_2

]]></Node>
<StgValue><ssdm name="zext_ln94_11"/></StgValue>
</operation>

<operation id="396" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:229 %add_ln94_10 = add i64 %cond50_i_i315_2, i64 %zext_ln94_11

]]></Node>
<StgValue><ssdm name="add_ln94_10"/></StgValue>
</operation>

<operation id="397" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:230 %lshr_ln94_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln94_10, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln94_5"/></StgValue>
</operation>

<operation id="398" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:231 %zext_ln94_18 = zext i63 %lshr_ln94_5

]]></Node>
<StgValue><ssdm name="zext_ln94_18"/></StgValue>
</operation>

<operation id="399" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:232 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln94_10, i32 54

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="400" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:233 %select_ln94_5 = select i1 %tmp_34, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln94_5"/></StgValue>
</operation>

<operation id="401" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:234 %sub_ln94_11 = sub i11 7, i11 %trunc_ln94_8

]]></Node>
<StgValue><ssdm name="sub_ln94_11"/></StgValue>
</operation>

<operation id="402" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:235 %add_ln94_11 = add i11 %select_ln94_5, i11 %sub_ln94_11

]]></Node>
<StgValue><ssdm name="add_ln94_11"/></StgValue>
</operation>

<operation id="403" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:236 %tmp_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_24, i11 %add_ln94_11

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="404" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:237 %LD_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln94_18, i12 %tmp_26, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="405" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:238 %bitcast_ln748_2 = bitcast i64 %LD_2

]]></Node>
<StgValue><ssdm name="bitcast_ln748_2"/></StgValue>
</operation>

<operation id="406" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:239 %trunc_ln94_5 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln94_10, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln94_5"/></StgValue>
</operation>

<operation id="407" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:240 %icmp_ln94_18 = icmp_ne  i11 %add_ln94_11, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln94_18"/></StgValue>
</operation>

<operation id="408" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:241 %icmp_ln94_20 = icmp_eq  i52 %trunc_ln94_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_20"/></StgValue>
</operation>

<operation id="409" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:242 %or_ln94_9 = or i1 %icmp_ln94_20, i1 %icmp_ln94_18

]]></Node>
<StgValue><ssdm name="or_ln94_9"/></StgValue>
</operation>

<operation id="410" st_id="55" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:243 %tmp_27 = fcmp_ogt  i64 %bitcast_ln748_2, i64 0.5

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="411" st_id="55" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:256 %call_ret11 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 %select_ln106_2, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="412" st_id="56" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:246 %tmp_28 = fcmp_ole  i64 %bitcast_ln748_2, i64 0.5

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="413" st_id="56" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:256 %call_ret11 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 %select_ln106_2, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="414" st_id="57" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:256 %call_ret11 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 %select_ln106_2, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="415" st_id="58" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:256 %call_ret11 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 %select_ln106_2, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>

<operation id="416" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:257 %array_back2_delta_kmin1_4 = extractvalue i160 %call_ret11

]]></Node>
<StgValue><ssdm name="array_back2_delta_kmin1_4"/></StgValue>
</operation>

<operation id="417" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:258 %array_back2_delta_kmin1_5 = extractvalue i160 %call_ret11

]]></Node>
<StgValue><ssdm name="array_back2_delta_kmin1_5"/></StgValue>
</operation>

<operation id="418" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:259 %array_back2_weight_changes_20 = extractvalue i160 %call_ret11

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_20"/></StgValue>
</operation>

<operation id="419" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:260 %array_back2_weight_changes_21 = extractvalue i160 %call_ret11

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_21"/></StgValue>
</operation>

<operation id="420" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:261 %array_back2_weight_changes_22 = extractvalue i160 %call_ret11

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_22"/></StgValue>
</operation>

<operation id="421" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:262 %array_back2_weight_changes_23 = extractvalue i160 %call_ret11

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_23"/></StgValue>
</operation>

<operation id="422" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:263 %array_back2_bias_change_4 = extractvalue i160 %call_ret11

]]></Node>
<StgValue><ssdm name="array_back2_bias_change_4"/></StgValue>
</operation>

<operation id="423" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:264 %array_back2_bias_change_5 = extractvalue i160 %call_ret11

]]></Node>
<StgValue><ssdm name="array_back2_bias_change_5"/></StgValue>
</operation>

<operation id="424" st_id="58" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:265 %call_ret12 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 %array_back2_delta_kmin1_4, i16 %array_back2_delta_kmin1_5, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="425" st_id="59" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:265 %call_ret12 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 %array_back2_delta_kmin1_4, i16 %array_back2_delta_kmin1_5, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="426" st_id="60" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:265 %call_ret12 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 %array_back2_delta_kmin1_4, i16 %array_back2_delta_kmin1_5, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="427" st_id="61" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:265 %call_ret12 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 %array_back2_delta_kmin1_4, i16 %array_back2_delta_kmin1_5, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="428" st_id="62" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:265 %call_ret12 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 %array_back2_delta_kmin1_4, i16 %array_back2_delta_kmin1_5, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="429" st_id="63" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:265 %call_ret12 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 %array_back2_delta_kmin1_4, i16 %array_back2_delta_kmin1_5, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>

<operation id="430" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:266 %array_back1_weight_changes_20 = extractvalue i160 %call_ret12

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_20"/></StgValue>
</operation>

<operation id="431" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:267 %array_back1_weight_changes_21 = extractvalue i160 %call_ret12

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_21"/></StgValue>
</operation>

<operation id="432" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:268 %array_back1_weight_changes_22 = extractvalue i160 %call_ret12

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_22"/></StgValue>
</operation>

<operation id="433" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:269 %array_back1_weight_changes_23 = extractvalue i160 %call_ret12

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_23"/></StgValue>
</operation>

<operation id="434" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:270 %array_back1_bias_change_4 = extractvalue i160 %call_ret12

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_4"/></StgValue>
</operation>

<operation id="435" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:271 %array_back1_bias_change_5 = extractvalue i160 %call_ret12

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_5"/></StgValue>
</operation>

<operation id="436" st_id="63" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:272 %call_ret13 = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret13"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="437" st_id="64" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:272 %call_ret13 = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret13"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="438" st_id="65" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:272 %call_ret13 = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret13"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="439" st_id="66" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:272 %call_ret13 = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret13"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="440" st_id="67" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:272 %call_ret13 = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret13"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="441" st_id="68" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:272 %call_ret13 = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret13"/></StgValue>
</operation>

<operation id="442" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:273 %array_out1_output_k_6 = extractvalue i160 %call_ret13

]]></Node>
<StgValue><ssdm name="array_out1_output_k_6"/></StgValue>
</operation>

<operation id="443" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:274 %array_out1_output_k_7 = extractvalue i160 %call_ret13

]]></Node>
<StgValue><ssdm name="array_out1_output_k_7"/></StgValue>
</operation>

<operation id="444" st_id="68" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:275 %call_ret14 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="445" st_id="69" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:275 %call_ret14 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="446" st_id="70" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:275 %call_ret14 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="447" st_id="71" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:275 %call_ret14 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="448" st_id="72" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:275 %call_ret14 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="449" st_id="73" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:275 %call_ret14 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>

<operation id="450" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:276 %array_out2_output_k_3 = extractvalue i160 %call_ret14

]]></Node>
<StgValue><ssdm name="array_out2_output_k_3"/></StgValue>
</operation>

<operation id="451" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="15" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:277 %trunc_ln89_1 = trunc i16 %array_out2_output_k_3

]]></Node>
<StgValue><ssdm name="trunc_ln89_1"/></StgValue>
</operation>

<operation id="452" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:278 %icmp_ln94_15 = icmp_eq  i16 %array_out2_output_k_3, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_15"/></StgValue>
</operation>

<operation id="453" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:279 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %array_out2_output_k_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="454" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:280 %sub_ln94_12 = sub i16 0, i16 %array_out2_output_k_3

]]></Node>
<StgValue><ssdm name="sub_ln94_12"/></StgValue>
</operation>

<operation id="455" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:281 %select_ln94_6 = select i1 %tmp_35, i16 %sub_ln94_12, i16 %array_out2_output_k_3

]]></Node>
<StgValue><ssdm name="select_ln94_6"/></StgValue>
</operation>

<operation id="456" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:282 %tmp_30 = partselect i16 @llvm.part.select.i16, i16 %select_ln94_6, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="457" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:283 %tmp_31 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="458" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:284 %sext_ln94_3 = sext i17 %tmp_31

]]></Node>
<StgValue><ssdm name="sext_ln94_3"/></StgValue>
</operation>

<operation id="459" st_id="73" stage="1" lat="1">
<core>cttz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:285 %tmp_32 = cttz i32 @llvm.cttz.i32, i32 %sext_ln94_3, i1 1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="460" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:286 %trunc_ln94_10 = trunc i32 %tmp_32

]]></Node>
<StgValue><ssdm name="trunc_ln94_10"/></StgValue>
</operation>

<operation id="461" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:287 %sub_ln94_13 = sub i32 16, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="sub_ln94_13"/></StgValue>
</operation>

<operation id="462" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:288 %add_ln94_12 = add i32 %sub_ln94_13, i32 4294967243

]]></Node>
<StgValue><ssdm name="add_ln94_12"/></StgValue>
</operation>

<operation id="463" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:289 %tmp_39 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln94_12, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="464" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:290 %icmp_ln94_21 = icmp_sgt  i31 %tmp_39, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_21"/></StgValue>
</operation>

<operation id="465" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:291 %trunc_ln94_11 = trunc i32 %sub_ln94_13

]]></Node>
<StgValue><ssdm name="trunc_ln94_11"/></StgValue>
</operation>

<operation id="466" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:292 %sub_ln94_19 = sub i4 6, i4 %trunc_ln94_11

]]></Node>
<StgValue><ssdm name="sub_ln94_19"/></StgValue>
</operation>

<operation id="467" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:293 %zext_ln94_23 = zext i4 %sub_ln94_19

]]></Node>
<StgValue><ssdm name="zext_ln94_23"/></StgValue>
</operation>

<operation id="468" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:294 %lshr_ln94_11 = lshr i16 65535, i16 %zext_ln94_23

]]></Node>
<StgValue><ssdm name="lshr_ln94_11"/></StgValue>
</operation>

<operation id="469" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:295 %and_ln94_15 = and i16 %select_ln94_6, i16 %lshr_ln94_11

]]></Node>
<StgValue><ssdm name="and_ln94_15"/></StgValue>
</operation>

<operation id="470" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:296 %icmp_ln94_17 = icmp_ne  i16 %and_ln94_15, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_17"/></StgValue>
</operation>

<operation id="471" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:297 %phi_ln94_3 = and i1 %icmp_ln94_21, i1 %icmp_ln94_17

]]></Node>
<StgValue><ssdm name="phi_ln94_3"/></StgValue>
</operation>

<operation id="472" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:298 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln94_12, i32 31

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="473" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:299 %xor_ln94_7 = xor i1 %tmp_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln94_7"/></StgValue>
</operation>

<operation id="474" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:300 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln94_6, i32 %add_ln94_12

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="475" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:301 %and_ln94_9 = and i1 %tmp_41, i1 %xor_ln94_7

]]></Node>
<StgValue><ssdm name="and_ln94_9"/></StgValue>
</operation>

<operation id="476" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:302 %or_ln94_6 = or i1 %and_ln94_9, i1 %phi_ln94_3

]]></Node>
<StgValue><ssdm name="or_ln94_6"/></StgValue>
</operation>

<operation id="477" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:303 %or_ln94_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln94_6

]]></Node>
<StgValue><ssdm name="or_ln94_3"/></StgValue>
</operation>

<operation id="478" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:305 %icmp_ln94_19 = icmp_sgt  i32 %add_ln94_12, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_19"/></StgValue>
</operation>

<operation id="479" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:338 %icmp_ln106_3 = icmp_sgt  i16 %array_out2_output_k_3, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_3"/></StgValue>
</operation>

<operation id="480" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:339 %select_ln106_3 = select i1 %icmp_ln106_3, i15 %trunc_ln89_1, i15 0

]]></Node>
<StgValue><ssdm name="select_ln106_3"/></StgValue>
</operation>

<operation id="481" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:340 %zext_ln124_1 = zext i15 %select_ln106_3

]]></Node>
<StgValue><ssdm name="zext_ln124_1"/></StgValue>
</operation>

<operation id="482" st_id="73" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:341 %call_ret15 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 %zext_ln124_1, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret15"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="483" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:304 %zext_ln94_12 = zext i16 %select_ln94_6

]]></Node>
<StgValue><ssdm name="zext_ln94_12"/></StgValue>
</operation>

<operation id="484" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:306 %add_ln94_13 = add i32 %sub_ln94_13, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln94_13"/></StgValue>
</operation>

<operation id="485" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:307 %zext_ln94_13 = zext i32 %add_ln94_13

]]></Node>
<StgValue><ssdm name="zext_ln94_13"/></StgValue>
</operation>

<operation id="486" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:308 %lshr_ln94_6 = lshr i64 %zext_ln94_12, i64 %zext_ln94_13

]]></Node>
<StgValue><ssdm name="lshr_ln94_6"/></StgValue>
</operation>

<operation id="487" st_id="74" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:341 %call_ret15 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 %zext_ln124_1, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret15"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="488" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:309 %sub_ln94_14 = sub i32 54, i32 %sub_ln94_13

]]></Node>
<StgValue><ssdm name="sub_ln94_14"/></StgValue>
</operation>

<operation id="489" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:310 %zext_ln94_14 = zext i32 %sub_ln94_14

]]></Node>
<StgValue><ssdm name="zext_ln94_14"/></StgValue>
</operation>

<operation id="490" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln94_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:311 %shl_ln94_3 = shl i64 %zext_ln94_12, i64 %zext_ln94_14

]]></Node>
<StgValue><ssdm name="shl_ln94_3"/></StgValue>
</operation>

<operation id="491" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:312 %cond50_i_i315_3 = select i1 %icmp_ln94_19, i64 %lshr_ln94_6, i64 %shl_ln94_3

]]></Node>
<StgValue><ssdm name="cond50_i_i315_3"/></StgValue>
</operation>

<operation id="492" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:313 %zext_ln94_15 = zext i2 %or_ln94_3

]]></Node>
<StgValue><ssdm name="zext_ln94_15"/></StgValue>
</operation>

<operation id="493" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:314 %add_ln94_14 = add i64 %cond50_i_i315_3, i64 %zext_ln94_15

]]></Node>
<StgValue><ssdm name="add_ln94_14"/></StgValue>
</operation>

<operation id="494" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:315 %lshr_ln94_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln94_14, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln94_7"/></StgValue>
</operation>

<operation id="495" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:316 %zext_ln94_19 = zext i63 %lshr_ln94_7

]]></Node>
<StgValue><ssdm name="zext_ln94_19"/></StgValue>
</operation>

<operation id="496" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:317 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln94_14, i32 54

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="497" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:318 %select_ln94_7 = select i1 %tmp_42, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln94_7"/></StgValue>
</operation>

<operation id="498" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:319 %sub_ln94_15 = sub i11 7, i11 %trunc_ln94_10

]]></Node>
<StgValue><ssdm name="sub_ln94_15"/></StgValue>
</operation>

<operation id="499" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:320 %add_ln94_15 = add i11 %select_ln94_7, i11 %sub_ln94_15

]]></Node>
<StgValue><ssdm name="add_ln94_15"/></StgValue>
</operation>

<operation id="500" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:321 %tmp_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_35, i11 %add_ln94_15

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="501" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:322 %LD_3 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln94_19, i12 %tmp_36, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>

<operation id="502" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:323 %bitcast_ln748_3 = bitcast i64 %LD_3

]]></Node>
<StgValue><ssdm name="bitcast_ln748_3"/></StgValue>
</operation>

<operation id="503" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:324 %trunc_ln94_7 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln94_14, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln94_7"/></StgValue>
</operation>

<operation id="504" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:325 %icmp_ln94_22 = icmp_ne  i11 %add_ln94_15, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln94_22"/></StgValue>
</operation>

<operation id="505" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:326 %icmp_ln94_23 = icmp_eq  i52 %trunc_ln94_7, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_23"/></StgValue>
</operation>

<operation id="506" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:327 %or_ln94_10 = or i1 %icmp_ln94_23, i1 %icmp_ln94_22

]]></Node>
<StgValue><ssdm name="or_ln94_10"/></StgValue>
</operation>

<operation id="507" st_id="75" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:328 %tmp_37 = fcmp_ogt  i64 %bitcast_ln748_3, i64 0.5

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="508" st_id="75" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:341 %call_ret15 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 %zext_ln124_1, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret15"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="509" st_id="76" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:331 %tmp_38 = fcmp_ole  i64 %bitcast_ln748_3, i64 0.5

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="510" st_id="76" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:341 %call_ret15 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 %zext_ln124_1, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret15"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="511" st_id="77" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:341 %call_ret15 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 %zext_ln124_1, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret15"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="512" st_id="78" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:341 %call_ret15 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 %zext_ln124_1, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret15"/></StgValue>
</operation>

<operation id="513" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:342 %array_back2_delta_kmin1_6 = extractvalue i160 %call_ret15

]]></Node>
<StgValue><ssdm name="array_back2_delta_kmin1_6"/></StgValue>
</operation>

<operation id="514" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:343 %array_back2_delta_kmin1_7 = extractvalue i160 %call_ret15

]]></Node>
<StgValue><ssdm name="array_back2_delta_kmin1_7"/></StgValue>
</operation>

<operation id="515" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:344 %array_back2_weight_changes_24 = extractvalue i160 %call_ret15

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_24"/></StgValue>
</operation>

<operation id="516" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:345 %array_back2_weight_changes_25 = extractvalue i160 %call_ret15

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_25"/></StgValue>
</operation>

<operation id="517" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:346 %array_back2_weight_changes_26 = extractvalue i160 %call_ret15

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_26"/></StgValue>
</operation>

<operation id="518" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:347 %array_back2_weight_changes_27 = extractvalue i160 %call_ret15

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_27"/></StgValue>
</operation>

<operation id="519" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:348 %array_back2_bias_change_6 = extractvalue i160 %call_ret15

]]></Node>
<StgValue><ssdm name="array_back2_bias_change_6"/></StgValue>
</operation>

<operation id="520" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:349 %array_back2_bias_change_7 = extractvalue i160 %call_ret15

]]></Node>
<StgValue><ssdm name="array_back2_bias_change_7"/></StgValue>
</operation>

<operation id="521" st_id="78" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:350 %call_ret = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 %array_back2_delta_kmin1_6, i16 %array_back2_delta_kmin1_7, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="522" st_id="79" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:350 %call_ret = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 %array_back2_delta_kmin1_6, i16 %array_back2_delta_kmin1_7, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="523" st_id="80" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:350 %call_ret = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 %array_back2_delta_kmin1_6, i16 %array_back2_delta_kmin1_7, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="524" st_id="81" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:350 %call_ret = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 %array_back2_delta_kmin1_6, i16 %array_back2_delta_kmin1_7, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="525" st_id="82" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:350 %call_ret = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 %array_back2_delta_kmin1_6, i16 %array_back2_delta_kmin1_7, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="526" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:0 %output_array_inference_load_1 = load i16 %output_array_inference

]]></Node>
<StgValue><ssdm name="output_array_inference_load_1"/></StgValue>
</operation>

<operation id="527" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:1 %output_array_inference_1_load_1 = load i16 %output_array_inference_1

]]></Node>
<StgValue><ssdm name="output_array_inference_1_load_1"/></StgValue>
</operation>

<operation id="528" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:2 %output_array_inference_2_load_1 = load i16 %output_array_inference_2

]]></Node>
<StgValue><ssdm name="output_array_inference_2_load_1"/></StgValue>
</operation>

<operation id="529" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:3 %output_array_inference_3_load_1 = load i16 %output_array_inference_3

]]></Node>
<StgValue><ssdm name="output_array_inference_3_load_1"/></StgValue>
</operation>

<operation id="530" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:16 %specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 85, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln66"/></StgValue>
</operation>

<operation id="531" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:17 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 500, i64 250

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="532" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:18 %specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln65"/></StgValue>
</operation>

<operation id="533" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:76 %and_ln94_1 = and i1 %or_ln94_7, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln94_1"/></StgValue>
</operation>

<operation id="534" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:77 %select_ln97_4 = select i1 %and_ln94_1, i16 512, i16 0

]]></Node>
<StgValue><ssdm name="select_ln97_4"/></StgValue>
</operation>

<operation id="535" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:79 %and_ln97 = and i1 %or_ln94_7, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln97"/></StgValue>
</operation>

<operation id="536" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:80 %select_ln97 = select i1 %and_ln97, i16 0, i16 %output_array_inference_3_load_1

]]></Node>
<StgValue><ssdm name="select_ln97"/></StgValue>
</operation>

<operation id="537" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:81 %xor_ln94 = xor i1 %icmp_ln94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln94"/></StgValue>
</operation>

<operation id="538" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:82 %and_ln94_2 = and i1 %and_ln94_1, i1 %xor_ln94

]]></Node>
<StgValue><ssdm name="and_ln94_2"/></StgValue>
</operation>

<operation id="539" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:83 %sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln94, i1 %and_ln94_2

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="540" st_id="83" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:84 %output_array_inference_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 0, i2 1, i16 %select_ln97_4, i2 0, i16 %select_ln97, i16 0, i2 %sel_tmp2

]]></Node>
<StgValue><ssdm name="output_array_inference_4"/></StgValue>
</operation>

<operation id="541" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:160 %and_ln94_4 = and i1 %or_ln94_8, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln94_4"/></StgValue>
</operation>

<operation id="542" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:161 %select_ln97_5 = select i1 %and_ln94_4, i16 512, i16 0

]]></Node>
<StgValue><ssdm name="select_ln97_5"/></StgValue>
</operation>

<operation id="543" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:163 %and_ln97_1 = and i1 %or_ln94_8, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln97_1"/></StgValue>
</operation>

<operation id="544" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:164 %select_ln97_1 = select i1 %and_ln97_1, i16 0, i16 %output_array_inference_2_load_1

]]></Node>
<StgValue><ssdm name="select_ln97_1"/></StgValue>
</operation>

<operation id="545" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:165 %xor_ln94_1 = xor i1 %icmp_ln94_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln94_1"/></StgValue>
</operation>

<operation id="546" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:166 %and_ln94_5 = and i1 %and_ln94_4, i1 %xor_ln94_1

]]></Node>
<StgValue><ssdm name="and_ln94_5"/></StgValue>
</operation>

<operation id="547" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:167 %sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln94_5, i1 %and_ln94_5

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="548" st_id="83" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:168 %output_array_inference_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 0, i2 1, i16 %select_ln97_5, i2 0, i16 %select_ln97_1, i16 0, i2 %sel_tmp

]]></Node>
<StgValue><ssdm name="output_array_inference_5"/></StgValue>
</operation>

<operation id="549" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:244 %and_ln94_7 = and i1 %or_ln94_9, i1 %tmp_27

]]></Node>
<StgValue><ssdm name="and_ln94_7"/></StgValue>
</operation>

<operation id="550" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:245 %select_ln97_6 = select i1 %and_ln94_7, i16 512, i16 0

]]></Node>
<StgValue><ssdm name="select_ln97_6"/></StgValue>
</operation>

<operation id="551" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:247 %and_ln97_2 = and i1 %or_ln94_9, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln97_2"/></StgValue>
</operation>

<operation id="552" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:248 %select_ln97_2 = select i1 %and_ln97_2, i16 0, i16 %output_array_inference_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln97_2"/></StgValue>
</operation>

<operation id="553" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:249 %xor_ln94_2 = xor i1 %icmp_ln94_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln94_2"/></StgValue>
</operation>

<operation id="554" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:250 %and_ln94_8 = and i1 %and_ln94_7, i1 %xor_ln94_2

]]></Node>
<StgValue><ssdm name="and_ln94_8"/></StgValue>
</operation>

<operation id="555" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:251 %sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln94_10, i1 %and_ln94_8

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="556" st_id="83" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:252 %output_array_inference_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 0, i2 1, i16 %select_ln97_6, i2 0, i16 %select_ln97_2, i16 0, i2 %sel_tmp1

]]></Node>
<StgValue><ssdm name="output_array_inference_6"/></StgValue>
</operation>

<operation id="557" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:329 %and_ln94_10 = and i1 %or_ln94_10, i1 %tmp_37

]]></Node>
<StgValue><ssdm name="and_ln94_10"/></StgValue>
</operation>

<operation id="558" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:330 %select_ln97_7 = select i1 %and_ln94_10, i16 512, i16 0

]]></Node>
<StgValue><ssdm name="select_ln97_7"/></StgValue>
</operation>

<operation id="559" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:332 %and_ln97_3 = and i1 %or_ln94_10, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln97_3"/></StgValue>
</operation>

<operation id="560" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:333 %select_ln97_3 = select i1 %and_ln97_3, i16 0, i16 %output_array_inference_load_1

]]></Node>
<StgValue><ssdm name="select_ln97_3"/></StgValue>
</operation>

<operation id="561" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:334 %xor_ln94_3 = xor i1 %icmp_ln94_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln94_3"/></StgValue>
</operation>

<operation id="562" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:335 %and_ln94_11 = and i1 %and_ln94_10, i1 %xor_ln94_3

]]></Node>
<StgValue><ssdm name="and_ln94_11"/></StgValue>
</operation>

<operation id="563" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:336 %sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln94_15, i1 %and_ln94_11

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="564" st_id="83" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:337 %output_array_inference_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 0, i2 1, i16 %select_ln97_7, i2 0, i16 %select_ln97_3, i16 0, i2 %sel_tmp3

]]></Node>
<StgValue><ssdm name="output_array_inference_7"/></StgValue>
</operation>

<operation id="565" st_id="83" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:350 %call_ret = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 %array_back2_delta_kmin1_6, i16 %array_back2_delta_kmin1_7, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="566" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:351 %array_back1_weight_changes_24 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_24"/></StgValue>
</operation>

<operation id="567" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:352 %array_back1_weight_changes_25 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_25"/></StgValue>
</operation>

<operation id="568" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:353 %array_back1_weight_changes_26 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_26"/></StgValue>
</operation>

<operation id="569" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:354 %array_back1_weight_changes_27 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_27"/></StgValue>
</operation>

<operation id="570" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:355 %array_back1_bias_change_6 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_6"/></StgValue>
</operation>

<operation id="571" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="160">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:356 %array_back1_bias_change_7 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_7"/></StgValue>
</operation>

<operation id="572" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv:357 %br_ln0 = br i1 %cmp_i_i_read, void %for.inc297, void %VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="573" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:0 %store_ln124 = store i16 %array_back2_weight_changes_27, i16 %w2_local_3_0

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="574" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:1 %store_ln124 = store i16 %array_back2_weight_changes_26, i16 %w2_local_2_0

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="575" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:2 %store_ln124 = store i16 %array_back2_weight_changes_25, i16 %w2_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="576" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:3 %store_ln124 = store i16 %array_back2_weight_changes_24, i16 %w2_local_0

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="577" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:4 %store_ln135 = store i16 %array_back1_weight_changes_27, i16 %w1_local_3_0

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="578" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:5 %store_ln135 = store i16 %array_back1_weight_changes_26, i16 %w1_local_2_0

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="579" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:6 %store_ln135 = store i16 %array_back1_weight_changes_25, i16 %w1_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="580" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:7 %store_ln135 = store i16 %array_back1_weight_changes_24, i16 %w1_local_0

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="581" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:8 %store_ln124 = store i16 %array_back2_bias_change_7, i16 %bias_2_local_idx4_val110

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="582" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:9 %store_ln124 = store i16 %array_back2_bias_change_6, i16 %bias_2_local_idx_val109

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="583" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:10 %store_ln135 = store i16 %array_back1_bias_change_7, i16 %bias_1_local_idx1_val108

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="584" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:11 %store_ln135 = store i16 %array_back1_bias_change_6, i16 %bias_1_local_idx_val107

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="585" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc297:12 %store_ln12 = store i16 %output_array_inference_4, i16 %output_array_inference_3

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="586" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc297:13 %store_ln12 = store i16 %output_array_inference_5, i16 %output_array_inference_2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="587" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc297:14 %store_ln12 = store i16 %output_array_inference_6, i16 %output_array_inference_1

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="588" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc297:15 %store_ln12 = store i16 %output_array_inference_7, i16 %output_array_inference

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="589" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:16 %store_ln64 = store i9 %i_2, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="590" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
for.inc297:17 %br_ln65 = br void %VITIS_LOOP_70_4

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="591" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:0 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_3_0_out, i16 %w2_local_3_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="592" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:1 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_2_0_out, i16 %w2_local_2_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="593" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:2 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_1_0_out, i16 %w2_local_1_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="594" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:3 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_0_out, i16 %w2_local_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="595" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:4 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_3_0_out, i16 %w1_local_3_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="596" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:5 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_2_0_out, i16 %w1_local_2_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="597" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:6 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_1_0_out, i16 %w1_local_1_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="598" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:7 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_0_out, i16 %w1_local_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="599" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:8 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_idx4_val110_out, i16 %bias_2_local_idx4_val110_load_1

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="600" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:9 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_idx_val109_out, i16 %bias_2_local_idx_val109_load_1

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="601" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:10 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_idx1_val108_out, i16 %bias_1_local_idx1_val108_load_1

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="602" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:11 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_idx_val107_out, i16 %bias_1_local_idx_val107_load_1

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="603" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:12 %write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_3_out, i16 %output_array_inference_3_load_1

]]></Node>
<StgValue><ssdm name="write_ln97"/></StgValue>
</operation>

<operation id="604" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:13 %write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_2_out, i16 %output_array_inference_2_load_1

]]></Node>
<StgValue><ssdm name="write_ln97"/></StgValue>
</operation>

<operation id="605" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:14 %write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_1_out, i16 %output_array_inference_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln97"/></StgValue>
</operation>

<operation id="606" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:15 %write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_out, i16 %output_array_inference_load_1

]]></Node>
<StgValue><ssdm name="write_ln97"/></StgValue>
</operation>

<operation id="607" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:16 %write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_4_out, i16 %output_array_inference_4

]]></Node>
<StgValue><ssdm name="write_ln97"/></StgValue>
</operation>

<operation id="608" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:17 %write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_5_out, i16 %output_array_inference_5

]]></Node>
<StgValue><ssdm name="write_ln97"/></StgValue>
</operation>

<operation id="609" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:18 %write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_6_out, i16 %output_array_inference_6

]]></Node>
<StgValue><ssdm name="write_ln97"/></StgValue>
</operation>

<operation id="610" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:19 %write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_7_out, i16 %output_array_inference_7

]]></Node>
<StgValue><ssdm name="write_ln97"/></StgValue>
</operation>

<operation id="611" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:20 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_24_out, i16 %array_back2_weight_changes_24

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="612" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:21 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_25_out, i16 %array_back2_weight_changes_25

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="613" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:22 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_26_out, i16 %array_back2_weight_changes_26

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="614" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:23 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_27_out, i16 %array_back2_weight_changes_27

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="615" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:24 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_bias_change_8_out, i16 %array_back2_bias_change_6

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="616" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:25 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_bias_change_9_out, i16 %array_back2_bias_change_7

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="617" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:26 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_24_out, i16 %array_back1_weight_changes_24

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="618" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:27 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_25_out, i16 %array_back1_weight_changes_25

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="619" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:28 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_26_out, i16 %array_back1_weight_changes_26

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="620" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:29 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_27_out, i16 %array_back1_weight_changes_27

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="621" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:30 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_8_out, i16 %array_back1_bias_change_6

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="622" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:31 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_9_out, i16 %array_back1_bias_change_7

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="623" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub:32 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="624" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub, i1 0, void %VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="625" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="626" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:0 %output_array_inference_load = load i16 %output_array_inference

]]></Node>
<StgValue><ssdm name="output_array_inference_load"/></StgValue>
</operation>

<operation id="627" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:1 %output_array_inference_1_load = load i16 %output_array_inference_1

]]></Node>
<StgValue><ssdm name="output_array_inference_1_load"/></StgValue>
</operation>

<operation id="628" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:2 %output_array_inference_2_load = load i16 %output_array_inference_2

]]></Node>
<StgValue><ssdm name="output_array_inference_2_load"/></StgValue>
</operation>

<operation id="629" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:3 %output_array_inference_3_load = load i16 %output_array_inference_3

]]></Node>
<StgValue><ssdm name="output_array_inference_3_load"/></StgValue>
</operation>

<operation id="630" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:4 %bias_1_local_idx_val107_load = load i16 %bias_1_local_idx_val107

]]></Node>
<StgValue><ssdm name="bias_1_local_idx_val107_load"/></StgValue>
</operation>

<operation id="631" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:5 %bias_1_local_idx1_val108_load = load i16 %bias_1_local_idx1_val108

]]></Node>
<StgValue><ssdm name="bias_1_local_idx1_val108_load"/></StgValue>
</operation>

<operation id="632" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:6 %bias_2_local_idx_val109_load = load i16 %bias_2_local_idx_val109

]]></Node>
<StgValue><ssdm name="bias_2_local_idx_val109_load"/></StgValue>
</operation>

<operation id="633" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:7 %bias_2_local_idx4_val110_load = load i16 %bias_2_local_idx4_val110

]]></Node>
<StgValue><ssdm name="bias_2_local_idx4_val110_load"/></StgValue>
</operation>

<operation id="634" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:8 %w1_local_0_load = load i16 %w1_local_0

]]></Node>
<StgValue><ssdm name="w1_local_0_load"/></StgValue>
</operation>

<operation id="635" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:9 %w1_local_1_0_load = load i16 %w1_local_1_0

]]></Node>
<StgValue><ssdm name="w1_local_1_0_load"/></StgValue>
</operation>

<operation id="636" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:10 %w1_local_2_0_load = load i16 %w1_local_2_0

]]></Node>
<StgValue><ssdm name="w1_local_2_0_load"/></StgValue>
</operation>

<operation id="637" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:11 %w1_local_3_0_load = load i16 %w1_local_3_0

]]></Node>
<StgValue><ssdm name="w1_local_3_0_load"/></StgValue>
</operation>

<operation id="638" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:12 %w2_local_0_load = load i16 %w2_local_0

]]></Node>
<StgValue><ssdm name="w2_local_0_load"/></StgValue>
</operation>

<operation id="639" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:13 %w2_local_1_0_load = load i16 %w2_local_1_0

]]></Node>
<StgValue><ssdm name="w2_local_1_0_load"/></StgValue>
</operation>

<operation id="640" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:14 %w2_local_2_0_load = load i16 %w2_local_2_0

]]></Node>
<StgValue><ssdm name="w2_local_2_0_load"/></StgValue>
</operation>

<operation id="641" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:15 %w2_local_3_0_load = load i16 %w2_local_3_0

]]></Node>
<StgValue><ssdm name="w2_local_3_0_load"/></StgValue>
</operation>

<operation id="642" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_3_0_out, i16 %w2_local_3_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="643" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_2_0_out, i16 %w2_local_2_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="644" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:18 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_1_0_out, i16 %w2_local_1_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="645" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:19 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_0_out, i16 %w2_local_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="646" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:20 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_3_0_out, i16 %w1_local_3_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="647" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:21 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_2_0_out, i16 %w1_local_2_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="648" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:22 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_1_0_out, i16 %w1_local_1_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="649" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:23 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_0_out, i16 %w1_local_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="650" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:24 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_idx4_val110_out, i16 %bias_2_local_idx4_val110_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="651" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:25 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_idx_val109_out, i16 %bias_2_local_idx_val109_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="652" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:26 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_idx1_val108_out, i16 %bias_1_local_idx1_val108_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="653" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:27 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_idx_val107_out, i16 %bias_1_local_idx_val107_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="654" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:28 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_3_out, i16 %output_array_inference_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="655" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:29 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_2_out, i16 %output_array_inference_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="656" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:30 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_1_out, i16 %output_array_inference_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="657" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:31 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_out, i16 %output_array_inference_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="658" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub:32 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
