$date
  Thu Sep 13 18:17:08 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module test $end
$var reg 1 ! a_t $end
$var reg 1 " b_t $end
$scope module inst_negador $end
$var reg 1 # a $end
$var reg 1 $ b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
1$
#30000000
1!
0"
1#
0$
#100000000
0!
1"
0#
1$
#150000000
1!
0"
1#
0$
