






.version 5.0
.target sm_62
.address_size 64






.visible .entry _Z14calculate_tempiPfS_S_iiiiffffff(
.param .u32 _Z14calculate_tempiPfS_S_iiiiffffff_param_0,
.param .u64 _Z14calculate_tempiPfS_S_iiiiffffff_param_1,
.param .u64 _Z14calculate_tempiPfS_S_iiiiffffff_param_2,
.param .u64 _Z14calculate_tempiPfS_S_iiiiffffff_param_3,
.param .u32 _Z14calculate_tempiPfS_S_iiiiffffff_param_4,
.param .u32 _Z14calculate_tempiPfS_S_iiiiffffff_param_5,
.param .u32 _Z14calculate_tempiPfS_S_iiiiffffff_param_6,
.param .u32 _Z14calculate_tempiPfS_S_iiiiffffff_param_7,
.param .f32 _Z14calculate_tempiPfS_S_iiiiffffff_param_8,
.param .f32 _Z14calculate_tempiPfS_S_iiiiffffff_param_9,
.param .f32 _Z14calculate_tempiPfS_S_iiiiffffff_param_10,
.param .f32 _Z14calculate_tempiPfS_S_iiiiffffff_param_11,
.param .f32 _Z14calculate_tempiPfS_S_iiiiffffff_param_12,
.param .f32 _Z14calculate_tempiPfS_S_iiiiffffff_param_13
)
{
.reg .pred %p<35>;
.reg .b16 %rs<9>;
.reg .f32 %f<26>;
.reg .b32 %r<131>;
.reg .f64 %fd<16>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_18814_39_non_const_temp_on_cuda[1024];

	.shared .align 4 .b8 _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_18815_39_non_const_power_on_cuda[1024];

	.shared .align 4 .b8 _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_18816_39_non_const_temp_t[1024];

ld.param.u32 %r9, [_Z14calculate_tempiPfS_S_iiiiffffff_param_0];
ld.param.u64 %rd3, [_Z14calculate_tempiPfS_S_iiiiffffff_param_1];
ld.param.u64 %rd4, [_Z14calculate_tempiPfS_S_iiiiffffff_param_2];
ld.param.u64 %rd5, [_Z14calculate_tempiPfS_S_iiiiffffff_param_3];
ld.param.u32 %r10, [_Z14calculate_tempiPfS_S_iiiiffffff_param_4];
ld.param.u32 %r11, [_Z14calculate_tempiPfS_S_iiiiffffff_param_5];
ld.param.u32 %r12, [_Z14calculate_tempiPfS_S_iiiiffffff_param_6];
ld.param.u32 %r13, [_Z14calculate_tempiPfS_S_iiiiffffff_param_7];
ld.param.f32 %f2, [_Z14calculate_tempiPfS_S_iiiiffffff_param_8];
ld.param.f32 %f3, [_Z14calculate_tempiPfS_S_iiiiffffff_param_9];
ld.param.f32 %f4, [_Z14calculate_tempiPfS_S_iiiiffffff_param_10];
ld.param.f32 %f5, [_Z14calculate_tempiPfS_S_iiiiffffff_param_11];
ld.param.f32 %f6, [_Z14calculate_tempiPfS_S_iiiiffffff_param_12];
mov.u32 %r14, %ctaid.x;
shl.b32 %r15, %r9, 1;
mov.u32 %r16, 16;
sub.s32 %r17, %r16, %r15;
mov.u32 %r18, %ctaid.y;
mul.lo.s32 %r19, %r18, %r17;
sub.s32 %r20, %r19, %r13;
mul.lo.s32 %r21, %r14, %r17;
sub.s32 %r22, %r21, %r12;
mov.u32 %r23, %tid.y;
add.s32 %r1, %r20, %r23;
mov.u32 %r24, %tid.x;
add.s32 %r2, %r22, %r24;
setp.gt.s32	%p1, %r1, -1;
add.s32 %r25, %r11, -1;
setp.le.s32	%p2, %r1, %r25;
and.pred %p3, %p1, %p2;
setp.gt.s32	%p4, %r2, -1;
add.s32 %r26, %r10, -1;
setp.le.s32	%p5, %r2, %r26;
and.pred %p6, %p4, %p5;
and.pred %p7, %p3, %p6;
@!%p7 bra BB0_2;
bra.uni BB0_1;

BB0_1:
mad.lo.s32 %r27, %r1, %r10, %r2;
cvta.to.global.u64 %rd6, %rd4;
mul.wide.s32 %rd7, %r27, 4;
add.s64 %rd8, %rd6, %rd7;
ld.global.f32 %f7, [%rd8];
mul.wide.s32 %rd9, %r23, 64;
mov.u64 %rd10, _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_18814_39_non_const_temp_on_cuda;
add.s64 %rd11, %rd10, %rd9;
mul.wide.s32 %rd12, %r24, 4;
add.s64 %rd13, %rd11, %rd12;
st.shared.f32 [%rd13], %f7;
cvta.to.global.u64 %rd14, %rd3;
add.s64 %rd15, %rd14, %rd7;
ld.global.f32 %f8, [%rd15];
mov.u64 %rd16, _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_18815_39_non_const_power_on_cuda;
add.s64 %rd17, %rd16, %rd9;
add.s64 %rd18, %rd17, %rd12;
st.shared.f32 [%rd18], %f8;

BB0_2:
bar.sync 0;
setp.lt.s32	%p8, %r9, 1;
@%p8 bra BB0_11;

div.rn.f32 %f9, %f6, %f2;
rcp.rn.f32 %f10, %f3;
rcp.rn.f32 %f11, %f4;
rcp.rn.f32 %f1, %f5;
cvt.f64.f32	%fd1, %f9;
add.s32 %r37, %r20, 15;
setp.gt.s32	%p9, %r37, %r25;
mov.u32 %r39, -15;
sub.s32 %r40, %r39, %r20;
add.s32 %r41, %r11, %r40;
add.s32 %r42, %r41, 14;
selp.b32	%r43, %r42, 15, %p9;
setp.lt.s32	%p10, %r23, %r43;
add.s32 %r45, %r23, 1;
selp.b32	%r46, %r45, %r43, %p10;
mul.wide.s32 %rd19, %r46, 64;
mov.u64 %rd20, _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_18814_39_non_const_temp_on_cuda;
add.s64 %rd21, %rd20, %rd19;
mul.wide.s32 %rd22, %r24, 4;
add.s64 %rd1, %rd21, %rd22;
cvt.f64.f32	%fd2, %f11;
add.s32 %r51, %r22, 15;
setp.gt.s32	%p11, %r51, %r26;
sub.s32 %r53, %r39, %r22;
add.s32 %r54, %r10, %r53;
add.s32 %r55, %r54, 14;
selp.b32	%r56, %r55, 15, %p11;
setp.lt.s32	%p12, %r24, %r56;
add.s32 %r57, %r24, 1;
selp.b32	%r58, %r57, %r56, %p12;
mul.wide.s32 %rd23, %r58, 4;
mul.wide.s32 %rd24, %r23, 64;
add.s64 %rd25, %rd20, %rd24;
add.s64 %rd2, %rd25, %rd23;
cvt.f64.f32	%fd3, %f10;
mov.u32 %r59, 1;
sub.s32 %r129, %r59, %r9;
mov.u32 %r130, 0;

BB0_4:
mov.u32 %r61, 14;
sub.s32 %r6, %r61, %r130;
setp.le.s32	%p13, %r24, %r6;
add.s32 %r130, %r130, 1;
setp.ge.s32	%p14, %r24, %r130;
and.pred %p15, %p13, %p14;
mov.u16 %rs8, 0;
@!%p15 bra BB0_7;
bra.uni BB0_5;

BB0_5:
setp.gt.s32	%p16, %r23, %r6;
setp.lt.s32	%p17, %r23, %r130;
or.pred %p18, %p17, %p16;
shr.s32 %r69, %r22, 31;
setp.gt.s32	%p20, %r24, %r56;
neg.s32 %r78, %r22;
and.b32 %r79, %r69, %r78;
setp.lt.s32	%p21, %r24, %r79;
or.pred %p22, %p21, %p20;
or.pred %p23, %p18, %p22;
shr.s32 %r83, %r20, 31;
setp.gt.s32	%p25, %r23, %r43;
neg.s32 %r90, %r20;
and.b32 %r91, %r83, %r90;
setp.lt.s32	%p26, %r23, %r91;
or.pred %p27, %p26, %p25;
or.pred %p28, %p23, %p27;
@%p28 bra BB0_7;

add.s64 %rd30, %rd25, %rd22;
ld.shared.f32 %f12, [%rd30];
cvt.f64.f32	%fd4, %f12;
mov.u64 %rd31, _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_18815_39_non_const_power_on_cuda;
add.s64 %rd32, %rd31, %rd24;
add.s64 %rd33, %rd32, %rd22;
ld.shared.f32 %f13, [%rd33];
cvt.f64.f32	%fd5, %f13;
setp.gt.s32	%p29, %r23, %r91;
add.s32 %r103, %r23, -1;
selp.b32	%r104, %r103, %r91, %p29;
mul.wide.s32 %rd34, %r104, 64;
add.s64 %rd35, %rd20, %rd34;
add.s64 %rd36, %rd35, %rd22;
ld.shared.f32 %f14, [%rd36];
ld.shared.f32 %f15, [%rd1];
add.f32 %f16, %f15, %f14;
cvt.f64.f32	%fd6, %f16;
add.f64 %fd7, %fd4, %fd4;
sub.f64 %fd8, %fd6, %fd7;
fma.rn.f64 %fd9, %fd2, %fd8, %fd5;
setp.gt.s32	%p30, %r24, %r79;
add.s32 %r111, %r24, -1;
selp.b32	%r112, %r111, %r79, %p30;
mul.wide.s32 %rd37, %r112, 4;
add.s64 %rd38, %rd25, %rd37;
ld.shared.f32 %f17, [%rd38];
ld.shared.f32 %f18, [%rd2];
add.f32 %f19, %f18, %f17;
cvt.f64.f32	%fd10, %f19;
sub.f64 %fd11, %fd10, %fd7;
fma.rn.f64 %fd12, %fd3, %fd11, %fd9;
mov.f32 %f20, 0f42A00000;
sub.f32 %f21, %f20, %f12;
mul.f32 %f22, %f1, %f21;
cvt.f64.f32	%fd13, %f22;
add.f64 %fd14, %fd13, %fd12;
fma.rn.f64 %fd15, %fd1, %fd14, %fd4;
cvt.rn.f32.f64	%f23, %fd15;
mov.u64 %rd39, _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_18816_39_non_const_temp_t;
add.s64 %rd40, %rd39, %rd24;
add.s64 %rd41, %rd40, %rd22;
st.shared.f32 [%rd41], %f23;
mov.u16 %rs8, 1;

BB0_7:
bar.sync 0;
setp.eq.s32	%p31, %r129, 0;
@%p31 bra BB0_11;

setp.eq.s16	%p32, %rs8, 0;
@%p32 bra BB0_10;

mov.u64 %rd43, _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_18816_39_non_const_temp_t;
add.s64 %rd44, %rd43, %rd24;
add.s64 %rd46, %rd44, %rd22;
ld.shared.f32 %f24, [%rd46];
add.s64 %rd49, %rd25, %rd22;
st.shared.f32 [%rd49], %f24;

BB0_10:
bar.sync 0;
add.s32 %r129, %r129, 1;
setp.lt.s32	%p33, %r130, %r9;
@%p33 bra BB0_4;

BB0_11:
and.b16 %rs7, %rs8, 255;
setp.eq.s16	%p34, %rs7, 0;
@%p34 bra BB0_13;

mul.wide.s32 %rd50, %r23, 64;
mov.u64 %rd51, _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_18816_39_non_const_temp_t;
add.s64 %rd52, %rd51, %rd50;
mul.wide.s32 %rd53, %r24, 4;
add.s64 %rd54, %rd52, %rd53;
ld.shared.f32 %f25, [%rd54];
mad.lo.s32 %r128, %r1, %r10, %r2;
cvta.to.global.u64 %rd55, %rd5;
mul.wide.s32 %rd56, %r128, 4;
add.s64 %rd57, %rd55, %rd56;
st.global.f32 [%rd57], %f25;

BB0_13:
ret;
}


