read -sv run_verilog_mid/adder_32b_8_86_33f757d3366147e161830dfd387753a0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_86_33f757d3366147e161830dfd387753a0_yosys.v
