digraph "CFG for '_Z13kAddTransFastPfS_S_jjjff' function" {
	label="CFG for '_Z13kAddTransFastPfS_S_jjjff' function";

	Node0x60f2330 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 6\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 2, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %17 = add i32 %15, %16\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %19 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 4, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %25 = add i32 %23, %24\l  %26 = mul i32 %17, %3\l  %27 = add i32 %25, %26\l  %28 = add i32 %23, %16\l  %29 = mul i32 %28, %5\l  %30 = add i32 %15, %24\l  %31 = add i32 %30, %29\l  %32 = zext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %1, i64 %32\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %35 = getelementptr inbounds [16 x [17 x float]], [16 x [17 x float]]\l... addrspace(3)* @_ZZ13kAddTransFastPfS_S_jjjffE4smem, i32 0, i32 %24, i32 %16\l  store float %34, float addrspace(3)* %35, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %36 = zext i32 %27 to i64\l  %37 = getelementptr inbounds float, float addrspace(1)* %0, i64 %36\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %39 = fmul contract float %38, %6\l  %40 = getelementptr inbounds [16 x [17 x float]], [16 x [17 x float]]\l... addrspace(3)* @_ZZ13kAddTransFastPfS_S_jjjffE4smem, i32 0, i32 %16, i32 %24\l  %41 = load float, float addrspace(3)* %40, align 4, !tbaa !7\l  %42 = fmul contract float %41, %7\l  %43 = fadd contract float %39, %42\l  %44 = getelementptr inbounds float, float addrspace(1)* %2, i64 %36\l  store float %43, float addrspace(1)* %44, align 4, !tbaa !7\l  ret void\l}"];
}
