// Seed: 3920482440
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout tri1 id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = -1;
  assign id_5 = (id_3) - 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd86,
    parameter id_4 = 32'd53
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input logic [7:0] id_5;
  inout wire _id_4;
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  integer id_6 = 1 - -1'b0, id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  logic [id_4 : -1] id_13;
  wire id_14;
  wire id_15;
  assign id_13 = 1;
  assign id_2  = id_4;
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_3,
      id_3,
      id_9,
      id_3
  );
  wire id_18;
  wire id_19, id_20, id_21;
endmodule
