Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Jan 18 19:09:18 2025
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     34          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-16  Warning           Large setup violation           4           
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               55          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (9)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/HZ2/CLK_TEMP_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/H_JP1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm/intermitente_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/jugador_n_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/sumturno1_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/sumturno2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.614      -28.388                      4                  351        0.067        0.000                      0                  351        4.020        0.000                       0                   276  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.614      -28.388                      4                  347        0.067        0.000                      0                  347        4.020        0.000                       0                   276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.793        0.000                      0                    4        0.466        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -7.614ns,  Total Violation      -28.388ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.614ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.569ns  (logic 7.801ns (44.403%)  route 9.768ns (55.597%))
  Logic Levels:           24  (CARRY4=8 LUT3=2 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.639     5.242    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDPE (Prop_fdpe_C_Q)         0.456     5.698 r  dados_aleatorios/dados_i_reg[0][0]_replica/Q
                         net (fo=40, routed)          0.910     6.608    dados_aleatorios/dados[0][0]_repN
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.732 r  dados_aleatorios/resultado[4]_i_104__0/O
                         net (fo=1, routed)           0.000     6.732    dados_aleatorios/resultado[4]_i_104__0_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.189 r  dados_aleatorios/resultado_reg[4]_i_66/CO[1]
                         net (fo=27, routed)          0.584     7.773    dados_aleatorios/resultado_reg[4]_i_66_n_2
    SLICE_X41Y95         LUT3 (Prop_lut3_I2_O)        0.329     8.102 r  dados_aleatorios/resultado[4]_i_118/O
                         net (fo=1, routed)           0.302     8.404    dados_aleatorios/resultado[4]_i_118_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.528 r  dados_aleatorios/resultado[4]_i_108/O
                         net (fo=1, routed)           0.000     8.528    dados_aleatorios/resultado[4]_i_108_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.985 r  dados_aleatorios/resultado_reg[4]_i_67/CO[1]
                         net (fo=20, routed)          0.479     9.464    dados_aleatorios/resultado_reg[4]_i_67_n_2
    SLICE_X38Y95         LUT5 (Prop_lut5_I4_O)        0.329     9.793 r  dados_aleatorios/resultado[4]_i_38/O
                         net (fo=7, routed)           0.617    10.410    dados_aleatorios/puntuaciones1/instance_caso_ep/p_1_in__0[0]
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124    10.534 r  dados_aleatorios/resultado[4]_i_71/O
                         net (fo=1, routed)           0.000    10.534    dados_aleatorios/resultado[4]_i_71_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.991 r  dados_aleatorios/resultado_reg[4]_i_35/CO[1]
                         net (fo=32, routed)          0.447    11.438    dados_aleatorios/puntuaciones1/instance_caso_ep/p_0_in
    SLICE_X38Y95         LUT3 (Prop_lut3_I2_O)        0.329    11.767 f  dados_aleatorios/resultado[4]_i_119/O
                         net (fo=2, routed)           0.560    12.326    dados_aleatorios/resultado[4]_i_119_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    12.450 r  dados_aleatorios/resultado[4]_i_110/O
                         net (fo=1, routed)           0.480    12.930    dados_aleatorios/resultado[4]_i_110_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.395 r  dados_aleatorios/resultado_reg[4]_i_81/CO[1]
                         net (fo=10, routed)          0.639    14.034    dados_aleatorios/resultado_reg[4]_i_81_n_2
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.329    14.363 r  dados_aleatorios/resultado[4]_i_54/O
                         net (fo=7, routed)           0.632    14.995    dados_aleatorios/resultado[4]_i_54_n_0
    SLICE_X41Y93         LUT4 (Prop_lut4_I1_O)        0.124    15.119 r  dados_aleatorios/resultado[4]_i_92/O
                         net (fo=1, routed)           0.000    15.119    dados_aleatorios/resultado[4]_i_92_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.576 r  dados_aleatorios/resultado_reg[4]_i_51/CO[1]
                         net (fo=21, routed)          0.389    15.965    dados_aleatorios/resultado_reg[4]_i_51_n_2
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.329    16.294 r  dados_aleatorios/resultado[4]_i_65/O
                         net (fo=5, routed)           1.000    17.294    dados_aleatorios/resultado[4]_i_65_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I4_O)        0.124    17.418 r  dados_aleatorios/resultado[4]_i_87/O
                         net (fo=1, routed)           0.000    17.418    dados_aleatorios/resultado[4]_i_87_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    17.876 r  dados_aleatorios/resultado_reg[4]_i_48/CO[1]
                         net (fo=19, routed)          0.586    18.461    dados_aleatorios/resultado_reg[4]_i_48_n_2
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.332    18.793 r  dados_aleatorios/resultado[4]_i_117/O
                         net (fo=1, routed)           0.287    19.081    dados_aleatorios/resultado[4]_i_117_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.124    19.205 r  dados_aleatorios/resultado[4]_i_96/O
                         net (fo=1, routed)           0.000    19.205    dados_aleatorios/resultado[4]_i_96_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    19.662 r  dados_aleatorios/resultado_reg[4]_i_56/CO[1]
                         net (fo=6, routed)           0.526    20.188    dados_aleatorios/resultado_reg[4]_i_56_n_2
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.329    20.517 r  dados_aleatorios/resultado[4]_i_23/O
                         net (fo=1, routed)           0.190    20.706    dados_aleatorios/resultado[4]_i_23_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.243 f  dados_aleatorios/resultado_reg[4]_i_8/O[2]
                         net (fo=1, routed)           0.570    21.813    dados_aleatorios/resultado_reg[4]_i_8_n_5
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.302    22.115 r  dados_aleatorios/resultado[4]_i_4_comp/O
                         net (fo=1, routed)           0.571    22.686    dados_aleatorios/resultado[4]_i_4_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.810 r  dados_aleatorios/resultado[4]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    22.810    puntuaciones1/instance_caso_ep/resultado_reg[4]_0
    SLICE_X35Y94         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.519    14.942    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X35Y94         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X35Y94         FDCE (Setup_fdce_C_D)        0.031    15.196    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -22.810    
  -------------------------------------------------------------------
                         slack                                 -7.614    

Slack (VIOLATED) :        -7.061ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.010ns  (logic 7.457ns (43.839%)  route 9.553ns (56.161%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.639     5.242    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDPE (Prop_fdpe_C_Q)         0.456     5.698 r  dados_aleatorios/dados_i_reg[0][0]_replica/Q
                         net (fo=40, routed)          0.911     6.608    dados_aleatorios/dados[0][0]_repN
    SLICE_X42Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.732 r  dados_aleatorios/resultado[4]_i_104__1/O
                         net (fo=1, routed)           0.000     6.732    dados_aleatorios/resultado[4]_i_104__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.190 r  dados_aleatorios/resultado_reg[4]_i_66__0/CO[1]
                         net (fo=26, routed)          0.559     7.749    dados_aleatorios/resultado_reg[4]_i_66__0_n_2
    SLICE_X43Y95         LUT6 (Prop_lut6_I4_O)        0.332     8.081 r  dados_aleatorios/resultado[4]_i_106__0_comp/O
                         net (fo=1, routed)           0.330     8.411    dados_aleatorios/resultado[4]_i_106__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.876 r  dados_aleatorios/resultado_reg[4]_i_67__0/CO[1]
                         net (fo=20, routed)          0.519     9.396    dados_aleatorios/resultado_reg[4]_i_67__0_n_2
    SLICE_X43Y94         LUT5 (Prop_lut5_I0_O)        0.329     9.725 r  dados_aleatorios/resultado[4]_i_123__0/O
                         net (fo=1, routed)           0.620    10.345    dados_aleatorios/resultado[4]_i_123__0_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.469 r  dados_aleatorios/resultado[4]_i_116__0/O
                         net (fo=1, routed)           0.000    10.469    dados_aleatorios/resultado[4]_i_116__0_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.926 r  dados_aleatorios/resultado_reg[4]_i_88__0/CO[1]
                         net (fo=7, routed)           0.542    11.468    dados_aleatorios/resultado_reg[4]_i_88__0_n_2
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.329    11.797 r  dados_aleatorios/resultado[4]_i_83__0/O
                         net (fo=3, routed)           0.599    12.396    dados_aleatorios/resultado[4]_i_83__0_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.520 r  dados_aleatorios/resultado[4]_i_110__0/O
                         net (fo=1, routed)           0.483    13.004    dados_aleatorios/resultado[4]_i_110__0_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.469 r  dados_aleatorios/resultado_reg[4]_i_81__0/CO[1]
                         net (fo=10, routed)          0.518    13.987    dados_aleatorios/resultado_reg[4]_i_81__0_n_2
    SLICE_X47Y91         LUT5 (Prop_lut5_I4_O)        0.329    14.316 r  dados_aleatorios/resultado[4]_i_43__0/O
                         net (fo=8, routed)           0.593    14.909    dados_aleatorios/resultado[4]_i_43__0_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I2_O)        0.124    15.033 r  dados_aleatorios/resultado[4]_i_79__0/O
                         net (fo=1, routed)           0.000    15.033    dados_aleatorios/resultado[4]_i_79__0_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.491 r  dados_aleatorios/resultado_reg[4]_i_39__0/CO[1]
                         net (fo=21, routed)          0.395    15.885    dados_aleatorios/resultado_reg[4]_i_39__0_n_2
    SLICE_X49Y93         LUT3 (Prop_lut3_I2_O)        0.332    16.217 f  dados_aleatorios/resultado[4]_i_55__0/O
                         net (fo=4, routed)           0.618    16.835    dados_aleatorios/resultado[4]_i_55__0_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.959 r  dados_aleatorios/resultado[4]_i_85__0/O
                         net (fo=1, routed)           0.190    17.150    dados_aleatorios/resultado[4]_i_85__0_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.615 r  dados_aleatorios/resultado_reg[4]_i_48__0/CO[1]
                         net (fo=19, routed)          0.468    18.082    dados_aleatorios/resultado_reg[4]_i_48__0_n_2
    SLICE_X46Y91         LUT6 (Prop_lut6_I4_O)        0.329    18.411 r  dados_aleatorios/resultado[4]_i_94__0_comp_1/O
                         net (fo=1, routed)           0.477    18.888    dados_aleatorios/resultado[4]_i_94__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.353 r  dados_aleatorios/resultado_reg[4]_i_56__0/CO[1]
                         net (fo=6, routed)           0.611    19.964    dados_aleatorios/resultado_reg[4]_i_56__0_n_2
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.329    20.293 r  dados_aleatorios/resultado[4]_i_23__0/O
                         net (fo=1, routed)           0.334    20.627    dados_aleatorios/resultado[4]_i_23__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.164 f  dados_aleatorios/resultado_reg[4]_i_8__0/O[2]
                         net (fo=1, routed)           0.786    21.950    dados_aleatorios/resultado_reg[4]_i_8__0_n_5
    SLICE_X48Y95         LUT6 (Prop_lut6_I3_O)        0.302    22.252 r  dados_aleatorios/resultado[4]_i_1__1_comp/O
                         net (fo=1, routed)           0.000    22.252    puntuaciones1/instance_caso_eg/resultado_reg[4]_1
    SLICE_X48Y95         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.513    14.936    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.031    15.190    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -22.252    
  -------------------------------------------------------------------
                         slack                                 -7.061    

Slack (VIOLATED) :        -6.938ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.886ns  (logic 7.284ns (43.135%)  route 9.602ns (56.864%))
  Logic Levels:           21  (CARRY4=8 LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.639     5.242    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDPE (Prop_fdpe_C_Q)         0.456     5.698 r  dados_aleatorios/dados_i_reg[0][0]_replica/Q
                         net (fo=40, routed)          1.057     6.755    dados_aleatorios/dados[0][0]_repN
    SLICE_X43Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.879 r  dados_aleatorios/resultado[4]_i_104/O
                         net (fo=1, routed)           0.000     6.879    dados_aleatorios/resultado[4]_i_104_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.336 r  dados_aleatorios/resultado_reg[4]_i_66__2/CO[1]
                         net (fo=26, routed)          0.718     8.054    dados_aleatorios/resultado_reg[4]_i_66__2_n_2
    SLICE_X44Y96         LUT6 (Prop_lut6_I0_O)        0.329     8.383 r  dados_aleatorios/resultado[4]_i_106__2/O
                         net (fo=1, routed)           0.337     8.720    dados_aleatorios/resultado[4]_i_106__2_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.185 r  dados_aleatorios/resultado_reg[4]_i_67__2/CO[1]
                         net (fo=19, routed)          0.395     9.580    dados_aleatorios/resultado_reg[4]_i_67__2_n_2
    SLICE_X45Y97         LUT5 (Prop_lut5_I4_O)        0.329     9.909 r  dados_aleatorios/resultado[4]_i_38__2/O
                         net (fo=12, routed)          0.633    10.543    dados_aleatorios/puntuaciones2/instance_caso_eg/p_1_in__0[0]
    SLICE_X46Y97         LUT4 (Prop_lut4_I0_O)        0.124    10.667 r  dados_aleatorios/resultado[4]_i_71__2/O
                         net (fo=1, routed)           0.000    10.667    dados_aleatorios/resultado[4]_i_71__2_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.125 r  dados_aleatorios/resultado_reg[4]_i_35__2/CO[1]
                         net (fo=33, routed)          0.458    11.583    dados_aleatorios/puntuaciones2/instance_caso_eg/p_0_in
    SLICE_X48Y97         LUT3 (Prop_lut3_I2_O)        0.332    11.915 r  dados_aleatorios/resultado[4]_i_42__2/O
                         net (fo=3, routed)           0.547    12.461    dados_aleatorios/puntuaciones2/instance_caso_eg/dados_aux[3]__0[1]
    SLICE_X47Y98         LUT6 (Prop_lut6_I4_O)        0.124    12.585 r  dados_aleatorios/resultado[4]_i_75__2/O
                         net (fo=1, routed)           0.000    12.585    dados_aleatorios/resultado[4]_i_75__2_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    13.042 r  dados_aleatorios/resultado_reg[4]_i_36__2/CO[1]
                         net (fo=11, routed)          0.518    13.561    dados_aleatorios/puntuaciones2/instance_caso_eg/dados_aux[4]1
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.329    13.890 r  dados_aleatorios/resultado[4]_i_62__2/O
                         net (fo=9, routed)           0.833    14.723    dados_aleatorios/resultado[4]_i_62__2_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.124    14.847 r  dados_aleatorios/resultado[4]_i_79__2/O
                         net (fo=1, routed)           0.000    14.847    dados_aleatorios/resultado[4]_i_79__2_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.305 r  dados_aleatorios/resultado_reg[4]_i_39__2/CO[1]
                         net (fo=21, routed)          0.423    15.728    dados_aleatorios/resultado_reg[4]_i_39__2_n_2
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.332    16.060 f  dados_aleatorios/resultado[4]_i_55__2/O
                         net (fo=4, routed)           0.706    16.766    dados_aleatorios/resultado[4]_i_55__2_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I3_O)        0.124    16.890 r  dados_aleatorios/resultado[4]_i_85__2/O
                         net (fo=1, routed)           0.354    17.245    dados_aleatorios/resultado[4]_i_85__2_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.710 r  dados_aleatorios/resultado_reg[4]_i_48__2/CO[1]
                         net (fo=19, routed)          0.481    18.191    dados_aleatorios/resultado_reg[4]_i_48__2_n_2
    SLICE_X49Y98         LUT6 (Prop_lut6_I4_O)        0.329    18.520 r  dados_aleatorios/resultado[4]_i_94__2_comp_1/O
                         net (fo=1, routed)           0.477    18.997    dados_aleatorios/resultado[4]_i_94__2_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.462 r  dados_aleatorios/resultado_reg[4]_i_56__2/CO[1]
                         net (fo=6, routed)           0.374    19.836    dados_aleatorios/resultado_reg[4]_i_56__2_n_2
    SLICE_X47Y99         LUT6 (Prop_lut6_I0_O)        0.329    20.165 r  dados_aleatorios/resultado[4]_i_20__2/O
                         net (fo=1, routed)           0.000    20.165    dados_aleatorios/resultado[4]_i_20__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.715 r  dados_aleatorios/resultado_reg[4]_i_7__2/CO[3]
                         net (fo=1, routed)           1.289    22.004    dados_aleatorios/resultado_reg[4]_i_7__2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I5_O)        0.124    22.128 r  dados_aleatorios/resultado[4]_i_1__4_comp_1/O
                         net (fo=1, routed)           0.000    22.128    puntuaciones2/instance_caso_eg/resultado_reg[4]_1
    SLICE_X51Y99         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.512    14.935    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.032    15.190    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -22.128    
  -------------------------------------------------------------------
                         slack                                 -6.938    

Slack (VIOLATED) :        -6.775ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.748ns  (logic 7.344ns (43.850%)  route 9.404ns (56.149%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.639     5.242    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X40Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.698 r  dados_aleatorios/dados_i_reg[1][2]/Q
                         net (fo=69, routed)          0.916     6.614    dados_aleatorios/dados[1][2]
    SLICE_X42Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.738 r  dados_aleatorios/resultado[4]_i_103__2/O
                         net (fo=1, routed)           0.000     6.738    dados_aleatorios/resultado[4]_i_103__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     7.230 r  dados_aleatorios/resultado_reg[4]_i_66__1/CO[1]
                         net (fo=26, routed)          0.772     8.002    dados_aleatorios/resultado_reg[4]_i_66__1_n_2
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.332     8.334 r  dados_aleatorios/resultado[4]_i_106__1/O
                         net (fo=1, routed)           0.324     8.658    dados_aleatorios/resultado[4]_i_106__1_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.123 r  dados_aleatorios/resultado_reg[4]_i_67__1/CO[1]
                         net (fo=19, routed)          0.625     9.748    dados_aleatorios/resultado_reg[4]_i_67__1_n_2
    SLICE_X38Y98         LUT5 (Prop_lut5_I4_O)        0.329    10.077 f  dados_aleatorios/resultado[4]_i_120__1/O
                         net (fo=1, routed)           0.406    10.483    dados_aleatorios/puntuaciones2/instance_caso_ep/p_2_in[0]
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.607 r  dados_aleatorios/resultado[4]_i_114__1/O
                         net (fo=1, routed)           0.189    10.796    dados_aleatorios/resultado[4]_i_114__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    11.284 r  dados_aleatorios/resultado_reg[4]_i_88__1/CO[1]
                         net (fo=6, routed)           0.324    11.607    dados_aleatorios/resultado_reg[4]_i_88__1_n_2
    SLICE_X40Y96         LUT6 (Prop_lut6_I5_O)        0.332    11.939 r  dados_aleatorios/resultado[4]_i_83__1/O
                         net (fo=5, routed)           0.610    12.549    dados_aleatorios/resultado[4]_i_83__1_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.673 r  dados_aleatorios/resultado[4]_i_110__1/O
                         net (fo=1, routed)           0.189    12.862    dados_aleatorios/resultado[4]_i_110__1_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.327 r  dados_aleatorios/resultado_reg[4]_i_81__1/CO[1]
                         net (fo=10, routed)          0.393    13.721    dados_aleatorios/resultado_reg[4]_i_81__1_n_2
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.329    14.050 r  dados_aleatorios/resultado[4]_i_41__1/O
                         net (fo=9, routed)           0.375    14.424    dados_aleatorios/resultado[4]_i_41__1_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.548 r  dados_aleatorios/resultado[4]_i_76__1/O
                         net (fo=1, routed)           0.483    15.031    dados_aleatorios/resultado[4]_i_76__1_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    15.476 r  dados_aleatorios/resultado_reg[4]_i_39__1/CO[1]
                         net (fo=21, routed)          0.383    15.859    dados_aleatorios/resultado_reg[4]_i_39__1_n_2
    SLICE_X41Y98         LUT3 (Prop_lut3_I2_O)        0.329    16.188 f  dados_aleatorios/resultado[4]_i_52__1/O
                         net (fo=6, routed)           0.679    16.867    dados_aleatorios/resultado[4]_i_52__1_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.124    16.991 r  dados_aleatorios/resultado[4]_i_85__1/O
                         net (fo=1, routed)           0.189    17.180    dados_aleatorios/resultado[4]_i_85__1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.645 r  dados_aleatorios/resultado_reg[4]_i_48__1/CO[1]
                         net (fo=19, routed)          0.544    18.189    dados_aleatorios/resultado_reg[4]_i_48__1_n_2
    SLICE_X42Y100        LUT6 (Prop_lut6_I4_O)        0.329    18.518 r  dados_aleatorios/resultado[4]_i_94__1_comp_1/O
                         net (fo=1, routed)           0.338    18.857    dados_aleatorios/resultado[4]_i_94__1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.322 r  dados_aleatorios/resultado_reg[4]_i_56__1/CO[1]
                         net (fo=6, routed)           0.543    19.865    dados_aleatorios/resultado_reg[4]_i_56__1_n_2
    SLICE_X39Y99         LUT3 (Prop_lut3_I2_O)        0.329    20.194 r  dados_aleatorios/resultado[4]_i_24__1/O
                         net (fo=1, routed)           0.189    20.383    dados_aleatorios/resultado[4]_i_24__1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.933 r  dados_aleatorios/resultado_reg[4]_i_8__1/CO[3]
                         net (fo=1, routed)           0.933    21.866    dados_aleatorios/resultado_reg[4]_i_8__1_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I1_O)        0.124    21.990 r  dados_aleatorios/resultado[4]_i_1__3_comp_1/O
                         net (fo=1, routed)           0.000    21.990    puntuaciones2/instance_caso_ep/resultado_reg[4]_0
    SLICE_X41Y98         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.519    14.942    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X41Y98         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X41Y98         FDCE (Setup_fdce_C_D)        0.032    15.214    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -21.990    
  -------------------------------------------------------------------
                         slack                                 -6.775    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[2][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 1.937ns (21.098%)  route 7.244ns (78.902%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.639     5.242    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X40Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.698 f  dados_aleatorios/dados_i_reg[2][2]/Q
                         net (fo=65, routed)          2.389     8.086    dados_aleatorios/dados[2][2]
    SLICE_X43Y108        LUT3 (Prop_lut3_I1_O)        0.124     8.210 r  dados_aleatorios/resultado_i[0]_i_3/O
                         net (fo=15, routed)          0.896     9.106    dados_aleatorios/resultado_i[0]_i_3_n_0
    SLICE_X46Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.230 r  dados_aleatorios/resultado[4]_i_22__3/O
                         net (fo=1, routed)           0.670     9.900    dados_aleatorios/resultado[4]_i_22__3_n_0
    SLICE_X46Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.024 r  dados_aleatorios/resultado[4]_i_11__3/O
                         net (fo=5, routed)           0.896    10.921    dados_aleatorios/resultado[4]_i_11__3_n_0
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.045 r  dados_aleatorios/resultado[4]_i_5__5/O
                         net (fo=2, routed)           0.621    11.666    dados_aleatorios/resultado[4]_i_5__5_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.186 r  dados_aleatorios/resultado_reg[4]_i_3__0/CO[2]
                         net (fo=1, routed)           0.606    12.793    dados_aleatorios/resultado_reg[4]_i_3__0_n_1
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.313    13.106 r  dados_aleatorios/resultado[4]_i_2__0/O
                         net (fo=1, routed)           0.819    13.925    fsm/resultado_reg[4]_0
    SLICE_X48Y104        LUT4 (Prop_lut4_I0_O)        0.152    14.077 r  fsm/resultado[4]_i_1__2/O
                         net (fo=1, routed)           0.346    14.423    puntuaciones2/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X48Y104        FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.497    14.919    puntuaciones2/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)       -0.275    14.789    puntuaciones2/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -14.423    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 2.018ns (22.867%)  route 6.807ns (77.133%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.641     5.244    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X35Y97         FDPE                                         r  dados_aleatorios/dados_i_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.456     5.700 r  dados_aleatorios/dados_i_reg[3][0]/Q
                         net (fo=83, routed)          2.819     8.519    dados_aleatorios/dados[3][0]
    SLICE_X43Y108        LUT3 (Prop_lut3_I2_O)        0.154     8.673 r  dados_aleatorios/resultado_i[9]_i_7/O
                         net (fo=9, routed)           1.016     9.688    dados_aleatorios/resultado_i[9]_i_7_n_0
    SLICE_X47Y107        LUT6 (Prop_lut6_I0_O)        0.327    10.015 r  dados_aleatorios/resultado[4]_i_17__3/O
                         net (fo=5, routed)           0.956    10.972    dados_aleatorios/puntuaciones1/instance_caso_fullh/p_1_in[1]
    SLICE_X48Y106        LUT5 (Prop_lut5_I1_O)        0.124    11.096 r  dados_aleatorios/resultado[4]_i_8__1/O
                         net (fo=2, routed)           0.783    11.879    dados_aleatorios/resultado[4]_i_8__1_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.399 r  dados_aleatorios/resultado_reg[4]_i_4/CO[2]
                         net (fo=1, routed)           0.431    12.829    dados_aleatorios/resultado_reg[4]_i_4_n_1
    SLICE_X46Y104        LUT6 (Prop_lut6_I3_O)        0.313    13.142 r  dados_aleatorios/resultado[4]_i_2/O
                         net (fo=1, routed)           0.802    13.944    fsm/resultado_reg[4]
    SLICE_X46Y103        LUT4 (Prop_lut4_I0_O)        0.124    14.068 r  fsm/resultado[4]_i_1/O
                         net (fo=1, routed)           0.000    14.068    puntuaciones1/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X46Y103        FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.497    14.919    puntuaciones1/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X46Y103        FDRE (Setup_fdre_C_D)        0.077    15.141    puntuaciones1/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -14.068    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 1.917ns (23.389%)  route 6.279ns (76.611%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X45Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=70, routed)          3.129     8.823    dados_aleatorios/dados[1][0]
    SLICE_X41Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.947 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           0.743     9.690    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X43Y108        LUT4 (Prop_lut4_I3_O)        0.124     9.814 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.640    10.454    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X43Y108        LUT4 (Prop_lut4_I3_O)        0.124    10.578 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           0.816    11.394    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X43Y109        LUT4 (Prop_lut4_I3_O)        0.154    11.548 r  dados_aleatorios/resultado_i[4]_i_3__0/O
                         net (fo=2, routed)           0.951    12.499    dados_aleatorios/resultado_i[4]_i_3__0_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    13.100 r  dados_aleatorios/resultado_i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.100    dados_aleatorios/resultado_i_reg[4]_i_1__0_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.434 r  dados_aleatorios/resultado_i_reg[9]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.434    puntuaciones1/instance6/resultado_i_reg[9]_0[5]
    SLICE_X40Y112        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.498    14.920    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X40Y112        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.062    15.127    puntuaciones1/instance6/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -13.434    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 1.806ns (22.337%)  route 6.279ns (77.663%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X45Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=70, routed)          3.129     8.823    dados_aleatorios/dados[1][0]
    SLICE_X41Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.947 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           0.743     9.690    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X43Y108        LUT4 (Prop_lut4_I3_O)        0.124     9.814 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.640    10.454    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X43Y108        LUT4 (Prop_lut4_I3_O)        0.124    10.578 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           0.816    11.394    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X43Y109        LUT4 (Prop_lut4_I3_O)        0.154    11.548 r  dados_aleatorios/resultado_i[4]_i_3__0/O
                         net (fo=2, routed)           0.951    12.499    dados_aleatorios/resultado_i[4]_i_3__0_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    13.100 r  dados_aleatorios/resultado_i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.100    dados_aleatorios/resultado_i_reg[4]_i_1__0_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.323 r  dados_aleatorios/resultado_i_reg[9]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.323    puntuaciones1/instance6/resultado_i_reg[9]_0[4]
    SLICE_X40Y112        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.498    14.920    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X40Y112        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[5]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.062    15.127    puntuaciones1/instance6/resultado_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 1.917ns (23.941%)  route 6.090ns (76.059%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X45Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=70, routed)          3.129     8.823    dados_aleatorios/dados[1][0]
    SLICE_X41Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.947 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           0.743     9.690    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X43Y108        LUT4 (Prop_lut4_I3_O)        0.124     9.814 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.640    10.454    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X43Y108        LUT4 (Prop_lut4_I3_O)        0.124    10.578 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           0.816    11.394    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X43Y109        LUT4 (Prop_lut4_I3_O)        0.154    11.548 r  dados_aleatorios/resultado_i[4]_i_3__0/O
                         net (fo=2, routed)           0.762    12.310    dados_aleatorios/resultado_i[4]_i_3__0_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    12.911 r  dados_aleatorios/resultado_i_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.911    dados_aleatorios/resultado_i_reg[4]_i_1__2_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.245 r  dados_aleatorios/resultado_i_reg[9]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    13.245    puntuaciones2/instance6/resultado_i_reg[9]_0[5]
    SLICE_X41Y112        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.498    14.920    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X41Y112        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X41Y112        FDRE (Setup_fdre_C_D)        0.062    15.127    puntuaciones2/instance6/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -13.245    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 1.624ns (20.548%)  route 6.279ns (79.452%))
  Logic Levels:           5  (CARRY4=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X45Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=70, routed)          3.129     8.823    dados_aleatorios/dados[1][0]
    SLICE_X41Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.947 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           0.743     9.690    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X43Y108        LUT4 (Prop_lut4_I3_O)        0.124     9.814 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.640    10.454    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X43Y108        LUT4 (Prop_lut4_I3_O)        0.124    10.578 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           0.816    11.394    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X43Y109        LUT4 (Prop_lut4_I3_O)        0.154    11.548 r  dados_aleatorios/resultado_i[4]_i_3__0/O
                         net (fo=2, routed)           0.951    12.499    dados_aleatorios/resultado_i[4]_i_3__0_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.642    13.141 r  dados_aleatorios/resultado_i_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.141    puntuaciones1/instance6/resultado_i_reg[9]_0[3]
    SLICE_X40Y111        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.499    14.921    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[4]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X40Y111        FDRE (Setup_fdre_C_D)        0.062    15.128    puntuaciones1/instance6/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -13.141    
  -------------------------------------------------------------------
                         slack                                  1.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 down/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.566     1.485    down/U1/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  down/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  down/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.056     1.682    down/U2/sreg_reg[0]
    SLICE_X34Y86         SRL16E                                       r  down/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.836     2.001    down/U2/clk_IBUF_BUFG
    SLICE_X34Y86         SRL16E                                       r  down/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.502     1.498    
    SLICE_X34Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.615    down/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 enter/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.566     1.485    enter/U1/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  enter/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  enter/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.116     1.742    enter/U2/sreg_reg[0]
    SLICE_X34Y86         SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.836     2.001    enter/U2/clk_IBUF_BUFG
    SLICE_X34Y86         SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.502     1.498    
    SLICE_X34Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.613    enter/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.568     1.487    dados_aleatorios/lfsr_generators[0].LFSR_inst/clk_IBUF_BUFG
    SLICE_X43Y95         FDPE                                         r  dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.628 r  dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[0]/Q
                         net (fo=4, routed)           0.099     1.728    dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg_n_0_[0]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.773 r  dados_aleatorios/lfsr_generators[0].LFSR_inst/dados_i[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    dados_aleatorios/lfsr_generators[0].LFSR_inst_n_1
    SLICE_X42Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.838     2.003    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X42Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
                         clock pessimism             -0.502     1.500    
    SLICE_X42Y95         FDPE (Hold_fdpe_C_D)         0.120     1.620    dados_aleatorios/dados_i_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.571     1.490    dados_aleatorios/lfsr_generators[2].LFSR_inst/clk_IBUF_BUFG
    SLICE_X37Y98         FDPE                                         r  dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.631 r  dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[2]/Q
                         net (fo=4, routed)           0.071     1.702    dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg_n_0_[2]
    SLICE_X36Y98         LUT2 (Prop_lut2_I0_O)        0.045     1.747 r  dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.747    dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg[4]_i_1_n_0
    SLICE_X36Y98         FDPE                                         r  dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.842     2.007    dados_aleatorios/lfsr_generators[2].LFSR_inst/clk_IBUF_BUFG
    SLICE_X36Y98         FDPE                                         r  dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[4]/C
                         clock pessimism             -0.503     1.503    
    SLICE_X36Y98         FDPE (Hold_fdpe_C_D)         0.091     1.594    dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_etapa_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_etapa_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.570     1.489    fsm/clk_IBUF_BUFG
    SLICE_X31Y92         FDCE                                         r  fsm/FSM_onehot_etapa_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  fsm/FSM_onehot_etapa_reg[11]/Q
                         net (fo=2, routed)           0.102     1.733    fsm/FSM_onehot_etapa_reg_n_0_[11]
    SLICE_X30Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.778 r  fsm/FSM_onehot_etapa[12]_i_1/O
                         net (fo=1, routed)           0.000     1.778    fsm/FSM_onehot_etapa[12]_i_1_n_0
    SLICE_X30Y92         FDCE                                         r  fsm/FSM_onehot_etapa_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.841     2.006    fsm/clk_IBUF_BUFG
    SLICE_X30Y92         FDCE                                         r  fsm/FSM_onehot_etapa_reg[12]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X30Y92         FDCE (Hold_fdce_C_D)         0.121     1.623    fsm/FSM_onehot_etapa_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 up/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.493%)  route 0.169ns (54.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.571     1.490    up/U1/clk_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  up/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  up/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.169     1.800    up/U2/sreg_reg[0]
    SLICE_X30Y90         SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.841     2.006    up/U2/clk_IBUF_BUFG
    SLICE_X30Y90         SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.479     1.526    
    SLICE_X30Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.643    up/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 enter/U3/sreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U3/sreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.568     1.487    enter/U3/clk_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  enter/U3/sreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  enter/U3/sreg_reg[10]/Q
                         net (fo=2, routed)           0.119     1.747    enter/U3/sreg_reg_n_0_[10]
    SLICE_X37Y88         FDRE                                         r  enter/U3/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.839     2.004    enter/U3/clk_IBUF_BUFG
    SLICE_X37Y88         FDRE                                         r  enter/U3/sreg_reg[11]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X37Y88         FDRE (Hold_fdre_C_D)         0.070     1.573    enter/U3/sreg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 up/U3/sreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up/U3/sreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.569     1.488    up/U3/clk_IBUF_BUFG
    SLICE_X31Y88         FDRE                                         r  up/U3/sreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  up/U3/sreg_reg[10]/Q
                         net (fo=2, routed)           0.121     1.750    up/U3/sreg[10]
    SLICE_X31Y89         FDRE                                         r  up/U3/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.840     2.005    up/U3/clk_IBUF_BUFG
    SLICE_X31Y89         FDRE                                         r  up/U3/sreg_reg[11]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X31Y89         FDRE (Hold_fdre_C_D)         0.070     1.574    up/U3/sreg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 down/U3/sreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down/U3/sreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.850%)  route 0.121ns (46.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.569     1.488    down/U3/clk_IBUF_BUFG
    SLICE_X33Y88         FDRE                                         r  down/U3/sreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  down/U3/sreg_reg[3]/Q
                         net (fo=2, routed)           0.121     1.750    down/U3/sreg_reg_n_0_[3]
    SLICE_X35Y88         FDRE                                         r  down/U3/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.839     2.004    down/U3/clk_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  down/U3/sreg_reg[4]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X35Y88         FDRE (Hold_fdre_C_D)         0.047     1.571    down/U3/sreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 enter/U3/sreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U3/sreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.014%)  route 0.125ns (46.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.568     1.487    enter/U3/clk_IBUF_BUFG
    SLICE_X36Y88         FDRE                                         r  enter/U3/sreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  enter/U3/sreg_reg[3]/Q
                         net (fo=2, routed)           0.125     1.753    enter/U3/sreg_reg_n_0_[3]
    SLICE_X37Y89         FDRE                                         r  enter/U3/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.839     2.004    enter/U3/clk_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  enter/U3/sreg_reg[4]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.066     1.569    enter/U3/sreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X38Y94    dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X41Y94    dados_aleatorios/dados_i_reg[0][0]_replica/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X49Y99    dados_aleatorios/dados_i_reg[0][0]_replica_1/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X38Y91    dados_aleatorios/dados_i_reg[0][0]_replica_2/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X42Y95    dados_aleatorios/dados_i_reg[0][1]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X40Y95    dados_aleatorios/dados_i_reg[0][2]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X45Y95    dados_aleatorios/dados_i_reg[1][0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X45Y96    dados_aleatorios/dados_i_reg[1][1]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X40Y95    dados_aleatorios/dados_i_reg[1][2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y86    down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y86    down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y86    enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y86    enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X38Y94    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X38Y94    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y94    dados_aleatorios/dados_i_reg[0][0]_replica/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y94    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y86    down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y86    down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y86    enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y86    enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X38Y94    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X38Y94    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y94    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y94    dados_aleatorios/dados_i_reg[0][0]_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.793ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.456ns (26.554%)  route 1.261ns (73.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  fsm/sumturno1_reg/Q
                         net (fo=8, routed)           1.261     6.961    puntuaciones1/instance_caso_eg/sumturno1
    SLICE_X48Y95         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.513    14.936    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                  7.793    

Slack (MET) :             7.918ns  (required time - arrival time)
  Source:                 fsm/sumturno2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.456ns (28.514%)  route 1.143ns (71.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X33Y92         FDRE                                         r  fsm/sumturno2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  fsm/sumturno2_reg/Q
                         net (fo=8, routed)           1.143     6.842    puntuaciones2/instance_caso_ep/sumturno2
    SLICE_X41Y98         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.519    14.942    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X41Y98         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X41Y98         FDCE (Recov_fdce_C_CLR)     -0.405    14.760    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  7.918    

Slack (MET) :             8.084ns  (required time - arrival time)
  Source:                 fsm/sumturno2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.456ns (31.958%)  route 0.971ns (68.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X33Y92         FDRE                                         r  fsm/sumturno2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  fsm/sumturno2_reg/Q
                         net (fo=8, routed)           0.971     6.670    puntuaciones2/instance_caso_eg/sumturno2
    SLICE_X51Y99         FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.512    14.935    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X51Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.753    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  8.084    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.456ns (39.640%)  route 0.694ns (60.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  fsm/sumturno1_reg/Q
                         net (fo=8, routed)           0.694     6.394    puntuaciones1/instance_caso_ep/sumturno1
    SLICE_X35Y94         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.519    14.942    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X35Y94         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X35Y94         FDCE (Recov_fdce_C_CLR)     -0.405    14.760    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                  8.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.362%)  route 0.269ns (65.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.571     1.490    fsm/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  fsm/sumturno1_reg/Q
                         net (fo=8, routed)           0.269     1.901    puntuaciones1/instance_caso_ep/sumturno1
    SLICE_X35Y94         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.841     2.006    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X35Y94         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X35Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.434    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 fsm/sumturno2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.361%)  route 0.394ns (73.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.570     1.489    fsm/clk_IBUF_BUFG
    SLICE_X33Y92         FDRE                                         r  fsm/sumturno2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  fsm/sumturno2_reg/Q
                         net (fo=8, routed)           0.394     2.024    puntuaciones2/instance_caso_eg/sumturno2
    SLICE_X51Y99         FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.836     2.001    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X51Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 fsm/sumturno2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.219%)  route 0.441ns (75.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.570     1.489    fsm/clk_IBUF_BUFG
    SLICE_X33Y92         FDRE                                         r  fsm/sumturno2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  fsm/sumturno2_reg/Q
                         net (fo=8, routed)           0.441     2.072    puntuaciones2/instance_caso_ep/sumturno2
    SLICE_X41Y98         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.841     2.006    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X41Y98         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X41Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.434    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.618%)  route 0.511ns (78.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.571     1.490    fsm/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  fsm/sumturno1_reg/Q
                         net (fo=8, routed)           0.511     2.143    puntuaciones1/instance_caso_eg/sumturno1
    SLICE_X48Y95         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.837     2.002    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X48Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.712    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.742ns  (logic 3.457ns (29.442%)  route 8.285ns (70.558%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        LDCE                         0.000     0.000 r  puntuaciones2/instance6/resultado_reg[1]/G
    SLICE_X41Y109        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones2/instance6/resultado_reg[1]/Q
                         net (fo=1, routed)           0.805     1.364    puntuaciones2/instancia_demux/Q[0]
    SLICE_X43Y109        LUT5 (Prop_lut5_I1_O)        0.124     1.488 f  puntuaciones2/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.000     1.488    puntuaciones2/instancia_demux/centenas0_carry_i_47_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     1.705 f  puntuaciones2/instancia_demux/centenas0_carry_i_23/O
                         net (fo=3, routed)           1.476     3.180    mux_fin/decenas1_carry_1
    SLICE_X38Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.479 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.415     4.894    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.018 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.018    display/UTB1/S[2]
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.398 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.398    display/UTB1/centenas0_carry_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.515 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.515    display/UTB1/centenas0_carry__0_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.838 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.346     7.185    fsm/O[1]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.306     7.491 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.399     7.890    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.288 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.500     9.788    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y109        LUT6 (Prop_lut6_I5_O)        0.124     9.912 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.738    10.650    fsm/segmentos[2]_i_11_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.774 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.606    11.380    fsm/segmentos[2]_i_4_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.504 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    11.504    fsm/segmentos[2]_i_2_n_0
    SLICE_X33Y104        MUXF7 (Prop_muxf7_I0_O)      0.238    11.742 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.742    display/segmentos_vector[7]__0[2]
    SLICE_X33Y104        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.226ns  (logic 3.457ns (30.793%)  route 7.769ns (69.207%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        LDCE                         0.000     0.000 r  puntuaciones2/instance6/resultado_reg[1]/G
    SLICE_X41Y109        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones2/instance6/resultado_reg[1]/Q
                         net (fo=1, routed)           0.805     1.364    puntuaciones2/instancia_demux/Q[0]
    SLICE_X43Y109        LUT5 (Prop_lut5_I1_O)        0.124     1.488 f  puntuaciones2/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.000     1.488    puntuaciones2/instancia_demux/centenas0_carry_i_47_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     1.705 f  puntuaciones2/instancia_demux/centenas0_carry_i_23/O
                         net (fo=3, routed)           1.476     3.180    mux_fin/decenas1_carry_1
    SLICE_X38Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.479 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.415     4.894    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.018 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.018    display/UTB1/S[2]
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.398 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.398    display/UTB1/centenas0_carry_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.515 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.515    display/UTB1/centenas0_carry__0_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.838 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.346     7.185    fsm/O[1]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.306     7.491 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.399     7.890    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.288 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.787     9.074    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y109        LUT6 (Prop_lut6_I3_O)        0.124     9.198 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.581     9.780    fsm/segmentos[0]_i_11_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.904 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.961    10.864    fsm/segmentos[0]_i_4_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.988 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    10.988    fsm/segmentos[0]_i_2_n_0
    SLICE_X33Y106        MUXF7 (Prop_muxf7_I0_O)      0.238    11.226 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.226    display/segmentos_vector[7]__0[0]
    SLICE_X33Y106        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.140ns  (logic 3.457ns (31.031%)  route 7.683ns (68.969%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        LDCE                         0.000     0.000 r  puntuaciones2/instance6/resultado_reg[1]/G
    SLICE_X41Y109        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones2/instance6/resultado_reg[1]/Q
                         net (fo=1, routed)           0.805     1.364    puntuaciones2/instancia_demux/Q[0]
    SLICE_X43Y109        LUT5 (Prop_lut5_I1_O)        0.124     1.488 f  puntuaciones2/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.000     1.488    puntuaciones2/instancia_demux/centenas0_carry_i_47_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     1.705 f  puntuaciones2/instancia_demux/centenas0_carry_i_23/O
                         net (fo=3, routed)           1.476     3.180    mux_fin/decenas1_carry_1
    SLICE_X38Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.479 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.415     4.894    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.018 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.018    display/UTB1/S[2]
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.398 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.398    display/UTB1/centenas0_carry_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.515 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.515    display/UTB1/centenas0_carry__0_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.838 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.346     7.185    fsm/O[1]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.306     7.491 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.399     7.890    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.288 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.308     9.596    fsm/segmentos[3]_i_4_0[0]
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.720 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.439    10.159    fsm/segmentos[3]_i_11_n_0
    SLICE_X33Y107        LUT6 (Prop_lut6_I4_O)        0.124    10.283 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           0.495    10.778    fsm/segmentos[3]_i_4_n_0
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.902 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    10.902    fsm/segmentos[3]_i_2_n_0
    SLICE_X32Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    11.140 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.140    display/segmentos_vector[7]__0[3]
    SLICE_X32Y107        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.049ns  (logic 3.431ns (31.053%)  route 7.618ns (68.946%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        LDCE                         0.000     0.000 r  puntuaciones2/instance6/resultado_reg[1]/G
    SLICE_X41Y109        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones2/instance6/resultado_reg[1]/Q
                         net (fo=1, routed)           0.805     1.364    puntuaciones2/instancia_demux/Q[0]
    SLICE_X43Y109        LUT5 (Prop_lut5_I1_O)        0.124     1.488 f  puntuaciones2/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.000     1.488    puntuaciones2/instancia_demux/centenas0_carry_i_47_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     1.705 f  puntuaciones2/instancia_demux/centenas0_carry_i_23/O
                         net (fo=3, routed)           1.476     3.180    mux_fin/decenas1_carry_1
    SLICE_X38Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.479 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.415     4.894    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.018 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.018    display/UTB1/S[2]
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.398 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.398    display/UTB1/centenas0_carry_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.515 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.515    display/UTB1/centenas0_carry__0_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.838 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.346     7.185    fsm/O[1]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.306     7.491 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.399     7.890    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.288 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.814     9.101    fsm/segmentos[3]_i_4_0[0]
    SLICE_X32Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.225 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.279     9.504    fsm/segmentos[1]_i_11_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I4_O)        0.124     9.628 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           1.084    10.713    fsm/segmentos[1]_i_4_n_0
    SLICE_X33Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.837 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    10.837    fsm/segmentos[1]_i_2_n_0
    SLICE_X33Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    11.049 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.049    display/segmentos_vector[7]__0[1]
    SLICE_X33Y105        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.044ns  (logic 3.457ns (31.302%)  route 7.587ns (68.697%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        LDCE                         0.000     0.000 r  puntuaciones2/instance6/resultado_reg[1]/G
    SLICE_X41Y109        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones2/instance6/resultado_reg[1]/Q
                         net (fo=1, routed)           0.805     1.364    puntuaciones2/instancia_demux/Q[0]
    SLICE_X43Y109        LUT5 (Prop_lut5_I1_O)        0.124     1.488 f  puntuaciones2/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.000     1.488    puntuaciones2/instancia_demux/centenas0_carry_i_47_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     1.705 f  puntuaciones2/instancia_demux/centenas0_carry_i_23/O
                         net (fo=3, routed)           1.476     3.180    mux_fin/decenas1_carry_1
    SLICE_X38Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.479 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.415     4.894    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.018 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.018    display/UTB1/S[2]
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.398 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.398    display/UTB1/centenas0_carry_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.515 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.515    display/UTB1/centenas0_carry__0_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.838 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.346     7.185    fsm/O[1]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.306     7.491 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.399     7.890    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.288 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.775     9.062    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y109        LUT6 (Prop_lut6_I5_O)        0.124     9.186 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.821    10.008    fsm/segmentos[4]_i_11_n_0
    SLICE_X32Y108        LUT6 (Prop_lut6_I4_O)        0.124    10.132 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.550    10.682    fsm/segmentos[4]_i_4_n_0
    SLICE_X31Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.806 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    10.806    fsm/segmentos[4]_i_2_n_0
    SLICE_X31Y106        MUXF7 (Prop_muxf7_I0_O)      0.238    11.044 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.044    display/segmentos_vector[7]__0[4]
    SLICE_X31Y106        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.036ns  (logic 3.431ns (31.090%)  route 7.605ns (68.910%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        LDCE                         0.000     0.000 r  puntuaciones2/instance6/resultado_reg[1]/G
    SLICE_X41Y109        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones2/instance6/resultado_reg[1]/Q
                         net (fo=1, routed)           0.805     1.364    puntuaciones2/instancia_demux/Q[0]
    SLICE_X43Y109        LUT5 (Prop_lut5_I1_O)        0.124     1.488 f  puntuaciones2/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.000     1.488    puntuaciones2/instancia_demux/centenas0_carry_i_47_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     1.705 f  puntuaciones2/instancia_demux/centenas0_carry_i_23/O
                         net (fo=3, routed)           1.476     3.180    mux_fin/decenas1_carry_1
    SLICE_X38Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.479 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.415     4.894    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.018 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.018    display/UTB1/S[2]
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.398 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.398    display/UTB1/centenas0_carry_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.515 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.515    display/UTB1/centenas0_carry__0_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.838 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.346     7.185    fsm/O[1]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.306     7.491 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.399     7.890    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.288 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.811     9.098    fsm/segmentos[3]_i_4_0[0]
    SLICE_X32Y110        LUT6 (Prop_lut6_I4_O)        0.124     9.222 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.425     9.648    fsm/segmentos[5]_i_11_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.772 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.928    10.700    fsm/segmentos[5]_i_4_n_0
    SLICE_X31Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.824 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    10.824    fsm/segmentos[5]_i_2_n_0
    SLICE_X31Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    11.036 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.036    display/segmentos_vector[7]__0[5]
    SLICE_X31Y107        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.893ns  (logic 3.457ns (31.737%)  route 7.436ns (68.263%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        LDCE                         0.000     0.000 r  puntuaciones2/instance6/resultado_reg[1]/G
    SLICE_X41Y109        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones2/instance6/resultado_reg[1]/Q
                         net (fo=1, routed)           0.805     1.364    puntuaciones2/instancia_demux/Q[0]
    SLICE_X43Y109        LUT5 (Prop_lut5_I1_O)        0.124     1.488 f  puntuaciones2/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.000     1.488    puntuaciones2/instancia_demux/centenas0_carry_i_47_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     1.705 f  puntuaciones2/instancia_demux/centenas0_carry_i_23/O
                         net (fo=3, routed)           1.476     3.180    mux_fin/decenas1_carry_1
    SLICE_X38Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.479 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.415     4.894    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.018 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.018    display/UTB1/S[2]
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.398 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.398    display/UTB1/centenas0_carry_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.515 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.515    display/UTB1/centenas0_carry__0_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.838 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.346     7.185    fsm/O[1]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.306     7.491 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.399     7.890    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.288 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.780     9.067    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y109        LUT6 (Prop_lut6_I5_O)        0.124     9.191 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.658     9.849    fsm/segmentos[6]_i_12_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I4_O)        0.124     9.973 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.557    10.531    fsm/segmentos[6]_i_4_n_0
    SLICE_X32Y104        LUT6 (Prop_lut6_I0_O)        0.124    10.655 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    10.655    fsm/segmentos[6]_i_2_n_0
    SLICE_X32Y104        MUXF7 (Prop_muxf7_I0_O)      0.238    10.893 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.893    display/segmentos_vector[7]__0[6]
    SLICE_X32Y104        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.459ns  (logic 4.692ns (49.607%)  route 4.767ns (50.393%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X31Y102        LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.815     1.578    display/digictrl_reg[7]_LDC_n_0
    SLICE_X30Y101        LUT3 (Prop_lut3_I1_O)        0.152     1.730 r  display/digictrl_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.951     5.682    digictrl_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.777     9.459 r  digictrl_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.459    digictrl[7]
    U13                                                               r  digictrl[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.068ns  (logic 4.461ns (49.197%)  route 4.607ns (50.803%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X31Y102        LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.683     1.446    display/digictrl_reg[7]_LDC_n_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I1_O)        0.124     1.570 r  display/digictrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.924     5.494    digictrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.068 r  digictrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.068    digictrl[2]
    T9                                                                r  digictrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.027ns  (logic 4.669ns (51.721%)  route 4.358ns (48.279%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X31Y102        LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           1.032     1.795    display/digictrl_reg[7]_LDC_n_0
    SLICE_X30Y101        LUT3 (Prop_lut3_I1_O)        0.150     1.945 r  display/digictrl_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.326     5.271    digictrl_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.756     9.027 r  digictrl_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.027    digictrl[5]
    T14                                                               r  digictrl[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digisel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE                         0.000     0.000 r  display/digisel_reg[0]/C
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[0]/Q
                         net (fo=2, routed)           0.158     0.299    display/ROTATE_LEFT[1]
    SLICE_X31Y103        FDRE                                         r  display/digisel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.128ns (39.742%)  route 0.194ns (60.258%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE                         0.000     0.000 r  display/digisel_reg[7]/C
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[7]/Q
                         net (fo=2, routed)           0.194     0.322    display/ROTATE_LEFT[0]
    SLICE_X31Y103        FDRE                                         r  display/digisel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.468%)  route 0.183ns (56.532%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE                         0.000     0.000 r  display/digisel_reg[3]/C
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[3]/Q
                         net (fo=2, routed)           0.183     0.324    display/ROTATE_LEFT[4]
    SLICE_X30Y104        FDRE                                         r  display/digisel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.770%)  route 0.179ns (52.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE                         0.000     0.000 r  display/digisel_reg[6]/C
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digisel_reg[6]/Q
                         net (fo=2, routed)           0.179     0.343    display/ROTATE_LEFT[7]
    SLICE_X31Y103        FDRE                                         r  display/digisel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.334%)  route 0.182ns (52.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.182     0.346    display/ROTATE_LEFT[5]
    SLICE_X30Y104        FDRE                                         r  display/digisel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.164ns (46.507%)  route 0.189ns (53.493%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE                         0.000     0.000 r  display/digisel_reg[5]/C
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digisel_reg[5]/Q
                         net (fo=2, routed)           0.189     0.353    display/ROTATE_LEFT[6]
    SLICE_X30Y104        FDRE                                         r  display/digisel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.141ns (36.919%)  route 0.241ns (63.081%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE                         0.000     0.000 r  display/digisel_reg[2]/C
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[2]/Q
                         net (fo=2, routed)           0.241     0.382    display/ROTATE_LEFT[3]
    SLICE_X31Y103        FDRE                                         r  display/digisel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.733%)  route 0.243ns (63.267%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE                         0.000     0.000 r  display/digisel_reg[1]/C
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[1]/Q
                         net (fo=2, routed)           0.243     0.384    display/ROTATE_LEFT[2]
    SLICE_X31Y103        FDRE                                         r  display/digisel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.183ns (46.962%)  route 0.207ns (53.038%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE                         0.000     0.000 r  display/contador_reg[0]/C
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/contador_reg[0]/Q
                         net (fo=24, routed)          0.207     0.348    display/Q[0]
    SLICE_X31Y104        LUT3 (Prop_lut3_I2_O)        0.042     0.390 r  display/contador[2]_i_1/O
                         net (fo=1, routed)           0.000     0.390    display/p_1_in[2]
    SLICE_X31Y104        FDRE                                         r  display/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/contador_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.488%)  route 0.206ns (52.512%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE                         0.000     0.000 r  display/contador_reg[0]/C
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/contador_reg[0]/Q
                         net (fo=24, routed)          0.206     0.347    display/Q[0]
    SLICE_X31Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.392 r  display/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     0.392    display/p_1_in[0]
    SLICE_X31Y104        FDRE                                         r  display/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.991ns  (logic 3.354ns (23.972%)  route 10.637ns (76.028%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X33Y91         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          3.157     8.856    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.980 f  puntuaciones2/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.000     8.980    puntuaciones2/instancia_demux/centenas0_carry_i_47_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     9.197 f  puntuaciones2/instancia_demux/centenas0_carry_i_23/O
                         net (fo=3, routed)           1.476    10.672    mux_fin/decenas1_carry_1
    SLICE_X38Y105        LUT6 (Prop_lut6_I1_O)        0.299    10.971 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.415    12.386    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.124    12.510 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.510    display/UTB1/S[2]
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.890 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.890    display/UTB1/centenas0_carry_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.007 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.007    display/UTB1/centenas0_carry__0_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.330 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.346    14.677    fsm/O[1]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.306    14.983 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.399    15.382    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.780 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.500    17.280    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y109        LUT6 (Prop_lut6_I5_O)        0.124    17.404 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.738    18.142    fsm/segmentos[2]_i_11_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.266 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.606    18.872    fsm/segmentos[2]_i_4_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    18.996 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    18.996    fsm/segmentos[2]_i_2_n_0
    SLICE_X33Y104        MUXF7 (Prop_muxf7_I0_O)      0.238    19.234 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    19.234    display/segmentos_vector[7]__0[2]
    SLICE_X33Y104        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.501ns  (logic 4.073ns (30.168%)  route 9.428ns (69.832%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=1 LUT6=3 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X32Y93         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          3.342     9.042    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X42Y105        LUT4 (Prop_lut4_I1_O)        0.124     9.166 r  puntuaciones2/instancia_demux/centenas0_carry_i_27/O
                         net (fo=1, routed)           0.000     9.166    puntuaciones2/instancia_demux/centenas0_carry_i_27_n_0
    SLICE_X42Y105        MUXF7 (Prop_muxf7_I1_O)      0.214     9.380 r  puntuaciones2/instancia_demux/centenas0_carry_i_8/O
                         net (fo=1, routed)           0.943    10.323    mux_fin/decenas1__13_carry_3
    SLICE_X42Y108        LUT6 (Prop_lut6_I0_O)        0.297    10.620 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=22, routed)          1.836    12.456    fsm/puntos[4]
    SLICE_X39Y107        LUT2 (Prop_lut2_I1_O)        0.124    12.580 r  fsm/decenas1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.580    display/UTB1/decenas1_carry__1_1[1]
    SLICE_X39Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.130 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.130    display/UTB1/decenas1_carry__0_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.464 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.895    14.358    puntuaciones2/instance_caso_m/decenas1__13_carry[1]
    SLICE_X38Y105        LUT2 (Prop_lut2_I1_O)        0.303    14.661 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000    14.661    display/UTB1/segmentos_reg[0]_i_5_0[2]
    SLICE_X38Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.041 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.041    display/UTB1/decenas1__13_carry_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.280 r  display/UTB1/decenas1__13_carry__0/O[2]
                         net (fo=14, routed)          1.684    16.964    display/UTB1/decenas1__13_carry__0_n_5
    SLICE_X34Y108        LUT6 (Prop_lut6_I5_O)        0.301    17.265 r  display/UTB1/segmentos[5]_i_12/O
                         net (fo=1, routed)           0.000    17.265    display/UTB1/segmentos[5]_i_12_n_0
    SLICE_X34Y108        MUXF7 (Prop_muxf7_I0_O)      0.241    17.506 r  display/UTB1/segmentos_reg[5]_i_5/O
                         net (fo=1, routed)           0.729    18.235    fsm/segmentos_reg[5]
    SLICE_X31Y107        LUT6 (Prop_lut6_I2_O)        0.298    18.533 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    18.533    fsm/segmentos[5]_i_2_n_0
    SLICE_X31Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    18.745 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.745    display/segmentos_vector[7]__0[5]
    SLICE_X31Y107        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.476ns  (logic 3.354ns (24.889%)  route 10.122ns (75.111%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X33Y91         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          3.157     8.856    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.980 f  puntuaciones2/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.000     8.980    puntuaciones2/instancia_demux/centenas0_carry_i_47_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     9.197 f  puntuaciones2/instancia_demux/centenas0_carry_i_23/O
                         net (fo=3, routed)           1.476    10.672    mux_fin/decenas1_carry_1
    SLICE_X38Y105        LUT6 (Prop_lut6_I1_O)        0.299    10.971 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.415    12.386    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.124    12.510 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.510    display/UTB1/S[2]
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.890 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.890    display/UTB1/centenas0_carry_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.007 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.007    display/UTB1/centenas0_carry__0_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.330 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.346    14.677    fsm/O[1]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.306    14.983 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.399    15.382    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.780 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.787    16.566    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y109        LUT6 (Prop_lut6_I3_O)        0.124    16.690 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.581    17.272    fsm/segmentos[0]_i_11_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I4_O)        0.124    17.396 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.961    18.357    fsm/segmentos[0]_i_4_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I0_O)        0.124    18.481 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    18.481    fsm/segmentos[0]_i_2_n_0
    SLICE_X33Y106        MUXF7 (Prop_muxf7_I0_O)      0.238    18.719 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.719    display/segmentos_vector[7]__0[0]
    SLICE_X33Y106        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.390ns  (logic 3.354ns (25.049%)  route 10.036ns (74.951%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X33Y91         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          3.157     8.856    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.980 f  puntuaciones2/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.000     8.980    puntuaciones2/instancia_demux/centenas0_carry_i_47_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     9.197 f  puntuaciones2/instancia_demux/centenas0_carry_i_23/O
                         net (fo=3, routed)           1.476    10.672    mux_fin/decenas1_carry_1
    SLICE_X38Y105        LUT6 (Prop_lut6_I1_O)        0.299    10.971 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.415    12.386    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.124    12.510 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.510    display/UTB1/S[2]
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.890 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.890    display/UTB1/centenas0_carry_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.007 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.007    display/UTB1/centenas0_carry__0_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.330 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.346    14.677    fsm/O[1]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.306    14.983 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.399    15.382    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.780 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.308    17.088    fsm/segmentos[3]_i_4_0[0]
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.124    17.212 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.439    17.651    fsm/segmentos[3]_i_11_n_0
    SLICE_X33Y107        LUT6 (Prop_lut6_I4_O)        0.124    17.775 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           0.495    18.270    fsm/segmentos[3]_i_4_n_0
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124    18.394 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    18.394    fsm/segmentos[3]_i_2_n_0
    SLICE_X32Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    18.632 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    18.632    display/segmentos_vector[7]__0[3]
    SLICE_X32Y107        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.371ns  (logic 4.071ns (30.448%)  route 9.300ns (69.552%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=1 LUT6=3 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X32Y93         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          3.342     9.042    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X42Y105        LUT4 (Prop_lut4_I1_O)        0.124     9.166 r  puntuaciones2/instancia_demux/centenas0_carry_i_27/O
                         net (fo=1, routed)           0.000     9.166    puntuaciones2/instancia_demux/centenas0_carry_i_27_n_0
    SLICE_X42Y105        MUXF7 (Prop_muxf7_I1_O)      0.214     9.380 r  puntuaciones2/instancia_demux/centenas0_carry_i_8/O
                         net (fo=1, routed)           0.943    10.323    mux_fin/decenas1__13_carry_3
    SLICE_X42Y108        LUT6 (Prop_lut6_I0_O)        0.297    10.620 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=22, routed)          1.836    12.456    fsm/puntos[4]
    SLICE_X39Y107        LUT2 (Prop_lut2_I1_O)        0.124    12.580 r  fsm/decenas1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.580    display/UTB1/decenas1_carry__1_1[1]
    SLICE_X39Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.130 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.130    display/UTB1/decenas1_carry__0_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.464 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.895    14.358    puntuaciones2/instance_caso_m/decenas1__13_carry[1]
    SLICE_X38Y105        LUT2 (Prop_lut2_I1_O)        0.303    14.661 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000    14.661    display/UTB1/segmentos_reg[0]_i_5_0[2]
    SLICE_X38Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.041 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.041    display/UTB1/decenas1__13_carry_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.280 r  display/UTB1/decenas1__13_carry__0/O[2]
                         net (fo=14, routed)          1.695    16.975    display/UTB1/decenas1__13_carry__0_n_5
    SLICE_X34Y108        LUT6 (Prop_lut6_I4_O)        0.301    17.276 r  display/UTB1/segmentos[4]_i_13/O
                         net (fo=1, routed)           0.000    17.276    display/UTB1/segmentos[4]_i_13_n_0
    SLICE_X34Y108        MUXF7 (Prop_muxf7_I1_O)      0.214    17.490 r  display/UTB1/segmentos_reg[4]_i_5/O
                         net (fo=1, routed)           0.589    18.079    fsm/segmentos_reg[4]
    SLICE_X31Y106        LUT6 (Prop_lut6_I2_O)        0.297    18.376 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    18.376    fsm/segmentos[4]_i_2_n_0
    SLICE_X31Y106        MUXF7 (Prop_muxf7_I0_O)      0.238    18.614 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.614    display/segmentos_vector[7]__0[4]
    SLICE_X31Y106        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.298ns  (logic 3.328ns (25.026%)  route 9.970ns (74.974%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X33Y91         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          3.157     8.856    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.980 f  puntuaciones2/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.000     8.980    puntuaciones2/instancia_demux/centenas0_carry_i_47_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     9.197 f  puntuaciones2/instancia_demux/centenas0_carry_i_23/O
                         net (fo=3, routed)           1.476    10.672    mux_fin/decenas1_carry_1
    SLICE_X38Y105        LUT6 (Prop_lut6_I1_O)        0.299    10.971 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.415    12.386    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.124    12.510 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.510    display/UTB1/S[2]
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.890 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.890    display/UTB1/centenas0_carry_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.007 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.007    display/UTB1/centenas0_carry__0_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.330 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.346    14.677    fsm/O[1]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.306    14.983 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.399    15.382    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.780 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.814    16.593    fsm/segmentos[3]_i_4_0[0]
    SLICE_X32Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.717 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.279    16.997    fsm/segmentos[1]_i_11_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I4_O)        0.124    17.121 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           1.084    18.205    fsm/segmentos[1]_i_4_n_0
    SLICE_X33Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.329 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    18.329    fsm/segmentos[1]_i_2_n_0
    SLICE_X33Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    18.541 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.541    display/segmentos_vector[7]__0[1]
    SLICE_X33Y105        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.142ns  (logic 3.354ns (25.521%)  route 9.788ns (74.479%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X33Y91         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          3.157     8.856    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.124     8.980 f  puntuaciones2/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.000     8.980    puntuaciones2/instancia_demux/centenas0_carry_i_47_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     9.197 f  puntuaciones2/instancia_demux/centenas0_carry_i_23/O
                         net (fo=3, routed)           1.476    10.672    mux_fin/decenas1_carry_1
    SLICE_X38Y105        LUT6 (Prop_lut6_I1_O)        0.299    10.971 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.415    12.386    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.124    12.510 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.510    display/UTB1/S[2]
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.890 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.890    display/UTB1/centenas0_carry_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.007 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.007    display/UTB1/centenas0_carry__0_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.330 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.346    14.677    fsm/O[1]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.306    14.983 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.399    15.382    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.780 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.780    16.559    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y109        LUT6 (Prop_lut6_I5_O)        0.124    16.683 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.658    17.341    fsm/segmentos[6]_i_12_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I4_O)        0.124    17.465 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.557    18.023    fsm/segmentos[6]_i_4_n_0
    SLICE_X32Y104        LUT6 (Prop_lut6_I0_O)        0.124    18.147 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    18.147    fsm/segmentos[6]_i_2_n_0
    SLICE_X32Y104        MUXF7 (Prop_muxf7_I0_O)      0.238    18.385 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    18.385    display/segmentos_vector[7]__0[6]
    SLICE_X32Y104        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.725ns  (logic 4.369ns (50.070%)  route 4.356ns (49.930%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.639     5.242    fsm/clk_IBUF_BUFG
    SLICE_X29Y88         FDCE                                         r  fsm/etapa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  fsm/etapa_reg[2]/Q
                         net (fo=25, routed)          1.218     6.916    fsm/etapa_reg_n_0_[2]
    SLICE_X28Y85         LUT4 (Prop_lut4_I3_O)        0.152     7.068 r  fsm/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.138    10.206    leds_OBUF[3]
    J13                  OBUF (Prop_obuf_I_O)         3.761    13.967 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.967    leds[3]
    J13                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 4.377ns (50.504%)  route 4.290ns (49.496%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.639     5.242    fsm/clk_IBUF_BUFG
    SLICE_X29Y88         FDCE                                         r  fsm/etapa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  fsm/etapa_reg[2]/Q
                         net (fo=25, routed)          1.134     6.832    fsm/etapa_reg_n_0_[2]
    SLICE_X29Y85         LUT4 (Prop_lut4_I2_O)        0.150     6.982 r  fsm/leds_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           3.155    10.137    leds_OBUF[16]
    V11                  OBUF (Prop_obuf_I_O)         3.771    13.908 r  leds_OBUF[16]_inst/O
                         net (fo=0)                   0.000    13.908    leds[16]
    V11                                                               r  leds[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.591ns  (logic 4.366ns (50.821%)  route 4.225ns (49.179%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.639     5.242    fsm/clk_IBUF_BUFG
    SLICE_X29Y88         FDCE                                         r  fsm/etapa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  fsm/etapa_reg[2]/Q
                         net (fo=25, routed)          1.132     6.830    fsm/etapa_reg_n_0_[2]
    SLICE_X29Y85         LUT4 (Prop_lut4_I3_O)        0.150     6.980 r  fsm/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.093    10.073    leds_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.760    13.832 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.832    leds[6]
    V17                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.561     1.480    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X45Y107        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones2/instance3/resultado_i_reg[0]/Q
                         net (fo=1, routed)           0.099     1.721    puntuaciones2/instance3/resultado_i_reg_n_0_[0]
    SLICE_X43Y106        LDCE                                         r  puntuaciones2/instance3/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.561     1.480    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X45Y107        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones2/instance3/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.101     1.722    puntuaciones2/instance3/resultado_i_reg_n_0_[3]
    SLICE_X43Y107        LDCE                                         r  puntuaciones2/instance3/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.561     1.480    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X44Y109        FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones1/instance5/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.103     1.724    puntuaciones1/instance5/resultado_i_reg_n_0_[1]
    SLICE_X43Y110        LDCE                                         r  puntuaciones1/instance5/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.561     1.480    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X44Y107        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones1/instance3/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.103     1.724    puntuaciones1/instance3/resultado_i_reg_n_0_[3]
    SLICE_X42Y107        LDCE                                         r  puntuaciones1/instance3/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.534%)  route 0.104ns (42.466%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.561     1.480    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X44Y109        FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones1/instance5/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.104     1.725    puntuaciones1/instance5/resultado_i_reg_n_0_[4]
    SLICE_X42Y110        LDCE                                         r  puntuaciones1/instance5/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.561     1.480    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X45Y107        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones2/instance3/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.113     1.734    puntuaciones2/instance3/resultado_i_reg_n_0_[2]
    SLICE_X46Y107        LDCE                                         r  puntuaciones2/instance3/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.765%)  route 0.116ns (45.235%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.559     1.478    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X40Y112        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  puntuaciones1/instance6/resultado_i_reg[5]/Q
                         net (fo=1, routed)           0.116     1.736    puntuaciones1/instance6/resultado_i_reg_n_0_[5]
    SLICE_X42Y111        LDCE                                         r  puntuaciones1/instance6/resultado_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.560     1.479    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X41Y111        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  puntuaciones2/instance6/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.116     1.737    puntuaciones2/instance6/resultado_i_reg_n_0_[1]
    SLICE_X41Y109        LDCE                                         r  puntuaciones2/instance6/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.328%)  route 0.119ns (45.672%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.560     1.479    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  puntuaciones1/instance6/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.119     1.739    puntuaciones1/instance6/resultado_i_reg_n_0_[2]
    SLICE_X42Y111        LDCE                                         r  puntuaciones1/instance6/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.964%)  route 0.120ns (46.036%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.560     1.479    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  puntuaciones1/instance6/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.120     1.741    puntuaciones1/instance6/resultado_i_reg_n_0_[1]
    SLICE_X42Y111        LDCE                                         r  puntuaciones1/instance6/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/etapa_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.465ns  (logic 2.069ns (27.712%)  route 5.396ns (72.288%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           3.826     5.293    fsm/sw_enclave_IBUF[1]
    SLICE_X31Y89         LUT5 (Prop_lut5_I1_O)        0.152     5.445 f  fsm/FSM_onehot_etapa[10]_i_2/O
                         net (fo=4, routed)           0.985     6.430    fsm/flag_sw
    SLICE_X28Y88         LUT6 (Prop_lut6_I4_O)        0.326     6.756 r  fsm/etapa[0]_i_4/O
                         net (fo=1, routed)           0.585     7.341    fsm/etapa[0]_i_4_n_0
    SLICE_X28Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.465 r  fsm/etapa[0]_i_1/O
                         net (fo=1, routed)           0.000     7.465    fsm/etapa[0]
    SLICE_X28Y87         FDPE                                         r  fsm/etapa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.517     4.940    fsm/clk_IBUF_BUFG
    SLICE_X28Y87         FDPE                                         r  fsm/etapa_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][0]_replica_1/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.455ns  (logic 1.631ns (21.878%)  route 5.824ns (78.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.741     5.248    fsm/reset_IBUF
    SLICE_X33Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.372 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=88, routed)          2.083     7.455    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X49Y99         FDPE                                         f  dados_aleatorios/dados_i_reg[0][0]_replica_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.514     4.937    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X49Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_1/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/caso_punto_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.390ns  (logic 1.631ns (22.072%)  route 5.759ns (77.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.741     5.248    fsm/reset_IBUF
    SLICE_X33Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.372 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=88, routed)          2.018     7.390    fsm/reset
    SLICE_X34Y91         FDCE                                         f  fsm/caso_punto_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.518     4.941    fsm/clk_IBUF_BUFG
    SLICE_X34Y91         FDCE                                         r  fsm/caso_punto_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/caso_punto_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.390ns  (logic 1.631ns (22.072%)  route 5.759ns (77.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.741     5.248    fsm/reset_IBUF
    SLICE_X33Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.372 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=88, routed)          2.018     7.390    fsm/reset
    SLICE_X34Y91         FDCE                                         f  fsm/caso_punto_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.518     4.941    fsm/clk_IBUF_BUFG
    SLICE_X34Y91         FDCE                                         r  fsm/caso_punto_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/caso_punto_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.390ns  (logic 1.631ns (22.072%)  route 5.759ns (77.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.741     5.248    fsm/reset_IBUF
    SLICE_X33Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.372 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=88, routed)          2.018     7.390    fsm/reset
    SLICE_X34Y91         FDCE                                         f  fsm/caso_punto_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.518     4.941    fsm/clk_IBUF_BUFG
    SLICE_X34Y91         FDCE                                         r  fsm/caso_punto_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.314ns  (logic 1.631ns (22.298%)  route 5.683ns (77.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.741     5.248    fsm/reset_IBUF
    SLICE_X33Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.372 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=88, routed)          1.942     7.314    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X45Y96         FDPE                                         f  dados_aleatorios/dados_i_reg[1][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.515     4.938    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X45Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.291ns  (logic 1.631ns (22.369%)  route 5.660ns (77.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.741     5.248    fsm/reset_IBUF
    SLICE_X33Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.372 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=88, routed)          1.919     7.291    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X40Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[0][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.518     4.941    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X40Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[0][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.291ns  (logic 1.631ns (22.369%)  route 5.660ns (77.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.741     5.248    fsm/reset_IBUF
    SLICE_X33Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.372 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=88, routed)          1.919     7.291    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X40Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[1][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.518     4.941    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X40Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[2][0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.291ns  (logic 1.631ns (22.369%)  route 5.660ns (77.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.741     5.248    fsm/reset_IBUF
    SLICE_X33Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.372 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=88, routed)          1.919     7.291    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X40Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[2][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.518     4.941    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X40Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[2][2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.291ns  (logic 1.631ns (22.369%)  route 5.660ns (77.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.741     5.248    fsm/reset_IBUF
    SLICE_X33Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.372 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=88, routed)          1.919     7.291    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X40Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[2][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.518     4.941    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X40Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[2][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boton_abajo
                            (input port)
  Destination:            down/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.248ns (23.034%)  route 0.828ns (76.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  boton_abajo (IN)
                         net (fo=0)                   0.000     0.000    boton_abajo
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  boton_abajo_IBUF_inst/O
                         net (fo=1, routed)           0.828     1.076    down/U1/boton_abajo_IBUF
    SLICE_X35Y86         FDRE                                         r  down/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.836     2.001    down/U1/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  down/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_arriba
                            (input port)
  Destination:            up/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.254ns (22.623%)  route 0.867ns (77.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  boton_arriba (IN)
                         net (fo=0)                   0.000     0.000    boton_arriba
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  boton_arriba_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.121    up/U1/boton_arriba_IBUF
    SLICE_X29Y90         FDRE                                         r  up/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.841     2.006    up/U1/clk_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  up/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.244ns (21.501%)  route 0.892ns (78.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.137    enter/U1/boton_enter_IBUF
    SLICE_X35Y86         FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.836     2.001    enter/U1/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  enter/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[0]
                            (input port)
  Destination:            fsm/tirar_dados_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.315ns (20.059%)  route 1.254ns (79.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  sw_enclave[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  sw_enclave_IBUF[0]_inst/O
                         net (fo=2, routed)           1.254     1.524    fsm/sw_enclave_IBUF[0]
    SLICE_X33Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.569 r  fsm/tirar_dados[0]_i_1/O
                         net (fo=1, routed)           0.000     1.569    fsm/tirar_dados[0]_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  fsm/tirar_dados_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.842     2.007    fsm/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  fsm/tirar_dados_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/tirar_dados_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.280ns (17.208%)  route 1.345ns (82.792%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           1.345     1.580    fsm/sw_enclave_IBUF[1]
    SLICE_X33Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.625 r  fsm/tirar_dados[1]_i_1/O
                         net (fo=1, routed)           0.000     1.625    fsm/tirar_dados[1]_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  fsm/tirar_dados_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.842     2.007    fsm/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  fsm/tirar_dados_reg[1]/C

Slack:                    inf
  Source:                 sw_enclave[4]
                            (input port)
  Destination:            fsm/tirar_dados_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.337ns (19.983%)  route 1.348ns (80.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw_enclave[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[4]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_enclave_IBUF[4]_inst/O
                         net (fo=2, routed)           1.348     1.639    fsm/sw_enclave_IBUF[4]
    SLICE_X33Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  fsm/tirar_dados[4]_i_3/O
                         net (fo=1, routed)           0.000     1.684    fsm/tirar_dados[4]_i_3_n_0
    SLICE_X33Y93         FDRE                                         r  fsm/tirar_dados_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.842     2.007    fsm/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  fsm/tirar_dados_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/sumturno1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.710ns  (logic 0.320ns (18.689%)  route 1.390ns (81.311%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.390     1.665    fsm/reset_IBUF
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.710 r  fsm/sumturno1_i_1/O
                         net (fo=1, routed)           0.000     1.710    fsm/sumturno1_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  fsm/sumturno1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.842     2.007    fsm/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  fsm/sumturno1_reg/C

Slack:                    inf
  Source:                 sw_enclave[3]
                            (input port)
  Destination:            fsm/tirar_dados_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.751ns  (logic 0.322ns (18.418%)  route 1.428ns (81.582%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw_enclave[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  sw_enclave_IBUF[3]_inst/O
                         net (fo=2, routed)           1.428     1.706    fsm/sw_enclave_IBUF[3]
    SLICE_X33Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.751 r  fsm/tirar_dados[3]_i_1/O
                         net (fo=1, routed)           0.000     1.751    fsm/tirar_dados[3]_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  fsm/tirar_dados_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.842     2.007    fsm/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  fsm/tirar_dados_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/habilitador_num_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.320ns (17.536%)  route 1.503ns (82.464%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.503     1.777    fsm/reset_IBUF
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  fsm/habilitador_num_i_1/O
                         net (fo=1, routed)           0.000     1.822    fsm/habilitador_num_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  fsm/habilitador_num_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.842     2.007    fsm/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  fsm/habilitador_num_reg/C

Slack:                    inf
  Source:                 sw_enclave[2]
                            (input port)
  Destination:            fsm/tirar_dados_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.336ns (18.261%)  route 1.503ns (81.739%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sw_enclave[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  sw_enclave_IBUF[2]_inst/O
                         net (fo=2, routed)           1.266     1.557    fsm/sw_enclave_IBUF[2]
    SLICE_X31Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.602 r  fsm/tirar_dados[2]_i_1/O
                         net (fo=1, routed)           0.237     1.839    fsm/tirar_dados[2]_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  fsm/tirar_dados_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.842     2.007    fsm/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  fsm/tirar_dados_reg[2]/C





