---
title: "Design Space Exploration and Modeling for CIM"


# Authors
# If you created a profile for a user (e.g. the default `admin` user), write the username (folder name) here 
# and it will be replaced with their full name and linked to their profile.
#authors:
#- admin
#- Robert Ford

## Author notes (optional)
#author_notes:
#- "Equal contribution"
#- "Equal contribution"

#date: "2013-07-01T00:00:00Z"
doi: ""

## Schedule page publish date (NOT publication's date).
#publishDate: "2017-01-01T00:00:00Z"

## Publication type.
# Legend: 0 = Uncategorized; 1 = Conference paper; 2 = Journal article;
# 3 = Preprint / Working Paper; 4 = Report; 5 = Book; 6 = Book section;
# 7 = Thesis; 8 = Patent
#publication_types: ["2"]

## Publication name and optional abbreviated publication name.
#publication: In *IEEE Transactions on Circuits and Systems I: Regular Papers*
#publication_short: In *ICW*

#abstract: "CIM-DSE: Design Space Exploration for Analyzing and Bridging the Efficiency Gap between the Computing-in-Memory Macro and Accelerator (under review)"

# Summary. An optional shortened abstract.
summary: "Design space exploration has been widely adopted to investigating von-Neumman architectures. However, only a few works have attempted to model and explore the emerging CIM architectures."


#tags: []

# Display this page in the Featured widget?
featured: false


---


### 2020
**[ISPASS'20]** An Architecture-Level Energy and Area Estimator for Processing-In-Memory Accelerator Designs

### 2021
**[TC'21]** Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators

### 2022
**[ICCAD'22]** Design Space and Memory Technology Co-Exploration for In-Memory Computing Based Machine Learning Accelerators

### 2023
**[DAC'23]** XPert: Peripheral Circuit & Neural Architecture Co-search for Area and Energy-efficient Xbar-based Computing

**[arxiv'23]** NicePIM: Design Space Exploration for Processing-In-Memory DNN Accelerators with 3D-Stacked-DRAM

**[ICCAD'23]** Benchmarking and modeling of analog and digital SRAM in-memory computing architectures

**[TCAD'23]** MNSIM 2.0: A Behavior-Level Modeling Tool for Processing-In-Memory Architectures

**[TCAD'23]** Efficient Processing of MLPerf Mobile Workloads Using Digital Compute-In-Memory Macros