Analysis & Synthesis report for processadorPinagem
Fri Feb 14 17:48:04 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for processador:bloco20|memoriaDados:bancoMemoria|altsyncram:memory_rtl_0|altsyncram_2uj1:auto_generated
 15. Parameter Settings for User Entity Instance: processador:bloco20|memoriaInstrucoes:blocoinstrucoes
 16. Parameter Settings for User Entity Instance: processador:bloco20|banco:bancoRegLeitura
 17. Parameter Settings for User Entity Instance: processador:bloco20|memoriaDados:bancoMemoria
 18. Parameter Settings for Inferred Entity Instance: processador:bloco20|memoriaDados:bancoMemoria|altsyncram:memory_rtl_0
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "decod:bloco16"
 31. Port Connectivity Checks: "decod:bloco101"
 32. Port Connectivity Checks: "decod:bloco100"
 33. Port Connectivity Checks: "decod:bloco14"
 34. Port Connectivity Checks: "decod:bloco12"
 35. Port Connectivity Checks: "processador:bloco20|somador5bits:calculoBranchAddress"
 36. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:bloco31"
 37. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[30].bloco"
 38. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[29].bloco"
 39. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[28].bloco"
 40. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[27].bloco"
 41. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[26].bloco"
 42. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[25].bloco"
 43. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[24].bloco"
 44. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[23].bloco"
 45. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[22].bloco"
 46. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[21].bloco"
 47. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[20].bloco"
 48. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[19].bloco"
 49. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[18].bloco"
 50. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[17].bloco"
 51. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[16].bloco"
 52. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[15].bloco"
 53. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[14].bloco"
 54. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[13].bloco"
 55. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[12].bloco"
 56. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[11].bloco"
 57. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[10].bloco"
 58. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[9].bloco"
 59. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[8].bloco"
 60. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[7].bloco"
 61. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[6].bloco"
 62. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[5].bloco"
 63. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[4].bloco"
 64. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[3].bloco"
 65. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[2].bloco"
 66. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[1].bloco"
 67. Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:bloco0"
 68. Port Connectivity Checks: "processador:bloco20|somador5bits:incrementaPC|somador1bit:somador[0].instancia"
 69. Port Connectivity Checks: "processador:bloco20|somador5bits:incrementaPC"
 70. Port Connectivity Checks: "processador:bloco20"
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 14 17:48:04 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; processadorPinagem                              ;
; Top-level Entity Name              ; processadorPinagem                              ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 769                                             ;
;     Total combinational functions  ; 705                                             ;
;     Dedicated logic registers      ; 134                                             ;
; Total registers                    ; 134                                             ;
; Total pins                         ; 100                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,024                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; processadorPinagem ; processadorPinagem ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------+---------+
; processadorPinagem.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/lanza/Documents/pratica6/processadorPinagem.v                                      ;         ;
; processador.v                                            ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/processador.v                                             ;         ;
; countpc.v                                                ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/countpc.v                                                 ;         ;
; somador5bits.v                                           ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/somador5bits.v                                            ;         ;
; somador1bit.v                                            ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/somador1bit.v                                             ;         ;
; memoriainstrucoes.v                                      ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/memoriainstrucoes.v                                       ;         ;
; controleprincipal.v                                      ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/controleprincipal.v                                       ;         ;
; multiplexador.v                                          ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/multiplexador.v                                           ;         ;
; deslocador.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/deslocador.v                                              ;         ;
; extensor.v                                               ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/extensor.v                                                ;         ;
; banco.v                                                  ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/banco.v                                                   ;         ;
; multiplexador32.v                                        ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/multiplexador32.v                                         ;         ;
; alucontrol.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/alucontrol.v                                              ;         ;
; ula32bits.v                                              ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/ula32bits.v                                               ;         ;
; muxbinvert.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/muxbinvert.v                                              ;         ;
; ula.v                                                    ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/ula.v                                                     ;         ;
; mux2.v                                                   ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/mux2.v                                                    ;         ;
; muxula.v                                                 ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/muxula.v                                                  ;         ;
; overflow.v                                               ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/overflow.v                                                ;         ;
; muxaddress.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/muxaddress.v                                              ;         ;
; memoriadados.v                                           ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/memoriadados.v                                            ;         ;
; decod.v                                                  ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lanza/Documents/pratica6/decod.v                                                   ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                                          ; c:/users/lanza/desktop/cefet/aoc/laoc/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                                          ; c:/users/lanza/desktop/cefet/aoc/laoc/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                                          ; c:/users/lanza/desktop/cefet/aoc/laoc/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                                          ; c:/users/lanza/desktop/cefet/aoc/laoc/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                                           ; yes             ; Megafunction                                          ; c:/users/lanza/desktop/cefet/aoc/laoc/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                                          ; c:/users/lanza/desktop/cefet/aoc/laoc/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                               ; yes             ; Megafunction                                          ; c:/users/lanza/desktop/cefet/aoc/laoc/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                               ; yes             ; Megafunction                                          ; c:/users/lanza/desktop/cefet/aoc/laoc/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                                          ; c:/users/lanza/desktop/cefet/aoc/laoc/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_2uj1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lanza/Documents/pratica6/db/altsyncram_2uj1.tdf                                    ;         ;
; db/processadorpinagem.ram0_memoriadados_79ea699b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/lanza/Documents/pratica6/db/processadorpinagem.ram0_memoriadados_79ea699b.hdl.mif  ;         ;
; lpm_divide.tdf                                           ; yes             ; Megafunction                                          ; c:/users/lanza/desktop/cefet/aoc/laoc/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                                          ; yes             ; Megafunction                                          ; c:/users/lanza/desktop/cefet/aoc/laoc/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                                      ; yes             ; Megafunction                                          ; c:/users/lanza/desktop/cefet/aoc/laoc/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_75m.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lanza/Documents/pratica6/db/lpm_divide_75m.tdf                                     ;         ;
; db/sign_div_unsign_ekh.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lanza/Documents/pratica6/db/sign_div_unsign_ekh.tdf                                ;         ;
; db/alt_u_div_uve.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lanza/Documents/pratica6/db/alt_u_div_uve.tdf                                      ;         ;
; db/add_sub_lkc.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lanza/Documents/pratica6/db/add_sub_lkc.tdf                                        ;         ;
; db/add_sub_mkc.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lanza/Documents/pratica6/db/add_sub_mkc.tdf                                        ;         ;
; db/lpm_divide_35m.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lanza/Documents/pratica6/db/lpm_divide_35m.tdf                                     ;         ;
; db/sign_div_unsign_akh.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lanza/Documents/pratica6/db/sign_div_unsign_akh.tdf                                ;         ;
; db/alt_u_div_mve.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lanza/Documents/pratica6/db/alt_u_div_mve.tdf                                      ;         ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 769    ;
;                                             ;        ;
; Total combinational functions               ; 705    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 378    ;
;     -- 3 input functions                    ; 129    ;
;     -- <=2 input functions                  ; 198    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 627    ;
;     -- arithmetic mode                      ; 78     ;
;                                             ;        ;
; Total registers                             ; 134    ;
;     -- Dedicated logic registers            ; 134    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 100    ;
; Total memory bits                           ; 1024   ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; SW[17] ;
; Maximum fan-out                             ; 166    ;
; Total fan-out                               ; 2980   ;
; Average fan-out                             ; 3.07   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; |processadorPinagem                          ; 705 (0)           ; 134 (0)      ; 1024        ; 0            ; 0       ; 0         ; 100  ; 0            ; |processadorPinagem                                                                                                      ; work         ;
;    |decod:bloco100|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|decod:bloco100                                                                                       ; work         ;
;    |decod:bloco12|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|decod:bloco12                                                                                        ; work         ;
;    |decod:bloco16|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|decod:bloco16                                                                                        ; work         ;
;    |lpm_divide:Mod0|                         ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod0                                                                                      ; work         ;
;       |lpm_divide_75m:auto_generated|        ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod0|lpm_divide_75m:auto_generated                                                        ; work         ;
;          |sign_div_unsign_ekh:divider|       ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider                            ; work         ;
;             |alt_u_div_uve:divider|          ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider      ; work         ;
;    |lpm_divide:Mod1|                         ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod1                                                                                      ; work         ;
;       |lpm_divide_35m:auto_generated|        ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod1|lpm_divide_35m:auto_generated                                                        ; work         ;
;          |sign_div_unsign_akh:divider|       ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider                            ; work         ;
;             |alt_u_div_mve:divider|          ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider      ; work         ;
;    |lpm_divide:Mod4|                         ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod4                                                                                      ; work         ;
;       |lpm_divide_75m:auto_generated|        ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod4|lpm_divide_75m:auto_generated                                                        ; work         ;
;          |sign_div_unsign_ekh:divider|       ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod4|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider                            ; work         ;
;             |alt_u_div_uve:divider|          ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod4|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider      ; work         ;
;    |lpm_divide:Mod5|                         ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod5                                                                                      ; work         ;
;       |lpm_divide_35m:auto_generated|        ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod5|lpm_divide_35m:auto_generated                                                        ; work         ;
;          |sign_div_unsign_akh:divider|       ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod5|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider                            ; work         ;
;             |alt_u_div_mve:divider|          ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod5|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider      ; work         ;
;    |lpm_divide:Mod8|                         ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod8                                                                                      ; work         ;
;       |lpm_divide_75m:auto_generated|        ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod8|lpm_divide_75m:auto_generated                                                        ; work         ;
;          |sign_div_unsign_ekh:divider|       ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod8|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider                            ; work         ;
;             |alt_u_div_uve:divider|          ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod8|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider      ; work         ;
;    |lpm_divide:Mod9|                         ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod9                                                                                      ; work         ;
;       |lpm_divide_35m:auto_generated|        ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod9|lpm_divide_35m:auto_generated                                                        ; work         ;
;          |sign_div_unsign_akh:divider|       ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod9|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider                            ; work         ;
;             |alt_u_div_mve:divider|          ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|lpm_divide:Mod9|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider      ; work         ;
;    |processador:bloco20|                     ; 405 (1)           ; 134 (0)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20                                                                                  ; work         ;
;       |ALUcontrol:controleULA|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ALUcontrol:controleULA                                                           ; work         ;
;       |ULA32bits:blocoula|                   ; 77 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula                                                               ; work         ;
;          |ULA:bloco0|                        ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:bloco0                                                    ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:bloco0|somador1bit:soma                                   ; work         ;
;          |ULA:bloco31|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:bloco31                                                   ; work         ;
;             |somador1bit:soma|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:bloco31|somador1bit:soma                                  ; work         ;
;          |ULA:loopULA[10].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[10].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[10].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[11].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[11].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[11].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[12].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[12].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[12].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[13].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[13].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[13].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[14].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[14].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[14].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[15].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[15].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[15].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[16].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[16].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[16].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[17].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[17].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[17].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[18].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[18].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[18].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[19].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[19].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[19].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[1].bloco|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[1].bloco                                          ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[1].bloco|somador1bit:soma                         ; work         ;
;          |ULA:loopULA[20].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[20].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[20].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[21].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[21].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[21].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[22].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[22].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[22].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[23].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[23].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[23].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[24].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[24].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[24].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[25].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[25].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[25].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[26].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[26].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[26].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[27].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[27].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[27].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[28].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[28].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[28].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[29].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[29].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[29].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[2].bloco|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[2].bloco                                          ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[2].bloco|somador1bit:soma                         ; work         ;
;          |ULA:loopULA[30].bloco|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[30].bloco                                         ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[30].bloco|somador1bit:soma                        ; work         ;
;          |ULA:loopULA[3].bloco|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[3].bloco                                          ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[3].bloco|somador1bit:soma                         ; work         ;
;          |ULA:loopULA[4].bloco|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[4].bloco                                          ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[4].bloco|somador1bit:soma                         ; work         ;
;          |ULA:loopULA[5].bloco|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[5].bloco                                          ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[5].bloco|somador1bit:soma                         ; work         ;
;          |ULA:loopULA[6].bloco|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[6].bloco                                          ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[6].bloco|somador1bit:soma                         ; work         ;
;          |ULA:loopULA[7].bloco|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[7].bloco                                          ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[7].bloco|somador1bit:soma                         ; work         ;
;          |ULA:loopULA[8].bloco|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[8].bloco                                          ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[8].bloco|somador1bit:soma                         ; work         ;
;          |ULA:loopULA[9].bloco|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[9].bloco                                          ; work         ;
;             |somador1bit:soma|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[9].bloco|somador1bit:soma                         ; work         ;
;       |banco:bancoRegLeitura|                ; 234 (234)         ; 129 (129)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|banco:bancoRegLeitura                                                            ; work         ;
;       |controlePrincipal:unidadeControle|    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|controlePrincipal:unidadeControle                                                ; work         ;
;       |countPC:alteracaoPC|                  ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|countPC:alteracaoPC                                                              ; work         ;
;       |memoriaDados:bancoMemoria|            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|memoriaDados:bancoMemoria                                                        ; work         ;
;          |altsyncram:memory_rtl_0|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|memoriaDados:bancoMemoria|altsyncram:memory_rtl_0                                ; work         ;
;             |altsyncram_2uj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|memoriaDados:bancoMemoria|altsyncram:memory_rtl_0|altsyncram_2uj1:auto_generated ; work         ;
;       |memoriaInstrucoes:blocoinstrucoes|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|memoriaInstrucoes:blocoinstrucoes                                                ; work         ;
;       |multiplexador32:muxpreULA|            ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|multiplexador32:muxpreULA                                                        ; work         ;
;       |multiplexador32:saidaMemoriaDados|    ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|multiplexador32:saidaMemoriaDados                                                ; work         ;
;       |muxAddress:finalAddress|              ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|muxAddress:finalAddress                                                          ; work         ;
;       |somador5bits:calculoBranchAddress|    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|somador5bits:calculoBranchAddress                                                ; work         ;
;          |somador1bit:somador[2].instancia|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|somador5bits:calculoBranchAddress|somador1bit:somador[2].instancia               ; work         ;
;       |somador5bits:incrementaPC|            ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|somador5bits:incrementaPC                                                        ; work         ;
;          |somador1bit:somador[2].instancia|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|somador5bits:incrementaPC|somador1bit:somador[2].instancia                       ; work         ;
;          |somador1bit:somador[3].instancia|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processadorPinagem|processador:bloco20|somador5bits:incrementaPC|somador1bit:somador[3].instancia                       ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; Name                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                      ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; processador:bloco20|memoriaDados:bancoMemoria|altsyncram:memory_rtl_0|altsyncram_2uj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/processadorPinagem.ram0_memoriaDados_79ea699b.hdl.mif ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+-----------------------------------------------------------------+---------------------------------------------+
; Register name                                                   ; Reason for Removal                          ;
+-----------------------------------------------------------------+---------------------------------------------+
; processador:bloco20|banco:bancoRegLeitura|registradores[28][0]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][0]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][0]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][31] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][31] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][31]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][30] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][30] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][30]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][29] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][29] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][29]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][28] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][28] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][28]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][27] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][27] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][27]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][26] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][26] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][26]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][25] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][25] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][25]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][24] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][24] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][24]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][23] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][23] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][23]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][22] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][22] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][22]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][21] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][21] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][21]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][20] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][20] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][20]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][19] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][19] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][19]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][18] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][18] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][18]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][17] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][17] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][17]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][16] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][16] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][16]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][15] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][15] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][15]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][14] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][14] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][14]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][13] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][13] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][13]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][12] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][12] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][12]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][11] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][11] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][11]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][10] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][10] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][10]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][9]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][9]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][9]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][8]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][8]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][8]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][7]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][7]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][7]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][6]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][6]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][6]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][5]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][5]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][5]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][4]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][4]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][4]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][3]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][3]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][3]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][2]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][2]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][2]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[28][1]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[20][1]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[4][1]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][0]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][0]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][0]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][0]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][0]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][0]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][0]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][0]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][0]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][0]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][0]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][0]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][31] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][31] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][31] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][31] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][31] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][31] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][31] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][31] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][31] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][31]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][31]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][31]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][30] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][30] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][30] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][30] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][30] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][30] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][30] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][30] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][30] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][30]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][30]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][30]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][29] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][29] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][29] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][29] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][29] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][29] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][29] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][29] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][29] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][29]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][29]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][29]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][28] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][28] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][28] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][28] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][28] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][28] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][28] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][28] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][28] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][28]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][28]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][28]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][27] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][27] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][27] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][27] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][27] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][27] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][27] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][27] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][27] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][27]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][27]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][27]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][26] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][26] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][26] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][26] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][26] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][26] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][26] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][26] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][26] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][26]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][26]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][26]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][25] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][25] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][25] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][25] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][25] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][25] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][25] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][25] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][25] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][25]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][25]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][25]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][24] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][24] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][24] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][24] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][24] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][24] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][24] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][24] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][24] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][24]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][24]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][24]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][23] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][23] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][23] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][23] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][23] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][23] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][23] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][23] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][23] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][23]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][23]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][23]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][22] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][22] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][22] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][22] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][22] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][22] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][22] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][22] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][22] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][22]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][22]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][22]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][21] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][21] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][21] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][21] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][21] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][21] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][21] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][21] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][21] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][21]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][21]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][21]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][20] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][20] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][20] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][20] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][20] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][20] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][20] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][20] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][20] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][20]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][20]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][20]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][19] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][19] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][19] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][19] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][19] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][19] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][19] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][19] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][19] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][19]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][19]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][19]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][18] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][18] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][18] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][18] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][18] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][18] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][18] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][18] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][18] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][18]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][18]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][18]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][17] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][17] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][17] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][17] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][17] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][17] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][17] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][17] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][17] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][17]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][17]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][17]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][16] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][16] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][16] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][16] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][16] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][16] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][16] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][16] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][16] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][16]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][16]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][16]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][15] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][15] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][15] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][15] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][15] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][15] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][15] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][15] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][15] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][15]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][15]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][15]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][14] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][14] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][14] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][14] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][14] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][14] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][14] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][14] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][14] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][14]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][14]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][14]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][13] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][13] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][13] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][13] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][13] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][13] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][13] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][13] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][13] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][13]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][13]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][13]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][12] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][12] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][12] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][12] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][12] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][12] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][12] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][12] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][12] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][12]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][12]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][12]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][11] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][11] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][11] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][11] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][11] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][11] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][11] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][11] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][11] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][11]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][11]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][11]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][10] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][10] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][10] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][10] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][10] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][10] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][10] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][10] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][10] ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][10]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][10]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][10]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][9]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][9]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][9]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][9]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][9]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][9]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][9]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][9]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][9]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][9]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][9]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][9]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][8]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][8]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][8]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][8]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][8]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][8]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][8]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][8]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][8]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][8]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][8]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][8]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][7]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][7]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][7]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][7]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][7]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][7]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][7]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][7]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][7]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][7]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][7]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][7]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][6]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][6]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][6]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][6]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][6]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][6]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][6]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][6]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][6]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][6]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][6]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][6]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][5]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][5]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][5]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][5]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][5]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][5]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][5]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][5]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][5]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][5]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][5]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][5]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][4]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][4]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][4]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][4]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][4]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][4]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][4]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][4]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][4]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][4]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][4]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][4]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][3]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][3]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][3]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][3]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][3]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][3]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][3]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][3]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][3]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][3]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][3]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][3]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][2]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][2]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][2]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][2]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][2]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][2]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][2]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][2]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][2]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][2]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][2]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][2]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[31][1]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[30][1]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[29][1]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[23][1]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[22][1]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[21][1]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[15][1]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[14][1]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[13][1]  ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[7][1]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[6][1]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[5][1]   ; Lost fanout                                 ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][0]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][0]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][0]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][0]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][0]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][0]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][0]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][0]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][0]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][31] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][31] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][31] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][31] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][31] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][31] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][31]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][31]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][31]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][30] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][30] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][30] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][30] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][30] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][30] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][30]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][30]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][30]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][29] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][29] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][29] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][29] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][29] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][29] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][29]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][29]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][29]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][28] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][28] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][28] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][28] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][28] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][28] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][28]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][28]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][28]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][27] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][27] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][27] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][27] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][27] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][27] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][27]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][27]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][27]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][26] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][26] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][26] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][26] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][26] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][26] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][26]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][26]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][26]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][25] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][25] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][25] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][25] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][25] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][25] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][25]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][25]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][25]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][24] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][24] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][24] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][24] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][24] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][24] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][24]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][24]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][24]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][23] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][23] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][23] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][23] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][23] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][23] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][23]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][23]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][23]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][22] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][22] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][22] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][22] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][22] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][22] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][22]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][22]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][22]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][21] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][21] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][21] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][21] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][21] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][21] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][21]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][21]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][21]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][20] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][20] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][20] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][20] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][20] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][20] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][20]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][20]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][20]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][19] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][19] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][19] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][19] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][19] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][19] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][19]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][19]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][19]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][18] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][18] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][18] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][18] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][18] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][18] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][18]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][18]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][18]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][17] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][17] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][17] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][17] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][17] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][17] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][17]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][17]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][17]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][16] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][16] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][16] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][16] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][16] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][16] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][16]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][16]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][16]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][15] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][15] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][15] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][15] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][15] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][15] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][15]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][15]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][15]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][14] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][14] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][14] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][14] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][14] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][14] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][14]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][14]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][14]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][13] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][13] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][13] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][13] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][13] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][13] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][13]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][13]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][13]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][12] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][12] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][12] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][12] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][12] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][12] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][12]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][12]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][12]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][11] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][11] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][11] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][11] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][11] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][11] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][11]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][11]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][11]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][10] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][10] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][10] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][10] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][10] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][10] ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][10]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][10]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][10]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][9]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][9]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][9]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][9]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][9]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][9]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][9]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][9]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][9]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][8]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][8]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][8]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][8]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][8]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][8]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][8]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][8]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][8]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][7]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][7]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][7]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][7]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][7]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][7]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][7]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][7]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][7]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][6]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][6]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][6]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][6]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][6]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][6]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][6]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][6]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][6]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][5]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][5]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][5]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][5]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][5]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][5]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][5]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][5]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][5]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][4]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][4]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][4]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][4]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][4]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][4]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][4]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][4]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][4]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][3]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][3]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][3]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][3]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][3]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][3]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][3]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][3]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][3]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][2]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][2]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][2]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][2]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][2]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][2]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][2]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][2]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][2]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[27][1]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[26][1]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[25][1]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[24][1]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[19][1]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[11][1]  ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[3][1]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[2][1]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[1][1]   ; Stuck at GND due to stuck port clock_enable ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][7]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][6]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][5]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][4]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][3]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][2]  ; Stuck at VCC due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][1]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][0]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][0]  ; Stuck at VCC due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][0]  ; Stuck at VCC due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][31] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][31] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][31] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][30] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][30] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][30] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][29] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][29] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][29] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][28] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][28] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][28] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][27] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][27] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][27] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][26] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][26] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][26] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][25] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][25] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][25] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][24] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][24] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][24] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][23] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][23] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][23] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][22] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][22] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][22] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][21] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][21] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][21] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][20] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][20] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][20] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][19] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][19] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][19] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][18] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][18] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][18] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][17] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][17] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][17] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][16] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][16] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][16] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][15] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][15] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][15] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][14] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][14] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][14] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][13] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][13] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][13] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][12] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][12] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][12] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][11] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][11] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][11] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][10] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][10] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][10] ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][9]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][9]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][9]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][8]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][8]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][8]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][7]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][7]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][6]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][6]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][5]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][5]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][4]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][4]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][3]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][3]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][2]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][2]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[18][1]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[17][1]  ; Stuck at VCC due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][7]   ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][6]   ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][5]   ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][4]   ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][3]   ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][2]   ; Stuck at VCC due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][1]   ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][0]   ; Stuck at VCC due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][8]   ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][9]   ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][10]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][11]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][12]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][13]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][14]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][15]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][16]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][17]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][18]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][19]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][20]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][21]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][22]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][23]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][24]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][25]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][26]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][27]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][28]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][29]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][30]  ; Stuck at GND due to stuck port data_in      ;
; processador:bloco20|banco:bancoRegLeitura|registradores[9][31]  ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 896                         ;                                             ;
+-----------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                  ;
+-----------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                         ;
+-----------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; processador:bloco20|banco:bancoRegLeitura|registradores[12][7]  ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][7], ;
;                                                                 ; due to stuck port data_in ; processador:bloco20|banco:bancoRegLeitura|registradores[9][8]  ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][31] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][0], ;
;                                                                 ; due to stuck port data_in ; processador:bloco20|banco:bancoRegLeitura|registradores[9][31] ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][6]  ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][6]  ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][5]  ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][5]  ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][4]  ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][4]  ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][2]  ; Stuck at VCC              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][3]  ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][1]  ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][2]  ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][0]  ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][1]  ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][30] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][30] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][29] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][29] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][28] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][28] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][27] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][27] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][26] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][26] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][25] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][25] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][24] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][24] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][23] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][23] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][22] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][22] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][21] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][21] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][20] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][20] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][19] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][19] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][18] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][18] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][17] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][17] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][16] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][16] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][15] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][15] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][14] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][14] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][13] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][13] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][12] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][12] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][11] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][11] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][10] ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][10] ;
;                                                                 ; due to stuck port data_in ;                                                                ;
; processador:bloco20|banco:bancoRegLeitura|registradores[12][9]  ; Stuck at GND              ; processador:bloco20|banco:bancoRegLeitura|registradores[9][9]  ;
;                                                                 ; due to stuck port data_in ;                                                                ;
+-----------------------------------------------------------------+---------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 134   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                      ;
+---------------------------------------------------------------+------------------------------------------------------------+------+
; Register Name                                                 ; Megafunction                                               ; Type ;
+---------------------------------------------------------------+------------------------------------------------------------+------+
; processador:bloco20|memoriaDados:bancoMemoria|readData[0..31] ; processador:bloco20|memoriaDados:bancoMemoria|memory_rtl_0 ; RAM  ;
+---------------------------------------------------------------+------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |processadorPinagem|processador:bloco20|countPC:alteracaoPC|pcout[4]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |processadorPinagem|processador:bloco20|countPC:alteracaoPC|pcout[1]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processadorPinagem|processador:bloco20|banco:bancoRegLeitura|registradores[8][5]                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processadorPinagem|processador:bloco20|banco:bancoRegLeitura|registradores[16][22]                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processadorPinagem|processador:bloco20|banco:bancoRegLeitura|registradores[9][13]                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processadorPinagem|processador:bloco20|banco:bancoRegLeitura|registradores[10][6]                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:loopULA[10].bloco|muxULA:seletorResultado|Mux0 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |processadorPinagem|processador:bloco20|banco:bancoRegLeitura|Mux6                                            ;
; 12:1               ; 30 bits   ; 240 LEs       ; 120 LEs              ; 120 LEs                ; No         ; |processadorPinagem|processador:bloco20|banco:bancoRegLeitura|Mux44                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |processadorPinagem|processador:bloco20|banco:bancoRegLeitura|Mux63                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processador:bloco20|memoriaDados:bancoMemoria|altsyncram:memory_rtl_0|altsyncram_2uj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:bloco20|memoriaInstrucoes:blocoinstrucoes ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; memSize        ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:bloco20|banco:bancoRegLeitura ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:bloco20|memoriaDados:bancoMemoria ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; memSize        ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:bloco20|memoriaDados:bancoMemoria|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------------------------------------------+------------------------+
; Parameter Name                     ; Value                                                    ; Type                   ;
+------------------------------------+----------------------------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT                                                ; Untyped                ;
; WIDTH_A                            ; 32                                                       ; Untyped                ;
; WIDTHAD_A                          ; 5                                                        ; Untyped                ;
; NUMWORDS_A                         ; 32                                                       ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                ;
; WIDTH_B                            ; 32                                                       ; Untyped                ;
; WIDTHAD_B                          ; 5                                                        ; Untyped                ;
; NUMWORDS_B                         ; 32                                                       ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                ;
; INIT_FILE                          ; db/processadorPinagem.ram0_memoriaDados_79ea699b.hdl.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone II                                               ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_2uj1                                          ; Untyped                ;
+------------------------------------+----------------------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_35m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_35m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_35m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_35m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_35m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                     ;
; Entity Instance                           ; processador:bloco20|memoriaDados:bancoMemoria|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "decod:bloco16"       ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; entrada[7..4] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "decod:bloco101"      ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; entrada[7..4] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "decod:bloco100"      ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; entrada[7..4] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "decod:bloco14"       ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; entrada[7..4] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "decod:bloco12"       ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; entrada[7..4] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|somador5bits:calculoBranchAddress"                                                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; s    ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "s[5..5]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:bloco31"                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[30].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[29].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[28].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[27].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[26].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[25].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[24].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[23].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[22].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[21].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[20].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[19].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[18].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[17].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[16].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[15].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[14].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[13].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[12].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[11].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[10].bloco"                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[9].bloco"                                                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[8].bloco"                                                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[7].bloco"                                                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[6].bloco"                                                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[5].bloco"                                                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[4].bloco"                                                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[3].bloco"                                                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[2].bloco"                                                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[1].bloco"                                                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overf    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|ULA32bits:blocoula|ULA:bloco0"                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; overf ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|somador5bits:incrementaPC|somador1bit:somador[0].instancia" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Te   ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20|somador5bits:incrementaPC"                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; b[4..1] ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; s       ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "s[5..5]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:bloco20"                                                                                ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; result               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instruction[31..18]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Data1                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; saidaMUX             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; registrador8[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; registrador9[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; registrador10[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; registrador12[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; registrador16[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Feb 14 17:48:02 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processadorPinagem -c processadorPinagem
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file processadorpinagem.v
    Info (12023): Found entity 1: processadorPinagem
Warning (10236): Verilog HDL Implicit Net warning at processadorPinagem.v(12): created implicit net for "reset"
Info (12127): Elaborating entity "processadorPinagem" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at processadorPinagem.v(35): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at processadorPinagem.v(44): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at processadorPinagem.v(54): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at processadorPinagem.v(63): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at processadorPinagem.v(72): truncated value with size 32 to match size of target (8)
Warning (10034): Output port "HEX5" at processadorPinagem.v(4) has no driver
Warning (10034): Output port "HEX6" at processadorPinagem.v(4) has no driver
Warning (10034): Output port "HEX7" at processadorPinagem.v(4) has no driver
Warning (10034): Output port "LEDG[6..5]" at processadorPinagem.v(6) has no driver
Warning (12125): Using design file processador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: processador
Warning (10236): Verilog HDL Implicit Net warning at processador.v(38): created implicit net for "MemparaReg"
Warning (10236): Verilog HDL Implicit Net warning at processador.v(38): created implicit net for "LeMem"
Warning (10236): Verilog HDL Implicit Net warning at processador.v(38): created implicit net for "MemWrite"
Warning (10236): Verilog HDL Implicit Net warning at processador.v(38): created implicit net for "Branch"
Info (12128): Elaborating entity "processador" for hierarchy "processador:bloco20"
Warning (12125): Using design file countpc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: countPC
Info (12128): Elaborating entity "countPC" for hierarchy "processador:bloco20|countPC:alteracaoPC"
Warning (12125): Using design file somador5bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: somador5bits
Info (12128): Elaborating entity "somador5bits" for hierarchy "processador:bloco20|somador5bits:incrementaPC"
Warning (12125): Using design file somador1bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: somador1bit
Info (12128): Elaborating entity "somador1bit" for hierarchy "processador:bloco20|somador5bits:incrementaPC|somador1bit:somador[0].instancia"
Warning (12125): Using design file memoriainstrucoes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: memoriaInstrucoes
Info (12128): Elaborating entity "memoriaInstrucoes" for hierarchy "processador:bloco20|memoriaInstrucoes:blocoinstrucoes"
Warning (10030): Net "memory.data_a" at memoriainstrucoes.v(8) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memory.waddr_a" at memoriainstrucoes.v(8) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memory.we_a" at memoriainstrucoes.v(8) has no driver or initial value, using a default initial value '0'
Warning (12125): Using design file controleprincipal.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: controlePrincipal
Warning (10236): Verilog HDL Implicit Net warning at controleprincipal.v(14): created implicit net for "j"
Info (12128): Elaborating entity "controlePrincipal" for hierarchy "processador:bloco20|controlePrincipal:unidadeControle"
Warning (12125): Using design file multiplexador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: multiplexador
Info (12128): Elaborating entity "multiplexador" for hierarchy "processador:bloco20|multiplexador:muxWriteReg"
Warning (12125): Using design file deslocador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: deslocador
Info (12128): Elaborating entity "deslocador" for hierarchy "processador:bloco20|deslocador:correcaoImmediate"
Warning (12125): Using design file extensor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: extensor
Info (12128): Elaborating entity "extensor" for hierarchy "processador:bloco20|extensor:blocoextensor"
Warning (12125): Using design file banco.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: banco
Info (12128): Elaborating entity "banco" for hierarchy "processador:bloco20|banco:bancoRegLeitura"
Warning (12125): Using design file multiplexador32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: multiplexador32
Info (12128): Elaborating entity "multiplexador32" for hierarchy "processador:bloco20|multiplexador32:muxpreULA"
Warning (12125): Using design file alucontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALUcontrol
Info (12128): Elaborating entity "ALUcontrol" for hierarchy "processador:bloco20|ALUcontrol:controleULA"
Warning (12125): Using design file ula32bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ULA32bits
Info (12128): Elaborating entity "ULA32bits" for hierarchy "processador:bloco20|ULA32bits:blocoula"
Warning (12125): Using design file muxbinvert.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: muxBinvert
Info (12128): Elaborating entity "muxBinvert" for hierarchy "processador:bloco20|ULA32bits:blocoula|muxBinvert:inversora"
Warning (12125): Using design file ula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ULA
Info (12128): Elaborating entity "ULA" for hierarchy "processador:bloco20|ULA32bits:blocoula|ULA:bloco0"
Warning (12125): Using design file mux2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux2
Info (12128): Elaborating entity "mux2" for hierarchy "processador:bloco20|ULA32bits:blocoula|ULA:bloco0|mux2:alteracaoB"
Warning (12125): Using design file muxula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: muxULA
Info (12128): Elaborating entity "muxULA" for hierarchy "processador:bloco20|ULA32bits:blocoula|ULA:bloco0|muxULA:seletorResultado"
Warning (10270): Verilog HDL Case Statement warning at muxula.v(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at muxula.v(9): inferring latch(es) for variable "saida", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "saida" at muxula.v(9)
Warning (12125): Using design file overflow.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: overflow
Info (12128): Elaborating entity "overflow" for hierarchy "processador:bloco20|ULA32bits:blocoula|ULA:bloco0|overflow:check"
Warning (12125): Using design file muxaddress.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: muxAddress
Info (12128): Elaborating entity "muxAddress" for hierarchy "processador:bloco20|muxAddress:branchPCmais"
Warning (12125): Using design file memoriadados.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: memoriaDados
Info (12128): Elaborating entity "memoriaDados" for hierarchy "processador:bloco20|memoriaDados:bancoMemoria"
Warning (12125): Using design file decod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decod
Info (12128): Elaborating entity "decod" for hierarchy "decod:bloco12"
Warning (276027): Inferred dual-clock RAM node "processador:bloco20|memoriaDados:bancoMemoria|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "processador:bloco20|memoriaInstrucoes:blocoinstrucoes|memory" is uninferred due to inappropriate RAM size
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:bloco0|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[1].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[2].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[3].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[4].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[5].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[6].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[7].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[8].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[9].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[10].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[11].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[12].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[13].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[14].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[15].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[16].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[17].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[18].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[19].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[20].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[21].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[22].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[23].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[24].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[25].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[26].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[27].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[28].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[29].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:loopULA[30].bloco|muxULA:seletorResultado|saida" is permanently enabled
Warning (14026): LATCH primitive "processador:bloco20|ULA32bits:blocoula|ULA:bloco31|muxULA:seletorResultado|saida" is permanently enabled
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processador:bloco20|memoriaDados:bancoMemoria|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/processadorPinagem.ram0_memoriaDados_79ea699b.hdl.mif
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod9"
Info (12130): Elaborated megafunction instantiation "processador:bloco20|memoriaDados:bancoMemoria|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "processador:bloco20|memoriaDados:bancoMemoria|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/processadorPinagem.ram0_memoriaDados_79ea699b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2uj1.tdf
    Info (12023): Found entity 1: altsyncram_2uj1
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf
    Info (12023): Found entity 1: lpm_divide_75m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1"
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf
    Info (12023): Found entity 1: lpm_divide_35m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod2"
Info (12133): Instantiated megafunction "lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod6"
Info (12133): Instantiated megafunction "lpm_divide:Mod6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 33 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
Info (17049): 384 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
Info (21057): Implemented 936 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 82 output pins
    Info (21061): Implemented 804 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 143 warnings
    Info: Peak virtual memory: 4636 megabytes
    Info: Processing ended: Fri Feb 14 17:48:04 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


