|ULA
I_SEL[0] => Mux0.IN10
I_SEL[0] => Mux1.IN10
I_SEL[0] => Mux2.IN10
I_SEL[0] => Mux3.IN10
I_SEL[0] => Mux4.IN10
I_SEL[0] => Mux5.IN10
I_SEL[0] => Mux6.IN10
I_SEL[0] => Mux7.IN10
I_SEL[0] => Mux8.IN10
I_SEL[0] => Mux9.IN10
I_SEL[0] => Mux10.IN10
I_SEL[0] => Mux11.IN10
I_SEL[0] => Mux12.IN10
I_SEL[0] => Mux13.IN10
I_SEL[0] => Mux14.IN10
I_SEL[0] => Mux15.IN10
I_SEL[1] => Mux0.IN9
I_SEL[1] => Mux1.IN9
I_SEL[1] => Mux2.IN9
I_SEL[1] => Mux3.IN9
I_SEL[1] => Mux4.IN9
I_SEL[1] => Mux5.IN9
I_SEL[1] => Mux6.IN9
I_SEL[1] => Mux7.IN9
I_SEL[1] => Mux8.IN9
I_SEL[1] => Mux9.IN9
I_SEL[1] => Mux10.IN9
I_SEL[1] => Mux11.IN9
I_SEL[1] => Mux12.IN9
I_SEL[1] => Mux13.IN9
I_SEL[1] => Mux14.IN9
I_SEL[1] => Mux15.IN9
I_SEL[2] => Mux0.IN8
I_SEL[2] => Mux1.IN8
I_SEL[2] => Mux2.IN8
I_SEL[2] => Mux3.IN8
I_SEL[2] => Mux4.IN8
I_SEL[2] => Mux5.IN8
I_SEL[2] => Mux6.IN8
I_SEL[2] => Mux7.IN8
I_SEL[2] => Mux8.IN8
I_SEL[2] => Mux9.IN8
I_SEL[2] => Mux10.IN8
I_SEL[2] => Mux11.IN8
I_SEL[2] => Mux12.IN8
I_SEL[2] => Mux13.IN8
I_SEL[2] => Mux14.IN8
I_SEL[2] => Mux15.IN8
I_RS1[0] => Add0.IN32
I_RS1[0] => O_ULA.IN0
I_RS1[0] => O_ULA.IN0
I_RS1[0] => O_ULA.IN0
I_RS1[0] => Add1.IN16
I_RS1[0] => Mux15.IN5
I_RS1[1] => Add0.IN31
I_RS1[1] => O_ULA.IN0
I_RS1[1] => O_ULA.IN0
I_RS1[1] => O_ULA.IN0
I_RS1[1] => Add1.IN15
I_RS1[1] => Mux14.IN5
I_RS1[2] => Add0.IN30
I_RS1[2] => O_ULA.IN0
I_RS1[2] => O_ULA.IN0
I_RS1[2] => O_ULA.IN0
I_RS1[2] => Add1.IN14
I_RS1[2] => Mux13.IN5
I_RS1[3] => Add0.IN29
I_RS1[3] => O_ULA.IN0
I_RS1[3] => O_ULA.IN0
I_RS1[3] => O_ULA.IN0
I_RS1[3] => Add1.IN13
I_RS1[3] => Mux12.IN5
I_RS1[4] => Add0.IN28
I_RS1[4] => O_ULA.IN0
I_RS1[4] => O_ULA.IN0
I_RS1[4] => O_ULA.IN0
I_RS1[4] => Add1.IN12
I_RS1[4] => Mux11.IN5
I_RS1[5] => Add0.IN27
I_RS1[5] => O_ULA.IN0
I_RS1[5] => O_ULA.IN0
I_RS1[5] => O_ULA.IN0
I_RS1[5] => Add1.IN11
I_RS1[5] => Mux10.IN5
I_RS1[6] => Add0.IN26
I_RS1[6] => O_ULA.IN0
I_RS1[6] => O_ULA.IN0
I_RS1[6] => O_ULA.IN0
I_RS1[6] => Add1.IN10
I_RS1[6] => Mux9.IN5
I_RS1[7] => Add0.IN25
I_RS1[7] => O_ULA.IN0
I_RS1[7] => O_ULA.IN0
I_RS1[7] => O_ULA.IN0
I_RS1[7] => Add1.IN9
I_RS1[7] => Mux8.IN5
I_RS1[8] => Add0.IN24
I_RS1[8] => O_ULA.IN0
I_RS1[8] => O_ULA.IN0
I_RS1[8] => O_ULA.IN0
I_RS1[8] => Add1.IN8
I_RS1[8] => Mux7.IN5
I_RS1[9] => Add0.IN23
I_RS1[9] => O_ULA.IN0
I_RS1[9] => O_ULA.IN0
I_RS1[9] => O_ULA.IN0
I_RS1[9] => Add1.IN7
I_RS1[9] => Mux6.IN5
I_RS1[10] => Add0.IN22
I_RS1[10] => O_ULA.IN0
I_RS1[10] => O_ULA.IN0
I_RS1[10] => O_ULA.IN0
I_RS1[10] => Add1.IN6
I_RS1[10] => Mux5.IN5
I_RS1[11] => Add0.IN21
I_RS1[11] => O_ULA.IN0
I_RS1[11] => O_ULA.IN0
I_RS1[11] => O_ULA.IN0
I_RS1[11] => Add1.IN5
I_RS1[11] => Mux4.IN5
I_RS1[12] => Add0.IN20
I_RS1[12] => O_ULA.IN0
I_RS1[12] => O_ULA.IN0
I_RS1[12] => O_ULA.IN0
I_RS1[12] => Add1.IN4
I_RS1[12] => Mux3.IN5
I_RS1[13] => Add0.IN19
I_RS1[13] => O_ULA.IN0
I_RS1[13] => O_ULA.IN0
I_RS1[13] => O_ULA.IN0
I_RS1[13] => Add1.IN3
I_RS1[13] => Mux2.IN5
I_RS1[14] => Add0.IN18
I_RS1[14] => O_ULA.IN0
I_RS1[14] => O_ULA.IN0
I_RS1[14] => O_ULA.IN0
I_RS1[14] => Add1.IN2
I_RS1[14] => Mux1.IN5
I_RS1[15] => Add0.IN17
I_RS1[15] => O_ULA.IN0
I_RS1[15] => O_ULA.IN0
I_RS1[15] => O_ULA.IN0
I_RS1[15] => Add1.IN1
I_RS1[15] => Mux0.IN4
I_RS2[0] => O_ULA.IN1
I_RS2[0] => O_ULA.IN1
I_RS2[0] => O_ULA.IN1
I_RS2[0] => Add1.IN32
I_RS2[0] => Add0.IN15
I_RS2[0] => Mux15.IN0
I_RS2[1] => O_ULA.IN1
I_RS2[1] => O_ULA.IN1
I_RS2[1] => O_ULA.IN1
I_RS2[1] => Add1.IN31
I_RS2[1] => Add0.IN14
I_RS2[1] => Mux14.IN0
I_RS2[2] => O_ULA.IN1
I_RS2[2] => O_ULA.IN1
I_RS2[2] => O_ULA.IN1
I_RS2[2] => Add1.IN30
I_RS2[2] => Add0.IN13
I_RS2[2] => Mux13.IN0
I_RS2[3] => O_ULA.IN1
I_RS2[3] => O_ULA.IN1
I_RS2[3] => O_ULA.IN1
I_RS2[3] => Add1.IN29
I_RS2[3] => Add0.IN12
I_RS2[3] => Mux12.IN0
I_RS2[4] => O_ULA.IN1
I_RS2[4] => O_ULA.IN1
I_RS2[4] => O_ULA.IN1
I_RS2[4] => Add1.IN28
I_RS2[4] => Add0.IN11
I_RS2[4] => Mux11.IN0
I_RS2[5] => O_ULA.IN1
I_RS2[5] => O_ULA.IN1
I_RS2[5] => O_ULA.IN1
I_RS2[5] => Add1.IN27
I_RS2[5] => Add0.IN10
I_RS2[5] => Mux10.IN0
I_RS2[6] => O_ULA.IN1
I_RS2[6] => O_ULA.IN1
I_RS2[6] => O_ULA.IN1
I_RS2[6] => Add1.IN26
I_RS2[6] => Add0.IN9
I_RS2[6] => Mux9.IN0
I_RS2[7] => O_ULA.IN1
I_RS2[7] => O_ULA.IN1
I_RS2[7] => O_ULA.IN1
I_RS2[7] => Add1.IN25
I_RS2[7] => Add0.IN8
I_RS2[7] => Mux8.IN0
I_RS2[8] => O_ULA.IN1
I_RS2[8] => O_ULA.IN1
I_RS2[8] => O_ULA.IN1
I_RS2[8] => Add1.IN24
I_RS2[8] => Add0.IN7
I_RS2[8] => Mux7.IN0
I_RS2[9] => O_ULA.IN1
I_RS2[9] => O_ULA.IN1
I_RS2[9] => O_ULA.IN1
I_RS2[9] => Add1.IN23
I_RS2[9] => Add0.IN6
I_RS2[9] => Mux6.IN0
I_RS2[10] => O_ULA.IN1
I_RS2[10] => O_ULA.IN1
I_RS2[10] => O_ULA.IN1
I_RS2[10] => Add1.IN22
I_RS2[10] => Add0.IN5
I_RS2[10] => Mux5.IN0
I_RS2[11] => O_ULA.IN1
I_RS2[11] => O_ULA.IN1
I_RS2[11] => O_ULA.IN1
I_RS2[11] => Add1.IN21
I_RS2[11] => Add0.IN4
I_RS2[11] => Mux4.IN0
I_RS2[12] => O_ULA.IN1
I_RS2[12] => O_ULA.IN1
I_RS2[12] => O_ULA.IN1
I_RS2[12] => Add1.IN20
I_RS2[12] => Add0.IN3
I_RS2[12] => Mux3.IN0
I_RS2[13] => O_ULA.IN1
I_RS2[13] => O_ULA.IN1
I_RS2[13] => O_ULA.IN1
I_RS2[13] => Add1.IN19
I_RS2[13] => Add0.IN2
I_RS2[13] => Mux2.IN0
I_RS2[14] => O_ULA.IN1
I_RS2[14] => O_ULA.IN1
I_RS2[14] => O_ULA.IN1
I_RS2[14] => Add1.IN18
I_RS2[14] => Add0.IN1
I_RS2[14] => Mux1.IN0
I_RS2[15] => O_ULA.IN1
I_RS2[15] => O_ULA.IN1
I_RS2[15] => O_ULA.IN1
I_RS2[15] => Add1.IN17
I_RS2[15] => Mux0.IN5
I_RS2[15] => Add0.IN16
O_ULA[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
O_ULA[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


