Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Tue Mar 19 12:18:52 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/reg_b_i_1/Q_reg[1]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cp1p1/add_3879/CLOCK_r_REG10_S4
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/reg_b_i_1/Q_reg[1]/CK (DFFR_X1)                      0.00       0.00 r
  DP/reg_b_i_1/Q_reg[1]/QN (DFFR_X1)                      0.08       0.08 f
  U22445/ZN (OR2_X1)                                      0.07       0.15 f
  U9142/ZN (AND2_X1)                                      0.05       0.20 f
  U20971/ZN (XNOR2_X1)                                    0.06       0.25 f
  U10504/ZN (XNOR2_X1)                                    0.06       0.32 r
  U10402/Z (XOR2_X1)                                      0.08       0.40 r
  U9392/ZN (OAI21_X1)                                     0.04       0.43 f
  U16316/Z (XOR2_X1)                                      0.07       0.51 f
  U20980/ZN (NAND2_X1)                                    0.03       0.54 r
  U11339/ZN (NAND2_X1)                                    0.03       0.56 f
  U21024/ZN (XNOR2_X1)                                    0.06       0.62 f
  U21025/ZN (XNOR2_X1)                                    0.06       0.68 f
  U21026/S (FA_X1)                                        0.14       0.82 r
  U21221/S (FA_X1)                                        0.12       0.94 f
  DP/MULT_cp1p1/add_3879/B[21] (iir_filter_DW01_add_5)
                                                          0.00       0.94 f
  DP/MULT_cp1p1/add_3879/U705/ZN (OR2_X1)                 0.06       1.00 f
  DP/MULT_cp1p1/add_3879/U743/ZN (AOI21_X1)               0.04       1.04 r
  DP/MULT_cp1p1/add_3879/U800/ZN (OAI21_X1)               0.04       1.08 f
  DP/MULT_cp1p1/add_3879/U769/ZN (AOI21_X1)               0.06       1.13 r
  DP/MULT_cp1p1/add_3879/U619/ZN (INV_X1)                 0.03       1.17 f
  DP/MULT_cp1p1/add_3879/U747/ZN (AOI21_X1)               0.04       1.21 r
  DP/MULT_cp1p1/add_3879/CLOCK_r_REG10_S4/D (DFFR_X2)     0.01       1.22 r
  data arrival time                                                  1.22

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cp1p1/add_3879/CLOCK_r_REG10_S4/CK (DFFR_X2)
                                                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.32


1
