
CGRA - Modelling and Exploration (http://cgra-me.ece.utoronto.ca/)
Copyright (c) 2015-2023 University of Toronto. All Rights Reserved.
For research and academic purposes only. Commercial use is prohibited.
Please email questions to: Jason Anderson (janders@ece.utoronto.ca)
Compiled: Nov  4 2025 03:49:06

[INFO] Parsing DFG...
[INFO] Using C++ architecture ID hycube
[INFO] Architecture description: HyCUBE CGRA Architecture
[INFO] Creating "hycube" Architecture from C++...
[INFO] Creating MRRG...
[INFO] Creating Mapper 'ClusteredMapper'...
[INFO] Reducing MRRG...
[INFO] Mapping...
SEED: 10
Num of ops: 40Calculating ASAP!
Visiting op 'const1(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const1(const)
Rescheduled ops: 
Number scheduled: 1
Visiting op 'const2(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const2(const)
Rescheduled ops: 
Number scheduled: 2
Visiting op 'const3(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const3(const)
Rescheduled ops: 
Number scheduled: 3
Visiting op 'const4(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const4(const)
Rescheduled ops: 
Number scheduled: 4
Visiting op 'i10_load(load)' with 1 operands:
Not scheduled: i9_addrcal(addrcal)
Latestest start: -1
Visiting op 'i11_addrcal(addrcal)' with 2 operands:
Not scheduled: i8_add(add)
Latestest start: -1
Visiting op 'i12_load(load)' with 1 operands:
Not scheduled: i11_addrcal(addrcal)
Latestest start: -1
Visiting op 'i13_call(get_real)' with 1 operands:
Not scheduled: i10_load(load)
Latestest start: -1
Visiting op 'i14_call(get_imag)' with 1 operands:
Not scheduled: i10_load(load)
Latestest start: -1
Visiting op 'i15_call(get_real)' with 1 operands:
Not scheduled: i12_load(load)
Latestest start: -1
Visiting op 'i16_call(get_imag)' with 1 operands:
Not scheduled: i12_load(load)
Latestest start: -1
Visiting op 'i19_mul(mul)' with 2 operands:
Not scheduled: i15_call(get_real)
Latestest start: -1
Visiting op 'i22_mul(mul)' with 2 operands:
Not scheduled: i16_call(get_imag)
Latestest start: -1
Visiting op 'i23_sub(sub)' with 2 operands:
Not scheduled: i19_mul(mul)
Latestest start: -1
Visiting op 'i24_lshr(lshr)' with 2 operands:
Not scheduled: i23_sub(sub)
Latestest start: -1
Visiting op 'i25_mul(mul)' with 2 operands:
Not scheduled: i16_call(get_imag)
Latestest start: -1
Visiting op 'i26_mul(mul)' with 2 operands:
Not scheduled: i15_call(get_real)
Latestest start: -1
Visiting op 'i27_add(add)' with 2 operands:
Not scheduled: i25_mul(mul)
Latestest start: -1
Visiting op 'i28_lshr(lshr)' with 2 operands:
Not scheduled: i27_add(add)
Latestest start: -1
Visiting op 'i30_add(add)' with 2 operands:
Not scheduled: i13_call(get_real)
Latestest start: -1
Visiting op 'i32_add(add)' with 2 operands:
Not scheduled: i14_call(get_imag)
Latestest start: -1
Visiting op 'i33_sub(sub)' with 2 operands:
Not scheduled: i13_call(get_real)
Latestest start: -1
Visiting op 'i34_sub(sub)' with 2 operands:
Not scheduled: i14_call(get_imag)
Latestest start: -1
Visiting op 'i35_call(combine)' with 2 operands:
Not scheduled: i30_add(add)
Latestest start: -1
Visiting op 'i36_store(store)' with 2 operands:
Not scheduled: i35_call(combine)
Latestest start: -1
Visiting op 'i37_call(combine)' with 2 operands:
Not scheduled: i33_sub(sub)
Latestest start: -1
Visiting op 'i38_store(store)' with 2 operands:
Not scheduled: i11_addrcal(addrcal)
Latestest start: -1
Visiting op 'i39_add(add)' with 2 operands:
Latestest start: 1
Verifying bounds for i39_add(add)
Rescheduled ops: 
Number scheduled: 5
Visiting op 'i3_add(add)' with 2 operands:
Not scheduled: input1(input)
Latestest start: -1
Visiting op 'i40_add(add)' with 2 operands:
Not scheduled: const4_dup0(const)
Latestest start: -1
Visiting op 'i4_addrcal(addrcal)' with 2 operands:
Not scheduled: i3_add(add)
Latestest start: -1
Visiting op 'i5_load(load)' with 1 operands:
Not scheduled: i4_addrcal(addrcal)
Latestest start: -1
Visiting op 'i6_call(get_real)' with 1 operands:
Not scheduled: i5_load(load)
Latestest start: -1
Visiting op 'i7_call(get_imag)' with 1 operands:
Not scheduled: i5_load(load)
Latestest start: -1
Visiting op 'i8_add(add)' with 2 operands:
Not scheduled: input1(input)
Latestest start: -1
Visiting op 'i9_addrcal(addrcal)' with 2 operands:
Latestest start: 2
Verifying bounds for i9_addrcal(addrcal)
Rescheduling const2(const) at: 1
Rescheduled ops: 
Number scheduled: 6
Visiting op 'input1(input)' with 0 operands:
Latestest start: 0
Verifying bounds for input1(input)
Rescheduled ops: 
Number scheduled: 7
Visiting op 'const2_dup0(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const2_dup0(const)
Rescheduled ops: 
Number scheduled: 8
Visiting op 'const3_dup0(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const3_dup0(const)
Rescheduled ops: 
Number scheduled: 9
Visiting op 'const4_dup0(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const4_dup0(const)
Rescheduled ops: 
Number scheduled: 10
ASAP Scheduling total :40 Scheduled: 10
Visiting op 'i10_load(load)' with 1 operands:
Latestest start: 4
Verifying bounds for i10_load(load)
Rescheduled ops: 
Number scheduled: 11
Visiting op 'i11_addrcal(addrcal)' with 2 operands:
Not scheduled: i8_add(add)
Latestest start: -1
Visiting op 'i12_load(load)' with 1 operands:
Not scheduled: i11_addrcal(addrcal)
Latestest start: -1
Visiting op 'i13_call(get_real)' with 1 operands:
Latestest start: 6
Verifying bounds for i13_call(get_real)
Rescheduled ops: 
Number scheduled: 12
Visiting op 'i14_call(get_imag)' with 1 operands:
Latestest start: 6
Verifying bounds for i14_call(get_imag)
Rescheduled ops: 
Number scheduled: 13
Visiting op 'i15_call(get_real)' with 1 operands:
Not scheduled: i12_load(load)
Latestest start: -1
Visiting op 'i16_call(get_imag)' with 1 operands:
Not scheduled: i12_load(load)
Latestest start: -1
Visiting op 'i19_mul(mul)' with 2 operands:
Not scheduled: i15_call(get_real)
Latestest start: -1
Visiting op 'i22_mul(mul)' with 2 operands:
Not scheduled: i16_call(get_imag)
Latestest start: -1
Visiting op 'i23_sub(sub)' with 2 operands:
Not scheduled: i19_mul(mul)
Latestest start: -1
Visiting op 'i24_lshr(lshr)' with 2 operands:
Not scheduled: i23_sub(sub)
Latestest start: -1
Visiting op 'i25_mul(mul)' with 2 operands:
Not scheduled: i16_call(get_imag)
Latestest start: -1
Visiting op 'i26_mul(mul)' with 2 operands:
Not scheduled: i15_call(get_real)
Latestest start: -1
Visiting op 'i27_add(add)' with 2 operands:
Not scheduled: i25_mul(mul)
Latestest start: -1
Visiting op 'i28_lshr(lshr)' with 2 operands:
Not scheduled: i27_add(add)
Latestest start: -1
Visiting op 'i30_add(add)' with 2 operands:
Not scheduled: i24_lshr(lshr)
Latestest start: -1
Visiting op 'i32_add(add)' with 2 operands:
Not scheduled: i28_lshr(lshr)
Latestest start: -1
Visiting op 'i33_sub(sub)' with 2 operands:
Not scheduled: i24_lshr(lshr)
Latestest start: -1
Visiting op 'i34_sub(sub)' with 2 operands:
Not scheduled: i28_lshr(lshr)
Latestest start: -1
Visiting op 'i35_call(combine)' with 2 operands:
Not scheduled: i30_add(add)
Latestest start: -1
Visiting op 'i36_store(store)' with 2 operands:
Not scheduled: i35_call(combine)
Latestest start: -1
Visiting op 'i37_call(combine)' with 2 operands:
Not scheduled: i33_sub(sub)
Latestest start: -1
Visiting op 'i38_store(store)' with 2 operands:
Not scheduled: i11_addrcal(addrcal)
Latestest start: -1
Visiting op 'i3_add(add)' with 2 operands:
Not scheduled: i40_add(add)
Latestest start: -1
Visiting op 'i40_add(add)' with 2 operands:
Latestest start: 1
Verifying bounds for i40_add(add)
Rescheduled ops: 
Number scheduled: 14
Visiting op 'i4_addrcal(addrcal)' with 2 operands:
Not scheduled: i3_add(add)
Latestest start: -1
Visiting op 'i5_load(load)' with 1 operands:
Not scheduled: i4_addrcal(addrcal)
Latestest start: -1
Visiting op 'i6_call(get_real)' with 1 operands:
Not scheduled: i5_load(load)
Latestest start: -1
Visiting op 'i7_call(get_imag)' with 1 operands:
Not scheduled: i5_load(load)
Latestest start: -1
Visiting op 'i8_add(add)' with 2 operands:
Latestest start: 2
Verifying bounds for i8_add(add)
Rescheduled ops: 
Number scheduled: 15
ASAP Scheduling total :40 Scheduled: 15
Visiting op 'i11_addrcal(addrcal)' with 2 operands:
Latestest start: 3
Verifying bounds for i11_addrcal(addrcal)
Rescheduling const2_dup0(const) at: 2
Rescheduled ops: 
Number scheduled: 16
Visiting op 'i12_load(load)' with 1 operands:
Latestest start: 5
Verifying bounds for i12_load(load)
Rescheduled ops: 
Number scheduled: 17
Visiting op 'i15_call(get_real)' with 1 operands:
Latestest start: 7
Verifying bounds for i15_call(get_real)
Rescheduled ops: 
Number scheduled: 18
Visiting op 'i16_call(get_imag)' with 1 operands:
Latestest start: 7
Verifying bounds for i16_call(get_imag)
Rescheduled ops: 
Number scheduled: 19
Visiting op 'i19_mul(mul)' with 2 operands:
Not scheduled: i6_call(get_real)
Latestest start: -1
Visiting op 'i22_mul(mul)' with 2 operands:
Not scheduled: i7_call(get_imag)
Latestest start: -1
Visiting op 'i23_sub(sub)' with 2 operands:
Not scheduled: i19_mul(mul)
Latestest start: -1
Visiting op 'i24_lshr(lshr)' with 2 operands:
Not scheduled: i23_sub(sub)
Latestest start: -1
Visiting op 'i25_mul(mul)' with 2 operands:
Not scheduled: i6_call(get_real)
Latestest start: -1
Visiting op 'i26_mul(mul)' with 2 operands:
Not scheduled: i7_call(get_imag)
Latestest start: -1
Visiting op 'i27_add(add)' with 2 operands:
Not scheduled: i25_mul(mul)
Latestest start: -1
Visiting op 'i28_lshr(lshr)' with 2 operands:
Not scheduled: i27_add(add)
Latestest start: -1
Visiting op 'i30_add(add)' with 2 operands:
Not scheduled: i24_lshr(lshr)
Latestest start: -1
Visiting op 'i32_add(add)' with 2 operands:
Not scheduled: i28_lshr(lshr)
Latestest start: -1
Visiting op 'i33_sub(sub)' with 2 operands:
Not scheduled: i24_lshr(lshr)
Latestest start: -1
Visiting op 'i34_sub(sub)' with 2 operands:
Not scheduled: i28_lshr(lshr)
Latestest start: -1
Visiting op 'i35_call(combine)' with 2 operands:
Not scheduled: i30_add(add)
Latestest start: -1
Visiting op 'i36_store(store)' with 2 operands:
Not scheduled: i35_call(combine)
Latestest start: -1
Visiting op 'i37_call(combine)' with 2 operands:
Not scheduled: i33_sub(sub)
Latestest start: -1
Visiting op 'i38_store(store)' with 2 operands:
Not scheduled: i37_call(combine)
Latestest start: -1
Visiting op 'i3_add(add)' with 2 operands:
Latestest start: 2
Verifying bounds for i3_add(add)
Rescheduled ops: 
Number scheduled: 20
Visiting op 'i4_addrcal(addrcal)' with 2 operands:
Latestest start: 3
Verifying bounds for i4_addrcal(addrcal)
Rescheduling const1(const) at: 2
Rescheduled ops: 
Number scheduled: 21
Visiting op 'i5_load(load)' with 1 operands:
Latestest start: 5
Verifying bounds for i5_load(load)
Rescheduled ops: 
Number scheduled: 22
Visiting op 'i6_call(get_real)' with 1 operands:
Latestest start: 7
Verifying bounds for i6_call(get_real)
Rescheduled ops: 
Number scheduled: 23
Visiting op 'i7_call(get_imag)' with 1 operands:
Latestest start: 7
Verifying bounds for i7_call(get_imag)
Rescheduled ops: 
Number scheduled: 24
ASAP Scheduling total :40 Scheduled: 24
Visiting op 'i19_mul(mul)' with 2 operands:
Latestest start: 8
Verifying bounds for i19_mul(mul)
Rescheduled ops: 
Number scheduled: 25
Visiting op 'i22_mul(mul)' with 2 operands:
Latestest start: 8
Verifying bounds for i22_mul(mul)
Rescheduled ops: 
Number scheduled: 26
Visiting op 'i23_sub(sub)' with 2 operands:
Latestest start: 9
Verifying bounds for i23_sub(sub)
Rescheduled ops: 
Number scheduled: 27
Visiting op 'i24_lshr(lshr)' with 2 operands:
Latestest start: 10
Verifying bounds for i24_lshr(lshr)
Rescheduling const3(const) at: 9
Rescheduled ops: 
Number scheduled: 28
Visiting op 'i25_mul(mul)' with 2 operands:
Latestest start: 8
Verifying bounds for i25_mul(mul)
Rescheduled ops: 
Number scheduled: 29
Visiting op 'i26_mul(mul)' with 2 operands:
Latestest start: 8
Verifying bounds for i26_mul(mul)
Rescheduled ops: 
Number scheduled: 30
Visiting op 'i27_add(add)' with 2 operands:
Latestest start: 9
Verifying bounds for i27_add(add)
Rescheduled ops: 
Number scheduled: 31
Visiting op 'i28_lshr(lshr)' with 2 operands:
Latestest start: 10
Verifying bounds for i28_lshr(lshr)
Rescheduling const3_dup0(const) at: 9
Rescheduled ops: 
Number scheduled: 32
Visiting op 'i30_add(add)' with 2 operands:
Latestest start: 11
Verifying bounds for i30_add(add)
Rescheduled ops: 
Number scheduled: 33
Visiting op 'i32_add(add)' with 2 operands:
Latestest start: 11
Verifying bounds for i32_add(add)
Rescheduled ops: 
Number scheduled: 34
Visiting op 'i33_sub(sub)' with 2 operands:
Latestest start: 11
Verifying bounds for i33_sub(sub)
Rescheduled ops: 
Number scheduled: 35
Visiting op 'i34_sub(sub)' with 2 operands:
Latestest start: 11
Verifying bounds for i34_sub(sub)
Rescheduled ops: 
Number scheduled: 36
Visiting op 'i35_call(combine)' with 2 operands:
Latestest start: 12
Verifying bounds for i35_call(combine)
Rescheduled ops: 
Number scheduled: 37
Visiting op 'i36_store(store)' with 2 operands:
Latestest start: 12
Verifying bounds for i36_store(store)
Rescheduled ops: 
Number scheduled: 38
Visiting op 'i37_call(combine)' with 2 operands:
Latestest start: 12
Verifying bounds for i37_call(combine)
Rescheduled ops: 
Number scheduled: 39
Visiting op 'i38_store(store)' with 2 operands:
Latestest start: 12
Verifying bounds for i38_store(store)
Rescheduled ops: 
Number scheduled: 40
ASAP Scheduling total :40 Scheduled: 40
ASAP Scheduling complete!
Scheduling complete!
const4_dup0  0
i9_addrcal  2
i8_add  2
i7_call  7
i6_call  7
i5_load  5
i4_addrcal  3
i40_add  1
i16_call  7
i38_store  12
i13_call  6
i14_call  6
i25_mul  8
i12_load  5
input1  0
i22_mul  8
const2  1
const3_dup0  9
i11_addrcal  3
i19_mul  8
i33_sub  11
i10_load  4
const4  0
const3  9
const1  2
i28_lshr  10
const2_dup0  2
i36_store  12
i24_lshr  10
i32_add  11
i15_call  7
i34_sub  11
i30_add  11
i26_mul  8
i35_call  12
i23_sub  9
i27_add  9
i37_call  12
i39_add  1
i3_add  2
TMPack Result
cluster 0
const1(const) 0
i4_addrcal(addrcal) 0
cluster 1
const2(const) 1
i9_addrcal(addrcal) 1
cluster 2
const3(const) 2
i24_lshr(lshr) 2
cluster 3
const4(const) 3
i39_add(add) 3
cluster 4
input1(input) 4
cluster 5
const2_dup0(const) 5
i11_addrcal(addrcal) 5
cluster 6
const3_dup0(const) 6
i28_lshr(lshr) 6
cluster 7
const4_dup0(const) 7
i40_add(add) 7
cluster 8
i5_load(load) 8
cluster 9
i10_load(load) 9
cluster 10
i36_store(store) 10
cluster 11
i30_add(add) 11
cluster 12
i33_sub(sub) 12
cluster 13
i8_add(add) 13
cluster 14
i3_add(add) 14
cluster 15
i12_load(load) 15
cluster 16
i38_store(store) 16
cluster 17
i32_add(add) 17
cluster 18
i34_sub(sub) 18
cluster 19
i6_call(get_real) 19
cluster 20
i7_call(get_imag) 20
cluster 21
i13_call(get_real) 21
cluster 22
i14_call(get_imag) 22
cluster 23
i35_call(combine) 23
cluster 24
i37_call(combine) 24
cluster 25
i15_call(get_real) 25
cluster 26
i16_call(get_imag) 26
cluster 27
i19_mul(mul) 27
cluster 28
i25_mul(mul) 28
cluster 29
i22_mul(mul) 29
cluster 30
i26_mul(mul) 30
cluster 31
i23_sub(sub) 31
cluster 32
i27_add(add) 32
Finding delta Costs:
Total Cost: 430.81
ITERATION: 0
Initial Temperature is 518.91
initial mapping: Operation Mapping Result:
const1(const):   2:pe_c0_r0.const_val.const

const2(const):   1:pe_c4_r2.const_val.const

const3(const):   0:pe_c3_r3.const_val.const

const4(const):   0:pe_c4_r1.const_val.const

i10_load(load):   1:mem_4.mem_unit.mem

i11_addrcal(addrcal):   0:pe_c2_r2.ALU.fu

i12_load(load):   2:mem_0.mem_unit.mem

i13_call(get_real):   0:pe_c5_r3.ALU.fu

i14_call(get_imag):   0:pe_c2_r0.ALU.fu

i15_call(get_real):   1:pe_c3_r1.ALU.fu

i16_call(get_imag):   1:pe_c4_r2.ALU.fu

i19_mul(mul):   2:pe_c5_r4.ALU.fu

i22_mul(mul):   2:pe_c4_r0.ALU.fu

i23_sub(sub):   0:pe_c3_r4.ALU.fu

i24_lshr(lshr):   1:pe_c3_r3.ALU.fu

i25_mul(mul):   2:pe_c5_r5.ALU.fu

i26_mul(mul):   2:pe_c0_r0.ALU.fu

i27_add(add):   0:pe_c5_r1.ALU.fu

i28_lshr(lshr):   1:pe_c1_r4.ALU.fu

i30_add(add):   2:pe_c4_r5.ALU.fu

i32_add(add):   2:pe_c2_r5.ALU.fu

i33_sub(sub):   2:pe_c2_r4.ALU.fu

i34_sub(sub):   2:pe_c1_r3.ALU.fu

i35_call(combine):   0:pe_c4_r0.ALU.fu

i36_store(store):   0:mem_5.mem_unit.mem

i37_call(combine):   0:pe_c1_r0.ALU.fu

i38_store(store):   0:mem_0.mem_unit.mem

i39_add(add):   1:pe_c4_r1.ALU.fu

i3_add(add):   2:pe_c1_r5.ALU.fu

i40_add(add):   1:pe_c2_r4.ALU.fu

i4_addrcal(addrcal):   0:pe_c0_r0.ALU.fu

i5_load(load):   2:mem_3.mem_unit.mem

i6_call(get_real):   1:pe_c5_r1.ALU.fu

i7_call(get_imag):   1:pe_c3_r4.ALU.fu

i8_add(add):   2:pe_c3_r4.ALU.fu

i9_addrcal(addrcal):   2:pe_c4_r2.ALU.fu

input1(input):   0:io_right_3.IOPin.io

const2_dup0(const):   2:pe_c2_r2.const_val.const

const3_dup0(const):   0:pe_c1_r4.const_val.const

const4_dup0(const):   0:pe_c2_r4.const_val.const


Connection Mapping Result:
const1_out:
__NOT_MAPPED__
const2_out:
__NOT_MAPPED__
const3_out:
__NOT_MAPPED__
const4_out:
__NOT_MAPPED__
i10_load_out:
__NOT_MAPPED__
i11_addrcal_out:
__NOT_MAPPED__
i12_load_out:
__NOT_MAPPED__
i13_call_out:
__NOT_MAPPED__
i14_call_out:
__NOT_MAPPED__
i15_call_out:
__NOT_MAPPED__
i16_call_out:
__NOT_MAPPED__
i19_mul_out:
__NOT_MAPPED__
i22_mul_out:
__NOT_MAPPED__
i23_sub_out:
__NOT_MAPPED__
i24_lshr_out:
__NOT_MAPPED__
i25_mul_out:
__NOT_MAPPED__
i26_mul_out:
__NOT_MAPPED__
i27_add_out:
__NOT_MAPPED__
i28_lshr_out:
__NOT_MAPPED__
i30_add_out:
__NOT_MAPPED__
i32_add_out:
__NOT_MAPPED__
i33_sub_out:
__NOT_MAPPED__
i34_sub_out:
__NOT_MAPPED__
i35_call_out:
__NOT_MAPPED__
i37_call_out:
__NOT_MAPPED__
i39_add_out:
__NOT_MAPPED__
i3_add_out:
__NOT_MAPPED__
i40_add_out:
__NOT_MAPPED__
i4_addrcal_out:
__NOT_MAPPED__
i5_load_out:
__NOT_MAPPED__
i6_call_out:
__NOT_MAPPED__
i7_call_out:
__NOT_MAPPED__
i8_add_out:
__NOT_MAPPED__
i9_addrcal_out:
__NOT_MAPPED__
input1_out:
__NOT_MAPPED__
const2_dup0_out:
__NOT_MAPPED__
const3_dup0_out:
__NOT_MAPPED__
const4_dup0_out:
__NOT_MAPPED__
Begin annealing
Iteration start: temp=518.91
Iteration start: temp=492.964
Iteration start: temp=468.316
Iteration start: temp=444.9
Iteration start: temp=422.655
Iteration start: temp=401.523
Iteration start: temp=381.446
Iteration start: temp=362.374
Iteration start: temp=344.255
Iteration start: temp=327.043
Iteration start: temp=310.69
Iteration start: temp=295.156
Iteration start: temp=280.398
Iteration start: temp=266.378
Iteration start: temp=253.059
Iteration start: temp=240.406
Iteration start: temp=228.386
Iteration start: temp=216.967
Iteration start: temp=206.118
Iteration start: temp=195.812
Iteration start: temp=186.022
Iteration start: temp=176.721
Iteration start: temp=167.885
Iteration start: temp=159.491
Iteration start: temp=151.516
Iteration start: temp=143.94
Iteration start: temp=136.743
Iteration start: temp=129.906
Iteration start: temp=123.411
Iteration start: temp=117.24
Iteration start: temp=111.378
Iteration start: temp=105.809
Iteration start: temp=100.519
Iteration start: temp=95.4929
Iteration start: temp=90.7182
Iteration start: temp=86.1823
Iteration start: temp=81.8732
Iteration start: temp=77.7795
Iteration start: temp=73.8906
Iteration start: temp=70.196
Iteration start: temp=66.6862
Iteration start: temp=63.3519
Iteration start: temp=60.1843
Iteration start: temp=57.1751
Iteration start: temp=54.3164
Iteration start: temp=51.6005
Iteration start: temp=49.0205
Iteration start: temp=46.5695
Iteration start: temp=44.241
Iteration start: temp=42.029
Iteration start: temp=39.9275
Iteration start: temp=37.9311
Iteration start: temp=36.0346
Iteration start: temp=34.2328
Iteration start: temp=32.5212
Iteration start: temp=30.8951
Iteration start: temp=29.3504
Iteration start: temp=27.8829
Iteration start: temp=26.4887
Iteration start: temp=25.1643
Iteration start: temp=23.9061
Iteration start: temp=22.7108
Iteration start: temp=21.5752
Iteration start: temp=20.4965
Iteration start: temp=19.4716
Iteration start: temp=18.4981
Iteration start: temp=17.5732
Iteration start: temp=16.6945
Iteration start: temp=15.8598
Iteration start: temp=15.0668
Iteration start: temp=14.3134
Iteration start: temp=13.5978
Iteration start: temp=12.9179
Iteration start: temp=12.272
Iteration start: temp=11.6584
Iteration start: temp=11.0755
Iteration start: temp=10.5217
Iteration start: temp=9.99561
Iteration start: temp=9.49583
Iteration start: temp=9.02104
Iteration start: temp=8.56999
Iteration start: temp=8.14149
Iteration start: temp=7.73442
Iteration start: temp=7.34769
Iteration start: temp=6.98031
Iteration start: temp=6.63129
Iteration start: temp=6.29973
Iteration start: temp=5.98474
Iteration start: temp=5.68551
Iteration start: temp=5.40123
Iteration start: temp=5.13117
Iteration start: temp=4.87461
Iteration start: temp=4.63088
Iteration start: temp=4.39934
Iteration start: temp=4.17937
Iteration start: temp=3.9704
Iteration start: temp=3.17632
Iteration start: temp=3.0175
Iteration start: temp=2.414
Iteration start: temp=1.9312
Iteration start: temp=1.54496
Iteration start: temp=1.23597
Iteration start: temp=0.988776
Iteration start: temp=0.791021
Iteration start: temp=0.632817
Iteration start: temp=0.506253
Iteration start: temp=0.405003
Iteration start: temp=0.324002
Iteration start: temp=0.259202
Iteration start: temp=0.207361
Operation Mapping Result:
const1(const):   2:pe_c0_r4.const_val.const

const2(const):   1:pe_c3_r4.const_val.const

const3(const):   0:pe_c2_r4.const_val.const

const4(const):   0:pe_c4_r4.const_val.const

i10_load(load):   1:mem_2.mem_unit.mem

i11_addrcal(addrcal):   0:pe_c5_r5.ALU.fu

i12_load(load):   2:mem_5.mem_unit.mem

i13_call(get_real):   0:pe_c1_r2.ALU.fu

i14_call(get_imag):   0:pe_c0_r2.ALU.fu

i15_call(get_real):   1:pe_c0_r5.ALU.fu

i16_call(get_imag):   1:pe_c2_r5.ALU.fu

i19_mul(mul):   2:pe_c1_r4.ALU.fu

i22_mul(mul):   2:pe_c2_r5.ALU.fu

i23_sub(sub):   0:pe_c2_r4.ALU.fu

i24_lshr(lshr):   1:pe_c2_r4.ALU.fu

i25_mul(mul):   2:pe_c2_r4.ALU.fu

i26_mul(mul):   2:pe_c1_r5.ALU.fu

i27_add(add):   0:pe_c1_r4.ALU.fu

i28_lshr(lshr):   1:pe_c1_r3.ALU.fu

i30_add(add):   2:pe_c0_r3.ALU.fu

i32_add(add):   2:pe_c1_r3.ALU.fu

i33_sub(sub):   2:pe_c3_r3.ALU.fu

i34_sub(sub):   2:pe_c2_r3.ALU.fu

i35_call(combine):   0:pe_c0_r3.ALU.fu

i36_store(store):   0:mem_0.mem_unit.mem

i37_call(combine):   0:pe_c2_r3.ALU.fu

i38_store(store):   0:mem_2.mem_unit.mem

i39_add(add):   1:pe_c4_r4.ALU.fu

i3_add(add):   2:pe_c4_r4.ALU.fu

i40_add(add):   1:pe_c3_r4.ALU.fu

i4_addrcal(addrcal):   0:pe_c0_r4.ALU.fu

i5_load(load):   2:mem_4.mem_unit.mem

i6_call(get_real):   1:pe_c1_r4.ALU.fu

i7_call(get_imag):   1:pe_c1_r5.ALU.fu

i8_add(add):   2:pe_c4_r5.ALU.fu

i9_addrcal(addrcal):   2:pe_c3_r4.ALU.fu

input1(input):   0:io_bottom_4.IOPin.io

const2_dup0(const):   2:pe_c5_r5.const_val.const

const3_dup0(const):   0:pe_c1_r3.const_val.const

const4_dup0(const):   0:pe_c3_r4.const_val.const


Connection Mapping Result:
const1_out:
__NOT_MAPPED__
const2_out:
__NOT_MAPPED__
const3_out:
__NOT_MAPPED__
const4_out:
__NOT_MAPPED__
i10_load_out:
__NOT_MAPPED__
i11_addrcal_out:
__NOT_MAPPED__
i12_load_out:
__NOT_MAPPED__
i13_call_out:
__NOT_MAPPED__
i14_call_out:
__NOT_MAPPED__
i15_call_out:
__NOT_MAPPED__
i16_call_out:
__NOT_MAPPED__
i19_mul_out:
__NOT_MAPPED__
i22_mul_out:
__NOT_MAPPED__
i23_sub_out:
__NOT_MAPPED__
i24_lshr_out:
__NOT_MAPPED__
i25_mul_out:
__NOT_MAPPED__
i26_mul_out:
__NOT_MAPPED__
i27_add_out:
__NOT_MAPPED__
i28_lshr_out:
__NOT_MAPPED__
i30_add_out:
__NOT_MAPPED__
i32_add_out:
__NOT_MAPPED__
i33_sub_out:
__NOT_MAPPED__
i34_sub_out:
__NOT_MAPPED__
i35_call_out:
__NOT_MAPPED__
i37_call_out:
__NOT_MAPPED__
i39_add_out:
__NOT_MAPPED__
i3_add_out:
__NOT_MAPPED__
i40_add_out:
__NOT_MAPPED__
i4_addrcal_out:
__NOT_MAPPED__
i5_load_out:
__NOT_MAPPED__
i6_call_out:
__NOT_MAPPED__
i7_call_out:
__NOT_MAPPED__
i8_add_out:
__NOT_MAPPED__
i9_addrcal_out:
__NOT_MAPPED__
input1_out:
__NOT_MAPPED__
const2_dup0_out:
__NOT_MAPPED__
const3_dup0_out:
__NOT_MAPPED__
const4_dup0_out:
__NOT_MAPPED__
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
const1 i4_addrcal   1LHS
cost 5.05
2:pe_c0_r4.const_val.out
2:pe_c0_r4.const_val.out
2:pe_c0_r4.crossbar.mux_4.in7
2:pe_c0_r4.crossbar.mux_4.mux
2:pe_c0_r4.rega.reg
0:pe_c0_r4.ALU.in_a
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r4.ALU.fu
const2 i9_addrcal   1LHS
cost 5.05
1:pe_c3_r4.const_val.out
1:pe_c3_r4.const_val.out
1:pe_c3_r4.crossbar.mux_4.in6
1:pe_c3_r4.crossbar.mux_4.mux
1:pe_c3_r4.rega.reg
2:pe_c3_r4.ALU.in_a
MAPPING From: const3 i24_lshr 1  1
1:pe_c2_r4.ALU.fu
const3 i24_lshr   1RHS
cost 5.05
0:pe_c2_r4.const_val.out
0:pe_c2_r4.const_val.out
0:pe_c2_r4.crossbar.mux_5.in6
0:pe_c2_r4.crossbar.mux_5.mux
0:pe_c2_r4.regb.reg
1:pe_c2_r4.ALU.in_b
MAPPING From: const4 i39_add 1  1
1:pe_c4_r4.ALU.fu
const4 i39_add   1any2input
cost 5.05
0:pe_c4_r4.const_val.out
0:pe_c4_r4.const_val.out
0:pe_c4_r4.crossbar.mux_5.in6
0:pe_c4_r4.crossbar.mux_5.mux
0:pe_c4_r4.regb.reg
1:pe_c4_r4.ALU.in_b
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 8.08
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_4.in3
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c1_r2.ALU.fu
i10_load i13_call   2LHS
cost 12.12
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_1.in3
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_5.mem_unit.mem
i11_addrcal i12_load   2addr
cost 31.31
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.crossbar.in4
0:pe_c5_r5.crossbar.mux_3.in4
0:pe_c5_r5.crossbar.mux_3.mux
0:pe_c4_r5.mux_1.in0
0:pe_c4_r5.mux_1.mux
0:pe_c4_r5.crossbar.mux_3.in1
0:pe_c4_r5.crossbar.mux_3.mux
0:pe_c3_r5.reg1.in
0:pe_c3_r5.reg1.reg
1:pe_c3_r5.reg1.m_enable
1:pe_c3_r5.reg1.reg
2:pe_c3_r5.mux_1.in1
2:pe_c3_r5.mux_1.mux
2:pe_c3_r5.crossbar.mux_3.in1
2:pe_c3_r5.crossbar.mux_3.mux
2:pe_c2_r5.mux_1.in0
2:pe_c2_r5.mux_1.mux
2:pe_c2_r5.crossbar.mux_3.in1
2:pe_c2_r5.crossbar.mux_3.mux
2:pe_c1_r5.mux_1.in0
2:pe_c1_r5.mux_1.mux
2:pe_c1_r5.crossbar.mux_3.in1
2:pe_c1_r5.crossbar.mux_3.mux
2:pe_c0_r5.mux_1.in0
2:pe_c0_r5.mux_1.mux
2:pe_c0_r5.crossbar.mux_3.in1
2:pe_c0_r5.crossbar.mux_3.mux
2:mem_5.in5
2:mem_5.mux_addr.in5
2:mem_5.mux_addr.mux
0:mem_2.mem_unit.mem
i11_addrcal i38_store   9addr
cost 45.45
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.crossbar.in5
1:pe_c5_r5.crossbar.mux_3.in5
1:pe_c5_r5.crossbar.mux_3.mux
1:pe_c4_r5.reg1.in
1:pe_c4_r5.reg1.reg
2:pe_c4_r5.reg1.m_enable
2:pe_c4_r5.reg1.reg
0:pe_c4_r5.reg1.m_enable
0:pe_c4_r5.reg1.reg
1:pe_c4_r5.mux_1.in1
1:pe_c4_r5.mux_1.mux
1:pe_c4_r5.crossbar.mux_3.in1
1:pe_c4_r5.crossbar.mux_3.mux
1:pe_c3_r5.mux_1.in0
1:pe_c3_r5.mux_1.mux
1:pe_c3_r5.crossbar.mux_3.in1
1:pe_c3_r5.crossbar.mux_3.mux
1:pe_c2_r5.mux_1.in0
1:pe_c2_r5.mux_1.mux
1:pe_c2_r5.crossbar.mux_3.in1
1:pe_c2_r5.crossbar.mux_3.mux
1:pe_c1_r5.reg1.in
1:pe_c1_r5.reg1.reg
2:pe_c1_r5.reg1.m_enable
2:pe_c1_r5.reg1.reg
0:pe_c1_r5.mux_1.in1
0:pe_c1_r5.mux_1.mux
0:pe_c1_r5.crossbar.mux_3.in1
0:pe_c1_r5.crossbar.mux_3.mux
0:pe_c0_r5.reg1.in
0:pe_c0_r5.reg1.reg
1:pe_c0_r5.reg1.m_enable
1:pe_c0_r5.reg1.reg
2:pe_c0_r5.reg1.m_enable
2:pe_c0_r5.reg1.reg
0:pe_c0_r5.mux_1.in1
0:pe_c0_r5.mux_1.mux
0:pe_c0_r5.crossbar.mux_3.in1
0:pe_c0_r5.crossbar.mux_3.mux
0:mem_2.in5
0:mem_2.mux_addr.in5
0:mem_2.mux_addr.mux
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c2_r5.ALU.fu
i12_load i16_call   2LHS
cost 16.16
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_1.in3
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_1.in3
0:pe_c1_r5.crossbar.mux_1.mux
0:pe_c2_r5.mux_3.in0
0:pe_c2_r5.mux_3.mux
0:pe_c2_r5.crossbar.mux_4.in3
0:pe_c2_r5.crossbar.mux_4.mux
0:pe_c2_r5.rega.reg
1:pe_c2_r5.ALU.in_a
1:pe_c0_r5.ALU.fu
i12_load i15_call   2LHS
cost 8.08
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_4.in3
0:pe_c0_r5.crossbar.mux_4.mux
0:pe_c0_r5.rega.reg
1:pe_c0_r5.ALU.in_a
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i13_call i33_sub   5LHS
cost 26.26
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.RES.m_enable
1:pe_c1_r2.RES.reg
2:pe_c1_r2.crossbar.in5
2:pe_c1_r2.crossbar.mux_1.in5
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_1.in3
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_2.in3
0:pe_c3_r2.crossbar.mux_2.mux
0:pe_c3_r3.reg0.in
0:pe_c3_r3.reg0.reg
1:pe_c3_r3.mux_0.in1
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_4.in0
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
2:pe_c0_r3.ALU.fu
i13_call i30_add   5any2input
cost 22.22
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.RES.m_enable
1:pe_c1_r2.RES.reg
2:pe_c1_r2.crossbar.in5
2:pe_c1_r2.crossbar.mux_2.in5
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_3.in0
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.reg1.in
2:pe_c0_r3.reg1.reg
0:pe_c0_r3.mux_1.in1
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_4.in1
0:pe_c0_r3.crossbar.mux_4.mux
0:pe_c0_r3.rega.reg
1:pe_c0_r3.rega.m_enable
1:pe_c0_r3.rega.reg
2:pe_c0_r3.ALU.in_a
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.26
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.crossbar.in6
2:pe_c0_r2.crossbar.mux_1.in6
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_2.in3
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_1.in0
2:pe_c1_r3.crossbar.mux_1.mux
2:pe_c2_r3.reg3.in
2:pe_c2_r3.reg3.reg
0:pe_c2_r3.mux_3.in1
0:pe_c2_r3.mux_3.mux
0:pe_c2_r3.crossbar.mux_4.in3
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c1_r3.ALU.fu
i14_call i32_add   5any2input
cost 22.22
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.RES.m_enable
2:pe_c0_r2.RES.reg
0:pe_c0_r2.crossbar.in6
0:pe_c0_r2.crossbar.mux_2.in6
0:pe_c0_r2.crossbar.mux_2.mux
0:pe_c0_r3.reg0.in
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_1.in0
1:pe_c0_r3.crossbar.mux_1.mux
1:pe_c1_r3.mux_3.in0
1:pe_c1_r3.mux_3.mux
1:pe_c1_r3.crossbar.mux_4.in3
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i15_call i26_mul   1any2input
cost 10.1
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_5.in3
1:pe_c1_r5.crossbar.mux_5.mux
1:pe_c1_r5.regb.reg
2:pe_c1_r5.ALU.in_b
2:pe_c1_r4.ALU.fu
i15_call i19_mul   1any2input
cost 14.14
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_0.in3
1:pe_c1_r5.crossbar.mux_0.mux
1:pe_c1_r4.mux_2.in0
1:pe_c1_r4.mux_2.mux
1:pe_c1_r4.crossbar.mux_5.in2
1:pe_c1_r4.crossbar.mux_5.mux
1:pe_c1_r4.regb.reg
2:pe_c1_r4.ALU.in_b
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i16_call i25_mul   1any2input
cost 10.1
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_0.in4
1:pe_c2_r5.crossbar.mux_0.mux
1:pe_c2_r4.mux_2.in0
1:pe_c2_r4.mux_2.mux
1:pe_c2_r4.crossbar.mux_4.in2
1:pe_c2_r4.crossbar.mux_4.mux
1:pe_c2_r4.rega.reg
2:pe_c2_r4.ALU.in_a
2:pe_c2_r5.ALU.fu
i16_call i22_mul   1any2input
cost 6.06
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_4.in4
1:pe_c2_r5.crossbar.mux_4.mux
1:pe_c2_r5.rega.reg
2:pe_c2_r5.ALU.in_a
MAPPING From: i19_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1
2:pe_c1_r4.ALU.out
2:pe_c1_r4.ALU.out
2:pe_c1_r4.crossbar.in4
2:pe_c1_r4.crossbar.mux_1.in4
2:pe_c1_r4.crossbar.mux_1.mux
2:pe_c2_r4.mux_3.in0
2:pe_c2_r4.mux_3.mux
2:pe_c2_r4.crossbar.mux_4.in3
2:pe_c2_r4.crossbar.mux_4.mux
2:pe_c2_r4.rega.reg
0:pe_c2_r4.ALU.in_a
MAPPING From: i22_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i22_mul i23_sub   1RHS
cost 10.1
2:pe_c2_r5.ALU.out
2:pe_c2_r5.ALU.out
2:pe_c2_r5.crossbar.in4
2:pe_c2_r5.crossbar.mux_0.in4
2:pe_c2_r5.crossbar.mux_0.mux
2:pe_c2_r4.mux_2.in0
2:pe_c2_r4.mux_2.mux
2:pe_c2_r4.crossbar.mux_5.in2
2:pe_c2_r4.crossbar.mux_5.mux
2:pe_c2_r4.regb.reg
0:pe_c2_r4.ALU.in_b
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c2_r4.ALU.fu
i23_sub i24_lshr   1LHS
cost 6.06
0:pe_c2_r4.ALU.out
0:pe_c2_r4.ALU.out
0:pe_c2_r4.crossbar.in4
0:pe_c2_r4.crossbar.mux_4.in4
0:pe_c2_r4.crossbar.mux_4.mux
0:pe_c2_r4.rega.reg
1:pe_c2_r4.ALU.in_a
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i24_lshr i33_sub   1RHS
cost 14.14
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_1.in4
1:pe_c2_r4.crossbar.mux_1.mux
1:pe_c3_r4.mux_3.in0
1:pe_c3_r4.mux_3.mux
1:pe_c3_r4.crossbar.mux_0.in3
1:pe_c3_r4.crossbar.mux_0.mux
1:pe_c3_r3.mux_2.in0
1:pe_c3_r3.mux_2.mux
1:pe_c3_r3.crossbar.mux_5.in2
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c0_r3.ALU.fu
i24_lshr i30_add   1any2input
cost 18.18
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_3.in4
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.mux_1.in0
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_0.in1
1:pe_c0_r4.crossbar.mux_0.mux
1:pe_c0_r3.mux_2.in0
1:pe_c0_r3.mux_2.mux
1:pe_c0_r3.crossbar.mux_5.in2
1:pe_c0_r3.crossbar.mux_5.mux
1:pe_c0_r3.regb.reg
2:pe_c0_r3.ALU.in_b
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i25_mul i27_add   1any2input
cost 10.1
2:pe_c2_r4.ALU.out
2:pe_c2_r4.ALU.out
2:pe_c2_r4.crossbar.in4
2:pe_c2_r4.crossbar.mux_3.in4
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_4.in1
2:pe_c1_r4.crossbar.mux_4.mux
2:pe_c1_r4.rega.reg
0:pe_c1_r4.ALU.in_a
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i26_mul i27_add   1any2input
cost 10.1
2:pe_c1_r5.ALU.out
2:pe_c1_r5.ALU.out
2:pe_c1_r5.crossbar.in4
2:pe_c1_r5.crossbar.mux_0.in4
2:pe_c1_r5.crossbar.mux_0.mux
2:pe_c1_r4.mux_2.in0
2:pe_c1_r4.mux_2.mux
2:pe_c1_r4.crossbar.mux_5.in2
2:pe_c1_r4.crossbar.mux_5.mux
2:pe_c1_r4.regb.reg
0:pe_c1_r4.ALU.in_b
MAPPING From: i27_add i28_lshr 1  1
1:pe_c1_r3.ALU.fu
i27_add i28_lshr   1LHS
cost 10.1
0:pe_c1_r4.ALU.out
0:pe_c1_r4.ALU.out
0:pe_c1_r4.crossbar.in4
0:pe_c1_r4.crossbar.mux_0.in4
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.mux_2.in0
0:pe_c1_r3.mux_2.mux
0:pe_c1_r3.crossbar.mux_4.in2
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 10.1
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_1.in4
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_5.in3
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c1_r3.ALU.fu
i28_lshr i32_add   1any2input
cost 6.06
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_5.in4
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
MAPPING From: i30_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i30_add i35_call   1LHS
cost 6.06
2:pe_c0_r3.ALU.out
2:pe_c0_r3.ALU.out
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_4.in5
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
MAPPING From: i32_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i32_add i35_call   1RHS
cost 10.1
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_3.in4
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_5.in1
2:pe_c0_r3.crossbar.mux_5.mux
2:pe_c0_r3.regb.reg
0:pe_c0_r3.ALU.in_b
MAPPING From: i33_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.1
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
MAPPING From: i34_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i34_sub i37_call   1RHS
cost 6.06
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_5.in4
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 7.07
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_3.in5
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_data.in3
0:mem_0.mux_data.mux
MAPPING From: i37_call i38_store 1  1
0:mem_2.mem_unit.mem
i37_call i38_store   0data
cost 15.15
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_2.in3
0:mem_2.mux_data.in3
0:mem_2.mux_data.mux
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r4.ALU.fu
i39_add i9_addrcal   1RHS
cost 10.1
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_3.in4
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.mux_1.in0
1:pe_c3_r4.mux_1.mux
1:pe_c3_r4.crossbar.mux_5.in1
1:pe_c3_r4.crossbar.mux_5.mux
1:pe_c3_r4.regb.reg
2:pe_c3_r4.ALU.in_b
2:pe_c4_r5.ALU.fu
i39_add i8_add   1any2input
cost 10.1
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_2.in4
1:pe_c4_r4.crossbar.mux_2.mux
1:pe_c4_r5.mux_0.in0
1:pe_c4_r5.mux_0.mux
1:pe_c4_r5.crossbar.mux_5.in0
1:pe_c4_r5.crossbar.mux_5.mux
1:pe_c4_r5.regb.reg
2:pe_c4_r5.ALU.in_b
1:pe_c4_r4.ALU.fu
i39_add i39_add   3any2input
cost 10.1
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.RES.in
1:pe_c4_r4.RES.reg
2:pe_c4_r4.RES.m_enable
2:pe_c4_r4.RES.reg
0:pe_c4_r4.crossbar.in5
0:pe_c4_r4.crossbar.mux_4.in5
0:pe_c4_r4.crossbar.mux_4.mux
0:pe_c4_r4.rega.reg
1:pe_c4_r4.ALU.in_a
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
i3_add i4_addrcal   1RHS
cost 22.22
2:pe_c4_r4.ALU.out
2:pe_c4_r4.ALU.out
2:pe_c4_r4.crossbar.in4
2:pe_c4_r4.crossbar.mux_3.in4
2:pe_c4_r4.crossbar.mux_3.mux
2:pe_c3_r4.mux_1.in0
2:pe_c3_r4.mux_1.mux
2:pe_c3_r4.crossbar.mux_3.in1
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.mux_1.in0
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_3.in1
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_3.in1
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.mux_1.in0
2:pe_c0_r4.mux_1.mux
2:pe_c0_r4.crossbar.mux_5.in1
2:pe_c0_r4.crossbar.mux_5.mux
2:pe_c0_r4.regb.reg
0:pe_c0_r4.ALU.in_b
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c4_r4.ALU.fu
i40_add i3_add   1any2input
cost 10.1
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.crossbar.in4
1:pe_c3_r4.crossbar.mux_1.in4
1:pe_c3_r4.crossbar.mux_1.mux
1:pe_c4_r4.mux_3.in0
1:pe_c4_r4.mux_3.mux
1:pe_c4_r4.crossbar.mux_5.in3
1:pe_c4_r4.crossbar.mux_5.mux
1:pe_c4_r4.regb.reg
2:pe_c4_r4.ALU.in_b
1:pe_c3_r4.ALU.fu
i40_add i40_add   3any2input
cost 10.1
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.RES.in
1:pe_c3_r4.RES.reg
2:pe_c3_r4.RES.m_enable
2:pe_c3_r4.RES.reg
0:pe_c3_r4.crossbar.in5
0:pe_c3_r4.crossbar.mux_5.in5
0:pe_c3_r4.crossbar.mux_5.mux
0:pe_c3_r4.regb.reg
1:pe_c3_r4.ALU.in_b
MAPPING From: i4_addrcal i5_load 1  1
2:mem_4.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.11
0:pe_c0_r4.ALU.out
0:pe_c0_r4.ALU.out
0:pe_c0_r4.RES.in
0:pe_c0_r4.RES.reg
1:pe_c0_r4.RES.m_enable
1:pe_c0_r4.RES.reg
2:pe_c0_r4.crossbar.in6
2:pe_c0_r4.crossbar.mux_3.in6
2:pe_c0_r4.crossbar.mux_3.mux
2:mem_4.in4
2:mem_4.mux_addr.in4
2:mem_4.mux_addr.mux
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r5.ALU.fu
i5_load i7_call   2LHS
cost 12.12
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_B
0:pe_c0_r5.mux_4.in0
0:pe_c0_r5.mux_4.mux
0:pe_c0_r5.crossbar.mux_1.in4
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_4.in3
0:pe_c1_r5.crossbar.mux_4.mux
0:pe_c1_r5.rega.reg
1:pe_c1_r5.ALU.in_a
1:pe_c1_r4.ALU.fu
i5_load i6_call   2LHS
cost 12.12
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_4.in3
0:pe_c1_r4.crossbar.mux_4.mux
0:pe_c1_r4.rega.reg
1:pe_c1_r4.ALU.in_a
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i6_call i25_mul   1any2input
cost 10.1
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_1.in4
1:pe_c1_r4.crossbar.mux_1.mux
1:pe_c2_r4.mux_3.in0
1:pe_c2_r4.mux_3.mux
1:pe_c2_r4.crossbar.mux_5.in3
1:pe_c2_r4.crossbar.mux_5.mux
1:pe_c2_r4.regb.reg
2:pe_c2_r4.ALU.in_b
2:pe_c1_r4.ALU.fu
i6_call i19_mul   1any2input
cost 6.06
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_4.in4
1:pe_c1_r4.crossbar.mux_4.mux
1:pe_c1_r4.rega.reg
2:pe_c1_r4.ALU.in_a
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i7_call i26_mul   1any2input
cost 6.06
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_4.in4
1:pe_c1_r5.crossbar.mux_4.mux
1:pe_c1_r5.rega.reg
2:pe_c1_r5.ALU.in_a
2:pe_c2_r5.ALU.fu
i7_call i22_mul   1any2input
cost 10.1
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_1.in4
1:pe_c1_r5.crossbar.mux_1.mux
1:pe_c2_r5.mux_3.in0
1:pe_c2_r5.mux_3.mux
1:pe_c2_r5.crossbar.mux_5.in3
1:pe_c2_r5.crossbar.mux_5.mux
1:pe_c2_r5.regb.reg
2:pe_c2_r5.ALU.in_b
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.1
2:pe_c4_r5.ALU.out
2:pe_c4_r5.ALU.out
2:pe_c4_r5.crossbar.in4
2:pe_c4_r5.crossbar.mux_1.in4
2:pe_c4_r5.crossbar.mux_1.mux
2:pe_c5_r5.mux_3.in0
2:pe_c5_r5.mux_3.mux
2:pe_c5_r5.crossbar.mux_5.in3
2:pe_c5_r5.crossbar.mux_5.mux
2:pe_c5_r5.regb.reg
0:pe_c5_r5.ALU.in_b
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_2.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.23
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.crossbar.in4
2:pe_c3_r4.crossbar.mux_3.in4
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.mux_1.in0
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_3.in1
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_3.in1
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.reg1.in
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.reg1.m_enable
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.mux_1.in1
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_2.in4
1:mem_2.mux_addr.in4
1:mem_2.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 43.43
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.RES.in
2:pe_c3_r4.RES.reg
0:pe_c3_r4.RES.m_enable
0:pe_c3_r4.RES.reg
1:pe_c3_r4.RES.m_enable
1:pe_c3_r4.RES.reg
2:pe_c3_r4.crossbar.in5
2:pe_c3_r4.crossbar.mux_2.in5
2:pe_c3_r4.crossbar.mux_2.mux
2:pe_c3_r5.reg0.in
2:pe_c3_r5.reg0.reg
0:pe_c3_r5.reg0.m_enable
0:pe_c3_r5.reg0.reg
1:pe_c3_r5.reg0.m_enable
1:pe_c3_r5.reg0.reg
2:pe_c3_r5.mux_0.in1
2:pe_c3_r5.mux_0.mux
2:pe_c3_r5.crossbar.mux_3.in0
2:pe_c3_r5.crossbar.mux_3.mux
2:pe_c2_r5.reg1.in
2:pe_c2_r5.reg1.reg
0:pe_c2_r5.reg1.m_enable
0:pe_c2_r5.reg1.reg
1:pe_c2_r5.mux_1.in1
1:pe_c2_r5.mux_1.mux
1:pe_c2_r5.crossbar.mux_3.in1
1:pe_c2_r5.crossbar.mux_3.mux
1:pe_c1_r5.reg1.in
1:pe_c1_r5.reg1.reg
2:pe_c1_r5.reg1.m_enable
2:pe_c1_r5.reg1.reg
0:pe_c1_r5.mux_1.in1
0:pe_c1_r5.mux_1.mux
0:pe_c1_r5.crossbar.mux_3.in1
0:pe_c1_r5.crossbar.mux_3.mux
0:pe_c0_r5.mux_1.in0
0:pe_c0_r5.mux_1.mux
0:pe_c0_r5.crossbar.mux_3.in1
0:pe_c0_r5.crossbar.mux_3.mux
0:mem_0.in5
0:mem_0.mux_addr.in5
0:mem_0.mux_addr.mux
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c4_r5.ALU.fu
input1 i8_add   2any2input
cost 9.09
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_4.in2
1:pe_c4_r5.crossbar.mux_4.mux
1:pe_c4_r5.rega.reg
2:pe_c4_r5.ALU.in_a
2:pe_c4_r4.ALU.fu
input1 i3_add   2any2input
cost 13.13
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_0.in2
1:pe_c4_r5.crossbar.mux_0.mux
1:pe_c4_r4.mux_2.in0
1:pe_c4_r4.mux_2.mux
1:pe_c4_r4.crossbar.mux_4.in2
1:pe_c4_r4.crossbar.mux_4.mux
1:pe_c4_r4.rega.reg
2:pe_c4_r4.ALU.in_a
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.05
2:pe_c5_r5.const_val.out
2:pe_c5_r5.const_val.out
2:pe_c5_r5.crossbar.mux_4.in6
2:pe_c5_r5.crossbar.mux_4.mux
2:pe_c5_r5.rega.reg
0:pe_c5_r5.ALU.in_a
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c1_r3.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.05
0:pe_c1_r3.const_val.out
0:pe_c1_r3.const_val.out
0:pe_c1_r3.crossbar.mux_5.in6
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c3_r4.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.05
0:pe_c3_r4.const_val.out
0:pe_c3_r4.const_val.out
0:pe_c3_r4.crossbar.mux_4.in6
0:pe_c3_r4.crossbar.mux_4.mux
0:pe_c3_r4.rega.reg
1:pe_c3_r4.ALU.in_a
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r5.ALU.fu
i5_load i7_call   2LHS
cost 12.72
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_B
0:pe_c0_r5.mux_4.in0
0:pe_c0_r5.mux_4.mux
0:pe_c0_r5.crossbar.mux_1.in4
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_4.in3
0:pe_c1_r5.crossbar.mux_4.mux
0:pe_c1_r5.rega.reg
1:pe_c1_r5.ALU.in_a
1:pe_c1_r4.ALU.fu
i5_load i6_call   2LHS
cost 12.12
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_4.in3
0:pe_c1_r4.crossbar.mux_4.mux
0:pe_c1_r4.rega.reg
1:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i32_add i35_call   1RHS
cost 10.3
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_3.in4
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_5.in1
2:pe_c0_r3.crossbar.mux_5.mux
2:pe_c0_r3.regb.reg
0:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.1
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i34_sub i37_call   1RHS
cost 6.06
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_5.in4
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 7.27
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_3.in5
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_data.in3
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_2.mem_unit.mem
i37_call i38_store   0data
cost 15.75
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_2.in3
0:mem_2.mux_data.in3
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r4.ALU.fu
i39_add i9_addrcal   1RHS
cost 10.1
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_3.in4
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.mux_1.in0
1:pe_c3_r4.mux_1.mux
1:pe_c3_r4.crossbar.mux_5.in1
1:pe_c3_r4.crossbar.mux_5.mux
1:pe_c3_r4.regb.reg
2:pe_c3_r4.ALU.in_b
2:pe_c4_r5.ALU.fu
i39_add i8_add   1any2input
cost 10.1
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_2.in4
1:pe_c4_r4.crossbar.mux_2.mux
1:pe_c4_r5.mux_0.in0
1:pe_c4_r5.mux_0.mux
1:pe_c4_r5.crossbar.mux_5.in0
1:pe_c4_r5.crossbar.mux_5.mux
1:pe_c4_r5.regb.reg
2:pe_c4_r5.ALU.in_b
1:pe_c4_r4.ALU.fu
i39_add i39_add   3any2input
cost 10.1
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.RES.in
1:pe_c4_r4.RES.reg
2:pe_c4_r4.crossbar.in5
2:pe_c4_r4.crossbar.mux_4.in5
2:pe_c4_r4.crossbar.mux_4.mux
2:pe_c4_r4.rega.reg
0:pe_c4_r4.rega.m_enable
0:pe_c4_r4.rega.reg
1:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
i3_add i4_addrcal   1RHS
cost 24.62
2:pe_c4_r4.ALU.out
2:pe_c4_r4.ALU.out
2:pe_c4_r4.crossbar.in4
2:pe_c4_r4.crossbar.mux_3.in4
2:pe_c4_r4.crossbar.mux_3.mux
2:pe_c3_r4.mux_1.in0
2:pe_c3_r4.mux_1.mux
2:pe_c3_r4.crossbar.mux_3.in1
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.mux_1.in0
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_3.in1
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_3.in1
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.mux_1.in0
2:pe_c0_r4.mux_1.mux
2:pe_c0_r4.crossbar.mux_5.in1
2:pe_c0_r4.crossbar.mux_5.mux
2:pe_c0_r4.regb.reg
0:pe_c0_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c4_r4.ALU.fu
i40_add i3_add   1any2input
cost 10.1
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.crossbar.in4
1:pe_c3_r4.crossbar.mux_1.in4
1:pe_c3_r4.crossbar.mux_1.mux
1:pe_c4_r4.mux_3.in0
1:pe_c4_r4.mux_3.mux
1:pe_c4_r4.crossbar.mux_5.in3
1:pe_c4_r4.crossbar.mux_5.mux
1:pe_c4_r4.regb.reg
2:pe_c4_r4.ALU.in_b
1:pe_c3_r4.ALU.fu
i40_add i40_add   3any2input
cost 10.1
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.crossbar.in4
1:pe_c3_r4.crossbar.mux_5.in4
1:pe_c3_r4.crossbar.mux_5.mux
1:pe_c3_r4.regb.reg
2:pe_c3_r4.regb.m_enable
2:pe_c3_r4.regb.reg
0:pe_c3_r4.regb.m_enable
0:pe_c3_r4.regb.reg
1:pe_c3_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_4.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.11
0:pe_c0_r4.ALU.out
0:pe_c0_r4.ALU.out
0:pe_c0_r4.RES.in
0:pe_c0_r4.RES.reg
1:pe_c0_r4.RES.m_enable
1:pe_c0_r4.RES.reg
2:pe_c0_r4.crossbar.in6
2:pe_c0_r4.crossbar.mux_3.in6
2:pe_c0_r4.crossbar.mux_3.mux
2:mem_4.in4
2:mem_4.mux_addr.in4
2:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i30_add i35_call   1LHS
cost 6.06
2:pe_c0_r3.ALU.out
2:pe_c0_r3.ALU.out
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_4.in5
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i6_call i25_mul   1any2input
cost 10.1
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_1.in4
1:pe_c1_r4.crossbar.mux_1.mux
1:pe_c2_r4.mux_3.in0
1:pe_c2_r4.mux_3.mux
1:pe_c2_r4.crossbar.mux_5.in3
1:pe_c2_r4.crossbar.mux_5.mux
1:pe_c2_r4.regb.reg
2:pe_c2_r4.ALU.in_b
2:pe_c1_r4.ALU.fu
i6_call i19_mul   1any2input
cost 6.06
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_4.in4
1:pe_c1_r4.crossbar.mux_4.mux
1:pe_c1_r4.rega.reg
2:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i7_call i26_mul   1any2input
cost 6.06
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_4.in4
1:pe_c1_r5.crossbar.mux_4.mux
1:pe_c1_r5.rega.reg
2:pe_c1_r5.ALU.in_a
2:pe_c2_r5.ALU.fu
i7_call i22_mul   1any2input
cost 10.1
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_1.in4
1:pe_c1_r5.crossbar.mux_1.mux
1:pe_c2_r5.mux_3.in0
1:pe_c2_r5.mux_3.mux
1:pe_c2_r5.crossbar.mux_5.in3
1:pe_c2_r5.crossbar.mux_5.mux
1:pe_c2_r5.regb.reg
2:pe_c2_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.1
2:pe_c4_r5.ALU.out
2:pe_c4_r5.ALU.out
2:pe_c4_r5.crossbar.in4
2:pe_c4_r5.crossbar.mux_1.in4
2:pe_c4_r5.crossbar.mux_1.mux
2:pe_c5_r5.mux_3.in0
2:pe_c5_r5.mux_3.mux
2:pe_c5_r5.crossbar.mux_5.in3
2:pe_c5_r5.crossbar.mux_5.mux
2:pe_c5_r5.regb.reg
0:pe_c5_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_2.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.63
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.RES.in
2:pe_c3_r4.RES.reg
0:pe_c3_r4.crossbar.in5
0:pe_c3_r4.crossbar.mux_3.in5
0:pe_c3_r4.crossbar.mux_3.mux
0:pe_c2_r4.mux_1.in0
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.mux_1.in0
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.mux_1.in1
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_2.in4
1:mem_2.mux_addr.in4
1:mem_2.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 43.83
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.RES.in
2:pe_c3_r4.RES.reg
0:pe_c3_r4.crossbar.in5
0:pe_c3_r4.crossbar.mux_3.in5
0:pe_c3_r4.crossbar.mux_3.mux
0:pe_c2_r4.reg1.in
0:pe_c2_r4.reg1.reg
1:pe_c2_r4.mux_1.in1
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.reg1.in
1:pe_c1_r4.reg1.reg
2:pe_c1_r4.reg1.m_enable
2:pe_c1_r4.reg1.reg
0:pe_c1_r4.reg1.m_enable
0:pe_c1_r4.reg1.reg
1:pe_c1_r4.mux_1.in1
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.reg1.in
1:pe_c0_r4.reg1.reg
2:pe_c0_r4.reg1.m_enable
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.mux_1.in1
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_2.in1
0:pe_c0_r4.crossbar.mux_2.mux
0:pe_c0_r5.reg0.in
0:pe_c0_r5.reg0.reg
1:pe_c0_r5.reg0.m_enable
1:pe_c0_r5.reg0.reg
2:pe_c0_r5.reg0.m_enable
2:pe_c0_r5.reg0.reg
0:pe_c0_r5.mux_0.in1
0:pe_c0_r5.mux_0.mux
0:pe_c0_r5.crossbar.mux_3.in0
0:pe_c0_r5.crossbar.mux_3.mux
0:mem_0.in5
0:mem_0.mux_addr.in5
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c4_r5.ALU.fu
input1 i8_add   2any2input
cost 9.09
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_4.in2
1:pe_c4_r5.crossbar.mux_4.mux
1:pe_c4_r5.rega.reg
2:pe_c4_r5.ALU.in_a
2:pe_c4_r4.ALU.fu
input1 i3_add   2any2input
cost 13.13
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_0.in2
1:pe_c4_r5.crossbar.mux_0.mux
1:pe_c4_r4.mux_2.in0
1:pe_c4_r4.mux_2.mux
1:pe_c4_r4.crossbar.mux_4.in2
1:pe_c4_r4.crossbar.mux_4.mux
1:pe_c4_r4.rega.reg
2:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.05
2:pe_c5_r5.const_val.out
2:pe_c5_r5.const_val.out
2:pe_c5_r5.crossbar.mux_4.in6
2:pe_c5_r5.crossbar.mux_4.mux
2:pe_c5_r5.rega.reg
0:pe_c5_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c1_r3.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.05
0:pe_c1_r3.const_val.out
0:pe_c1_r3.const_val.out
0:pe_c1_r3.crossbar.mux_5.in6
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c3_r4.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.05
0:pe_c3_r4.const_val.out
0:pe_c3_r4.const_val.out
0:pe_c3_r4.crossbar.mux_4.in6
0:pe_c3_r4.crossbar.mux_4.mux
0:pe_c3_r4.rega.reg
1:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i16_call i25_mul   1any2input
cost 10.1
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_0.in4
1:pe_c2_r5.crossbar.mux_0.mux
1:pe_c2_r4.mux_2.in0
1:pe_c2_r4.mux_2.mux
1:pe_c2_r4.crossbar.mux_4.in2
1:pe_c2_r4.crossbar.mux_4.mux
1:pe_c2_r4.rega.reg
2:pe_c2_r4.ALU.in_a
2:pe_c2_r5.ALU.fu
i16_call i22_mul   1any2input
cost 6.06
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_4.in4
1:pe_c2_r5.crossbar.mux_4.mux
1:pe_c2_r5.rega.reg
2:pe_c2_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r4.ALU.fu
const2 i9_addrcal   1LHS
cost 5.05
1:pe_c3_r4.const_val.out
1:pe_c3_r4.const_val.out
1:pe_c3_r4.crossbar.mux_4.in6
1:pe_c3_r4.crossbar.mux_4.mux
1:pe_c3_r4.rega.reg
2:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c2_r4.ALU.fu
const3 i24_lshr   1RHS
cost 5.05
0:pe_c2_r4.const_val.out
0:pe_c2_r4.const_val.out
0:pe_c2_r4.crossbar.mux_5.in6
0:pe_c2_r4.crossbar.mux_5.mux
0:pe_c2_r4.regb.reg
1:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c4_r4.ALU.fu
const4 i39_add   1any2input
cost 5.05
0:pe_c4_r4.const_val.out
0:pe_c4_r4.const_val.out
0:pe_c4_r4.crossbar.mux_5.in6
0:pe_c4_r4.crossbar.mux_5.mux
0:pe_c4_r4.regb.reg
1:pe_c4_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 8.08
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_4.in3
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c1_r2.ALU.fu
i10_load i13_call   2LHS
cost 12.72
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_1.in3
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_5.mem_unit.mem
i11_addrcal i12_load   2addr
cost 31.31
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.crossbar.in4
0:pe_c5_r5.crossbar.mux_3.in4
0:pe_c5_r5.crossbar.mux_3.mux
0:pe_c4_r5.mux_1.in0
0:pe_c4_r5.mux_1.mux
0:pe_c4_r5.crossbar.mux_3.in1
0:pe_c4_r5.crossbar.mux_3.mux
0:pe_c3_r5.mux_1.in0
0:pe_c3_r5.mux_1.mux
0:pe_c3_r5.crossbar.mux_3.in1
0:pe_c3_r5.crossbar.mux_3.mux
0:pe_c2_r5.mux_1.in0
0:pe_c2_r5.mux_1.mux
0:pe_c2_r5.crossbar.mux_3.in1
0:pe_c2_r5.crossbar.mux_3.mux
0:pe_c1_r5.reg1.in
0:pe_c1_r5.reg1.reg
1:pe_c1_r5.mux_1.in1
1:pe_c1_r5.mux_1.mux
1:pe_c1_r5.crossbar.mux_3.in1
1:pe_c1_r5.crossbar.mux_3.mux
1:pe_c0_r5.reg1.in
1:pe_c0_r5.reg1.reg
2:pe_c0_r5.mux_1.in1
2:pe_c0_r5.mux_1.mux
2:pe_c0_r5.crossbar.mux_3.in1
2:pe_c0_r5.crossbar.mux_3.mux
2:mem_5.in5
2:mem_5.mux_addr.in5
2:mem_5.mux_addr.mux
0:mem_2.mem_unit.mem
i11_addrcal i38_store   9addr
cost 46.25
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.crossbar.in5
1:pe_c5_r5.crossbar.mux_3.in5
1:pe_c5_r5.crossbar.mux_3.mux
1:pe_c4_r5.reg1.in
1:pe_c4_r5.reg1.reg
2:pe_c4_r5.reg1.m_enable
2:pe_c4_r5.reg1.reg
0:pe_c4_r5.reg1.m_enable
0:pe_c4_r5.reg1.reg
1:pe_c4_r5.mux_1.in1
1:pe_c4_r5.mux_1.mux
1:pe_c4_r5.crossbar.mux_3.in1
1:pe_c4_r5.crossbar.mux_3.mux
1:pe_c3_r5.reg1.in
1:pe_c3_r5.reg1.reg
2:pe_c3_r5.reg1.m_enable
2:pe_c3_r5.reg1.reg
0:pe_c3_r5.reg1.m_enable
0:pe_c3_r5.reg1.reg
1:pe_c3_r5.mux_1.in1
1:pe_c3_r5.mux_1.mux
1:pe_c3_r5.crossbar.mux_3.in1
1:pe_c3_r5.crossbar.mux_3.mux
1:pe_c2_r5.reg1.in
1:pe_c2_r5.reg1.reg
2:pe_c2_r5.mux_1.in1
2:pe_c2_r5.mux_1.mux
2:pe_c2_r5.crossbar.mux_3.in1
2:pe_c2_r5.crossbar.mux_3.mux
2:pe_c1_r5.mux_1.in0
2:pe_c1_r5.mux_1.mux
2:pe_c1_r5.crossbar.mux_3.in1
2:pe_c1_r5.crossbar.mux_3.mux
2:pe_c0_r5.reg1.in
2:pe_c0_r5.reg1.reg
0:pe_c0_r5.mux_1.in1
0:pe_c0_r5.mux_1.mux
0:pe_c0_r5.crossbar.mux_3.in1
0:pe_c0_r5.crossbar.mux_3.mux
0:mem_2.in5
0:mem_2.mux_addr.in5
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c2_r5.ALU.fu
i12_load i16_call   2LHS
cost 17.36
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_1.in3
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_1.in3
0:pe_c1_r5.crossbar.mux_1.mux
0:pe_c2_r5.mux_3.in0
0:pe_c2_r5.mux_3.mux
0:pe_c2_r5.crossbar.mux_4.in3
0:pe_c2_r5.crossbar.mux_4.mux
0:pe_c2_r5.rega.reg
1:pe_c2_r5.ALU.in_a
1:pe_c0_r5.ALU.fu
i12_load i15_call   2LHS
cost 8.08
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_4.in3
0:pe_c0_r5.crossbar.mux_4.mux
0:pe_c0_r5.rega.reg
1:pe_c0_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i13_call i33_sub   5LHS
cost 26.26
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_1.in4
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.mux_3.in1
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_1.in3
1:pe_c2_r2.crossbar.mux_1.mux
1:pe_c3_r2.reg3.in
1:pe_c3_r2.reg3.reg
2:pe_c3_r2.reg3.m_enable
2:pe_c3_r2.reg3.reg
0:pe_c3_r2.reg3.m_enable
0:pe_c3_r2.reg3.reg
1:pe_c3_r2.mux_3.in1
1:pe_c3_r2.mux_3.mux
1:pe_c3_r2.crossbar.mux_2.in3
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_4.in0
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
2:pe_c0_r3.ALU.fu
i13_call i30_add   5any2input
cost 22.22
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.RES.m_enable
1:pe_c1_r2.RES.reg
2:pe_c1_r2.RES.m_enable
2:pe_c1_r2.RES.reg
0:pe_c1_r2.crossbar.in5
0:pe_c1_r2.crossbar.mux_2.in5
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_3.in0
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_4.in1
1:pe_c0_r3.crossbar.mux_4.mux
1:pe_c0_r3.rega.reg
2:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.26
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in5
0:pe_c0_r2.crossbar.mux_2.in5
0:pe_c0_r2.crossbar.mux_2.mux
0:pe_c0_r3.mux_0.in0
0:pe_c0_r3.mux_0.mux
0:pe_c0_r3.crossbar.mux_1.in0
0:pe_c0_r3.crossbar.mux_1.mux
0:pe_c1_r3.reg3.in
0:pe_c1_r3.reg3.reg
1:pe_c1_r3.reg3.m_enable
1:pe_c1_r3.reg3.reg
2:pe_c1_r3.mux_3.in1
2:pe_c1_r3.mux_3.mux
2:pe_c1_r3.crossbar.mux_1.in3
2:pe_c1_r3.crossbar.mux_1.mux
2:pe_c2_r3.reg3.in
2:pe_c2_r3.reg3.reg
0:pe_c2_r3.reg3.m_enable
0:pe_c2_r3.reg3.reg
1:pe_c2_r3.mux_3.in1
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_4.in3
1:pe_c2_r3.crossbar.mux_4.mux
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c1_r3.ALU.fu
i14_call i32_add   5any2input
cost 22.22
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.RES.m_enable
2:pe_c0_r2.RES.reg
0:pe_c0_r2.crossbar.in6
0:pe_c0_r2.crossbar.mux_1.in6
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.reg3.in
0:pe_c1_r2.reg3.reg
1:pe_c1_r2.mux_3.in1
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_2.in3
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i15_call i26_mul   1any2input
cost 10.1
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_5.in3
1:pe_c1_r5.crossbar.mux_5.mux
1:pe_c1_r5.regb.reg
2:pe_c1_r5.ALU.in_b
2:pe_c1_r4.ALU.fu
i15_call i19_mul   1any2input
cost 14.14
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_0.in3
1:pe_c1_r5.crossbar.mux_0.mux
1:pe_c1_r4.mux_2.in0
1:pe_c1_r4.mux_2.mux
1:pe_c1_r4.crossbar.mux_5.in2
1:pe_c1_r4.crossbar.mux_5.mux
1:pe_c1_r4.regb.reg
2:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
const1 i4_addrcal   1LHS
cost 5.05
2:pe_c0_r4.const_val.out
2:pe_c0_r4.const_val.out
2:pe_c0_r4.crossbar.mux_4.in7
2:pe_c0_r4.crossbar.mux_4.mux
2:pe_c0_r4.rega.reg
0:pe_c0_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1
2:pe_c1_r4.ALU.out
2:pe_c1_r4.ALU.out
2:pe_c1_r4.crossbar.in4
2:pe_c1_r4.crossbar.mux_1.in4
2:pe_c1_r4.crossbar.mux_1.mux
2:pe_c2_r4.mux_3.in0
2:pe_c2_r4.mux_3.mux
2:pe_c2_r4.crossbar.mux_4.in3
2:pe_c2_r4.crossbar.mux_4.mux
2:pe_c2_r4.rega.reg
0:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i22_mul i23_sub   1RHS
cost 10.1
2:pe_c2_r5.ALU.out
2:pe_c2_r5.ALU.out
2:pe_c2_r5.crossbar.in4
2:pe_c2_r5.crossbar.mux_0.in4
2:pe_c2_r5.crossbar.mux_0.mux
2:pe_c2_r4.mux_2.in0
2:pe_c2_r4.mux_2.mux
2:pe_c2_r4.crossbar.mux_5.in2
2:pe_c2_r4.crossbar.mux_5.mux
2:pe_c2_r4.regb.reg
0:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c2_r4.ALU.fu
i23_sub i24_lshr   1LHS
cost 6.06
0:pe_c2_r4.ALU.out
0:pe_c2_r4.ALU.out
0:pe_c2_r4.crossbar.in4
0:pe_c2_r4.crossbar.mux_4.in4
0:pe_c2_r4.crossbar.mux_4.mux
0:pe_c2_r4.rega.reg
1:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i24_lshr i33_sub   1RHS
cost 14.14
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_0.in4
1:pe_c2_r4.crossbar.mux_0.mux
1:pe_c2_r3.mux_2.in0
1:pe_c2_r3.mux_2.mux
1:pe_c2_r3.crossbar.mux_1.in2
1:pe_c2_r3.crossbar.mux_1.mux
1:pe_c3_r3.mux_3.in0
1:pe_c3_r3.mux_3.mux
1:pe_c3_r3.crossbar.mux_5.in3
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c0_r3.ALU.fu
i24_lshr i30_add   1any2input
cost 18.18
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_0.in4
1:pe_c2_r4.crossbar.mux_0.mux
1:pe_c2_r3.mux_2.in0
1:pe_c2_r3.mux_2.mux
1:pe_c2_r3.crossbar.mux_3.in2
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_5.in1
1:pe_c0_r3.crossbar.mux_5.mux
1:pe_c0_r3.regb.reg
2:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i25_mul i27_add   1any2input
cost 13.1
2:pe_c2_r4.ALU.out
2:pe_c2_r4.ALU.out
2:pe_c2_r4.crossbar.in4
2:pe_c2_r4.crossbar.mux_3.in4
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_4.in1
2:pe_c1_r4.crossbar.mux_4.mux
2:pe_c1_r4.rega.reg
0:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i26_mul i27_add   1any2input
cost 10.1
2:pe_c1_r5.ALU.out
2:pe_c1_r5.ALU.out
2:pe_c1_r5.crossbar.in4
2:pe_c1_r5.crossbar.mux_0.in4
2:pe_c1_r5.crossbar.mux_0.mux
2:pe_c1_r4.mux_2.in0
2:pe_c1_r4.mux_2.mux
2:pe_c1_r4.crossbar.mux_5.in2
2:pe_c1_r4.crossbar.mux_5.mux
2:pe_c1_r4.regb.reg
0:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c1_r3.ALU.fu
i27_add i28_lshr   1LHS
cost 10.1
0:pe_c1_r4.ALU.out
0:pe_c1_r4.ALU.out
0:pe_c1_r4.crossbar.in4
0:pe_c1_r4.crossbar.mux_0.in4
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.mux_2.in0
0:pe_c1_r3.mux_2.mux
0:pe_c1_r3.crossbar.mux_4.in2
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 10.3
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_1.in4
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_5.in3
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c1_r3.ALU.fu
i28_lshr i32_add   1any2input
cost 6.06
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_5.in4
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r5.ALU.fu
i5_load i7_call   2LHS
cost 13.9464
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_B
0:pe_c0_r5.mux_4.in0
0:pe_c0_r5.mux_4.mux
0:pe_c0_r5.crossbar.mux_1.in4
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_4.in3
0:pe_c1_r5.crossbar.mux_4.mux
0:pe_c1_r5.rega.reg
1:pe_c1_r5.ALU.in_a
1:pe_c1_r4.ALU.fu
i5_load i6_call   2LHS
cost 12.1284
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_4.in3
0:pe_c1_r4.crossbar.mux_4.mux
0:pe_c1_r4.rega.reg
1:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i32_add i35_call   1RHS
cost 10.511
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_3.in4
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_5.in1
2:pe_c0_r3.crossbar.mux_5.mux
2:pe_c0_r3.regb.reg
0:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.107
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i34_sub i37_call   1RHS
cost 6.0642
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_5.in4
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 7.6809
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_3.in5
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_data.in3
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_2.mem_unit.mem
i37_call i38_store   0data
cost 16.3725
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_2.in3
0:mem_2.mux_data.in3
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r4.ALU.fu
i39_add i9_addrcal   1RHS
cost 10.511
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_3.in4
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.mux_1.in0
1:pe_c3_r4.mux_1.mux
1:pe_c3_r4.crossbar.mux_5.in1
1:pe_c3_r4.crossbar.mux_5.mux
1:pe_c3_r4.regb.reg
2:pe_c3_r4.ALU.in_b
2:pe_c4_r5.ALU.fu
i39_add i8_add   1any2input
cost 10.107
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_2.in4
1:pe_c4_r4.crossbar.mux_2.mux
1:pe_c4_r5.mux_0.in0
1:pe_c4_r5.mux_0.mux
1:pe_c4_r5.crossbar.mux_5.in0
1:pe_c4_r5.crossbar.mux_5.mux
1:pe_c4_r5.regb.reg
2:pe_c4_r5.ALU.in_b
1:pe_c4_r4.ALU.fu
i39_add i39_add   3any2input
cost 10.107
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.RES.in
1:pe_c4_r4.RES.reg
2:pe_c4_r4.crossbar.in5
2:pe_c4_r4.crossbar.mux_4.in5
2:pe_c4_r4.crossbar.mux_4.mux
2:pe_c4_r4.rega.reg
0:pe_c4_r4.rega.m_enable
0:pe_c4_r4.rega.reg
1:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
i3_add i4_addrcal   1RHS
cost 28.2954
2:pe_c4_r4.ALU.out
2:pe_c4_r4.ALU.out
2:pe_c4_r4.crossbar.in4
2:pe_c4_r4.crossbar.mux_3.in4
2:pe_c4_r4.crossbar.mux_3.mux
2:pe_c3_r4.mux_1.in0
2:pe_c3_r4.mux_1.mux
2:pe_c3_r4.crossbar.mux_3.in1
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.mux_1.in0
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_3.in1
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_3.in1
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.mux_1.in0
2:pe_c0_r4.mux_1.mux
2:pe_c0_r4.crossbar.mux_5.in1
2:pe_c0_r4.crossbar.mux_5.mux
2:pe_c0_r4.regb.reg
0:pe_c0_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c4_r4.ALU.fu
i40_add i3_add   1any2input
cost 10.107
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.crossbar.in4
1:pe_c3_r4.crossbar.mux_1.in4
1:pe_c3_r4.crossbar.mux_1.mux
1:pe_c4_r4.mux_3.in0
1:pe_c4_r4.mux_3.mux
1:pe_c4_r4.crossbar.mux_5.in3
1:pe_c4_r4.crossbar.mux_5.mux
1:pe_c4_r4.regb.reg
2:pe_c4_r4.ALU.in_b
1:pe_c3_r4.ALU.fu
i40_add i40_add   3any2input
cost 10.309
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.RES.in
1:pe_c3_r4.RES.reg
2:pe_c3_r4.crossbar.in5
2:pe_c3_r4.crossbar.mux_5.in5
2:pe_c3_r4.crossbar.mux_5.mux
2:pe_c3_r4.regb.reg
0:pe_c3_r4.regb.m_enable
0:pe_c3_r4.regb.reg
1:pe_c3_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_4.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1177
0:pe_c0_r4.ALU.out
0:pe_c0_r4.ALU.out
0:pe_c0_r4.RES.in
0:pe_c0_r4.RES.reg
1:pe_c0_r4.RES.m_enable
1:pe_c0_r4.RES.reg
2:pe_c0_r4.crossbar.in6
2:pe_c0_r4.crossbar.mux_3.in6
2:pe_c0_r4.crossbar.mux_3.mux
2:mem_4.in4
2:mem_4.mux_addr.in4
2:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i30_add i35_call   1LHS
cost 6.0642
2:pe_c0_r3.ALU.out
2:pe_c0_r3.ALU.out
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_4.in5
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i6_call i25_mul   1any2input
cost 10.107
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_1.in4
1:pe_c1_r4.crossbar.mux_1.mux
1:pe_c2_r4.mux_3.in0
1:pe_c2_r4.mux_3.mux
1:pe_c2_r4.crossbar.mux_5.in3
1:pe_c2_r4.crossbar.mux_5.mux
1:pe_c2_r4.regb.reg
2:pe_c2_r4.ALU.in_b
2:pe_c1_r4.ALU.fu
i6_call i19_mul   1any2input
cost 6.0642
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_4.in4
1:pe_c1_r4.crossbar.mux_4.mux
1:pe_c1_r4.rega.reg
2:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i7_call i26_mul   1any2input
cost 6.0642
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_4.in4
1:pe_c1_r5.crossbar.mux_4.mux
1:pe_c1_r5.rega.reg
2:pe_c1_r5.ALU.in_a
2:pe_c2_r5.ALU.fu
i7_call i22_mul   1any2input
cost 10.107
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_1.in4
1:pe_c1_r5.crossbar.mux_1.mux
1:pe_c2_r5.mux_3.in0
1:pe_c2_r5.mux_3.mux
1:pe_c2_r5.crossbar.mux_5.in3
1:pe_c2_r5.crossbar.mux_5.mux
1:pe_c2_r5.regb.reg
2:pe_c2_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.107
2:pe_c4_r5.ALU.out
2:pe_c4_r5.ALU.out
2:pe_c4_r5.crossbar.in4
2:pe_c4_r5.crossbar.mux_1.in4
2:pe_c4_r5.crossbar.mux_1.mux
2:pe_c5_r5.mux_3.in0
2:pe_c5_r5.mux_3.mux
2:pe_c5_r5.crossbar.mux_5.in3
2:pe_c5_r5.crossbar.mux_5.mux
2:pe_c5_r5.regb.reg
0:pe_c5_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_2.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.8521
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.RES.in
2:pe_c3_r4.RES.reg
0:pe_c3_r4.crossbar.in5
0:pe_c3_r4.crossbar.mux_3.in5
0:pe_c3_r4.crossbar.mux_3.mux
0:pe_c2_r4.mux_1.in0
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.mux_1.in0
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.mux_1.in1
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_2.in4
1:mem_2.mux_addr.in4
1:mem_2.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 44.6721
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.crossbar.in4
2:pe_c3_r4.crossbar.mux_0.in4
2:pe_c3_r4.crossbar.mux_0.mux
2:pe_c3_r3.reg2.in
2:pe_c3_r3.reg2.reg
0:pe_c3_r3.reg2.m_enable
0:pe_c3_r3.reg2.reg
1:pe_c3_r3.reg2.m_enable
1:pe_c3_r3.reg2.reg
2:pe_c3_r3.mux_2.in1
2:pe_c3_r3.mux_2.mux
2:pe_c3_r3.crossbar.mux_3.in2
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.mux_1.in1
0:pe_c2_r3.mux_1.mux
0:pe_c2_r3.crossbar.mux_3.in1
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.reg1.in
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.reg1.m_enable
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.reg1.m_enable
2:pe_c1_r3.reg1.reg
0:pe_c1_r3.mux_1.in1
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.reg1.in
0:pe_c0_r3.reg1.reg
1:pe_c0_r3.reg1.m_enable
1:pe_c0_r3.reg1.reg
2:pe_c0_r3.reg1.m_enable
2:pe_c0_r3.reg1.reg
0:pe_c0_r3.mux_1.in1
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_addr.in3
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c4_r5.ALU.fu
input1 i8_add   2any2input
cost 9.0963
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_4.in2
1:pe_c4_r5.crossbar.mux_4.mux
1:pe_c4_r5.rega.reg
2:pe_c4_r5.ALU.in_a
2:pe_c4_r4.ALU.fu
input1 i3_add   2any2input
cost 13.1391
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_0.in2
1:pe_c4_r5.crossbar.mux_0.mux
1:pe_c4_r4.mux_2.in0
1:pe_c4_r4.mux_2.mux
1:pe_c4_r4.crossbar.mux_4.in2
1:pe_c4_r4.crossbar.mux_4.mux
1:pe_c4_r4.rega.reg
2:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.0535
2:pe_c5_r5.const_val.out
2:pe_c5_r5.const_val.out
2:pe_c5_r5.crossbar.mux_4.in6
2:pe_c5_r5.crossbar.mux_4.mux
2:pe_c5_r5.rega.reg
0:pe_c5_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c1_r3.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.0535
0:pe_c1_r3.const_val.out
0:pe_c1_r3.const_val.out
0:pe_c1_r3.crossbar.mux_5.in6
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c3_r4.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.0535
0:pe_c3_r4.const_val.out
0:pe_c3_r4.const_val.out
0:pe_c3_r4.crossbar.mux_4.in6
0:pe_c3_r4.crossbar.mux_4.mux
0:pe_c3_r4.rega.reg
1:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i16_call i25_mul   1any2input
cost 10.107
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_0.in4
1:pe_c2_r5.crossbar.mux_0.mux
1:pe_c2_r4.mux_2.in0
1:pe_c2_r4.mux_2.mux
1:pe_c2_r4.crossbar.mux_4.in2
1:pe_c2_r4.crossbar.mux_4.mux
1:pe_c2_r4.rega.reg
2:pe_c2_r4.ALU.in_a
2:pe_c2_r5.ALU.fu
i16_call i22_mul   1any2input
cost 6.0642
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_4.in4
1:pe_c2_r5.crossbar.mux_4.mux
1:pe_c2_r5.rega.reg
2:pe_c2_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r4.ALU.fu
const2 i9_addrcal   1LHS
cost 5.0535
1:pe_c3_r4.const_val.out
1:pe_c3_r4.const_val.out
1:pe_c3_r4.crossbar.mux_4.in6
1:pe_c3_r4.crossbar.mux_4.mux
1:pe_c3_r4.rega.reg
2:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c2_r4.ALU.fu
const3 i24_lshr   1RHS
cost 5.0535
0:pe_c2_r4.const_val.out
0:pe_c2_r4.const_val.out
0:pe_c2_r4.crossbar.mux_5.in6
0:pe_c2_r4.crossbar.mux_5.mux
0:pe_c2_r4.regb.reg
1:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c4_r4.ALU.fu
const4 i39_add   1any2input
cost 5.0535
0:pe_c4_r4.const_val.out
0:pe_c4_r4.const_val.out
0:pe_c4_r4.crossbar.mux_5.in6
0:pe_c4_r4.crossbar.mux_5.mux
0:pe_c4_r4.regb.reg
1:pe_c4_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 8.0856
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_4.in3
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c1_r2.ALU.fu
i10_load i13_call   2LHS
cost 13.3404
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_1.in3
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_5.mem_unit.mem
i11_addrcal i12_load   2addr
cost 31.3317
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.crossbar.in4
0:pe_c5_r5.crossbar.mux_3.in4
0:pe_c5_r5.crossbar.mux_3.mux
0:pe_c4_r5.mux_1.in0
0:pe_c4_r5.mux_1.mux
0:pe_c4_r5.crossbar.mux_3.in1
0:pe_c4_r5.crossbar.mux_3.mux
0:pe_c3_r5.mux_1.in0
0:pe_c3_r5.mux_1.mux
0:pe_c3_r5.crossbar.mux_3.in1
0:pe_c3_r5.crossbar.mux_3.mux
0:pe_c2_r5.reg1.in
0:pe_c2_r5.reg1.reg
1:pe_c2_r5.reg1.m_enable
1:pe_c2_r5.reg1.reg
2:pe_c2_r5.mux_1.in1
2:pe_c2_r5.mux_1.mux
2:pe_c2_r5.crossbar.mux_3.in1
2:pe_c2_r5.crossbar.mux_3.mux
2:pe_c1_r5.mux_1.in0
2:pe_c1_r5.mux_1.mux
2:pe_c1_r5.crossbar.mux_3.in1
2:pe_c1_r5.crossbar.mux_3.mux
2:pe_c0_r5.mux_1.in0
2:pe_c0_r5.mux_1.mux
2:pe_c0_r5.crossbar.mux_3.in1
2:pe_c0_r5.crossbar.mux_3.mux
2:mem_5.in5
2:mem_5.mux_addr.in5
2:mem_5.mux_addr.mux
0:mem_2.mem_unit.mem
i11_addrcal i38_store   9addr
cost 46.6935
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.crossbar.in5
1:pe_c5_r5.crossbar.mux_3.in5
1:pe_c5_r5.crossbar.mux_3.mux
1:pe_c4_r5.reg1.in
1:pe_c4_r5.reg1.reg
2:pe_c4_r5.reg1.m_enable
2:pe_c4_r5.reg1.reg
0:pe_c4_r5.reg1.m_enable
0:pe_c4_r5.reg1.reg
1:pe_c4_r5.mux_1.in1
1:pe_c4_r5.mux_1.mux
1:pe_c4_r5.crossbar.mux_3.in1
1:pe_c4_r5.crossbar.mux_3.mux
1:pe_c3_r5.reg1.in
1:pe_c3_r5.reg1.reg
2:pe_c3_r5.mux_1.in1
2:pe_c3_r5.mux_1.mux
2:pe_c3_r5.crossbar.mux_3.in1
2:pe_c3_r5.crossbar.mux_3.mux
2:pe_c2_r5.reg1.in
2:pe_c2_r5.reg1.reg
0:pe_c2_r5.mux_1.in1
0:pe_c2_r5.mux_1.mux
0:pe_c2_r5.crossbar.mux_3.in1
0:pe_c2_r5.crossbar.mux_3.mux
0:pe_c1_r5.reg1.in
0:pe_c1_r5.reg1.reg
1:pe_c1_r5.mux_1.in1
1:pe_c1_r5.mux_1.mux
1:pe_c1_r5.crossbar.mux_3.in1
1:pe_c1_r5.crossbar.mux_3.mux
1:pe_c0_r5.reg1.in
1:pe_c0_r5.reg1.reg
2:pe_c0_r5.reg1.m_enable
2:pe_c0_r5.reg1.reg
0:pe_c0_r5.mux_1.in1
0:pe_c0_r5.mux_1.mux
0:pe_c0_r5.crossbar.mux_3.in1
0:pe_c0_r5.crossbar.mux_3.mux
0:mem_2.in5
0:mem_2.mux_addr.in5
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c2_r5.ALU.fu
i12_load i16_call   2LHS
cost 18.5952
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_1.in3
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_1.in3
0:pe_c1_r5.crossbar.mux_1.mux
0:pe_c2_r5.mux_3.in0
0:pe_c2_r5.mux_3.mux
0:pe_c2_r5.crossbar.mux_4.in3
0:pe_c2_r5.crossbar.mux_4.mux
0:pe_c2_r5.rega.reg
1:pe_c2_r5.ALU.in_a
1:pe_c0_r5.ALU.fu
i12_load i15_call   2LHS
cost 8.0856
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_4.in3
0:pe_c0_r5.crossbar.mux_4.mux
0:pe_c0_r5.rega.reg
1:pe_c0_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i13_call i33_sub   5LHS
cost 26.2782
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.RES.m_enable
1:pe_c1_r2.RES.reg
2:pe_c1_r2.crossbar.in5
2:pe_c1_r2.crossbar.mux_1.in5
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.reg3.m_enable
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.mux_3.in1
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_2.in3
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_1.in0
1:pe_c2_r3.crossbar.mux_1.mux
1:pe_c3_r3.mux_3.in0
1:pe_c3_r3.mux_3.mux
1:pe_c3_r3.crossbar.mux_4.in3
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
2:pe_c0_r3.ALU.fu
i13_call i30_add   5any2input
cost 22.2354
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.RES.m_enable
1:pe_c1_r2.RES.reg
2:pe_c1_r2.RES.m_enable
2:pe_c1_r2.RES.reg
0:pe_c1_r2.crossbar.in5
0:pe_c1_r2.crossbar.mux_3.in5
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_2.in1
1:pe_c0_r2.crossbar.mux_2.mux
1:pe_c0_r3.mux_0.in0
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_4.in0
1:pe_c0_r3.crossbar.mux_4.mux
1:pe_c0_r3.rega.reg
2:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.2782
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.RES.m_enable
2:pe_c0_r2.RES.reg
0:pe_c0_r2.crossbar.in6
0:pe_c0_r2.crossbar.mux_1.in6
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.reg3.in
0:pe_c1_r2.reg3.reg
1:pe_c1_r2.mux_3.in1
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_1.in3
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_2.in3
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_4.in0
1:pe_c2_r3.crossbar.mux_4.mux
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c1_r3.ALU.fu
i14_call i32_add   5any2input
cost 22.2354
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.RES.m_enable
2:pe_c0_r2.RES.reg
0:pe_c0_r2.crossbar.in6
0:pe_c0_r2.crossbar.mux_2.in6
0:pe_c0_r2.crossbar.mux_2.mux
0:pe_c0_r3.reg0.in
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_1.in0
1:pe_c0_r3.crossbar.mux_1.mux
1:pe_c1_r3.mux_3.in0
1:pe_c1_r3.mux_3.mux
1:pe_c1_r3.crossbar.mux_4.in3
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i15_call i26_mul   1any2input
cost 10.107
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_5.in3
1:pe_c1_r5.crossbar.mux_5.mux
1:pe_c1_r5.regb.reg
2:pe_c1_r5.ALU.in_b
2:pe_c1_r4.ALU.fu
i15_call i19_mul   1any2input
cost 14.1498
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_0.in3
1:pe_c1_r5.crossbar.mux_0.mux
1:pe_c1_r4.mux_2.in0
1:pe_c1_r4.mux_2.mux
1:pe_c1_r4.crossbar.mux_5.in2
1:pe_c1_r4.crossbar.mux_5.mux
1:pe_c1_r4.regb.reg
2:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
const1 i4_addrcal   1LHS
cost 5.0535
2:pe_c0_r4.const_val.out
2:pe_c0_r4.const_val.out
2:pe_c0_r4.crossbar.mux_4.in7
2:pe_c0_r4.crossbar.mux_4.mux
2:pe_c0_r4.rega.reg
0:pe_c0_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i19_mul i23_sub   1LHS
cost 10.107
2:pe_c1_r4.ALU.out
2:pe_c1_r4.ALU.out
2:pe_c1_r4.crossbar.in4
2:pe_c1_r4.crossbar.mux_1.in4
2:pe_c1_r4.crossbar.mux_1.mux
2:pe_c2_r4.mux_3.in0
2:pe_c2_r4.mux_3.mux
2:pe_c2_r4.crossbar.mux_4.in3
2:pe_c2_r4.crossbar.mux_4.mux
2:pe_c2_r4.rega.reg
0:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i22_mul i23_sub   1RHS
cost 10.107
2:pe_c2_r5.ALU.out
2:pe_c2_r5.ALU.out
2:pe_c2_r5.crossbar.in4
2:pe_c2_r5.crossbar.mux_0.in4
2:pe_c2_r5.crossbar.mux_0.mux
2:pe_c2_r4.mux_2.in0
2:pe_c2_r4.mux_2.mux
2:pe_c2_r4.crossbar.mux_5.in2
2:pe_c2_r4.crossbar.mux_5.mux
2:pe_c2_r4.regb.reg
0:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c2_r4.ALU.fu
i23_sub i24_lshr   1LHS
cost 6.0642
0:pe_c2_r4.ALU.out
0:pe_c2_r4.ALU.out
0:pe_c2_r4.crossbar.in4
0:pe_c2_r4.crossbar.mux_4.in4
0:pe_c2_r4.crossbar.mux_4.mux
0:pe_c2_r4.rega.reg
1:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i24_lshr i33_sub   1RHS
cost 14.1498
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_1.in4
1:pe_c2_r4.crossbar.mux_1.mux
1:pe_c3_r4.mux_3.in0
1:pe_c3_r4.mux_3.mux
1:pe_c3_r4.crossbar.mux_0.in3
1:pe_c3_r4.crossbar.mux_0.mux
1:pe_c3_r3.mux_2.in0
1:pe_c3_r3.mux_2.mux
1:pe_c3_r3.crossbar.mux_5.in2
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c0_r3.ALU.fu
i24_lshr i30_add   1any2input
cost 18.7986
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_0.in4
1:pe_c2_r4.crossbar.mux_0.mux
1:pe_c2_r3.mux_2.in0
1:pe_c2_r3.mux_2.mux
1:pe_c2_r3.crossbar.mux_3.in2
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_5.in1
1:pe_c0_r3.crossbar.mux_5.mux
1:pe_c0_r3.regb.reg
2:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i25_mul i27_add   1any2input
cost 14.349
2:pe_c2_r4.ALU.out
2:pe_c2_r4.ALU.out
2:pe_c2_r4.crossbar.in4
2:pe_c2_r4.crossbar.mux_3.in4
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_4.in1
2:pe_c1_r4.crossbar.mux_4.mux
2:pe_c1_r4.rega.reg
0:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i26_mul i27_add   1any2input
cost 10.107
2:pe_c1_r5.ALU.out
2:pe_c1_r5.ALU.out
2:pe_c1_r5.crossbar.in4
2:pe_c1_r5.crossbar.mux_0.in4
2:pe_c1_r5.crossbar.mux_0.mux
2:pe_c1_r4.mux_2.in0
2:pe_c1_r4.mux_2.mux
2:pe_c1_r4.crossbar.mux_5.in2
2:pe_c1_r4.crossbar.mux_5.mux
2:pe_c1_r4.regb.reg
0:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c1_r3.ALU.fu
i27_add i28_lshr   1LHS
cost 10.107
0:pe_c1_r4.ALU.out
0:pe_c1_r4.ALU.out
0:pe_c1_r4.crossbar.in4
0:pe_c1_r4.crossbar.mux_0.in4
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.mux_2.in0
0:pe_c1_r3.mux_2.mux
0:pe_c1_r3.crossbar.mux_4.in2
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 10.511
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_1.in4
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_5.in3
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c1_r3.ALU.fu
i28_lshr i32_add   1any2input
cost 6.0642
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_5.in4
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r5.ALU.fu
i5_load i7_call   2LHS
cost 15.1977
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_B
0:pe_c0_r5.mux_4.in0
0:pe_c0_r5.mux_4.mux
0:pe_c0_r5.crossbar.mux_1.in4
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_4.in3
0:pe_c1_r5.crossbar.mux_4.mux
0:pe_c1_r5.rega.reg
1:pe_c1_r5.ALU.in_a
1:pe_c1_r4.ALU.fu
i5_load i6_call   2LHS
cost 12.1374
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_4.in3
0:pe_c1_r4.crossbar.mux_4.mux
0:pe_c1_r4.rega.reg
1:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i32_add i35_call   1RHS
cost 10.5225
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_3.in4
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_5.in1
2:pe_c0_r3.crossbar.mux_5.mux
2:pe_c0_r3.regb.reg
0:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.3185
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i34_sub i37_call   1RHS
cost 6.06869
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_5.in4
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 8.50828
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_3.in5
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_data.in3
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_2.mem_unit.mem
i37_call i38_store   0data
cost 18.4361
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_2.in3
0:mem_2.mux_data.in3
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r4.ALU.fu
i39_add i9_addrcal   1RHS
cost 10.9306
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_3.in4
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.mux_1.in0
1:pe_c3_r4.mux_1.mux
1:pe_c3_r4.crossbar.mux_5.in1
1:pe_c3_r4.crossbar.mux_5.mux
1:pe_c3_r4.regb.reg
2:pe_c3_r4.ALU.in_b
2:pe_c4_r5.ALU.fu
i39_add i8_add   1any2input
cost 10.1145
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_2.in4
1:pe_c4_r4.crossbar.mux_2.mux
1:pe_c4_r5.mux_0.in0
1:pe_c4_r5.mux_0.mux
1:pe_c4_r5.crossbar.mux_5.in0
1:pe_c4_r5.crossbar.mux_5.mux
1:pe_c4_r5.regb.reg
2:pe_c4_r5.ALU.in_b
1:pe_c4_r4.ALU.fu
i39_add i39_add   3any2input
cost 10.1145
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.RES.in
1:pe_c4_r4.RES.reg
2:pe_c4_r4.crossbar.in5
2:pe_c4_r4.crossbar.mux_4.in5
2:pe_c4_r4.crossbar.mux_4.mux
2:pe_c4_r4.rega.reg
0:pe_c4_r4.rega.m_enable
0:pe_c4_r4.rega.reg
1:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
i3_add i4_addrcal   1RHS
cost 29.5966
2:pe_c4_r4.ALU.out
2:pe_c4_r4.ALU.out
2:pe_c4_r4.crossbar.in4
2:pe_c4_r4.crossbar.mux_3.in4
2:pe_c4_r4.crossbar.mux_3.mux
2:pe_c3_r4.mux_1.in0
2:pe_c3_r4.mux_1.mux
2:pe_c3_r4.crossbar.mux_3.in1
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.mux_1.in0
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_3.in1
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_3.in1
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.mux_1.in0
2:pe_c0_r4.mux_1.mux
2:pe_c0_r4.crossbar.mux_5.in1
2:pe_c0_r4.crossbar.mux_5.mux
2:pe_c0_r4.regb.reg
0:pe_c0_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c4_r4.ALU.fu
i40_add i3_add   1any2input
cost 10.1145
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.crossbar.in4
1:pe_c3_r4.crossbar.mux_1.in4
1:pe_c3_r4.crossbar.mux_1.mux
1:pe_c4_r4.mux_3.in0
1:pe_c4_r4.mux_3.mux
1:pe_c4_r4.crossbar.mux_5.in3
1:pe_c4_r4.crossbar.mux_5.mux
1:pe_c4_r4.regb.reg
2:pe_c4_r4.ALU.in_b
1:pe_c3_r4.ALU.fu
i40_add i40_add   3any2input
cost 10.3185
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.RES.in
1:pe_c3_r4.RES.reg
2:pe_c3_r4.crossbar.in5
2:pe_c3_r4.crossbar.mux_5.in5
2:pe_c3_r4.crossbar.mux_5.mux
2:pe_c3_r4.regb.reg
0:pe_c3_r4.regb.m_enable
0:pe_c3_r4.regb.reg
1:pe_c3_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_4.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1259
0:pe_c0_r4.ALU.out
0:pe_c0_r4.ALU.out
0:pe_c0_r4.RES.in
0:pe_c0_r4.RES.reg
1:pe_c0_r4.RES.m_enable
1:pe_c0_r4.RES.reg
2:pe_c0_r4.crossbar.in6
2:pe_c0_r4.crossbar.mux_3.in6
2:pe_c0_r4.crossbar.mux_3.mux
2:mem_4.in4
2:mem_4.mux_addr.in4
2:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i30_add i35_call   1LHS
cost 6.06869
2:pe_c0_r3.ALU.out
2:pe_c0_r3.ALU.out
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_4.in5
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i6_call i25_mul   1any2input
cost 10.1145
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_1.in4
1:pe_c1_r4.crossbar.mux_1.mux
1:pe_c2_r4.mux_3.in0
1:pe_c2_r4.mux_3.mux
1:pe_c2_r4.crossbar.mux_5.in3
1:pe_c2_r4.crossbar.mux_5.mux
1:pe_c2_r4.regb.reg
2:pe_c2_r4.ALU.in_b
2:pe_c1_r4.ALU.fu
i6_call i19_mul   1any2input
cost 6.06869
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_4.in4
1:pe_c1_r4.crossbar.mux_4.mux
1:pe_c1_r4.rega.reg
2:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i7_call i26_mul   1any2input
cost 6.06869
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_4.in4
1:pe_c1_r5.crossbar.mux_4.mux
1:pe_c1_r5.rega.reg
2:pe_c1_r5.ALU.in_a
2:pe_c2_r5.ALU.fu
i7_call i22_mul   1any2input
cost 10.1145
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_1.in4
1:pe_c1_r5.crossbar.mux_1.mux
1:pe_c2_r5.mux_3.in0
1:pe_c2_r5.mux_3.mux
1:pe_c2_r5.crossbar.mux_5.in3
1:pe_c2_r5.crossbar.mux_5.mux
1:pe_c2_r5.regb.reg
2:pe_c2_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.1145
2:pe_c4_r5.ALU.out
2:pe_c4_r5.ALU.out
2:pe_c4_r5.crossbar.in4
2:pe_c4_r5.crossbar.mux_1.in4
2:pe_c4_r5.crossbar.mux_1.mux
2:pe_c5_r5.mux_3.in0
2:pe_c5_r5.mux_3.mux
2:pe_c5_r5.crossbar.mux_5.in3
2:pe_c5_r5.crossbar.mux_5.mux
2:pe_c5_r5.regb.reg
0:pe_c5_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_2.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.8754
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.RES.in
2:pe_c3_r4.RES.reg
0:pe_c3_r4.crossbar.in5
0:pe_c3_r4.crossbar.mux_3.in5
0:pe_c3_r4.crossbar.mux_3.mux
0:pe_c2_r4.mux_1.in0
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.mux_1.in0
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.mux_1.in1
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_2.in4
1:mem_2.mux_addr.in4
1:mem_2.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 44.9204
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.RES.in
2:pe_c3_r4.RES.reg
0:pe_c3_r4.RES.m_enable
0:pe_c3_r4.RES.reg
1:pe_c3_r4.RES.m_enable
1:pe_c3_r4.RES.reg
2:pe_c3_r4.crossbar.in5
2:pe_c3_r4.crossbar.mux_2.in5
2:pe_c3_r4.crossbar.mux_2.mux
2:pe_c3_r5.reg0.in
2:pe_c3_r5.reg0.reg
0:pe_c3_r5.mux_0.in1
0:pe_c3_r5.mux_0.mux
0:pe_c3_r5.crossbar.mux_3.in0
0:pe_c3_r5.crossbar.mux_3.mux
0:pe_c2_r5.reg1.in
0:pe_c2_r5.reg1.reg
1:pe_c2_r5.reg1.m_enable
1:pe_c2_r5.reg1.reg
2:pe_c2_r5.reg1.m_enable
2:pe_c2_r5.reg1.reg
0:pe_c2_r5.mux_1.in1
0:pe_c2_r5.mux_1.mux
0:pe_c2_r5.crossbar.mux_3.in1
0:pe_c2_r5.crossbar.mux_3.mux
0:pe_c1_r5.reg1.in
0:pe_c1_r5.reg1.reg
1:pe_c1_r5.mux_1.in1
1:pe_c1_r5.mux_1.mux
1:pe_c1_r5.crossbar.mux_3.in1
1:pe_c1_r5.crossbar.mux_3.mux
1:pe_c0_r5.reg1.in
1:pe_c0_r5.reg1.reg
2:pe_c0_r5.reg1.m_enable
2:pe_c0_r5.reg1.reg
0:pe_c0_r5.mux_1.in1
0:pe_c0_r5.mux_1.mux
0:pe_c0_r5.crossbar.mux_3.in1
0:pe_c0_r5.crossbar.mux_3.mux
0:mem_0.in5
0:mem_0.mux_addr.in5
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c4_r5.ALU.fu
input1 i8_add   2any2input
cost 9.10304
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_4.in2
1:pe_c4_r5.crossbar.mux_4.mux
1:pe_c4_r5.rega.reg
2:pe_c4_r5.ALU.in_a
2:pe_c4_r4.ALU.fu
input1 i3_add   2any2input
cost 13.1488
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_0.in2
1:pe_c4_r5.crossbar.mux_0.mux
1:pe_c4_r4.mux_2.in0
1:pe_c4_r4.mux_2.mux
1:pe_c4_r4.crossbar.mux_4.in2
1:pe_c4_r4.crossbar.mux_4.mux
1:pe_c4_r4.rega.reg
2:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.05724
2:pe_c5_r5.const_val.out
2:pe_c5_r5.const_val.out
2:pe_c5_r5.crossbar.mux_4.in6
2:pe_c5_r5.crossbar.mux_4.mux
2:pe_c5_r5.rega.reg
0:pe_c5_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c1_r3.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.05724
0:pe_c1_r3.const_val.out
0:pe_c1_r3.const_val.out
0:pe_c1_r3.crossbar.mux_5.in6
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c3_r4.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.05724
0:pe_c3_r4.const_val.out
0:pe_c3_r4.const_val.out
0:pe_c3_r4.crossbar.mux_4.in6
0:pe_c3_r4.crossbar.mux_4.mux
0:pe_c3_r4.rega.reg
1:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i16_call i25_mul   1any2input
cost 10.1145
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_0.in4
1:pe_c2_r5.crossbar.mux_0.mux
1:pe_c2_r4.mux_2.in0
1:pe_c2_r4.mux_2.mux
1:pe_c2_r4.crossbar.mux_4.in2
1:pe_c2_r4.crossbar.mux_4.mux
1:pe_c2_r4.rega.reg
2:pe_c2_r4.ALU.in_a
2:pe_c2_r5.ALU.fu
i16_call i22_mul   1any2input
cost 6.06869
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_4.in4
1:pe_c2_r5.crossbar.mux_4.mux
1:pe_c2_r5.rega.reg
2:pe_c2_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r4.ALU.fu
const2 i9_addrcal   1LHS
cost 5.05724
1:pe_c3_r4.const_val.out
1:pe_c3_r4.const_val.out
1:pe_c3_r4.crossbar.mux_4.in6
1:pe_c3_r4.crossbar.mux_4.mux
1:pe_c3_r4.rega.reg
2:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c2_r4.ALU.fu
const3 i24_lshr   1RHS
cost 5.05724
0:pe_c2_r4.const_val.out
0:pe_c2_r4.const_val.out
0:pe_c2_r4.crossbar.mux_5.in6
0:pe_c2_r4.crossbar.mux_5.mux
0:pe_c2_r4.regb.reg
1:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c4_r4.ALU.fu
const4 i39_add   1any2input
cost 5.05724
0:pe_c4_r4.const_val.out
0:pe_c4_r4.const_val.out
0:pe_c4_r4.crossbar.mux_5.in6
0:pe_c4_r4.crossbar.mux_5.mux
0:pe_c4_r4.regb.reg
1:pe_c4_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 8.09159
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_4.in3
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c1_r2.ALU.fu
i10_load i13_call   2LHS
cost 13.3615
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_1.in3
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_5.mem_unit.mem
i11_addrcal i12_load   2addr
cost 31.5589
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.crossbar.in5
1:pe_c5_r5.crossbar.mux_3.in5
1:pe_c5_r5.crossbar.mux_3.mux
1:pe_c4_r5.mux_1.in0
1:pe_c4_r5.mux_1.mux
1:pe_c4_r5.crossbar.mux_3.in1
1:pe_c4_r5.crossbar.mux_3.mux
1:pe_c3_r5.mux_1.in0
1:pe_c3_r5.mux_1.mux
1:pe_c3_r5.crossbar.mux_3.in1
1:pe_c3_r5.crossbar.mux_3.mux
1:pe_c2_r5.reg1.in
1:pe_c2_r5.reg1.reg
2:pe_c2_r5.mux_1.in1
2:pe_c2_r5.mux_1.mux
2:pe_c2_r5.crossbar.mux_3.in1
2:pe_c2_r5.crossbar.mux_3.mux
2:pe_c1_r5.mux_1.in0
2:pe_c1_r5.mux_1.mux
2:pe_c1_r5.crossbar.mux_3.in1
2:pe_c1_r5.crossbar.mux_3.mux
2:pe_c0_r5.mux_1.in0
2:pe_c0_r5.mux_1.mux
2:pe_c0_r5.crossbar.mux_3.in1
2:pe_c0_r5.crossbar.mux_3.mux
2:mem_5.in5
2:mem_5.mux_addr.in5
2:mem_5.mux_addr.mux
0:mem_2.mem_unit.mem
i11_addrcal i38_store   9addr
cost 49.561
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.crossbar.in4
0:pe_c5_r5.crossbar.mux_0.in4
0:pe_c5_r5.crossbar.mux_0.mux
0:pe_c5_r4.reg2.in
0:pe_c5_r4.reg2.reg
1:pe_c5_r4.reg2.m_enable
1:pe_c5_r4.reg2.reg
2:pe_c5_r4.mux_2.in1
2:pe_c5_r4.mux_2.mux
2:pe_c5_r4.crossbar.mux_3.in2
2:pe_c5_r4.crossbar.mux_3.mux
2:pe_c4_r4.mux_1.in0
2:pe_c4_r4.mux_1.mux
2:pe_c4_r4.crossbar.mux_3.in1
2:pe_c4_r4.crossbar.mux_3.mux
2:pe_c3_r4.reg1.in
2:pe_c3_r4.reg1.reg
0:pe_c3_r4.mux_1.in1
0:pe_c3_r4.mux_1.mux
0:pe_c3_r4.crossbar.mux_3.in1
0:pe_c3_r4.crossbar.mux_3.mux
0:pe_c2_r4.mux_1.in0
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.reg1.in
0:pe_c1_r4.reg1.reg
1:pe_c1_r4.reg1.m_enable
1:pe_c1_r4.reg1.reg
2:pe_c1_r4.reg1.m_enable
2:pe_c1_r4.reg1.reg
0:pe_c1_r4.mux_1.in1
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.reg1.m_enable
1:pe_c0_r4.reg1.reg
2:pe_c0_r4.reg1.m_enable
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.mux_1.in1
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_3.in1
0:pe_c0_r4.crossbar.mux_3.mux
0:mem_2.in4
0:mem_2.mux_addr.in4
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c2_r5.ALU.fu
i12_load i16_call   2LHS
cost 19.8555
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_1.in3
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_1.in3
0:pe_c1_r5.crossbar.mux_1.mux
0:pe_c2_r5.mux_3.in0
0:pe_c2_r5.mux_3.mux
0:pe_c2_r5.crossbar.mux_4.in3
0:pe_c2_r5.crossbar.mux_4.mux
0:pe_c2_r5.rega.reg
1:pe_c2_r5.ALU.in_a
1:pe_c0_r5.ALU.fu
i12_load i15_call   2LHS
cost 8.09159
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_4.in3
0:pe_c0_r5.crossbar.mux_4.mux
0:pe_c0_r5.rega.reg
1:pe_c0_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i13_call i33_sub   5LHS
cost 26.2977
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_1.in4
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.mux_3.in0
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_1.in3
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.reg3.in
0:pe_c3_r2.reg3.reg
1:pe_c3_r2.mux_3.in1
1:pe_c3_r2.mux_3.mux
1:pe_c3_r2.crossbar.mux_2.in3
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.reg0.in
1:pe_c3_r3.reg0.reg
2:pe_c3_r3.reg0.m_enable
2:pe_c3_r3.reg0.reg
0:pe_c3_r3.reg0.m_enable
0:pe_c3_r3.reg0.reg
1:pe_c3_r3.mux_0.in1
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_4.in0
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
2:pe_c0_r3.ALU.fu
i13_call i30_add   5any2input
cost 22.2519
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_3.in4
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.mux_1.in0
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_2.in1
0:pe_c0_r2.crossbar.mux_2.mux
0:pe_c0_r3.reg0.in
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.reg0.m_enable
1:pe_c0_r3.reg0.reg
2:pe_c0_r3.reg0.m_enable
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.mux_0.in1
0:pe_c0_r3.mux_0.mux
0:pe_c0_r3.crossbar.mux_4.in0
0:pe_c0_r3.crossbar.mux_4.mux
0:pe_c0_r3.rega.reg
1:pe_c0_r3.rega.m_enable
1:pe_c0_r3.rega.reg
2:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.2977
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in5
0:pe_c0_r2.crossbar.mux_1.in5
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.mux_3.in0
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_1.in3
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_2.in3
0:pe_c2_r2.crossbar.mux_2.mux
0:pe_c2_r3.mux_0.in0
0:pe_c2_r3.mux_0.mux
0:pe_c2_r3.crossbar.mux_4.in0
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c1_r3.ALU.fu
i14_call i32_add   5any2input
cost 22.2519
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in5
0:pe_c0_r2.crossbar.mux_1.in5
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.mux_3.in0
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_2.in3
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.reg0.m_enable
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.mux_0.in1
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_4.in0
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.rega.m_enable
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i15_call i26_mul   1any2input
cost 10.1145
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_5.in3
1:pe_c1_r5.crossbar.mux_5.mux
1:pe_c1_r5.regb.reg
2:pe_c1_r5.ALU.in_b
2:pe_c1_r4.ALU.fu
i15_call i19_mul   1any2input
cost 14.1603
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_0.in5
1:pe_c0_r5.crossbar.mux_0.mux
1:pe_c0_r4.mux_2.in0
1:pe_c0_r4.mux_2.mux
1:pe_c0_r4.crossbar.mux_1.in2
1:pe_c0_r4.crossbar.mux_1.mux
1:pe_c1_r4.mux_3.in0
1:pe_c1_r4.mux_3.mux
1:pe_c1_r4.crossbar.mux_5.in3
1:pe_c1_r4.crossbar.mux_5.mux
1:pe_c1_r4.regb.reg
2:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
const1 i4_addrcal   1LHS
cost 5.05724
2:pe_c0_r4.const_val.out
2:pe_c0_r4.const_val.out
2:pe_c0_r4.crossbar.mux_4.in7
2:pe_c0_r4.crossbar.mux_4.mux
2:pe_c0_r4.rega.reg
0:pe_c0_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1145
2:pe_c1_r4.ALU.out
2:pe_c1_r4.ALU.out
2:pe_c1_r4.crossbar.in4
2:pe_c1_r4.crossbar.mux_1.in4
2:pe_c1_r4.crossbar.mux_1.mux
2:pe_c2_r4.mux_3.in0
2:pe_c2_r4.mux_3.mux
2:pe_c2_r4.crossbar.mux_4.in3
2:pe_c2_r4.crossbar.mux_4.mux
2:pe_c2_r4.rega.reg
0:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i22_mul i23_sub   1RHS
cost 10.1145
2:pe_c2_r5.ALU.out
2:pe_c2_r5.ALU.out
2:pe_c2_r5.crossbar.in4
2:pe_c2_r5.crossbar.mux_0.in4
2:pe_c2_r5.crossbar.mux_0.mux
2:pe_c2_r4.mux_2.in0
2:pe_c2_r4.mux_2.mux
2:pe_c2_r4.crossbar.mux_5.in2
2:pe_c2_r4.crossbar.mux_5.mux
2:pe_c2_r4.regb.reg
0:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c2_r4.ALU.fu
i23_sub i24_lshr   1LHS
cost 6.06869
0:pe_c2_r4.ALU.out
0:pe_c2_r4.ALU.out
0:pe_c2_r4.crossbar.in4
0:pe_c2_r4.crossbar.mux_4.in4
0:pe_c2_r4.crossbar.mux_4.mux
0:pe_c2_r4.rega.reg
1:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i24_lshr i33_sub   1RHS
cost 14.1603
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_1.in4
1:pe_c2_r4.crossbar.mux_1.mux
1:pe_c3_r4.mux_3.in0
1:pe_c3_r4.mux_3.mux
1:pe_c3_r4.crossbar.mux_0.in3
1:pe_c3_r4.crossbar.mux_0.mux
1:pe_c3_r3.mux_2.in0
1:pe_c3_r3.mux_2.mux
1:pe_c3_r3.crossbar.mux_5.in2
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c0_r3.ALU.fu
i24_lshr i30_add   1any2input
cost 18.8181
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_0.in4
1:pe_c2_r4.crossbar.mux_0.mux
1:pe_c2_r3.mux_2.in0
1:pe_c2_r3.mux_2.mux
1:pe_c2_r3.crossbar.mux_3.in2
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_5.in1
1:pe_c0_r3.crossbar.mux_5.mux
1:pe_c0_r3.regb.reg
2:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i25_mul i27_add   1any2input
cost 15.623
2:pe_c2_r4.ALU.out
2:pe_c2_r4.ALU.out
2:pe_c2_r4.crossbar.in4
2:pe_c2_r4.crossbar.mux_3.in4
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_4.in1
2:pe_c1_r4.crossbar.mux_4.mux
2:pe_c1_r4.rega.reg
0:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i26_mul i27_add   1any2input
cost 10.1145
2:pe_c1_r5.ALU.out
2:pe_c1_r5.ALU.out
2:pe_c1_r5.crossbar.in4
2:pe_c1_r5.crossbar.mux_0.in4
2:pe_c1_r5.crossbar.mux_0.mux
2:pe_c1_r4.mux_2.in0
2:pe_c1_r4.mux_2.mux
2:pe_c1_r4.crossbar.mux_5.in2
2:pe_c1_r4.crossbar.mux_5.mux
2:pe_c1_r4.regb.reg
0:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c1_r3.ALU.fu
i27_add i28_lshr   1LHS
cost 10.5225
0:pe_c1_r4.ALU.out
0:pe_c1_r4.ALU.out
0:pe_c1_r4.crossbar.in4
0:pe_c1_r4.crossbar.mux_0.in4
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.mux_2.in0
0:pe_c1_r3.mux_2.mux
0:pe_c1_r3.crossbar.mux_4.in2
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 10.5225
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_1.in4
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_5.in3
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c1_r3.ALU.fu
i28_lshr i32_add   1any2input
cost 6.06869
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_5.in4
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r5.ALU.fu
i5_load i7_call   2LHS
cost 16.196
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_2.in3
0:pe_c1_r4.crossbar.mux_2.mux
0:pe_c1_r5.mux_0.in0
0:pe_c1_r5.mux_0.mux
0:pe_c1_r5.crossbar.mux_4.in0
0:pe_c1_r5.crossbar.mux_4.mux
0:pe_c1_r5.rega.reg
1:pe_c1_r5.ALU.in_a
1:pe_c1_r4.ALU.fu
i5_load i6_call   2LHS
cost 12.147
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_4.in3
0:pe_c1_r4.crossbar.mux_4.mux
0:pe_c1_r4.rega.reg
1:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i32_add i35_call   1RHS
cost 10.5346
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_3.in4
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_5.in1
2:pe_c0_r3.crossbar.mux_5.mux
2:pe_c0_r3.regb.reg
0:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.5346
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i34_sub i37_call   1RHS
cost 6.0735
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_5.in4
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 9.76454
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_3.in5
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_data.in3
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_2.mem_unit.mem
i37_call i38_store   0data
cost 19.2328
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_2.in4
0:pe_c2_r3.crossbar.mux_2.mux
0:pe_c2_r4.mux_0.in0
0:pe_c2_r4.mux_0.mux
0:pe_c2_r4.crossbar.mux_3.in0
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.mux_1.in0
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.mux_1.in0
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_3.in1
0:pe_c0_r4.crossbar.mux_3.mux
0:mem_2.in4
0:mem_2.mux_data.in4
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r4.ALU.fu
i39_add i9_addrcal   1RHS
cost 10.9467
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_3.in4
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.mux_1.in0
1:pe_c3_r4.mux_1.mux
1:pe_c3_r4.crossbar.mux_5.in1
1:pe_c3_r4.crossbar.mux_5.mux
1:pe_c3_r4.regb.reg
2:pe_c3_r4.ALU.in_b
2:pe_c4_r5.ALU.fu
i39_add i8_add   1any2input
cost 10.1225
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_2.in4
1:pe_c4_r4.crossbar.mux_2.mux
1:pe_c4_r5.mux_0.in0
1:pe_c4_r5.mux_0.mux
1:pe_c4_r5.crossbar.mux_5.in0
1:pe_c4_r5.crossbar.mux_5.mux
1:pe_c4_r5.regb.reg
2:pe_c4_r5.ALU.in_b
1:pe_c4_r4.ALU.fu
i39_add i39_add   3any2input
cost 10.1225
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.RES.in
1:pe_c4_r4.RES.reg
2:pe_c4_r4.crossbar.in5
2:pe_c4_r4.crossbar.mux_4.in5
2:pe_c4_r4.crossbar.mux_4.mux
2:pe_c4_r4.rega.reg
0:pe_c4_r4.rega.m_enable
0:pe_c4_r4.rega.reg
1:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
i3_add i4_addrcal   1RHS
cost 30.5736
2:pe_c4_r4.ALU.out
2:pe_c4_r4.ALU.out
2:pe_c4_r4.crossbar.in4
2:pe_c4_r4.crossbar.mux_2.in4
2:pe_c4_r4.crossbar.mux_2.mux
2:pe_c4_r5.mux_0.in0
2:pe_c4_r5.mux_0.mux
2:pe_c4_r5.crossbar.mux_3.in0
2:pe_c4_r5.crossbar.mux_3.mux
2:pe_c3_r5.mux_1.in0
2:pe_c3_r5.mux_1.mux
2:pe_c3_r5.crossbar.mux_3.in1
2:pe_c3_r5.crossbar.mux_3.mux
2:pe_c2_r5.mux_1.in0
2:pe_c2_r5.mux_1.mux
2:pe_c2_r5.crossbar.mux_3.in1
2:pe_c2_r5.crossbar.mux_3.mux
2:pe_c1_r5.mux_1.in0
2:pe_c1_r5.mux_1.mux
2:pe_c1_r5.crossbar.mux_3.in1
2:pe_c1_r5.crossbar.mux_3.mux
2:pe_c0_r5.mux_1.in0
2:pe_c0_r5.mux_1.mux
2:pe_c0_r5.crossbar.mux_0.in1
2:pe_c0_r5.crossbar.mux_0.mux
2:pe_c0_r4.mux_2.in0
2:pe_c0_r4.mux_2.mux
2:pe_c0_r4.crossbar.mux_5.in2
2:pe_c0_r4.crossbar.mux_5.mux
2:pe_c0_r4.regb.reg
0:pe_c0_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c4_r4.ALU.fu
i40_add i3_add   1any2input
cost 10.1225
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.crossbar.in4
1:pe_c3_r4.crossbar.mux_1.in4
1:pe_c3_r4.crossbar.mux_1.mux
1:pe_c4_r4.mux_3.in0
1:pe_c4_r4.mux_3.mux
1:pe_c4_r4.crossbar.mux_5.in3
1:pe_c4_r4.crossbar.mux_5.mux
1:pe_c4_r4.regb.reg
2:pe_c4_r4.ALU.in_b
1:pe_c3_r4.ALU.fu
i40_add i40_add   3any2input
cost 10.7407
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.RES.in
1:pe_c3_r4.RES.reg
2:pe_c3_r4.crossbar.in5
2:pe_c3_r4.crossbar.mux_5.in5
2:pe_c3_r4.crossbar.mux_5.mux
2:pe_c3_r4.regb.reg
0:pe_c3_r4.regb.m_enable
0:pe_c3_r4.regb.reg
1:pe_c3_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_4.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1348
0:pe_c0_r4.ALU.out
0:pe_c0_r4.ALU.out
0:pe_c0_r4.RES.in
0:pe_c0_r4.RES.reg
1:pe_c0_r4.RES.m_enable
1:pe_c0_r4.RES.reg
2:pe_c0_r4.crossbar.in6
2:pe_c0_r4.crossbar.mux_3.in6
2:pe_c0_r4.crossbar.mux_3.mux
2:mem_4.in4
2:mem_4.mux_addr.in4
2:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i30_add i35_call   1LHS
cost 6.0735
2:pe_c0_r3.ALU.out
2:pe_c0_r3.ALU.out
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_4.in5
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i6_call i25_mul   1any2input
cost 10.1225
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_1.in4
1:pe_c1_r4.crossbar.mux_1.mux
1:pe_c2_r4.mux_3.in0
1:pe_c2_r4.mux_3.mux
1:pe_c2_r4.crossbar.mux_5.in3
1:pe_c2_r4.crossbar.mux_5.mux
1:pe_c2_r4.regb.reg
2:pe_c2_r4.ALU.in_b
2:pe_c1_r4.ALU.fu
i6_call i19_mul   1any2input
cost 6.0735
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_4.in4
1:pe_c1_r4.crossbar.mux_4.mux
1:pe_c1_r4.rega.reg
2:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i7_call i26_mul   1any2input
cost 6.0735
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_4.in4
1:pe_c1_r5.crossbar.mux_4.mux
1:pe_c1_r5.rega.reg
2:pe_c1_r5.ALU.in_a
2:pe_c2_r5.ALU.fu
i7_call i22_mul   1any2input
cost 10.1225
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_1.in4
1:pe_c1_r5.crossbar.mux_1.mux
1:pe_c2_r5.mux_3.in0
1:pe_c2_r5.mux_3.mux
1:pe_c2_r5.crossbar.mux_5.in3
1:pe_c2_r5.crossbar.mux_5.mux
1:pe_c2_r5.regb.reg
2:pe_c2_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.1225
2:pe_c4_r5.ALU.out
2:pe_c4_r5.ALU.out
2:pe_c4_r5.crossbar.in4
2:pe_c4_r5.crossbar.mux_1.in4
2:pe_c4_r5.crossbar.mux_1.mux
2:pe_c5_r5.mux_3.in0
2:pe_c5_r5.mux_3.mux
2:pe_c5_r5.crossbar.mux_5.in3
2:pe_c5_r5.crossbar.mux_5.mux
2:pe_c5_r5.regb.reg
0:pe_c5_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_2.mem_unit.mem
i9_addrcal i10_load   2addr
cost 24.7242
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.RES.in
2:pe_c3_r4.RES.reg
0:pe_c3_r4.RES.m_enable
0:pe_c3_r4.RES.reg
1:pe_c3_r4.crossbar.in5
1:pe_c3_r4.crossbar.mux_3.in5
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.mux_1.in0
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.mux_1.in0
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_2.in4
1:mem_2.mux_addr.in4
1:mem_2.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 47.4419
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.crossbar.in4
2:pe_c3_r4.crossbar.mux_2.in4
2:pe_c3_r4.crossbar.mux_2.mux
2:pe_c3_r5.reg0.in
2:pe_c3_r5.reg0.reg
0:pe_c3_r5.reg0.m_enable
0:pe_c3_r5.reg0.reg
1:pe_c3_r5.reg0.m_enable
1:pe_c3_r5.reg0.reg
2:pe_c3_r5.mux_0.in1
2:pe_c3_r5.mux_0.mux
2:pe_c3_r5.crossbar.mux_3.in0
2:pe_c3_r5.crossbar.mux_3.mux
2:pe_c2_r5.reg1.in
2:pe_c2_r5.reg1.reg
0:pe_c2_r5.reg1.m_enable
0:pe_c2_r5.reg1.reg
1:pe_c2_r5.reg1.m_enable
1:pe_c2_r5.reg1.reg
2:pe_c2_r5.mux_1.in1
2:pe_c2_r5.mux_1.mux
2:pe_c2_r5.crossbar.mux_3.in1
2:pe_c2_r5.crossbar.mux_3.mux
2:pe_c1_r5.reg1.in
2:pe_c1_r5.reg1.reg
0:pe_c1_r5.reg1.m_enable
0:pe_c1_r5.reg1.reg
1:pe_c1_r5.reg1.m_enable
1:pe_c1_r5.reg1.reg
2:pe_c1_r5.mux_1.in1
2:pe_c1_r5.mux_1.mux
2:pe_c1_r5.crossbar.mux_3.in1
2:pe_c1_r5.crossbar.mux_3.mux
2:pe_c0_r5.reg1.in
2:pe_c0_r5.reg1.reg
0:pe_c0_r5.mux_1.in1
0:pe_c0_r5.mux_1.mux
0:pe_c0_r5.crossbar.mux_3.in1
0:pe_c0_r5.crossbar.mux_3.mux
0:mem_0.in5
0:mem_0.mux_addr.in5
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c4_r5.ALU.fu
input1 i8_add   2any2input
cost 9.11025
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_4.in2
1:pe_c4_r5.crossbar.mux_4.mux
1:pe_c4_r5.rega.reg
2:pe_c4_r5.ALU.in_a
2:pe_c4_r4.ALU.fu
input1 i3_add   2any2input
cost 13.1593
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_0.in2
1:pe_c4_r5.crossbar.mux_0.mux
1:pe_c4_r4.mux_2.in0
1:pe_c4_r4.mux_2.mux
1:pe_c4_r4.crossbar.mux_4.in2
1:pe_c4_r4.crossbar.mux_4.mux
1:pe_c4_r4.rega.reg
2:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.06125
2:pe_c5_r5.const_val.out
2:pe_c5_r5.const_val.out
2:pe_c5_r5.crossbar.mux_4.in6
2:pe_c5_r5.crossbar.mux_4.mux
2:pe_c5_r5.rega.reg
0:pe_c5_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c1_r3.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.06125
0:pe_c1_r3.const_val.out
0:pe_c1_r3.const_val.out
0:pe_c1_r3.crossbar.mux_5.in6
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c3_r4.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.06125
0:pe_c3_r4.const_val.out
0:pe_c3_r4.const_val.out
0:pe_c3_r4.crossbar.mux_4.in6
0:pe_c3_r4.crossbar.mux_4.mux
0:pe_c3_r4.rega.reg
1:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i16_call i25_mul   1any2input
cost 10.1225
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_0.in4
1:pe_c2_r5.crossbar.mux_0.mux
1:pe_c2_r4.mux_2.in0
1:pe_c2_r4.mux_2.mux
1:pe_c2_r4.crossbar.mux_4.in2
1:pe_c2_r4.crossbar.mux_4.mux
1:pe_c2_r4.rega.reg
2:pe_c2_r4.ALU.in_a
2:pe_c2_r5.ALU.fu
i16_call i22_mul   1any2input
cost 6.0735
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_4.in4
1:pe_c2_r5.crossbar.mux_4.mux
1:pe_c2_r5.rega.reg
2:pe_c2_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r4.ALU.fu
const2 i9_addrcal   1LHS
cost 5.06125
1:pe_c3_r4.const_val.out
1:pe_c3_r4.const_val.out
1:pe_c3_r4.crossbar.mux_4.in6
1:pe_c3_r4.crossbar.mux_4.mux
1:pe_c3_r4.rega.reg
2:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c2_r4.ALU.fu
const3 i24_lshr   1RHS
cost 5.06125
0:pe_c2_r4.const_val.out
0:pe_c2_r4.const_val.out
0:pe_c2_r4.crossbar.mux_5.in6
0:pe_c2_r4.crossbar.mux_5.mux
0:pe_c2_r4.regb.reg
1:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c4_r4.ALU.fu
const4 i39_add   1any2input
cost 5.06125
0:pe_c4_r4.const_val.out
0:pe_c4_r4.const_val.out
0:pe_c4_r4.crossbar.mux_5.in6
0:pe_c4_r4.crossbar.mux_5.mux
0:pe_c4_r4.regb.reg
1:pe_c4_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 8.098
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_4.in3
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c1_r2.ALU.fu
i10_load i13_call   2LHS
cost 13.3834
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_1.in3
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_5.mem_unit.mem
i11_addrcal i12_load   2addr
cost 33.2343
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.crossbar.in5
1:pe_c5_r5.crossbar.mux_3.in5
1:pe_c5_r5.crossbar.mux_3.mux
1:pe_c4_r5.mux_1.in0
1:pe_c4_r5.mux_1.mux
1:pe_c4_r5.crossbar.mux_3.in1
1:pe_c4_r5.crossbar.mux_3.mux
1:pe_c3_r5.mux_1.in0
1:pe_c3_r5.mux_1.mux
1:pe_c3_r5.crossbar.mux_3.in1
1:pe_c3_r5.crossbar.mux_3.mux
1:pe_c2_r5.mux_1.in0
1:pe_c2_r5.mux_1.mux
1:pe_c2_r5.crossbar.mux_3.in1
1:pe_c2_r5.crossbar.mux_3.mux
1:pe_c1_r5.mux_1.in0
1:pe_c1_r5.mux_1.mux
1:pe_c1_r5.crossbar.mux_3.in1
1:pe_c1_r5.crossbar.mux_3.mux
1:pe_c0_r5.reg1.in
1:pe_c0_r5.reg1.reg
2:pe_c0_r5.mux_1.in1
2:pe_c0_r5.mux_1.mux
2:pe_c0_r5.crossbar.mux_3.in1
2:pe_c0_r5.crossbar.mux_3.mux
2:mem_5.in5
2:mem_5.mux_addr.in5
2:mem_5.mux_addr.mux
0:mem_2.mem_unit.mem
i11_addrcal i38_store   9addr
cost 50.2907
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.crossbar.in5
1:pe_c5_r5.crossbar.mux_3.in5
1:pe_c5_r5.crossbar.mux_3.mux
1:pe_c4_r5.reg1.in
1:pe_c4_r5.reg1.reg
2:pe_c4_r5.mux_1.in1
2:pe_c4_r5.mux_1.mux
2:pe_c4_r5.crossbar.mux_3.in1
2:pe_c4_r5.crossbar.mux_3.mux
2:pe_c3_r5.reg1.in
2:pe_c3_r5.reg1.reg
0:pe_c3_r5.reg1.m_enable
0:pe_c3_r5.reg1.reg
1:pe_c3_r5.reg1.m_enable
1:pe_c3_r5.reg1.reg
2:pe_c3_r5.mux_1.in1
2:pe_c3_r5.mux_1.mux
2:pe_c3_r5.crossbar.mux_3.in1
2:pe_c3_r5.crossbar.mux_3.mux
2:pe_c2_r5.reg1.in
2:pe_c2_r5.reg1.reg
0:pe_c2_r5.mux_1.in1
0:pe_c2_r5.mux_1.mux
0:pe_c2_r5.crossbar.mux_3.in1
0:pe_c2_r5.crossbar.mux_3.mux
0:pe_c1_r5.reg1.in
0:pe_c1_r5.reg1.reg
1:pe_c1_r5.reg1.m_enable
1:pe_c1_r5.reg1.reg
2:pe_c1_r5.reg1.m_enable
2:pe_c1_r5.reg1.reg
0:pe_c1_r5.mux_1.in1
0:pe_c1_r5.mux_1.mux
0:pe_c1_r5.crossbar.mux_3.in1
0:pe_c1_r5.crossbar.mux_3.mux
0:pe_c0_r5.mux_1.in0
0:pe_c0_r5.mux_1.mux
0:pe_c0_r5.crossbar.mux_3.in1
0:pe_c0_r5.crossbar.mux_3.mux
0:mem_2.in5
0:mem_2.mux_addr.in5
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c2_r5.ALU.fu
i12_load i16_call   2LHS
cost 20.5233
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_1.in3
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_1.in3
0:pe_c1_r5.crossbar.mux_1.mux
0:pe_c2_r5.mux_3.in0
0:pe_c2_r5.mux_3.mux
0:pe_c2_r5.crossbar.mux_4.in3
0:pe_c2_r5.crossbar.mux_4.mux
0:pe_c2_r5.rega.reg
1:pe_c2_r5.ALU.in_a
1:pe_c0_r5.ALU.fu
i12_load i15_call   2LHS
cost 8.098
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_4.in3
0:pe_c0_r5.crossbar.mux_4.mux
0:pe_c0_r5.rega.reg
1:pe_c0_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i13_call i33_sub   5LHS
cost 26.3185
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.RES.m_enable
1:pe_c1_r2.RES.reg
2:pe_c1_r2.crossbar.in5
2:pe_c1_r2.crossbar.mux_1.in5
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.mux_3.in0
2:pe_c2_r2.mux_3.mux
2:pe_c2_r2.crossbar.mux_1.in3
2:pe_c2_r2.crossbar.mux_1.mux
2:pe_c3_r2.mux_3.in0
2:pe_c3_r2.mux_3.mux
2:pe_c3_r2.crossbar.mux_2.in3
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_4.in0
2:pe_c3_r3.crossbar.mux_4.mux
2:pe_c3_r3.rega.reg
0:pe_c3_r3.rega.m_enable
0:pe_c3_r3.rega.reg
1:pe_c3_r3.rega.m_enable
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
2:pe_c0_r3.ALU.fu
i13_call i30_add   5any2input
cost 22.2695
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.crossbar.in5
1:pe_c1_r2.crossbar.mux_3.in5
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_2.in1
1:pe_c0_r2.crossbar.mux_2.mux
1:pe_c0_r3.reg0.in
1:pe_c0_r3.reg0.reg
2:pe_c0_r3.reg0.m_enable
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.mux_0.in1
0:pe_c0_r3.mux_0.mux
0:pe_c0_r3.crossbar.mux_4.in0
0:pe_c0_r3.crossbar.mux_4.mux
0:pe_c0_r3.rega.reg
1:pe_c0_r3.rega.m_enable
1:pe_c0_r3.rega.reg
2:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.3185
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.crossbar.in6
1:pe_c0_r2.crossbar.mux_1.in6
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_1.in3
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.reg3.in
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.mux_3.in1
2:pe_c2_r2.mux_3.mux
2:pe_c2_r2.crossbar.mux_2.in3
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.reg0.in
2:pe_c2_r3.reg0.reg
0:pe_c2_r3.mux_0.in1
0:pe_c2_r3.mux_0.mux
0:pe_c2_r3.crossbar.mux_4.in0
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c1_r3.ALU.fu
i14_call i32_add   5any2input
cost 22.2695
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.crossbar.in6
1:pe_c0_r2.crossbar.mux_2.in6
1:pe_c0_r2.crossbar.mux_2.mux
1:pe_c0_r3.reg0.in
1:pe_c0_r3.reg0.reg
2:pe_c0_r3.mux_0.in1
2:pe_c0_r3.mux_0.mux
2:pe_c0_r3.crossbar.mux_1.in0
2:pe_c0_r3.crossbar.mux_1.mux
2:pe_c1_r3.reg3.in
2:pe_c1_r3.reg3.reg
0:pe_c1_r3.reg3.m_enable
0:pe_c1_r3.reg3.reg
1:pe_c1_r3.mux_3.in1
1:pe_c1_r3.mux_3.mux
1:pe_c1_r3.crossbar.mux_4.in3
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i15_call i26_mul   1any2input
cost 10.1225
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_5.in3
1:pe_c1_r5.crossbar.mux_5.mux
1:pe_c1_r5.regb.reg
2:pe_c1_r5.ALU.in_b
2:pe_c1_r4.ALU.fu
i15_call i19_mul   1any2input
cost 14.1715
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_0.in5
1:pe_c0_r5.crossbar.mux_0.mux
1:pe_c0_r4.mux_2.in0
1:pe_c0_r4.mux_2.mux
1:pe_c0_r4.crossbar.mux_1.in2
1:pe_c0_r4.crossbar.mux_1.mux
1:pe_c1_r4.mux_3.in0
1:pe_c1_r4.mux_3.mux
1:pe_c1_r4.crossbar.mux_5.in3
1:pe_c1_r4.crossbar.mux_5.mux
1:pe_c1_r4.regb.reg
2:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
const1 i4_addrcal   1LHS
cost 5.06125
2:pe_c0_r4.const_val.out
2:pe_c0_r4.const_val.out
2:pe_c0_r4.crossbar.mux_4.in7
2:pe_c0_r4.crossbar.mux_4.mux
2:pe_c0_r4.rega.reg
0:pe_c0_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1225
2:pe_c1_r4.ALU.out
2:pe_c1_r4.ALU.out
2:pe_c1_r4.crossbar.in4
2:pe_c1_r4.crossbar.mux_1.in4
2:pe_c1_r4.crossbar.mux_1.mux
2:pe_c2_r4.mux_3.in0
2:pe_c2_r4.mux_3.mux
2:pe_c2_r4.crossbar.mux_4.in3
2:pe_c2_r4.crossbar.mux_4.mux
2:pe_c2_r4.rega.reg
0:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i22_mul i23_sub   1RHS
cost 10.1225
2:pe_c2_r5.ALU.out
2:pe_c2_r5.ALU.out
2:pe_c2_r5.crossbar.in4
2:pe_c2_r5.crossbar.mux_0.in4
2:pe_c2_r5.crossbar.mux_0.mux
2:pe_c2_r4.mux_2.in0
2:pe_c2_r4.mux_2.mux
2:pe_c2_r4.crossbar.mux_5.in2
2:pe_c2_r4.crossbar.mux_5.mux
2:pe_c2_r4.regb.reg
0:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c2_r4.ALU.fu
i23_sub i24_lshr   1LHS
cost 6.0735
0:pe_c2_r4.ALU.out
0:pe_c2_r4.ALU.out
0:pe_c2_r4.crossbar.in4
0:pe_c2_r4.crossbar.mux_4.in4
0:pe_c2_r4.crossbar.mux_4.mux
0:pe_c2_r4.rega.reg
1:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i24_lshr i33_sub   1RHS
cost 14.1715
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_1.in4
1:pe_c2_r4.crossbar.mux_1.mux
1:pe_c3_r4.mux_3.in0
1:pe_c3_r4.mux_3.mux
1:pe_c3_r4.crossbar.mux_0.in3
1:pe_c3_r4.crossbar.mux_0.mux
1:pe_c3_r3.mux_2.in0
1:pe_c3_r3.mux_2.mux
1:pe_c3_r3.crossbar.mux_5.in2
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c0_r3.ALU.fu
i24_lshr i30_add   1any2input
cost 18.8387
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_0.in4
1:pe_c2_r4.crossbar.mux_0.mux
1:pe_c2_r3.mux_2.in0
1:pe_c2_r3.mux_2.mux
1:pe_c2_r3.crossbar.mux_3.in2
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_5.in1
1:pe_c0_r3.crossbar.mux_5.mux
1:pe_c0_r3.regb.reg
2:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i25_mul i27_add   1any2input
cost 16.3043
2:pe_c2_r4.ALU.out
2:pe_c2_r4.ALU.out
2:pe_c2_r4.crossbar.in4
2:pe_c2_r4.crossbar.mux_3.in4
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_4.in1
2:pe_c1_r4.crossbar.mux_4.mux
2:pe_c1_r4.rega.reg
0:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i26_mul i27_add   1any2input
cost 10.1225
2:pe_c1_r5.ALU.out
2:pe_c1_r5.ALU.out
2:pe_c1_r5.crossbar.in4
2:pe_c1_r5.crossbar.mux_0.in4
2:pe_c1_r5.crossbar.mux_0.mux
2:pe_c1_r4.mux_2.in0
2:pe_c1_r4.mux_2.mux
2:pe_c1_r4.crossbar.mux_5.in2
2:pe_c1_r4.crossbar.mux_5.mux
2:pe_c1_r4.regb.reg
0:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c1_r3.ALU.fu
i27_add i28_lshr   1LHS
cost 10.9467
0:pe_c1_r4.ALU.out
0:pe_c1_r4.ALU.out
0:pe_c1_r4.crossbar.in4
0:pe_c1_r4.crossbar.mux_0.in4
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.mux_2.in0
0:pe_c1_r3.mux_2.mux
0:pe_c1_r3.crossbar.mux_4.in2
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 10.5346
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_1.in4
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_5.in3
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c1_r3.ALU.fu
i28_lshr i32_add   1any2input
cost 6.0735
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_5.in4
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r5.ALU.fu
i5_load i7_call   2LHS
cost 16.2097
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_2.in3
0:pe_c1_r4.crossbar.mux_2.mux
0:pe_c1_r5.mux_0.in0
0:pe_c1_r5.mux_0.mux
0:pe_c1_r5.crossbar.mux_4.in0
0:pe_c1_r5.crossbar.mux_4.mux
0:pe_c1_r5.rega.reg
1:pe_c1_r5.ALU.in_a
1:pe_c1_r4.ALU.fu
i5_load i6_call   2LHS
cost 12.1573
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_4.in3
0:pe_c1_r4.crossbar.mux_4.mux
0:pe_c1_r4.rega.reg
1:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i32_add i35_call   1RHS
cost 10.5473
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_3.in4
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_5.in1
2:pe_c0_r3.crossbar.mux_5.mux
2:pe_c0_r3.regb.reg
0:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.5473
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i34_sub i37_call   1RHS
cost 6.07865
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_5.in4
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 10.0054
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_3.in5
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_data.in3
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_2.mem_unit.mem
i37_call i38_store   0data
cost 19.2491
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_0.in4
0:pe_c2_r3.crossbar.mux_0.mux
0:pe_c2_r2.mux_2.in0
0:pe_c2_r2.mux_2.mux
0:pe_c2_r2.crossbar.mux_3.in2
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.mux_1.in0
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.mux_1.in0
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_data.in2
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r4.ALU.fu
i39_add i9_addrcal   1RHS
cost 10.9636
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_3.in4
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.mux_1.in0
1:pe_c3_r4.mux_1.mux
1:pe_c3_r4.crossbar.mux_5.in1
1:pe_c3_r4.crossbar.mux_5.mux
1:pe_c3_r4.regb.reg
2:pe_c3_r4.ALU.in_b
2:pe_c4_r5.ALU.fu
i39_add i8_add   1any2input
cost 10.1311
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_2.in4
1:pe_c4_r4.crossbar.mux_2.mux
1:pe_c4_r5.mux_0.in0
1:pe_c4_r5.mux_0.mux
1:pe_c4_r5.crossbar.mux_5.in0
1:pe_c4_r5.crossbar.mux_5.mux
1:pe_c4_r5.regb.reg
2:pe_c4_r5.ALU.in_b
1:pe_c4_r4.ALU.fu
i39_add i39_add   3any2input
cost 10.1311
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.RES.in
1:pe_c4_r4.RES.reg
2:pe_c4_r4.RES.m_enable
2:pe_c4_r4.RES.reg
0:pe_c4_r4.crossbar.in5
0:pe_c4_r4.crossbar.mux_4.in5
0:pe_c4_r4.crossbar.mux_4.mux
0:pe_c4_r4.rega.reg
1:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
i3_add i4_addrcal   1RHS
cost 31.2257
2:pe_c4_r4.ALU.out
2:pe_c4_r4.ALU.out
2:pe_c4_r4.crossbar.in4
2:pe_c4_r4.crossbar.mux_0.in4
2:pe_c4_r4.crossbar.mux_0.mux
2:pe_c4_r3.mux_2.in0
2:pe_c4_r3.mux_2.mux
2:pe_c4_r3.crossbar.mux_3.in2
2:pe_c4_r3.crossbar.mux_3.mux
2:pe_c3_r3.mux_1.in0
2:pe_c3_r3.mux_1.mux
2:pe_c3_r3.crossbar.mux_3.in1
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_3.in1
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_3.in1
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_2.in1
2:pe_c0_r3.crossbar.mux_2.mux
2:pe_c0_r4.mux_0.in0
2:pe_c0_r4.mux_0.mux
2:pe_c0_r4.crossbar.mux_5.in0
2:pe_c0_r4.crossbar.mux_5.mux
2:pe_c0_r4.regb.reg
0:pe_c0_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c4_r4.ALU.fu
i40_add i3_add   1any2input
cost 10.1311
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.crossbar.in4
1:pe_c3_r4.crossbar.mux_1.in4
1:pe_c3_r4.crossbar.mux_1.mux
1:pe_c4_r4.mux_3.in0
1:pe_c4_r4.mux_3.mux
1:pe_c4_r4.crossbar.mux_5.in3
1:pe_c4_r4.crossbar.mux_5.mux
1:pe_c4_r4.regb.reg
2:pe_c4_r4.ALU.in_b
1:pe_c3_r4.ALU.fu
i40_add i40_add   3any2input
cost 10.9636
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.crossbar.in4
1:pe_c3_r4.crossbar.mux_5.in4
1:pe_c3_r4.crossbar.mux_5.mux
1:pe_c3_r4.regb.reg
2:pe_c3_r4.regb.m_enable
2:pe_c3_r4.regb.reg
0:pe_c3_r4.regb.m_enable
0:pe_c3_r4.regb.reg
1:pe_c3_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_4.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1442
0:pe_c0_r4.ALU.out
0:pe_c0_r4.ALU.out
0:pe_c0_r4.RES.in
0:pe_c0_r4.RES.reg
1:pe_c0_r4.RES.m_enable
1:pe_c0_r4.RES.reg
2:pe_c0_r4.crossbar.in6
2:pe_c0_r4.crossbar.mux_3.in6
2:pe_c0_r4.crossbar.mux_3.mux
2:mem_4.in4
2:mem_4.mux_addr.in4
2:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i30_add i35_call   1LHS
cost 6.07865
2:pe_c0_r3.ALU.out
2:pe_c0_r3.ALU.out
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_4.in5
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i6_call i25_mul   1any2input
cost 10.1311
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_1.in4
1:pe_c1_r4.crossbar.mux_1.mux
1:pe_c2_r4.mux_3.in0
1:pe_c2_r4.mux_3.mux
1:pe_c2_r4.crossbar.mux_5.in3
1:pe_c2_r4.crossbar.mux_5.mux
1:pe_c2_r4.regb.reg
2:pe_c2_r4.ALU.in_b
2:pe_c1_r4.ALU.fu
i6_call i19_mul   1any2input
cost 6.07865
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_4.in4
1:pe_c1_r4.crossbar.mux_4.mux
1:pe_c1_r4.rega.reg
2:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i7_call i26_mul   1any2input
cost 6.07865
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_4.in4
1:pe_c1_r5.crossbar.mux_4.mux
1:pe_c1_r5.rega.reg
2:pe_c1_r5.ALU.in_a
2:pe_c2_r5.ALU.fu
i7_call i22_mul   1any2input
cost 10.1311
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_1.in4
1:pe_c1_r5.crossbar.mux_1.mux
1:pe_c2_r5.mux_3.in0
1:pe_c2_r5.mux_3.mux
1:pe_c2_r5.crossbar.mux_5.in3
1:pe_c2_r5.crossbar.mux_5.mux
1:pe_c2_r5.regb.reg
2:pe_c2_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.1311
2:pe_c4_r5.ALU.out
2:pe_c4_r5.ALU.out
2:pe_c4_r5.crossbar.in4
2:pe_c4_r5.crossbar.mux_1.in4
2:pe_c4_r5.crossbar.mux_1.mux
2:pe_c5_r5.mux_3.in0
2:pe_c5_r5.mux_3.mux
2:pe_c5_r5.crossbar.mux_5.in3
2:pe_c5_r5.crossbar.mux_5.mux
2:pe_c5_r5.regb.reg
0:pe_c5_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_2.mem_unit.mem
i9_addrcal i10_load   2addr
cost 24.7583
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.RES.in
2:pe_c3_r4.RES.reg
0:pe_c3_r4.RES.m_enable
0:pe_c3_r4.RES.reg
1:pe_c3_r4.crossbar.in5
1:pe_c3_r4.crossbar.mux_3.in5
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.mux_1.in0
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.mux_1.in0
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_2.in4
1:mem_2.mux_addr.in4
1:mem_2.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 47.6161
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.crossbar.in4
2:pe_c3_r4.crossbar.mux_0.in4
2:pe_c3_r4.crossbar.mux_0.mux
2:pe_c3_r3.reg2.in
2:pe_c3_r3.reg2.reg
0:pe_c3_r3.reg2.m_enable
0:pe_c3_r3.reg2.reg
1:pe_c3_r3.mux_2.in1
1:pe_c3_r3.mux_2.mux
1:pe_c3_r3.crossbar.mux_0.in2
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.reg2.in
1:pe_c3_r2.reg2.reg
2:pe_c3_r2.reg2.m_enable
2:pe_c3_r2.reg2.reg
0:pe_c3_r2.reg2.m_enable
0:pe_c3_r2.reg2.reg
1:pe_c3_r2.mux_2.in1
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_3.in2
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.reg1.in
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.reg1.m_enable
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.mux_1.in1
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.reg1.in
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.mux_1.in1
2:pe_c1_r2.mux_1.mux
2:pe_c1_r2.crossbar.mux_3.in1
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.reg1.in
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_0.in2
0:mem_0.mux_addr.in2
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c4_r5.ALU.fu
input1 i8_add   2any2input
cost 9.11797
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_4.in2
1:pe_c4_r5.crossbar.mux_4.mux
1:pe_c4_r5.rega.reg
2:pe_c4_r5.ALU.in_a
2:pe_c4_r4.ALU.fu
input1 i3_add   2any2input
cost 13.1704
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_0.in2
1:pe_c4_r5.crossbar.mux_0.mux
1:pe_c4_r4.mux_2.in0
1:pe_c4_r4.mux_2.mux
1:pe_c4_r4.crossbar.mux_4.in2
1:pe_c4_r4.crossbar.mux_4.mux
1:pe_c4_r4.rega.reg
2:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.06554
2:pe_c5_r5.const_val.out
2:pe_c5_r5.const_val.out
2:pe_c5_r5.crossbar.mux_4.in6
2:pe_c5_r5.crossbar.mux_4.mux
2:pe_c5_r5.rega.reg
0:pe_c5_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c1_r3.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.06554
0:pe_c1_r3.const_val.out
0:pe_c1_r3.const_val.out
0:pe_c1_r3.crossbar.mux_5.in6
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c3_r4.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.06554
0:pe_c3_r4.const_val.out
0:pe_c3_r4.const_val.out
0:pe_c3_r4.crossbar.mux_4.in6
0:pe_c3_r4.crossbar.mux_4.mux
0:pe_c3_r4.rega.reg
1:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i16_call i25_mul   1any2input
cost 10.1311
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_0.in4
1:pe_c2_r5.crossbar.mux_0.mux
1:pe_c2_r4.mux_2.in0
1:pe_c2_r4.mux_2.mux
1:pe_c2_r4.crossbar.mux_4.in2
1:pe_c2_r4.crossbar.mux_4.mux
1:pe_c2_r4.rega.reg
2:pe_c2_r4.ALU.in_a
2:pe_c2_r5.ALU.fu
i16_call i22_mul   1any2input
cost 6.07865
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_4.in4
1:pe_c2_r5.crossbar.mux_4.mux
1:pe_c2_r5.rega.reg
2:pe_c2_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r4.ALU.fu
const2 i9_addrcal   1LHS
cost 5.06554
1:pe_c3_r4.const_val.out
1:pe_c3_r4.const_val.out
1:pe_c3_r4.crossbar.mux_4.in6
1:pe_c3_r4.crossbar.mux_4.mux
1:pe_c3_r4.rega.reg
2:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c2_r4.ALU.fu
const3 i24_lshr   1RHS
cost 5.06554
0:pe_c2_r4.const_val.out
0:pe_c2_r4.const_val.out
0:pe_c2_r4.crossbar.mux_5.in6
0:pe_c2_r4.crossbar.mux_5.mux
0:pe_c2_r4.regb.reg
1:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c4_r4.ALU.fu
const4 i39_add   1any2input
cost 5.06554
0:pe_c4_r4.const_val.out
0:pe_c4_r4.const_val.out
0:pe_c4_r4.crossbar.mux_5.in6
0:pe_c4_r4.crossbar.mux_5.mux
0:pe_c4_r4.regb.reg
1:pe_c4_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 8.10486
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_4.in3
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c1_r2.ALU.fu
i10_load i13_call   2LHS
cost 13.406
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_1.in3
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_5.mem_unit.mem
i11_addrcal i12_load   2addr
cost 33.4876
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.crossbar.in5
1:pe_c5_r5.crossbar.mux_3.in5
1:pe_c5_r5.crossbar.mux_3.mux
1:pe_c4_r5.mux_1.in0
1:pe_c4_r5.mux_1.mux
1:pe_c4_r5.crossbar.mux_3.in1
1:pe_c4_r5.crossbar.mux_3.mux
1:pe_c3_r5.mux_1.in0
1:pe_c3_r5.mux_1.mux
1:pe_c3_r5.crossbar.mux_3.in1
1:pe_c3_r5.crossbar.mux_3.mux
1:pe_c2_r5.mux_1.in0
1:pe_c2_r5.mux_1.mux
1:pe_c2_r5.crossbar.mux_3.in1
1:pe_c2_r5.crossbar.mux_3.mux
1:pe_c1_r5.mux_1.in0
1:pe_c1_r5.mux_1.mux
1:pe_c1_r5.crossbar.mux_3.in1
1:pe_c1_r5.crossbar.mux_3.mux
1:pe_c0_r5.reg1.in
1:pe_c0_r5.reg1.reg
2:pe_c0_r5.mux_1.in1
2:pe_c0_r5.mux_1.mux
2:pe_c0_r5.crossbar.mux_3.in1
2:pe_c0_r5.crossbar.mux_3.mux
2:mem_5.in5
2:mem_5.mux_addr.in5
2:mem_5.mux_addr.mux
0:mem_2.mem_unit.mem
i11_addrcal i38_store   9addr
cost 51.3073
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.RES.m_enable
1:pe_c5_r5.RES.reg
2:pe_c5_r5.RES.m_enable
2:pe_c5_r5.RES.reg
0:pe_c5_r5.crossbar.in5
0:pe_c5_r5.crossbar.mux_3.in5
0:pe_c5_r5.crossbar.mux_3.mux
0:pe_c4_r5.mux_1.in0
0:pe_c4_r5.mux_1.mux
0:pe_c4_r5.crossbar.mux_3.in1
0:pe_c4_r5.crossbar.mux_3.mux
0:pe_c3_r5.mux_1.in0
0:pe_c3_r5.mux_1.mux
0:pe_c3_r5.crossbar.mux_0.in1
0:pe_c3_r5.crossbar.mux_0.mux
0:pe_c3_r4.reg2.in
0:pe_c3_r4.reg2.reg
1:pe_c3_r4.mux_2.in1
1:pe_c3_r4.mux_2.mux
1:pe_c3_r4.crossbar.mux_3.in2
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.reg1.in
1:pe_c2_r4.reg1.reg
2:pe_c2_r4.reg1.m_enable
2:pe_c2_r4.reg1.reg
0:pe_c2_r4.reg1.m_enable
0:pe_c2_r4.reg1.reg
1:pe_c2_r4.mux_1.in1
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.mux_1.in0
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.reg1.in
1:pe_c0_r4.reg1.reg
2:pe_c0_r4.reg1.m_enable
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.mux_1.in1
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_3.in1
0:pe_c0_r4.crossbar.mux_3.mux
0:mem_2.in4
0:mem_2.mux_addr.in4
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c2_r5.ALU.fu
i12_load i16_call   2LHS
cost 20.5803
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_1.in3
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_1.in3
0:pe_c1_r5.crossbar.mux_1.mux
0:pe_c2_r5.mux_3.in0
0:pe_c2_r5.mux_3.mux
0:pe_c2_r5.crossbar.mux_4.in3
0:pe_c2_r5.crossbar.mux_4.mux
0:pe_c2_r5.rega.reg
1:pe_c2_r5.ALU.in_a
1:pe_c0_r5.ALU.fu
i12_load i15_call   2LHS
cost 8.10486
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_4.in3
0:pe_c0_r5.crossbar.mux_4.mux
0:pe_c0_r5.rega.reg
1:pe_c0_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i13_call i33_sub   5LHS
cost 26.3408
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_2.in4
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.mux_0.in0
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_1.in0
0:pe_c1_r3.crossbar.mux_1.mux
0:pe_c2_r3.mux_3.in0
0:pe_c2_r3.mux_3.mux
0:pe_c2_r3.crossbar.mux_1.in3
0:pe_c2_r3.crossbar.mux_1.mux
0:pe_c3_r3.reg3.in
0:pe_c3_r3.reg3.reg
1:pe_c3_r3.reg3.m_enable
1:pe_c3_r3.reg3.reg
2:pe_c3_r3.reg3.m_enable
2:pe_c3_r3.reg3.reg
0:pe_c3_r3.mux_3.in1
0:pe_c3_r3.mux_3.mux
0:pe_c3_r3.crossbar.mux_4.in3
0:pe_c3_r3.crossbar.mux_4.mux
0:pe_c3_r3.rega.reg
1:pe_c3_r3.rega.m_enable
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
2:pe_c0_r3.ALU.fu
i13_call i30_add   5any2input
cost 22.2884
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.RES.m_enable
1:pe_c1_r2.RES.reg
2:pe_c1_r2.crossbar.in5
2:pe_c1_r2.crossbar.mux_3.in5
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.mux_1.in0
2:pe_c0_r2.mux_1.mux
2:pe_c0_r2.crossbar.mux_2.in1
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.mux_0.in0
2:pe_c0_r3.mux_0.mux
2:pe_c0_r3.crossbar.mux_4.in0
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.rega.m_enable
0:pe_c0_r3.rega.reg
1:pe_c0_r3.rega.m_enable
1:pe_c0_r3.rega.reg
2:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.3408
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.crossbar.in6
1:pe_c0_r2.crossbar.mux_1.in6
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.reg3.in
1:pe_c1_r2.reg3.reg
2:pe_c1_r2.reg3.m_enable
2:pe_c1_r2.reg3.reg
0:pe_c1_r2.mux_3.in1
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_2.in3
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.mux_0.in0
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_1.in0
0:pe_c1_r3.crossbar.mux_1.mux
0:pe_c2_r3.mux_3.in0
0:pe_c2_r3.mux_3.mux
0:pe_c2_r3.crossbar.mux_4.in3
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c1_r3.ALU.fu
i14_call i32_add   5any2input
cost 22.2884
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.crossbar.in6
2:pe_c0_r2.crossbar.mux_2.in6
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.reg0.in
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.mux_0.in1
0:pe_c0_r3.mux_0.mux
0:pe_c0_r3.crossbar.mux_1.in0
0:pe_c0_r3.crossbar.mux_1.mux
0:pe_c1_r3.reg3.in
0:pe_c1_r3.reg3.reg
1:pe_c1_r3.mux_3.in1
1:pe_c1_r3.mux_3.mux
1:pe_c1_r3.crossbar.mux_4.in3
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i15_call i26_mul   1any2input
cost 10.1311
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_5.in3
1:pe_c1_r5.crossbar.mux_5.mux
1:pe_c1_r5.regb.reg
2:pe_c1_r5.ALU.in_b
2:pe_c1_r4.ALU.fu
i15_call i19_mul   1any2input
cost 14.1835
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_0.in5
1:pe_c0_r5.crossbar.mux_0.mux
1:pe_c0_r4.mux_2.in0
1:pe_c0_r4.mux_2.mux
1:pe_c0_r4.crossbar.mux_1.in2
1:pe_c0_r4.crossbar.mux_1.mux
1:pe_c1_r4.mux_3.in0
1:pe_c1_r4.mux_3.mux
1:pe_c1_r4.crossbar.mux_5.in3
1:pe_c1_r4.crossbar.mux_5.mux
1:pe_c1_r4.regb.reg
2:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
const1 i4_addrcal   1LHS
cost 5.06554
2:pe_c0_r4.const_val.out
2:pe_c0_r4.const_val.out
2:pe_c0_r4.crossbar.mux_4.in7
2:pe_c0_r4.crossbar.mux_4.mux
2:pe_c0_r4.rega.reg
0:pe_c0_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1311
2:pe_c1_r4.ALU.out
2:pe_c1_r4.ALU.out
2:pe_c1_r4.crossbar.in4
2:pe_c1_r4.crossbar.mux_1.in4
2:pe_c1_r4.crossbar.mux_1.mux
2:pe_c2_r4.mux_3.in0
2:pe_c2_r4.mux_3.mux
2:pe_c2_r4.crossbar.mux_4.in3
2:pe_c2_r4.crossbar.mux_4.mux
2:pe_c2_r4.rega.reg
0:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i22_mul i23_sub   1RHS
cost 10.1311
2:pe_c2_r5.ALU.out
2:pe_c2_r5.ALU.out
2:pe_c2_r5.crossbar.in4
2:pe_c2_r5.crossbar.mux_0.in4
2:pe_c2_r5.crossbar.mux_0.mux
2:pe_c2_r4.mux_2.in0
2:pe_c2_r4.mux_2.mux
2:pe_c2_r4.crossbar.mux_5.in2
2:pe_c2_r4.crossbar.mux_5.mux
2:pe_c2_r4.regb.reg
0:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c2_r4.ALU.fu
i23_sub i24_lshr   1LHS
cost 6.07865
0:pe_c2_r4.ALU.out
0:pe_c2_r4.ALU.out
0:pe_c2_r4.crossbar.in4
0:pe_c2_r4.crossbar.mux_4.in4
0:pe_c2_r4.crossbar.mux_4.mux
0:pe_c2_r4.rega.reg
1:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i24_lshr i33_sub   1RHS
cost 14.3916
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_1.in4
1:pe_c2_r4.crossbar.mux_1.mux
1:pe_c3_r4.mux_3.in0
1:pe_c3_r4.mux_3.mux
1:pe_c3_r4.crossbar.mux_0.in3
1:pe_c3_r4.crossbar.mux_0.mux
1:pe_c3_r3.mux_2.in0
1:pe_c3_r3.mux_2.mux
1:pe_c3_r3.crossbar.mux_5.in2
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c0_r3.ALU.fu
i24_lshr i30_add   1any2input
cost 18.8603
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_0.in4
1:pe_c2_r4.crossbar.mux_0.mux
1:pe_c2_r3.mux_2.in0
1:pe_c2_r3.mux_2.mux
1:pe_c2_r3.crossbar.mux_3.in2
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_5.in1
1:pe_c0_r3.crossbar.mux_5.mux
1:pe_c0_r3.regb.reg
2:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i25_mul i27_add   1any2input
cost 16.3747
2:pe_c2_r4.ALU.out
2:pe_c2_r4.ALU.out
2:pe_c2_r4.crossbar.in4
2:pe_c2_r4.crossbar.mux_3.in4
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_4.in1
2:pe_c1_r4.crossbar.mux_4.mux
2:pe_c1_r4.rega.reg
0:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i26_mul i27_add   1any2input
cost 10.1311
2:pe_c1_r5.ALU.out
2:pe_c1_r5.ALU.out
2:pe_c1_r5.crossbar.in4
2:pe_c1_r5.crossbar.mux_0.in4
2:pe_c1_r5.crossbar.mux_0.mux
2:pe_c1_r4.mux_2.in0
2:pe_c1_r4.mux_2.mux
2:pe_c1_r4.crossbar.mux_5.in2
2:pe_c1_r4.crossbar.mux_5.mux
2:pe_c1_r4.regb.reg
0:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c1_r3.ALU.fu
i27_add i28_lshr   1LHS
cost 10.9636
0:pe_c1_r4.ALU.out
0:pe_c1_r4.ALU.out
0:pe_c1_r4.crossbar.in4
0:pe_c1_r4.crossbar.mux_0.in4
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.mux_2.in0
0:pe_c1_r3.mux_2.mux
0:pe_c1_r3.crossbar.mux_4.in2
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 10.5473
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_1.in4
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_5.in3
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c1_r3.ALU.fu
i28_lshr i32_add   1any2input
cost 6.07865
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_5.in4
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r5.ALU.fu
i5_load i7_call   2LHS
cost 16.2244
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_2.in3
0:pe_c1_r4.crossbar.mux_2.mux
0:pe_c1_r5.mux_0.in0
0:pe_c1_r5.mux_0.mux
0:pe_c1_r5.crossbar.mux_4.in0
0:pe_c1_r5.crossbar.mux_4.mux
0:pe_c1_r5.rega.reg
1:pe_c1_r5.ALU.in_a
1:pe_c1_r4.ALU.fu
i5_load i6_call   2LHS
cost 12.1683
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_4.in3
0:pe_c1_r4.crossbar.mux_4.mux
0:pe_c1_r4.rega.reg
1:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i32_add i35_call   1RHS
cost 11.1913
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_3.in4
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_5.in1
2:pe_c0_r3.crossbar.mux_5.mux
2:pe_c0_r3.regb.reg
0:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i33_sub i37_call   1LHS
cost 11.1913
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i34_sub i37_call   1RHS
cost 6.08415
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_5.in4
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 10.041
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_3.in5
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_data.in3
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_2.mem_unit.mem
i37_call i38_store   0data
cost 19.8971
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_0.in4
0:pe_c2_r3.crossbar.mux_0.mux
0:pe_c2_r2.mux_2.in0
0:pe_c2_r2.mux_2.mux
0:pe_c2_r2.crossbar.mux_3.in2
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.mux_1.in0
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.mux_1.in0
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_data.in2
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r4.ALU.fu
i39_add i9_addrcal   1RHS
cost 11.4015
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_3.in4
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.mux_1.in0
1:pe_c3_r4.mux_1.mux
1:pe_c3_r4.crossbar.mux_5.in1
1:pe_c3_r4.crossbar.mux_5.mux
1:pe_c3_r4.regb.reg
2:pe_c3_r4.ALU.in_b
2:pe_c4_r5.ALU.fu
i39_add i8_add   1any2input
cost 10.1403
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_2.in4
1:pe_c4_r4.crossbar.mux_2.mux
1:pe_c4_r5.mux_0.in0
1:pe_c4_r5.mux_0.mux
1:pe_c4_r5.crossbar.mux_5.in0
1:pe_c4_r5.crossbar.mux_5.mux
1:pe_c4_r5.regb.reg
2:pe_c4_r5.ALU.in_b
1:pe_c4_r4.ALU.fu
i39_add i39_add   3any2input
cost 10.1403
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.RES.in
1:pe_c4_r4.RES.reg
2:pe_c4_r4.RES.m_enable
2:pe_c4_r4.RES.reg
0:pe_c4_r4.crossbar.in5
0:pe_c4_r4.crossbar.mux_4.in5
0:pe_c4_r4.crossbar.mux_4.mux
0:pe_c4_r4.rega.reg
1:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
i3_add i4_addrcal   1RHS
cost 31.3472
2:pe_c4_r4.ALU.out
2:pe_c4_r4.ALU.out
2:pe_c4_r4.crossbar.in4
2:pe_c4_r4.crossbar.mux_3.in4
2:pe_c4_r4.crossbar.mux_3.mux
2:pe_c3_r4.mux_1.in0
2:pe_c3_r4.mux_1.mux
2:pe_c3_r4.crossbar.mux_3.in1
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.mux_1.in0
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_3.in1
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_3.in1
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.mux_1.in0
2:pe_c0_r4.mux_1.mux
2:pe_c0_r4.crossbar.mux_5.in1
2:pe_c0_r4.crossbar.mux_5.mux
2:pe_c0_r4.regb.reg
0:pe_c0_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c4_r4.ALU.fu
i40_add i3_add   1any2input
cost 10.1403
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.crossbar.in4
1:pe_c3_r4.crossbar.mux_1.in4
1:pe_c3_r4.crossbar.mux_1.mux
1:pe_c4_r4.mux_3.in0
1:pe_c4_r4.mux_3.mux
1:pe_c4_r4.crossbar.mux_5.in3
1:pe_c4_r4.crossbar.mux_5.mux
1:pe_c4_r4.regb.reg
2:pe_c4_r4.ALU.in_b
1:pe_c3_r4.ALU.fu
i40_add i40_add   3any2input
cost 10.9811
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.RES.in
1:pe_c3_r4.RES.reg
2:pe_c3_r4.RES.m_enable
2:pe_c3_r4.RES.reg
0:pe_c3_r4.crossbar.in5
0:pe_c3_r4.crossbar.mux_5.in5
0:pe_c3_r4.crossbar.mux_5.mux
0:pe_c3_r4.regb.reg
1:pe_c3_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_4.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1543
0:pe_c0_r4.ALU.out
0:pe_c0_r4.ALU.out
0:pe_c0_r4.RES.in
0:pe_c0_r4.RES.reg
1:pe_c0_r4.RES.m_enable
1:pe_c0_r4.RES.reg
2:pe_c0_r4.crossbar.in6
2:pe_c0_r4.crossbar.mux_3.in6
2:pe_c0_r4.crossbar.mux_3.mux
2:mem_4.in4
2:mem_4.mux_addr.in4
2:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i30_add i35_call   1LHS
cost 6.50456
2:pe_c0_r3.ALU.out
2:pe_c0_r3.ALU.out
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_4.in5
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i6_call i25_mul   1any2input
cost 10.1403
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_1.in4
1:pe_c1_r4.crossbar.mux_1.mux
1:pe_c2_r4.mux_3.in0
1:pe_c2_r4.mux_3.mux
1:pe_c2_r4.crossbar.mux_5.in3
1:pe_c2_r4.crossbar.mux_5.mux
1:pe_c2_r4.regb.reg
2:pe_c2_r4.ALU.in_b
2:pe_c1_r4.ALU.fu
i6_call i19_mul   1any2input
cost 6.08415
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_4.in4
1:pe_c1_r4.crossbar.mux_4.mux
1:pe_c1_r4.rega.reg
2:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i7_call i26_mul   1any2input
cost 6.08415
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_4.in4
1:pe_c1_r5.crossbar.mux_4.mux
1:pe_c1_r5.rega.reg
2:pe_c1_r5.ALU.in_a
2:pe_c2_r5.ALU.fu
i7_call i22_mul   1any2input
cost 10.1403
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_1.in4
1:pe_c1_r5.crossbar.mux_1.mux
1:pe_c2_r5.mux_3.in0
1:pe_c2_r5.mux_3.mux
1:pe_c2_r5.crossbar.mux_5.in3
1:pe_c2_r5.crossbar.mux_5.mux
1:pe_c2_r5.regb.reg
2:pe_c2_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.1403
2:pe_c4_r5.ALU.out
2:pe_c4_r5.ALU.out
2:pe_c4_r5.crossbar.in4
2:pe_c4_r5.crossbar.mux_1.in4
2:pe_c4_r5.crossbar.mux_1.mux
2:pe_c5_r5.mux_3.in0
2:pe_c5_r5.mux_3.mux
2:pe_c5_r5.crossbar.mux_5.in3
2:pe_c5_r5.crossbar.mux_5.mux
2:pe_c5_r5.regb.reg
0:pe_c5_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_2.mem_unit.mem
i9_addrcal i10_load   2addr
cost 26.4756
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.crossbar.in4
2:pe_c3_r4.crossbar.mux_3.in4
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.reg1.in
2:pe_c2_r4.reg1.reg
0:pe_c2_r4.mux_1.in1
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.reg1.in
0:pe_c1_r4.reg1.reg
1:pe_c1_r4.mux_1.in1
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_2.in4
1:mem_2.mux_addr.in4
1:mem_2.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 48.2898
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.crossbar.in4
2:pe_c3_r4.crossbar.mux_0.in4
2:pe_c3_r4.crossbar.mux_0.mux
2:pe_c3_r3.reg2.in
2:pe_c3_r3.reg2.reg
0:pe_c3_r3.mux_2.in1
0:pe_c3_r3.mux_2.mux
0:pe_c3_r3.crossbar.mux_3.in2
0:pe_c3_r3.crossbar.mux_3.mux
0:pe_c2_r3.reg1.in
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.reg1.in
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.reg1.m_enable
2:pe_c1_r3.reg1.reg
0:pe_c1_r3.reg1.m_enable
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.mux_1.in1
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.reg1.in
1:pe_c0_r3.reg1.reg
2:pe_c0_r3.reg1.m_enable
2:pe_c0_r3.reg1.reg
0:pe_c0_r3.reg1.m_enable
0:pe_c0_r3.reg1.reg
1:pe_c0_r3.mux_1.in1
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_2.in1
1:pe_c0_r3.crossbar.mux_2.mux
1:pe_c0_r4.reg0.in
1:pe_c0_r4.reg0.reg
2:pe_c0_r4.reg0.m_enable
2:pe_c0_r4.reg0.reg
0:pe_c0_r4.mux_0.in1
0:pe_c0_r4.mux_0.mux
0:pe_c0_r4.crossbar.mux_3.in0
0:pe_c0_r4.crossbar.mux_3.mux
0:mem_0.in4
0:mem_0.mux_addr.in4
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c4_r5.ALU.fu
input1 i8_add   2any2input
cost 9.12623
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_4.in2
1:pe_c4_r5.crossbar.mux_4.mux
1:pe_c4_r5.rega.reg
2:pe_c4_r5.ALU.in_a
2:pe_c4_r4.ALU.fu
input1 i3_add   2any2input
cost 13.1823
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_0.in2
1:pe_c4_r5.crossbar.mux_0.mux
1:pe_c4_r4.mux_2.in0
1:pe_c4_r4.mux_2.mux
1:pe_c4_r4.crossbar.mux_4.in2
1:pe_c4_r4.crossbar.mux_4.mux
1:pe_c4_r4.rega.reg
2:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.07013
2:pe_c5_r5.const_val.out
2:pe_c5_r5.const_val.out
2:pe_c5_r5.crossbar.mux_4.in6
2:pe_c5_r5.crossbar.mux_4.mux
2:pe_c5_r5.rega.reg
0:pe_c5_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c1_r3.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.07013
0:pe_c1_r3.const_val.out
0:pe_c1_r3.const_val.out
0:pe_c1_r3.crossbar.mux_5.in6
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c3_r4.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.07013
0:pe_c3_r4.const_val.out
0:pe_c3_r4.const_val.out
0:pe_c3_r4.crossbar.mux_4.in6
0:pe_c3_r4.crossbar.mux_4.mux
0:pe_c3_r4.rega.reg
1:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i16_call i25_mul   1any2input
cost 10.1403
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_0.in4
1:pe_c2_r5.crossbar.mux_0.mux
1:pe_c2_r4.mux_2.in0
1:pe_c2_r4.mux_2.mux
1:pe_c2_r4.crossbar.mux_4.in2
1:pe_c2_r4.crossbar.mux_4.mux
1:pe_c2_r4.rega.reg
2:pe_c2_r4.ALU.in_a
2:pe_c2_r5.ALU.fu
i16_call i22_mul   1any2input
cost 6.08415
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_4.in4
1:pe_c2_r5.crossbar.mux_4.mux
1:pe_c2_r5.rega.reg
2:pe_c2_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r4.ALU.fu
const2 i9_addrcal   1LHS
cost 5.07013
1:pe_c3_r4.const_val.out
1:pe_c3_r4.const_val.out
1:pe_c3_r4.crossbar.mux_4.in6
1:pe_c3_r4.crossbar.mux_4.mux
1:pe_c3_r4.rega.reg
2:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c2_r4.ALU.fu
const3 i24_lshr   1RHS
cost 5.07013
0:pe_c2_r4.const_val.out
0:pe_c2_r4.const_val.out
0:pe_c2_r4.crossbar.mux_5.in6
0:pe_c2_r4.crossbar.mux_5.mux
0:pe_c2_r4.regb.reg
1:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c4_r4.ALU.fu
const4 i39_add   1any2input
cost 5.07013
0:pe_c4_r4.const_val.out
0:pe_c4_r4.const_val.out
0:pe_c4_r4.crossbar.mux_5.in6
0:pe_c4_r4.crossbar.mux_5.mux
0:pe_c4_r4.regb.reg
1:pe_c4_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 8.1122
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_4.in3
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c1_r2.ALU.fu
i10_load i13_call   2LHS
cost 13.4295
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_1.in3
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_5.mem_unit.mem
i11_addrcal i12_load   2addr
cost 33.5368
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.crossbar.in4
0:pe_c5_r5.crossbar.mux_3.in4
0:pe_c5_r5.crossbar.mux_3.mux
0:pe_c4_r5.mux_1.in0
0:pe_c4_r5.mux_1.mux
0:pe_c4_r5.crossbar.mux_3.in1
0:pe_c4_r5.crossbar.mux_3.mux
0:pe_c3_r5.mux_1.in0
0:pe_c3_r5.mux_1.mux
0:pe_c3_r5.crossbar.mux_3.in1
0:pe_c3_r5.crossbar.mux_3.mux
0:pe_c2_r5.mux_1.in0
0:pe_c2_r5.mux_1.mux
0:pe_c2_r5.crossbar.mux_3.in1
0:pe_c2_r5.crossbar.mux_3.mux
0:pe_c1_r5.mux_1.in0
0:pe_c1_r5.mux_1.mux
0:pe_c1_r5.crossbar.mux_3.in1
0:pe_c1_r5.crossbar.mux_3.mux
0:pe_c0_r5.reg1.in
0:pe_c0_r5.reg1.reg
1:pe_c0_r5.reg1.m_enable
1:pe_c0_r5.reg1.reg
2:pe_c0_r5.mux_1.in1
2:pe_c0_r5.mux_1.mux
2:pe_c0_r5.crossbar.mux_3.in1
2:pe_c0_r5.crossbar.mux_3.mux
2:mem_5.in5
2:mem_5.mux_addr.in5
2:mem_5.mux_addr.mux
0:mem_2.mem_unit.mem
i11_addrcal i38_store   9addr
cost 51.5168
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.crossbar.in5
1:pe_c5_r5.crossbar.mux_3.in5
1:pe_c5_r5.crossbar.mux_3.mux
1:pe_c4_r5.reg1.in
1:pe_c4_r5.reg1.reg
2:pe_c4_r5.reg1.m_enable
2:pe_c4_r5.reg1.reg
0:pe_c4_r5.reg1.m_enable
0:pe_c4_r5.reg1.reg
1:pe_c4_r5.mux_1.in1
1:pe_c4_r5.mux_1.mux
1:pe_c4_r5.crossbar.mux_3.in1
1:pe_c4_r5.crossbar.mux_3.mux
1:pe_c3_r5.reg1.in
1:pe_c3_r5.reg1.reg
2:pe_c3_r5.reg1.m_enable
2:pe_c3_r5.reg1.reg
0:pe_c3_r5.reg1.m_enable
0:pe_c3_r5.reg1.reg
1:pe_c3_r5.mux_1.in1
1:pe_c3_r5.mux_1.mux
1:pe_c3_r5.crossbar.mux_3.in1
1:pe_c3_r5.crossbar.mux_3.mux
1:pe_c2_r5.mux_1.in0
1:pe_c2_r5.mux_1.mux
1:pe_c2_r5.crossbar.mux_3.in1
1:pe_c2_r5.crossbar.mux_3.mux
1:pe_c1_r5.reg1.in
1:pe_c1_r5.reg1.reg
2:pe_c1_r5.mux_1.in1
2:pe_c1_r5.mux_1.mux
2:pe_c1_r5.crossbar.mux_3.in1
2:pe_c1_r5.crossbar.mux_3.mux
2:pe_c0_r5.reg1.in
2:pe_c0_r5.reg1.reg
0:pe_c0_r5.mux_1.in1
0:pe_c0_r5.mux_1.mux
0:pe_c0_r5.crossbar.mux_3.in1
0:pe_c0_r5.crossbar.mux_3.mux
0:mem_2.in5
0:mem_2.mux_addr.in5
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c2_r5.ALU.fu
i12_load i16_call   2LHS
cost 20.6387
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_1.in3
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_1.in3
0:pe_c1_r5.crossbar.mux_1.mux
0:pe_c2_r5.mux_3.in0
0:pe_c2_r5.mux_3.mux
0:pe_c2_r5.crossbar.mux_4.in3
0:pe_c2_r5.crossbar.mux_4.mux
0:pe_c2_r5.rega.reg
1:pe_c2_r5.ALU.in_a
1:pe_c0_r5.ALU.fu
i12_load i15_call   2LHS
cost 8.1122
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_4.in3
0:pe_c0_r5.crossbar.mux_4.mux
0:pe_c0_r5.rega.reg
1:pe_c0_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i13_call i33_sub   5LHS
cost 26.5749
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.crossbar.in5
1:pe_c1_r2.crossbar.mux_1.in5
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.reg3.in
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.reg3.m_enable
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.mux_3.in1
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_1.in3
1:pe_c2_r2.crossbar.mux_1.mux
1:pe_c3_r2.mux_3.in0
1:pe_c3_r2.mux_3.mux
1:pe_c3_r2.crossbar.mux_2.in3
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_4.in0
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
2:pe_c0_r3.ALU.fu
i13_call i30_add   5any2input
cost 22.5188
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_3.in4
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.reg1.m_enable
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.mux_1.in1
2:pe_c0_r2.mux_1.mux
2:pe_c0_r2.crossbar.mux_2.in1
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.reg0.in
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.mux_0.in1
0:pe_c0_r3.mux_0.mux
0:pe_c0_r3.crossbar.mux_4.in0
0:pe_c0_r3.crossbar.mux_4.mux
0:pe_c0_r3.rega.reg
1:pe_c0_r3.rega.m_enable
1:pe_c0_r3.rega.reg
2:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.5749
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.crossbar.in6
1:pe_c0_r2.crossbar.mux_1.in6
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_2.in3
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_1.in0
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.reg3.in
1:pe_c2_r3.reg3.reg
2:pe_c2_r3.mux_3.in1
2:pe_c2_r3.mux_3.mux
2:pe_c2_r3.crossbar.mux_4.in3
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.rega.m_enable
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c1_r3.ALU.fu
i14_call i32_add   5any2input
cost 22.729
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.RES.m_enable
2:pe_c0_r2.RES.reg
0:pe_c0_r2.crossbar.in6
0:pe_c0_r2.crossbar.mux_2.in6
0:pe_c0_r2.crossbar.mux_2.mux
0:pe_c0_r3.mux_0.in0
0:pe_c0_r3.mux_0.mux
0:pe_c0_r3.crossbar.mux_1.in0
0:pe_c0_r3.crossbar.mux_1.mux
0:pe_c1_r3.reg3.in
0:pe_c1_r3.reg3.reg
1:pe_c1_r3.mux_3.in1
1:pe_c1_r3.mux_3.mux
1:pe_c1_r3.crossbar.mux_4.in3
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i15_call i26_mul   1any2input
cost 10.1403
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_5.in3
1:pe_c1_r5.crossbar.mux_5.mux
1:pe_c1_r5.regb.reg
2:pe_c1_r5.ALU.in_b
2:pe_c1_r4.ALU.fu
i15_call i19_mul   1any2input
cost 14.1964
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_0.in5
1:pe_c0_r5.crossbar.mux_0.mux
1:pe_c0_r4.mux_2.in0
1:pe_c0_r4.mux_2.mux
1:pe_c0_r4.crossbar.mux_1.in2
1:pe_c0_r4.crossbar.mux_1.mux
1:pe_c1_r4.mux_3.in0
1:pe_c1_r4.mux_3.mux
1:pe_c1_r4.crossbar.mux_5.in3
1:pe_c1_r4.crossbar.mux_5.mux
1:pe_c1_r4.regb.reg
2:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
const1 i4_addrcal   1LHS
cost 5.07013
2:pe_c0_r4.const_val.out
2:pe_c0_r4.const_val.out
2:pe_c0_r4.crossbar.mux_4.in7
2:pe_c0_r4.crossbar.mux_4.mux
2:pe_c0_r4.rega.reg
0:pe_c0_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1403
2:pe_c1_r4.ALU.out
2:pe_c1_r4.ALU.out
2:pe_c1_r4.crossbar.in4
2:pe_c1_r4.crossbar.mux_1.in4
2:pe_c1_r4.crossbar.mux_1.mux
2:pe_c2_r4.mux_3.in0
2:pe_c2_r4.mux_3.mux
2:pe_c2_r4.crossbar.mux_4.in3
2:pe_c2_r4.crossbar.mux_4.mux
2:pe_c2_r4.rega.reg
0:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i22_mul i23_sub   1RHS
cost 10.1403
2:pe_c2_r5.ALU.out
2:pe_c2_r5.ALU.out
2:pe_c2_r5.crossbar.in4
2:pe_c2_r5.crossbar.mux_0.in4
2:pe_c2_r5.crossbar.mux_0.mux
2:pe_c2_r4.mux_2.in0
2:pe_c2_r4.mux_2.mux
2:pe_c2_r4.crossbar.mux_5.in2
2:pe_c2_r4.crossbar.mux_5.mux
2:pe_c2_r4.regb.reg
0:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c2_r4.ALU.fu
i23_sub i24_lshr   1LHS
cost 6.08415
0:pe_c2_r4.ALU.out
0:pe_c2_r4.ALU.out
0:pe_c2_r4.crossbar.in4
0:pe_c2_r4.crossbar.mux_4.in4
0:pe_c2_r4.crossbar.mux_4.mux
0:pe_c2_r4.rega.reg
1:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i24_lshr i33_sub   1RHS
cost 14.6168
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_1.in4
1:pe_c2_r4.crossbar.mux_1.mux
1:pe_c3_r4.mux_3.in0
1:pe_c3_r4.mux_3.mux
1:pe_c3_r4.crossbar.mux_0.in3
1:pe_c3_r4.crossbar.mux_0.mux
1:pe_c3_r3.mux_2.in0
1:pe_c3_r3.mux_2.mux
1:pe_c3_r3.crossbar.mux_5.in2
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c0_r3.ALU.fu
i24_lshr i30_add   1any2input
cost 19.9341
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_0.in4
1:pe_c2_r4.crossbar.mux_0.mux
1:pe_c2_r3.mux_2.in0
1:pe_c2_r3.mux_2.mux
1:pe_c2_r3.crossbar.mux_3.in2
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_5.in1
1:pe_c0_r3.crossbar.mux_5.mux
1:pe_c0_r3.regb.reg
2:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i25_mul i27_add   1any2input
cost 17.0769
2:pe_c2_r4.ALU.out
2:pe_c2_r4.ALU.out
2:pe_c2_r4.crossbar.in4
2:pe_c2_r4.crossbar.mux_3.in4
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_4.in1
2:pe_c1_r4.crossbar.mux_4.mux
2:pe_c1_r4.rega.reg
0:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i26_mul i27_add   1any2input
cost 10.1403
2:pe_c1_r5.ALU.out
2:pe_c1_r5.ALU.out
2:pe_c1_r5.crossbar.in4
2:pe_c1_r5.crossbar.mux_0.in4
2:pe_c1_r5.crossbar.mux_0.mux
2:pe_c1_r4.mux_2.in0
2:pe_c1_r4.mux_2.mux
2:pe_c1_r4.crossbar.mux_5.in2
2:pe_c1_r4.crossbar.mux_5.mux
2:pe_c1_r4.regb.reg
0:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c1_r3.ALU.fu
i27_add i28_lshr   1LHS
cost 10.9811
0:pe_c1_r4.ALU.out
0:pe_c1_r4.ALU.out
0:pe_c1_r4.crossbar.in4
0:pe_c1_r4.crossbar.mux_0.in4
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.mux_2.in0
0:pe_c1_r3.mux_2.mux
0:pe_c1_r3.crossbar.mux_4.in2
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 10.7709
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_1.in4
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_5.in3
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c1_r3.ALU.fu
i28_lshr i32_add   1any2input
cost 6.08415
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_5.in4
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r5.ALU.fu
i5_load i7_call   2LHS
cost 16.2401
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_2.in3
0:pe_c1_r4.crossbar.mux_2.mux
0:pe_c1_r5.mux_0.in0
0:pe_c1_r5.mux_0.mux
0:pe_c1_r5.crossbar.mux_4.in0
0:pe_c1_r5.crossbar.mux_4.mux
0:pe_c1_r5.rega.reg
1:pe_c1_r5.ALU.in_a
1:pe_c1_r4.ALU.fu
i5_load i6_call   2LHS
cost 12.1801
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_4.in3
0:pe_c1_r4.crossbar.mux_4.mux
0:pe_c1_r4.rega.reg
1:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i32_add i35_call   1RHS
cost 11.8485
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_3.in4
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_5.in1
2:pe_c0_r3.crossbar.mux_5.mux
2:pe_c0_r3.regb.reg
0:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i33_sub i37_call   1LHS
cost 12.2731
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i34_sub i37_call   1RHS
cost 6.09004
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_5.in4
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 10.0773
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_3.in5
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_data.in3
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_2.mem_unit.mem
i37_call i38_store   0data
cost 20.745
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_2.in3
0:mem_2.mux_data.in3
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r4.ALU.fu
i39_add i9_addrcal   1RHS
cost 11.8485
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_3.in4
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.mux_1.in0
1:pe_c3_r4.mux_1.mux
1:pe_c3_r4.crossbar.mux_5.in1
1:pe_c3_r4.crossbar.mux_5.mux
1:pe_c3_r4.regb.reg
2:pe_c3_r4.ALU.in_b
2:pe_c4_r5.ALU.fu
i39_add i8_add   1any2input
cost 10.1501
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_2.in4
1:pe_c4_r4.crossbar.mux_2.mux
1:pe_c4_r5.mux_0.in0
1:pe_c4_r5.mux_0.mux
1:pe_c4_r5.crossbar.mux_5.in0
1:pe_c4_r5.crossbar.mux_5.mux
1:pe_c4_r5.regb.reg
2:pe_c4_r5.ALU.in_b
1:pe_c4_r4.ALU.fu
i39_add i39_add   3any2input
cost 10.1501
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.RES.in
1:pe_c4_r4.RES.reg
2:pe_c4_r4.RES.m_enable
2:pe_c4_r4.RES.reg
0:pe_c4_r4.crossbar.in5
0:pe_c4_r4.crossbar.mux_4.in5
0:pe_c4_r4.crossbar.mux_4.mux
0:pe_c4_r4.rega.reg
1:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
i3_add i4_addrcal   1RHS
cost 32.5733
2:pe_c4_r4.ALU.out
2:pe_c4_r4.ALU.out
2:pe_c4_r4.crossbar.in4
2:pe_c4_r4.crossbar.mux_0.in4
2:pe_c4_r4.crossbar.mux_0.mux
2:pe_c4_r3.mux_2.in0
2:pe_c4_r3.mux_2.mux
2:pe_c4_r3.crossbar.mux_3.in2
2:pe_c4_r3.crossbar.mux_3.mux
2:pe_c3_r3.mux_1.in0
2:pe_c3_r3.mux_1.mux
2:pe_c3_r3.crossbar.mux_3.in1
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_3.in1
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_2.in1
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.mux_0.in0
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_3.in0
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.mux_1.in0
2:pe_c0_r4.mux_1.mux
2:pe_c0_r4.crossbar.mux_5.in1
2:pe_c0_r4.crossbar.mux_5.mux
2:pe_c0_r4.regb.reg
0:pe_c0_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c4_r4.ALU.fu
i40_add i3_add   1any2input
cost 10.1501
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.crossbar.in4
1:pe_c3_r4.crossbar.mux_1.in4
1:pe_c3_r4.crossbar.mux_1.mux
1:pe_c4_r4.mux_3.in0
1:pe_c4_r4.mux_3.mux
1:pe_c4_r4.crossbar.mux_5.in3
1:pe_c4_r4.crossbar.mux_5.mux
1:pe_c4_r4.regb.reg
2:pe_c4_r4.ALU.in_b
1:pe_c3_r4.ALU.fu
i40_add i40_add   3any2input
cost 11.2116
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.RES.in
1:pe_c3_r4.RES.reg
2:pe_c3_r4.RES.m_enable
2:pe_c3_r4.RES.reg
0:pe_c3_r4.crossbar.in5
0:pe_c3_r4.crossbar.mux_5.in5
0:pe_c3_r4.crossbar.mux_5.mux
0:pe_c3_r4.regb.reg
1:pe_c3_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_4.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1651
0:pe_c0_r4.ALU.out
0:pe_c0_r4.ALU.out
0:pe_c0_r4.RES.in
0:pe_c0_r4.RES.reg
1:pe_c0_r4.RES.m_enable
1:pe_c0_r4.RES.reg
2:pe_c0_r4.crossbar.in6
2:pe_c0_r4.crossbar.mux_3.in6
2:pe_c0_r4.crossbar.mux_3.mux
2:mem_4.in4
2:mem_4.mux_addr.in4
2:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i30_add i35_call   1LHS
cost 6.93926
2:pe_c0_r3.ALU.out
2:pe_c0_r3.ALU.out
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_4.in5
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i6_call i25_mul   1any2input
cost 10.1501
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_1.in4
1:pe_c1_r4.crossbar.mux_1.mux
1:pe_c2_r4.mux_3.in0
1:pe_c2_r4.mux_3.mux
1:pe_c2_r4.crossbar.mux_5.in3
1:pe_c2_r4.crossbar.mux_5.mux
1:pe_c2_r4.regb.reg
2:pe_c2_r4.ALU.in_b
2:pe_c1_r4.ALU.fu
i6_call i19_mul   1any2input
cost 6.09004
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_4.in4
1:pe_c1_r4.crossbar.mux_4.mux
1:pe_c1_r4.rega.reg
2:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i7_call i26_mul   1any2input
cost 6.09004
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_4.in4
1:pe_c1_r5.crossbar.mux_4.mux
1:pe_c1_r5.rega.reg
2:pe_c1_r5.ALU.in_a
2:pe_c2_r5.ALU.fu
i7_call i22_mul   1any2input
cost 10.1501
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_1.in4
1:pe_c1_r5.crossbar.mux_1.mux
1:pe_c2_r5.mux_3.in0
1:pe_c2_r5.mux_3.mux
1:pe_c2_r5.crossbar.mux_5.in3
1:pe_c2_r5.crossbar.mux_5.mux
1:pe_c2_r5.regb.reg
2:pe_c2_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.1501
2:pe_c4_r5.ALU.out
2:pe_c4_r5.ALU.out
2:pe_c4_r5.crossbar.in4
2:pe_c4_r5.crossbar.mux_1.in4
2:pe_c4_r5.crossbar.mux_1.mux
2:pe_c5_r5.mux_3.in0
2:pe_c5_r5.mux_3.mux
2:pe_c5_r5.crossbar.mux_5.in3
2:pe_c5_r5.crossbar.mux_5.mux
2:pe_c5_r5.regb.reg
0:pe_c5_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_2.mem_unit.mem
i9_addrcal i10_load   2addr
cost 27.3789
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.RES.in
2:pe_c3_r4.RES.reg
0:pe_c3_r4.crossbar.in5
0:pe_c3_r4.crossbar.mux_3.in5
0:pe_c3_r4.crossbar.mux_3.mux
0:pe_c2_r4.reg1.in
0:pe_c2_r4.reg1.reg
1:pe_c2_r4.mux_1.in1
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.mux_1.in0
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_2.in4
1:mem_2.mux_addr.in4
1:mem_2.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 48.9792
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.crossbar.in4
2:pe_c3_r4.crossbar.mux_0.in4
2:pe_c3_r4.crossbar.mux_0.mux
2:pe_c3_r3.reg2.in
2:pe_c3_r3.reg2.reg
0:pe_c3_r3.mux_2.in1
0:pe_c3_r3.mux_2.mux
0:pe_c3_r3.crossbar.mux_3.in2
0:pe_c3_r3.crossbar.mux_3.mux
0:pe_c2_r3.reg1.in
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.reg1.m_enable
1:pe_c2_r3.reg1.reg
2:pe_c2_r3.reg1.m_enable
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.mux_1.in1
0:pe_c2_r3.mux_1.mux
0:pe_c2_r3.crossbar.mux_0.in1
0:pe_c2_r3.crossbar.mux_0.mux
0:pe_c2_r2.reg2.in
0:pe_c2_r2.reg2.reg
1:pe_c2_r2.reg2.m_enable
1:pe_c2_r2.reg2.reg
2:pe_c2_r2.mux_2.in1
2:pe_c2_r2.mux_2.mux
2:pe_c2_r2.crossbar.mux_3.in2
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.reg1.in
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.reg1.m_enable
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.mux_1.in1
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.reg1.in
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.reg1.m_enable
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_0.in2
0:mem_0.mux_addr.in2
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c4_r5.ALU.fu
input1 i8_add   2any2input
cost 9.13507
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_4.in2
1:pe_c4_r5.crossbar.mux_4.mux
1:pe_c4_r5.rega.reg
2:pe_c4_r5.ALU.in_a
2:pe_c4_r4.ALU.fu
input1 i3_add   2any2input
cost 13.1951
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_0.in2
1:pe_c4_r5.crossbar.mux_0.mux
1:pe_c4_r4.mux_2.in0
1:pe_c4_r4.mux_2.mux
1:pe_c4_r4.crossbar.mux_4.in2
1:pe_c4_r4.crossbar.mux_4.mux
1:pe_c4_r4.rega.reg
2:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.07504
2:pe_c5_r5.const_val.out
2:pe_c5_r5.const_val.out
2:pe_c5_r5.crossbar.mux_4.in6
2:pe_c5_r5.crossbar.mux_4.mux
2:pe_c5_r5.rega.reg
0:pe_c5_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c1_r3.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.07504
0:pe_c1_r3.const_val.out
0:pe_c1_r3.const_val.out
0:pe_c1_r3.crossbar.mux_5.in6
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c3_r4.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.07504
0:pe_c3_r4.const_val.out
0:pe_c3_r4.const_val.out
0:pe_c3_r4.crossbar.mux_4.in6
0:pe_c3_r4.crossbar.mux_4.mux
0:pe_c3_r4.rega.reg
1:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i16_call i25_mul   1any2input
cost 10.1501
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_0.in4
1:pe_c2_r5.crossbar.mux_0.mux
1:pe_c2_r4.mux_2.in0
1:pe_c2_r4.mux_2.mux
1:pe_c2_r4.crossbar.mux_4.in2
1:pe_c2_r4.crossbar.mux_4.mux
1:pe_c2_r4.rega.reg
2:pe_c2_r4.ALU.in_a
2:pe_c2_r5.ALU.fu
i16_call i22_mul   1any2input
cost 6.09004
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_4.in4
1:pe_c2_r5.crossbar.mux_4.mux
1:pe_c2_r5.rega.reg
2:pe_c2_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r4.ALU.fu
const2 i9_addrcal   1LHS
cost 5.07504
1:pe_c3_r4.const_val.out
1:pe_c3_r4.const_val.out
1:pe_c3_r4.crossbar.mux_4.in6
1:pe_c3_r4.crossbar.mux_4.mux
1:pe_c3_r4.rega.reg
2:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c2_r4.ALU.fu
const3 i24_lshr   1RHS
cost 5.07504
0:pe_c2_r4.const_val.out
0:pe_c2_r4.const_val.out
0:pe_c2_r4.crossbar.mux_5.in6
0:pe_c2_r4.crossbar.mux_5.mux
0:pe_c2_r4.regb.reg
1:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c4_r4.ALU.fu
const4 i39_add   1any2input
cost 5.07504
0:pe_c4_r4.const_val.out
0:pe_c4_r4.const_val.out
0:pe_c4_r4.crossbar.mux_5.in6
0:pe_c4_r4.crossbar.mux_5.mux
0:pe_c4_r4.regb.reg
1:pe_c4_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 8.12006
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_4.in3
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c1_r2.ALU.fu
i10_load i13_call   2LHS
cost 13.4539
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_1.in3
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_5.mem_unit.mem
i11_addrcal i12_load   2addr
cost 33.5883
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.crossbar.in5
1:pe_c5_r5.crossbar.mux_3.in5
1:pe_c5_r5.crossbar.mux_3.mux
1:pe_c4_r5.mux_1.in0
1:pe_c4_r5.mux_1.mux
1:pe_c4_r5.crossbar.mux_3.in1
1:pe_c4_r5.crossbar.mux_3.mux
1:pe_c3_r5.mux_1.in0
1:pe_c3_r5.mux_1.mux
1:pe_c3_r5.crossbar.mux_3.in1
1:pe_c3_r5.crossbar.mux_3.mux
1:pe_c2_r5.mux_1.in0
1:pe_c2_r5.mux_1.mux
1:pe_c2_r5.crossbar.mux_3.in1
1:pe_c2_r5.crossbar.mux_3.mux
1:pe_c1_r5.mux_1.in0
1:pe_c1_r5.mux_1.mux
1:pe_c1_r5.crossbar.mux_3.in1
1:pe_c1_r5.crossbar.mux_3.mux
1:pe_c0_r5.reg1.in
1:pe_c0_r5.reg1.reg
2:pe_c0_r5.mux_1.in1
2:pe_c0_r5.mux_1.mux
2:pe_c0_r5.crossbar.mux_3.in1
2:pe_c0_r5.crossbar.mux_3.mux
2:mem_5.in5
2:mem_5.mux_addr.in5
2:mem_5.mux_addr.mux
0:mem_2.mem_unit.mem
i11_addrcal i38_store   9addr
cost 53.3445
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.crossbar.in5
1:pe_c5_r5.crossbar.mux_3.in5
1:pe_c5_r5.crossbar.mux_3.mux
1:pe_c4_r5.mux_1.in0
1:pe_c4_r5.mux_1.mux
1:pe_c4_r5.crossbar.mux_3.in1
1:pe_c4_r5.crossbar.mux_3.mux
1:pe_c3_r5.mux_1.in0
1:pe_c3_r5.mux_1.mux
1:pe_c3_r5.crossbar.mux_3.in1
1:pe_c3_r5.crossbar.mux_3.mux
1:pe_c2_r5.mux_1.in0
1:pe_c2_r5.mux_1.mux
1:pe_c2_r5.crossbar.mux_0.in1
1:pe_c2_r5.crossbar.mux_0.mux
1:pe_c2_r4.reg2.in
1:pe_c2_r4.reg2.reg
2:pe_c2_r4.reg2.m_enable
2:pe_c2_r4.reg2.reg
0:pe_c2_r4.reg2.m_enable
0:pe_c2_r4.reg2.reg
1:pe_c2_r4.mux_2.in1
1:pe_c2_r4.mux_2.mux
1:pe_c2_r4.crossbar.mux_3.in2
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.reg1.in
1:pe_c1_r4.reg1.reg
2:pe_c1_r4.reg1.m_enable
2:pe_c1_r4.reg1.reg
0:pe_c1_r4.reg1.m_enable
0:pe_c1_r4.reg1.reg
1:pe_c1_r4.mux_1.in1
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.reg1.in
1:pe_c0_r4.reg1.reg
2:pe_c0_r4.reg1.m_enable
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.mux_1.in1
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_3.in1
0:pe_c0_r4.crossbar.mux_3.mux
0:mem_2.in4
0:mem_2.mux_addr.in4
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c2_r5.ALU.fu
i12_load i16_call   2LHS
cost 20.6985
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_1.in3
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_1.in3
0:pe_c1_r5.crossbar.mux_1.mux
0:pe_c2_r5.mux_3.in0
0:pe_c2_r5.mux_3.mux
0:pe_c2_r5.crossbar.mux_4.in3
0:pe_c2_r5.crossbar.mux_4.mux
0:pe_c2_r5.rega.reg
1:pe_c2_r5.ALU.in_a
1:pe_c0_r5.ALU.fu
i12_load i15_call   2LHS
cost 8.12006
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_4.in3
0:pe_c0_r5.crossbar.mux_4.mux
0:pe_c0_r5.rega.reg
1:pe_c0_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i13_call i33_sub   5LHS
cost 26.6025
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.crossbar.in5
1:pe_c1_r2.crossbar.mux_2.in5
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.reg0.in
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.mux_0.in1
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_1.in0
2:pe_c1_r3.crossbar.mux_1.mux
2:pe_c2_r3.mux_3.in0
2:pe_c2_r3.mux_3.mux
2:pe_c2_r3.crossbar.mux_1.in3
2:pe_c2_r3.crossbar.mux_1.mux
2:pe_c3_r3.mux_3.in0
2:pe_c3_r3.mux_3.mux
2:pe_c3_r3.crossbar.mux_4.in3
2:pe_c3_r3.crossbar.mux_4.mux
2:pe_c3_r3.rega.reg
0:pe_c3_r3.rega.m_enable
0:pe_c3_r3.rega.reg
1:pe_c3_r3.rega.m_enable
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
2:pe_c0_r3.ALU.fu
i13_call i30_add   5any2input
cost 22.9671
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.RES.m_enable
1:pe_c1_r2.RES.reg
2:pe_c1_r2.RES.m_enable
2:pe_c1_r2.RES.reg
0:pe_c1_r2.crossbar.in5
0:pe_c1_r2.crossbar.mux_3.in5
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_2.in1
1:pe_c0_r2.crossbar.mux_2.mux
1:pe_c0_r3.mux_0.in0
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_4.in0
1:pe_c0_r3.crossbar.mux_4.mux
1:pe_c0_r3.rega.reg
2:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.6025
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.crossbar.in6
1:pe_c0_r2.crossbar.mux_1.in6
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_1.in3
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.reg3.in
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_2.in3
0:pe_c2_r2.crossbar.mux_2.mux
0:pe_c2_r3.mux_0.in0
0:pe_c2_r3.mux_0.mux
0:pe_c2_r3.crossbar.mux_4.in0
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c1_r3.ALU.fu
i14_call i32_add   5any2input
cost 22.7548
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.RES.m_enable
2:pe_c0_r2.RES.reg
0:pe_c0_r2.crossbar.in6
0:pe_c0_r2.crossbar.mux_1.in6
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.mux_3.in0
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_2.in3
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i15_call i26_mul   1any2input
cost 10.1501
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_5.in3
1:pe_c1_r5.crossbar.mux_5.mux
1:pe_c1_r5.regb.reg
2:pe_c1_r5.ALU.in_b
2:pe_c1_r4.ALU.fu
i15_call i19_mul   1any2input
cost 14.2101
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_0.in5
1:pe_c0_r5.crossbar.mux_0.mux
1:pe_c0_r4.mux_2.in0
1:pe_c0_r4.mux_2.mux
1:pe_c0_r4.crossbar.mux_1.in2
1:pe_c0_r4.crossbar.mux_1.mux
1:pe_c1_r4.mux_3.in0
1:pe_c1_r4.mux_3.mux
1:pe_c1_r4.crossbar.mux_5.in3
1:pe_c1_r4.crossbar.mux_5.mux
1:pe_c1_r4.regb.reg
2:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
const1 i4_addrcal   1LHS
cost 5.07504
2:pe_c0_r4.const_val.out
2:pe_c0_r4.const_val.out
2:pe_c0_r4.crossbar.mux_4.in7
2:pe_c0_r4.crossbar.mux_4.mux
2:pe_c0_r4.rega.reg
0:pe_c0_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1501
2:pe_c1_r4.ALU.out
2:pe_c1_r4.ALU.out
2:pe_c1_r4.crossbar.in4
2:pe_c1_r4.crossbar.mux_1.in4
2:pe_c1_r4.crossbar.mux_1.mux
2:pe_c2_r4.mux_3.in0
2:pe_c2_r4.mux_3.mux
2:pe_c2_r4.crossbar.mux_4.in3
2:pe_c2_r4.crossbar.mux_4.mux
2:pe_c2_r4.rega.reg
0:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i22_mul i23_sub   1RHS
cost 10.1501
2:pe_c2_r5.ALU.out
2:pe_c2_r5.ALU.out
2:pe_c2_r5.crossbar.in4
2:pe_c2_r5.crossbar.mux_0.in4
2:pe_c2_r5.crossbar.mux_0.mux
2:pe_c2_r4.mux_2.in0
2:pe_c2_r4.mux_2.mux
2:pe_c2_r4.crossbar.mux_5.in2
2:pe_c2_r4.crossbar.mux_5.mux
2:pe_c2_r4.regb.reg
0:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c2_r4.ALU.fu
i23_sub i24_lshr   1LHS
cost 6.09004
0:pe_c2_r4.ALU.out
0:pe_c2_r4.ALU.out
0:pe_c2_r4.crossbar.in4
0:pe_c2_r4.crossbar.mux_4.in4
0:pe_c2_r4.crossbar.mux_4.mux
0:pe_c2_r4.rega.reg
1:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i24_lshr i33_sub   1RHS
cost 14.6347
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_1.in4
1:pe_c2_r4.crossbar.mux_1.mux
1:pe_c3_r4.mux_3.in0
1:pe_c3_r4.mux_3.mux
1:pe_c3_r4.crossbar.mux_0.in3
1:pe_c3_r4.crossbar.mux_0.mux
1:pe_c3_r3.mux_2.in0
1:pe_c3_r3.mux_2.mux
1:pe_c3_r3.crossbar.mux_5.in2
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c0_r3.ALU.fu
i24_lshr i30_add   1any2input
cost 21.0301
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_0.in4
1:pe_c2_r4.crossbar.mux_0.mux
1:pe_c2_r3.mux_2.in0
1:pe_c2_r3.mux_2.mux
1:pe_c2_r3.crossbar.mux_3.in2
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_5.in1
1:pe_c0_r3.crossbar.mux_5.mux
1:pe_c0_r3.regb.reg
2:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i25_mul i27_add   1any2input
cost 17.793
2:pe_c2_r4.ALU.out
2:pe_c2_r4.ALU.out
2:pe_c2_r4.crossbar.in4
2:pe_c2_r4.crossbar.mux_3.in4
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_4.in1
2:pe_c1_r4.crossbar.mux_4.mux
2:pe_c1_r4.rega.reg
0:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i26_mul i27_add   1any2input
cost 10.1501
2:pe_c1_r5.ALU.out
2:pe_c1_r5.ALU.out
2:pe_c1_r5.crossbar.in4
2:pe_c1_r5.crossbar.mux_0.in4
2:pe_c1_r5.crossbar.mux_0.mux
2:pe_c1_r4.mux_2.in0
2:pe_c1_r4.mux_2.mux
2:pe_c1_r4.crossbar.mux_5.in2
2:pe_c1_r4.crossbar.mux_5.mux
2:pe_c1_r4.regb.reg
0:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c1_r3.ALU.fu
i27_add i28_lshr   1LHS
cost 10.9993
0:pe_c1_r4.ALU.out
0:pe_c1_r4.ALU.out
0:pe_c1_r4.crossbar.in4
0:pe_c1_r4.crossbar.mux_0.in4
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.mux_2.in0
0:pe_c1_r3.mux_2.mux
0:pe_c1_r3.crossbar.mux_4.in2
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 10.9993
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_1.in4
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_5.in3
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c1_r3.ALU.fu
i28_lshr i32_add   1any2input
cost 6.09004
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_5.in4
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r5.ALU.fu
i5_load i7_call   2LHS
cost 16.2569
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_2.in3
0:pe_c1_r4.crossbar.mux_2.mux
0:pe_c1_r5.mux_0.in0
0:pe_c1_r5.mux_0.mux
0:pe_c1_r5.crossbar.mux_4.in0
0:pe_c1_r5.crossbar.mux_4.mux
0:pe_c1_r5.rega.reg
1:pe_c1_r5.ALU.in_a
1:pe_c1_r4.ALU.fu
i5_load i6_call   2LHS
cost 12.1927
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_4.in3
0:pe_c1_r4.crossbar.mux_4.mux
0:pe_c1_r4.rega.reg
1:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i32_add i35_call   1RHS
cost 11.876
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_3.in4
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_5.in1
2:pe_c0_r3.crossbar.mux_5.mux
2:pe_c0_r3.regb.reg
0:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i33_sub i37_call   1LHS
cost 13.377
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i34_sub i37_call   1RHS
cost 6.09635
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_5.in4
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 10.3288
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_3.in5
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_data.in3
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_2.mem_unit.mem
i37_call i38_store   0data
cost 20.8061
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_0.in4
0:pe_c2_r3.crossbar.mux_0.mux
0:pe_c2_r2.mux_2.in0
0:pe_c2_r2.mux_2.mux
0:pe_c2_r2.crossbar.mux_3.in2
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.mux_1.in0
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.mux_1.in0
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_data.in2
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r4.ALU.fu
i39_add i9_addrcal   1RHS
cost 11.876
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_3.in4
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.mux_1.in0
1:pe_c3_r4.mux_1.mux
1:pe_c3_r4.crossbar.mux_5.in1
1:pe_c3_r4.crossbar.mux_5.mux
1:pe_c3_r4.regb.reg
2:pe_c3_r4.ALU.in_b
2:pe_c4_r5.ALU.fu
i39_add i8_add   1any2input
cost 10.1606
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_2.in4
1:pe_c4_r4.crossbar.mux_2.mux
1:pe_c4_r5.mux_0.in0
1:pe_c4_r5.mux_0.mux
1:pe_c4_r5.crossbar.mux_5.in0
1:pe_c4_r5.crossbar.mux_5.mux
1:pe_c4_r5.regb.reg
2:pe_c4_r5.ALU.in_b
1:pe_c4_r4.ALU.fu
i39_add i39_add   3any2input
cost 10.1606
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.RES.in
1:pe_c4_r4.RES.reg
2:pe_c4_r4.RES.m_enable
2:pe_c4_r4.RES.reg
0:pe_c4_r4.crossbar.in5
0:pe_c4_r4.crossbar.mux_4.in5
0:pe_c4_r4.crossbar.mux_4.mux
0:pe_c4_r4.rega.reg
1:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
i3_add i4_addrcal   1RHS
cost 32.626
2:pe_c4_r4.ALU.out
2:pe_c4_r4.ALU.out
2:pe_c4_r4.crossbar.in4
2:pe_c4_r4.crossbar.mux_3.in4
2:pe_c4_r4.crossbar.mux_3.mux
2:pe_c3_r4.mux_1.in0
2:pe_c3_r4.mux_1.mux
2:pe_c3_r4.crossbar.mux_3.in1
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.mux_1.in0
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_0.in1
2:pe_c2_r4.crossbar.mux_0.mux
2:pe_c2_r3.mux_2.in0
2:pe_c2_r3.mux_2.mux
2:pe_c2_r3.crossbar.mux_3.in2
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_2.in1
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.mux_0.in0
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_3.in0
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.mux_1.in0
2:pe_c0_r4.mux_1.mux
2:pe_c0_r4.crossbar.mux_5.in1
2:pe_c0_r4.crossbar.mux_5.mux
2:pe_c0_r4.regb.reg
0:pe_c0_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c4_r4.ALU.fu
i40_add i3_add   1any2input
cost 10.1606
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.crossbar.in4
1:pe_c3_r4.crossbar.mux_1.in4
1:pe_c3_r4.crossbar.mux_1.mux
1:pe_c4_r4.mux_3.in0
1:pe_c4_r4.mux_3.mux
1:pe_c4_r4.crossbar.mux_5.in3
1:pe_c4_r4.crossbar.mux_5.mux
1:pe_c4_r4.regb.reg
2:pe_c4_r4.ALU.in_b
1:pe_c3_r4.ALU.fu
i40_add i40_add   3any2input
cost 11.2327
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.RES.in
1:pe_c3_r4.RES.reg
2:pe_c3_r4.crossbar.in5
2:pe_c3_r4.crossbar.mux_5.in5
2:pe_c3_r4.crossbar.mux_5.mux
2:pe_c3_r4.regb.reg
0:pe_c3_r4.regb.m_enable
0:pe_c3_r4.regb.reg
1:pe_c3_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_4.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1766
0:pe_c0_r4.ALU.out
0:pe_c0_r4.ALU.out
0:pe_c0_r4.RES.in
0:pe_c0_r4.RES.reg
1:pe_c0_r4.RES.m_enable
1:pe_c0_r4.RES.reg
2:pe_c0_r4.crossbar.in6
2:pe_c0_r4.crossbar.mux_3.in6
2:pe_c0_r4.crossbar.mux_3.mux
2:mem_4.in4
2:mem_4.mux_addr.in4
2:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i30_add i35_call   1LHS
cost 6.95406
2:pe_c0_r3.ALU.out
2:pe_c0_r3.ALU.out
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_4.in5
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i6_call i25_mul   1any2input
cost 10.1606
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_1.in4
1:pe_c1_r4.crossbar.mux_1.mux
1:pe_c2_r4.mux_3.in0
1:pe_c2_r4.mux_3.mux
1:pe_c2_r4.crossbar.mux_5.in3
1:pe_c2_r4.crossbar.mux_5.mux
1:pe_c2_r4.regb.reg
2:pe_c2_r4.ALU.in_b
2:pe_c1_r4.ALU.fu
i6_call i19_mul   1any2input
cost 6.09635
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_4.in4
1:pe_c1_r4.crossbar.mux_4.mux
1:pe_c1_r4.rega.reg
2:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i7_call i26_mul   1any2input
cost 6.09635
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_4.in4
1:pe_c1_r5.crossbar.mux_4.mux
1:pe_c1_r5.rega.reg
2:pe_c1_r5.ALU.in_a
2:pe_c2_r5.ALU.fu
i7_call i22_mul   1any2input
cost 10.1606
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_1.in4
1:pe_c1_r5.crossbar.mux_1.mux
1:pe_c2_r5.mux_3.in0
1:pe_c2_r5.mux_3.mux
1:pe_c2_r5.crossbar.mux_5.in3
1:pe_c2_r5.crossbar.mux_5.mux
1:pe_c2_r5.regb.reg
2:pe_c2_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.1606
2:pe_c4_r5.ALU.out
2:pe_c4_r5.ALU.out
2:pe_c4_r5.crossbar.in4
2:pe_c4_r5.crossbar.mux_1.in4
2:pe_c4_r5.crossbar.mux_1.mux
2:pe_c5_r5.mux_3.in0
2:pe_c5_r5.mux_3.mux
2:pe_c5_r5.crossbar.mux_5.in3
2:pe_c5_r5.crossbar.mux_5.mux
2:pe_c5_r5.regb.reg
0:pe_c5_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_2.mem_unit.mem
i9_addrcal i10_load   2addr
cost 28.3012
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.crossbar.in4
2:pe_c3_r4.crossbar.mux_3.in4
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.reg1.in
2:pe_c2_r4.reg1.reg
0:pe_c2_r4.mux_1.in1
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.reg1.in
0:pe_c1_r4.reg1.reg
1:pe_c1_r4.mux_1.in1
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_2.in4
1:mem_2.mux_addr.in4
1:mem_2.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 49.2656
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.crossbar.in4
2:pe_c3_r4.crossbar.mux_3.in4
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.reg1.in
2:pe_c2_r4.reg1.reg
0:pe_c2_r4.mux_1.in1
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.reg1.in
0:pe_c1_r4.reg1.reg
1:pe_c1_r4.reg1.m_enable
1:pe_c1_r4.reg1.reg
2:pe_c1_r4.reg1.m_enable
2:pe_c1_r4.reg1.reg
0:pe_c1_r4.mux_1.in1
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.reg1.m_enable
1:pe_c0_r4.reg1.reg
2:pe_c0_r4.reg1.m_enable
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.mux_1.in1
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_2.in1
0:pe_c0_r4.crossbar.mux_2.mux
0:pe_c0_r5.reg0.in
0:pe_c0_r5.reg0.reg
1:pe_c0_r5.reg0.m_enable
1:pe_c0_r5.reg0.reg
2:pe_c0_r5.reg0.m_enable
2:pe_c0_r5.reg0.reg
0:pe_c0_r5.mux_0.in1
0:pe_c0_r5.mux_0.mux
0:pe_c0_r5.crossbar.mux_3.in0
0:pe_c0_r5.crossbar.mux_3.mux
0:mem_0.in5
0:mem_0.mux_addr.in5
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c4_r5.ALU.fu
input1 i8_add   2any2input
cost 9.14452
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_4.in2
1:pe_c4_r5.crossbar.mux_4.mux
1:pe_c4_r5.rega.reg
2:pe_c4_r5.ALU.in_a
2:pe_c4_r4.ALU.fu
input1 i3_add   2any2input
cost 13.2088
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_0.in2
1:pe_c4_r5.crossbar.mux_0.mux
1:pe_c4_r4.mux_2.in0
1:pe_c4_r4.mux_2.mux
1:pe_c4_r4.crossbar.mux_4.in2
1:pe_c4_r4.crossbar.mux_4.mux
1:pe_c4_r4.rega.reg
2:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.08029
2:pe_c5_r5.const_val.out
2:pe_c5_r5.const_val.out
2:pe_c5_r5.crossbar.mux_4.in6
2:pe_c5_r5.crossbar.mux_4.mux
2:pe_c5_r5.rega.reg
0:pe_c5_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c1_r3.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.08029
0:pe_c1_r3.const_val.out
0:pe_c1_r3.const_val.out
0:pe_c1_r3.crossbar.mux_5.in6
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c3_r4.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.08029
0:pe_c3_r4.const_val.out
0:pe_c3_r4.const_val.out
0:pe_c3_r4.crossbar.mux_4.in6
0:pe_c3_r4.crossbar.mux_4.mux
0:pe_c3_r4.rega.reg
1:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i16_call i25_mul   1any2input
cost 10.5894
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_0.in4
1:pe_c2_r5.crossbar.mux_0.mux
1:pe_c2_r4.mux_2.in0
1:pe_c2_r4.mux_2.mux
1:pe_c2_r4.crossbar.mux_4.in2
1:pe_c2_r4.crossbar.mux_4.mux
1:pe_c2_r4.rega.reg
2:pe_c2_r4.ALU.in_a
2:pe_c2_r5.ALU.fu
i16_call i22_mul   1any2input
cost 6.09635
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_4.in4
1:pe_c2_r5.crossbar.mux_4.mux
1:pe_c2_r5.rega.reg
2:pe_c2_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r4.ALU.fu
const2 i9_addrcal   1LHS
cost 5.08029
1:pe_c3_r4.const_val.out
1:pe_c3_r4.const_val.out
1:pe_c3_r4.crossbar.mux_4.in6
1:pe_c3_r4.crossbar.mux_4.mux
1:pe_c3_r4.rega.reg
2:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c2_r4.ALU.fu
const3 i24_lshr   1RHS
cost 5.08029
0:pe_c2_r4.const_val.out
0:pe_c2_r4.const_val.out
0:pe_c2_r4.crossbar.mux_5.in6
0:pe_c2_r4.crossbar.mux_5.mux
0:pe_c2_r4.regb.reg
1:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c4_r4.ALU.fu
const4 i39_add   1any2input
cost 5.08029
0:pe_c4_r4.const_val.out
0:pe_c4_r4.const_val.out
0:pe_c4_r4.crossbar.mux_5.in6
0:pe_c4_r4.crossbar.mux_5.mux
0:pe_c4_r4.regb.reg
1:pe_c4_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 8.12846
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_4.in3
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c1_r2.ALU.fu
i10_load i13_call   2LHS
cost 13.4793
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_1.in3
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_5.mem_unit.mem
i11_addrcal i12_load   2addr
cost 33.6421
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.crossbar.in5
1:pe_c5_r5.crossbar.mux_3.in5
1:pe_c5_r5.crossbar.mux_3.mux
1:pe_c4_r5.mux_1.in0
1:pe_c4_r5.mux_1.mux
1:pe_c4_r5.crossbar.mux_3.in1
1:pe_c4_r5.crossbar.mux_3.mux
1:pe_c3_r5.mux_1.in0
1:pe_c3_r5.mux_1.mux
1:pe_c3_r5.crossbar.mux_3.in1
1:pe_c3_r5.crossbar.mux_3.mux
1:pe_c2_r5.mux_1.in0
1:pe_c2_r5.mux_1.mux
1:pe_c2_r5.crossbar.mux_3.in1
1:pe_c2_r5.crossbar.mux_3.mux
1:pe_c1_r5.mux_1.in0
1:pe_c1_r5.mux_1.mux
1:pe_c1_r5.crossbar.mux_3.in1
1:pe_c1_r5.crossbar.mux_3.mux
1:pe_c0_r5.reg1.in
1:pe_c0_r5.reg1.reg
2:pe_c0_r5.mux_1.in1
2:pe_c0_r5.mux_1.mux
2:pe_c0_r5.crossbar.mux_3.in1
2:pe_c0_r5.crossbar.mux_3.mux
2:mem_5.in5
2:mem_5.mux_addr.in5
2:mem_5.mux_addr.mux
0:mem_2.mem_unit.mem
i11_addrcal i38_store   9addr
cost 53.6564
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.RES.m_enable
1:pe_c5_r5.RES.reg
2:pe_c5_r5.RES.m_enable
2:pe_c5_r5.RES.reg
0:pe_c5_r5.crossbar.in5
0:pe_c5_r5.crossbar.mux_3.in5
0:pe_c5_r5.crossbar.mux_3.mux
0:pe_c4_r5.mux_1.in0
0:pe_c4_r5.mux_1.mux
0:pe_c4_r5.crossbar.mux_3.in1
0:pe_c4_r5.crossbar.mux_3.mux
0:pe_c3_r5.mux_1.in0
0:pe_c3_r5.mux_1.mux
0:pe_c3_r5.crossbar.mux_3.in1
0:pe_c3_r5.crossbar.mux_3.mux
0:pe_c2_r5.reg1.in
0:pe_c2_r5.reg1.reg
1:pe_c2_r5.reg1.m_enable
1:pe_c2_r5.reg1.reg
2:pe_c2_r5.reg1.m_enable
2:pe_c2_r5.reg1.reg
0:pe_c2_r5.mux_1.in1
0:pe_c2_r5.mux_1.mux
0:pe_c2_r5.crossbar.mux_3.in1
0:pe_c2_r5.crossbar.mux_3.mux
0:pe_c1_r5.reg1.in
0:pe_c1_r5.reg1.reg
1:pe_c1_r5.reg1.m_enable
1:pe_c1_r5.reg1.reg
2:pe_c1_r5.reg1.m_enable
2:pe_c1_r5.reg1.reg
0:pe_c1_r5.mux_1.in1
0:pe_c1_r5.mux_1.mux
0:pe_c1_r5.crossbar.mux_3.in1
0:pe_c1_r5.crossbar.mux_3.mux
0:pe_c0_r5.mux_1.in0
0:pe_c0_r5.mux_1.mux
0:pe_c0_r5.crossbar.mux_3.in1
0:pe_c0_r5.crossbar.mux_3.mux
0:mem_2.in5
0:mem_2.mux_addr.in5
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c2_r5.ALU.fu
i12_load i16_call   2LHS
cost 20.7599
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_1.in3
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_1.in3
0:pe_c1_r5.crossbar.mux_1.mux
0:pe_c2_r5.mux_3.in0
0:pe_c2_r5.mux_3.mux
0:pe_c2_r5.crossbar.mux_4.in3
0:pe_c2_r5.crossbar.mux_4.mux
0:pe_c2_r5.rega.reg
1:pe_c2_r5.ALU.in_a
1:pe_c0_r5.ALU.fu
i12_load i15_call   2LHS
cost 8.12846
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_4.in3
0:pe_c0_r5.crossbar.mux_4.mux
0:pe_c0_r5.rega.reg
1:pe_c0_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i13_call i33_sub   5LHS
cost 26.6319
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.crossbar.in5
1:pe_c1_r2.crossbar.mux_1.in5
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_1.in3
1:pe_c2_r2.crossbar.mux_1.mux
1:pe_c3_r2.mux_3.in0
1:pe_c3_r2.mux_3.mux
1:pe_c3_r2.crossbar.mux_2.in3
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.reg0.in
1:pe_c3_r3.reg0.reg
2:pe_c3_r3.reg0.m_enable
2:pe_c3_r3.reg0.reg
0:pe_c3_r3.mux_0.in1
0:pe_c3_r3.mux_0.mux
0:pe_c3_r3.crossbar.mux_4.in0
0:pe_c3_r3.crossbar.mux_4.mux
0:pe_c3_r3.rega.reg
1:pe_c3_r3.rega.m_enable
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
2:pe_c0_r3.ALU.fu
i13_call i30_add   5any2input
cost 22.9966
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.RES.m_enable
1:pe_c1_r2.RES.reg
2:pe_c1_r2.crossbar.in5
2:pe_c1_r2.crossbar.mux_3.in5
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.reg1.in
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.reg1.m_enable
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_2.in1
1:pe_c0_r2.crossbar.mux_2.mux
1:pe_c0_r3.mux_0.in0
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_4.in0
1:pe_c0_r3.crossbar.mux_4.mux
1:pe_c0_r3.rega.reg
2:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.8464
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.RES.m_enable
2:pe_c0_r2.RES.reg
0:pe_c0_r2.crossbar.in6
0:pe_c0_r2.crossbar.mux_1.in6
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.mux_3.in0
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_1.in3
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.mux_3.in0
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_2.in3
0:pe_c2_r2.crossbar.mux_2.mux
0:pe_c2_r3.mux_0.in0
0:pe_c2_r3.mux_0.mux
0:pe_c2_r3.crossbar.mux_4.in0
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c1_r3.ALU.fu
i14_call i32_add   5any2input
cost 22.7821
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.RES.m_enable
2:pe_c0_r2.RES.reg
0:pe_c0_r2.crossbar.in6
0:pe_c0_r2.crossbar.mux_1.in6
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.reg3.in
0:pe_c1_r2.reg3.reg
1:pe_c1_r2.mux_3.in1
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_2.in3
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i15_call i26_mul   1any2input
cost 10.1606
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_5.in3
1:pe_c1_r5.crossbar.mux_5.mux
1:pe_c1_r5.regb.reg
2:pe_c1_r5.ALU.in_b
2:pe_c1_r4.ALU.fu
i15_call i19_mul   1any2input
cost 14.2248
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_0.in5
1:pe_c0_r5.crossbar.mux_0.mux
1:pe_c0_r4.mux_2.in0
1:pe_c0_r4.mux_2.mux
1:pe_c0_r4.crossbar.mux_1.in2
1:pe_c0_r4.crossbar.mux_1.mux
1:pe_c1_r4.mux_3.in0
1:pe_c1_r4.mux_3.mux
1:pe_c1_r4.crossbar.mux_5.in3
1:pe_c1_r4.crossbar.mux_5.mux
1:pe_c1_r4.regb.reg
2:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
const1 i4_addrcal   1LHS
cost 5.08029
2:pe_c0_r4.const_val.out
2:pe_c0_r4.const_val.out
2:pe_c0_r4.crossbar.mux_4.in7
2:pe_c0_r4.crossbar.mux_4.mux
2:pe_c0_r4.rega.reg
0:pe_c0_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1606
2:pe_c1_r4.ALU.out
2:pe_c1_r4.ALU.out
2:pe_c1_r4.crossbar.in4
2:pe_c1_r4.crossbar.mux_1.in4
2:pe_c1_r4.crossbar.mux_1.mux
2:pe_c2_r4.mux_3.in0
2:pe_c2_r4.mux_3.mux
2:pe_c2_r4.crossbar.mux_4.in3
2:pe_c2_r4.crossbar.mux_4.mux
2:pe_c2_r4.rega.reg
0:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i22_mul i23_sub   1RHS
cost 10.1606
2:pe_c2_r5.ALU.out
2:pe_c2_r5.ALU.out
2:pe_c2_r5.crossbar.in4
2:pe_c2_r5.crossbar.mux_0.in4
2:pe_c2_r5.crossbar.mux_0.mux
2:pe_c2_r4.mux_2.in0
2:pe_c2_r4.mux_2.mux
2:pe_c2_r4.crossbar.mux_5.in2
2:pe_c2_r4.crossbar.mux_5.mux
2:pe_c2_r4.regb.reg
0:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c2_r4.ALU.fu
i23_sub i24_lshr   1LHS
cost 6.09635
0:pe_c2_r4.ALU.out
0:pe_c2_r4.ALU.out
0:pe_c2_r4.crossbar.in4
0:pe_c2_r4.crossbar.mux_4.in4
0:pe_c2_r4.crossbar.mux_4.mux
0:pe_c2_r4.rega.reg
1:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i24_lshr i33_sub   1RHS
cost 14.6537
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_1.in4
1:pe_c2_r4.crossbar.mux_1.mux
1:pe_c3_r4.mux_3.in0
1:pe_c3_r4.mux_3.mux
1:pe_c3_r4.crossbar.mux_0.in3
1:pe_c3_r4.crossbar.mux_0.mux
1:pe_c3_r3.mux_2.in0
1:pe_c3_r3.mux_2.mux
1:pe_c3_r3.crossbar.mux_5.in2
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c0_r3.ALU.fu
i24_lshr i30_add   1any2input
cost 21.0766
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_0.in4
1:pe_c2_r4.crossbar.mux_0.mux
1:pe_c2_r3.mux_2.in0
1:pe_c2_r3.mux_2.mux
1:pe_c2_r3.crossbar.mux_3.in2
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_5.in1
1:pe_c0_r3.crossbar.mux_5.mux
1:pe_c0_r3.regb.reg
2:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i25_mul i27_add   1any2input
cost 17.88
2:pe_c2_r4.ALU.out
2:pe_c2_r4.ALU.out
2:pe_c2_r4.crossbar.in4
2:pe_c2_r4.crossbar.mux_3.in4
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_4.in1
2:pe_c1_r4.crossbar.mux_4.mux
2:pe_c1_r4.rega.reg
0:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i26_mul i27_add   1any2input
cost 10.1606
2:pe_c1_r5.ALU.out
2:pe_c1_r5.ALU.out
2:pe_c1_r5.crossbar.in4
2:pe_c1_r5.crossbar.mux_0.in4
2:pe_c1_r5.crossbar.mux_0.mux
2:pe_c1_r4.mux_2.in0
2:pe_c1_r4.mux_2.mux
2:pe_c1_r4.crossbar.mux_5.in2
2:pe_c1_r4.crossbar.mux_5.mux
2:pe_c1_r4.regb.reg
0:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c1_r3.ALU.fu
i27_add i28_lshr   1LHS
cost 11.0183
0:pe_c1_r4.ALU.out
0:pe_c1_r4.ALU.out
0:pe_c1_r4.crossbar.in4
0:pe_c1_r4.crossbar.mux_0.in4
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.mux_2.in0
0:pe_c1_r3.mux_2.mux
0:pe_c1_r3.crossbar.mux_4.in2
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 11.0183
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_1.in4
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_5.in3
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c1_r3.ALU.fu
i28_lshr i32_add   1any2input
cost 6.09635
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_5.in4
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r5.ALU.fu
i5_load i7_call   2LHS
cost 16.2749
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_2.in3
0:pe_c1_r4.crossbar.mux_2.mux
0:pe_c1_r5.mux_0.in0
0:pe_c1_r5.mux_0.mux
0:pe_c1_r5.crossbar.mux_4.in0
0:pe_c1_r5.crossbar.mux_4.mux
0:pe_c1_r5.rega.reg
1:pe_c1_r5.ALU.in_a
1:pe_c1_r4.ALU.fu
i5_load i6_call   2LHS
cost 12.2062
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_4.in3
0:pe_c1_r4.crossbar.mux_4.mux
0:pe_c1_r4.rega.reg
1:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i32_add i35_call   1RHS
cost 11.9044
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_3.in4
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_5.in1
2:pe_c0_r3.crossbar.mux_5.mux
2:pe_c0_r3.regb.reg
0:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i33_sub i37_call   1LHS
cost 14.0701
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i34_sub i37_call   1RHS
cost 6.10309
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_5.in4
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 10.5854
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_3.in5
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_data.in3
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_2.mem_unit.mem
i37_call i38_store   0data
cost 21.3217
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_2.in3
0:mem_2.mux_data.in3
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r4.ALU.fu
i39_add i9_addrcal   1RHS
cost 11.9044
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_3.in4
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.mux_1.in0
1:pe_c3_r4.mux_1.mux
1:pe_c3_r4.crossbar.mux_5.in1
1:pe_c3_r4.crossbar.mux_5.mux
1:pe_c3_r4.regb.reg
2:pe_c3_r4.ALU.in_b
2:pe_c4_r5.ALU.fu
i39_add i8_add   1any2input
cost 10.1718
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_2.in4
1:pe_c4_r4.crossbar.mux_2.mux
1:pe_c4_r5.mux_0.in0
1:pe_c4_r5.mux_0.mux
1:pe_c4_r5.crossbar.mux_5.in0
1:pe_c4_r5.crossbar.mux_5.mux
1:pe_c4_r5.regb.reg
2:pe_c4_r5.ALU.in_b
1:pe_c4_r4.ALU.fu
i39_add i39_add   3any2input
cost 10.1718
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.RES.in
1:pe_c4_r4.RES.reg
2:pe_c4_r4.RES.m_enable
2:pe_c4_r4.RES.reg
0:pe_c4_r4.crossbar.in5
0:pe_c4_r4.crossbar.mux_4.in5
0:pe_c4_r4.crossbar.mux_4.mux
0:pe_c4_r4.rega.reg
1:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
i3_add i4_addrcal   1RHS
cost 32.8977
2:pe_c4_r4.ALU.out
2:pe_c4_r4.ALU.out
2:pe_c4_r4.crossbar.in4
2:pe_c4_r4.crossbar.mux_3.in4
2:pe_c4_r4.crossbar.mux_3.mux
2:pe_c3_r4.mux_1.in0
2:pe_c3_r4.mux_1.mux
2:pe_c3_r4.crossbar.mux_3.in1
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.mux_1.in0
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_0.in1
2:pe_c2_r4.crossbar.mux_0.mux
2:pe_c2_r3.mux_2.in0
2:pe_c2_r3.mux_2.mux
2:pe_c2_r3.crossbar.mux_3.in2
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_2.in1
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.mux_0.in0
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_3.in0
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.mux_1.in0
2:pe_c0_r4.mux_1.mux
2:pe_c0_r4.crossbar.mux_5.in1
2:pe_c0_r4.crossbar.mux_5.mux
2:pe_c0_r4.regb.reg
0:pe_c0_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c4_r4.ALU.fu
i40_add i3_add   1any2input
cost 10.1718
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.crossbar.in4
1:pe_c3_r4.crossbar.mux_1.in4
1:pe_c3_r4.crossbar.mux_1.mux
1:pe_c4_r4.mux_3.in0
1:pe_c4_r4.mux_3.mux
1:pe_c4_r4.crossbar.mux_5.in3
1:pe_c4_r4.crossbar.mux_5.mux
1:pe_c4_r4.regb.reg
2:pe_c4_r4.ALU.in_b
1:pe_c3_r4.ALU.fu
i40_add i40_add   3any2input
cost 11.2547
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.RES.in
1:pe_c3_r4.RES.reg
2:pe_c3_r4.crossbar.in5
2:pe_c3_r4.crossbar.mux_5.in5
2:pe_c3_r4.crossbar.mux_5.mux
2:pe_c3_r4.regb.reg
0:pe_c3_r4.regb.m_enable
0:pe_c3_r4.regb.reg
1:pe_c3_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_4.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.189
0:pe_c0_r4.ALU.out
0:pe_c0_r4.ALU.out
0:pe_c0_r4.RES.in
0:pe_c0_r4.RES.reg
1:pe_c0_r4.RES.m_enable
1:pe_c0_r4.RES.reg
2:pe_c0_r4.crossbar.in6
2:pe_c0_r4.crossbar.mux_3.in6
2:pe_c0_r4.crossbar.mux_3.mux
2:mem_4.in4
2:mem_4.mux_addr.in4
2:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i30_add i35_call   1LHS
cost 6.96938
2:pe_c0_r3.ALU.out
2:pe_c0_r3.ALU.out
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_4.in5
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i6_call i25_mul   1any2input
cost 10.1718
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_1.in4
1:pe_c1_r4.crossbar.mux_1.mux
1:pe_c2_r4.mux_3.in0
1:pe_c2_r4.mux_3.mux
1:pe_c2_r4.crossbar.mux_5.in3
1:pe_c2_r4.crossbar.mux_5.mux
1:pe_c2_r4.regb.reg
2:pe_c2_r4.ALU.in_b
2:pe_c1_r4.ALU.fu
i6_call i19_mul   1any2input
cost 6.10309
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_4.in4
1:pe_c1_r4.crossbar.mux_4.mux
1:pe_c1_r4.rega.reg
2:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i7_call i26_mul   1any2input
cost 6.10309
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_4.in4
1:pe_c1_r5.crossbar.mux_4.mux
1:pe_c1_r5.rega.reg
2:pe_c1_r5.ALU.in_a
2:pe_c2_r5.ALU.fu
i7_call i22_mul   1any2input
cost 10.1718
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_1.in4
1:pe_c1_r5.crossbar.mux_1.mux
1:pe_c2_r5.mux_3.in0
1:pe_c2_r5.mux_3.mux
1:pe_c2_r5.crossbar.mux_5.in3
1:pe_c2_r5.crossbar.mux_5.mux
1:pe_c2_r5.regb.reg
2:pe_c2_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.1718
2:pe_c4_r5.ALU.out
2:pe_c4_r5.ALU.out
2:pe_c4_r5.crossbar.in4
2:pe_c4_r5.crossbar.mux_1.in4
2:pe_c4_r5.crossbar.mux_1.mux
2:pe_c5_r5.mux_3.in0
2:pe_c5_r5.mux_3.mux
2:pe_c5_r5.crossbar.mux_5.in3
2:pe_c5_r5.crossbar.mux_5.mux
2:pe_c5_r5.regb.reg
0:pe_c5_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_2.mem_unit.mem
i9_addrcal i10_load   2addr
cost 28.7633
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.crossbar.in4
2:pe_c3_r4.crossbar.mux_2.in4
2:pe_c3_r4.crossbar.mux_2.mux
2:pe_c3_r5.reg0.in
2:pe_c3_r5.reg0.reg
0:pe_c3_r5.reg0.m_enable
0:pe_c3_r5.reg0.reg
1:pe_c3_r5.mux_0.in1
1:pe_c3_r5.mux_0.mux
1:pe_c3_r5.crossbar.mux_3.in0
1:pe_c3_r5.crossbar.mux_3.mux
1:pe_c2_r5.mux_1.in0
1:pe_c2_r5.mux_1.mux
1:pe_c2_r5.crossbar.mux_3.in1
1:pe_c2_r5.crossbar.mux_3.mux
1:pe_c1_r5.mux_1.in0
1:pe_c1_r5.mux_1.mux
1:pe_c1_r5.crossbar.mux_3.in1
1:pe_c1_r5.crossbar.mux_3.mux
1:pe_c0_r5.mux_1.in0
1:pe_c0_r5.mux_1.mux
1:pe_c0_r5.crossbar.mux_3.in1
1:pe_c0_r5.crossbar.mux_3.mux
1:mem_2.in5
1:mem_2.mux_addr.in5
1:mem_2.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 46.8169
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.RES.in
2:pe_c3_r4.RES.reg
0:pe_c3_r4.RES.m_enable
0:pe_c3_r4.RES.reg
1:pe_c3_r4.crossbar.in5
1:pe_c3_r4.crossbar.mux_3.in5
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.reg1.in
1:pe_c2_r4.reg1.reg
2:pe_c2_r4.reg1.m_enable
2:pe_c2_r4.reg1.reg
0:pe_c2_r4.reg1.m_enable
0:pe_c2_r4.reg1.reg
1:pe_c2_r4.mux_1.in1
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.reg1.in
1:pe_c1_r4.reg1.reg
2:pe_c1_r4.reg1.m_enable
2:pe_c1_r4.reg1.reg
0:pe_c1_r4.mux_1.in1
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.reg1.m_enable
1:pe_c0_r4.reg1.reg
2:pe_c0_r4.reg1.m_enable
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.mux_1.in1
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_3.in1
0:pe_c0_r4.crossbar.mux_3.mux
0:mem_0.in4
0:mem_0.mux_addr.in4
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c4_r5.ALU.fu
input1 i8_add   2any2input
cost 9.15464
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_4.in2
1:pe_c4_r5.crossbar.mux_4.mux
1:pe_c4_r5.rega.reg
2:pe_c4_r5.ALU.in_a
2:pe_c4_r4.ALU.fu
input1 i3_add   2any2input
cost 13.2234
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_0.in2
1:pe_c4_r5.crossbar.mux_0.mux
1:pe_c4_r4.mux_2.in0
1:pe_c4_r4.mux_2.mux
1:pe_c4_r4.crossbar.mux_4.in2
1:pe_c4_r4.crossbar.mux_4.mux
1:pe_c4_r4.rega.reg
2:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.08591
2:pe_c5_r5.const_val.out
2:pe_c5_r5.const_val.out
2:pe_c5_r5.crossbar.mux_4.in6
2:pe_c5_r5.crossbar.mux_4.mux
2:pe_c5_r5.rega.reg
0:pe_c5_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c1_r3.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.08591
0:pe_c1_r3.const_val.out
0:pe_c1_r3.const_val.out
0:pe_c1_r3.crossbar.mux_5.in6
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c3_r4.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.08591
0:pe_c3_r4.const_val.out
0:pe_c3_r4.const_val.out
0:pe_c3_r4.crossbar.mux_4.in6
0:pe_c3_r4.crossbar.mux_4.mux
0:pe_c3_r4.rega.reg
1:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i16_call i25_mul   1any2input
cost 11.0381
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_0.in4
1:pe_c2_r5.crossbar.mux_0.mux
1:pe_c2_r4.mux_2.in0
1:pe_c2_r4.mux_2.mux
1:pe_c2_r4.crossbar.mux_4.in2
1:pe_c2_r4.crossbar.mux_4.mux
1:pe_c2_r4.rega.reg
2:pe_c2_r4.ALU.in_a
2:pe_c2_r5.ALU.fu
i16_call i22_mul   1any2input
cost 6.10309
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_4.in4
1:pe_c2_r5.crossbar.mux_4.mux
1:pe_c2_r5.rega.reg
2:pe_c2_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r4.ALU.fu
const2 i9_addrcal   1LHS
cost 5.08591
1:pe_c3_r4.const_val.out
1:pe_c3_r4.const_val.out
1:pe_c3_r4.crossbar.mux_4.in6
1:pe_c3_r4.crossbar.mux_4.mux
1:pe_c3_r4.rega.reg
2:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c2_r4.ALU.fu
const3 i24_lshr   1RHS
cost 5.08591
0:pe_c2_r4.const_val.out
0:pe_c2_r4.const_val.out
0:pe_c2_r4.crossbar.mux_5.in6
0:pe_c2_r4.crossbar.mux_5.mux
0:pe_c2_r4.regb.reg
1:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c4_r4.ALU.fu
const4 i39_add   1any2input
cost 5.08591
0:pe_c4_r4.const_val.out
0:pe_c4_r4.const_val.out
0:pe_c4_r4.crossbar.mux_5.in6
0:pe_c4_r4.crossbar.mux_5.mux
0:pe_c4_r4.regb.reg
1:pe_c4_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 8.13745
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_4.in3
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c1_r2.ALU.fu
i10_load i13_call   2LHS
cost 13.5056
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_1.in3
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_5.mem_unit.mem
i11_addrcal i12_load   2addr
cost 33.6984
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.crossbar.in4
0:pe_c5_r5.crossbar.mux_3.in4
0:pe_c5_r5.crossbar.mux_3.mux
0:pe_c4_r5.mux_1.in0
0:pe_c4_r5.mux_1.mux
0:pe_c4_r5.crossbar.mux_3.in1
0:pe_c4_r5.crossbar.mux_3.mux
0:pe_c3_r5.mux_1.in0
0:pe_c3_r5.mux_1.mux
0:pe_c3_r5.crossbar.mux_3.in1
0:pe_c3_r5.crossbar.mux_3.mux
0:pe_c2_r5.mux_1.in0
0:pe_c2_r5.mux_1.mux
0:pe_c2_r5.crossbar.mux_3.in1
0:pe_c2_r5.crossbar.mux_3.mux
0:pe_c1_r5.mux_1.in0
0:pe_c1_r5.mux_1.mux
0:pe_c1_r5.crossbar.mux_3.in1
0:pe_c1_r5.crossbar.mux_3.mux
0:pe_c0_r5.reg1.in
0:pe_c0_r5.reg1.reg
1:pe_c0_r5.reg1.m_enable
1:pe_c0_r5.reg1.reg
2:pe_c0_r5.mux_1.in1
2:pe_c0_r5.mux_1.mux
2:pe_c0_r5.crossbar.mux_3.in1
2:pe_c0_r5.crossbar.mux_3.mux
2:mem_5.in5
2:mem_5.mux_addr.in5
2:mem_5.mux_addr.mux
0:mem_2.mem_unit.mem
i11_addrcal i38_store   9addr
cost 53.1366
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.crossbar.in5
1:pe_c5_r5.crossbar.mux_3.in5
1:pe_c5_r5.crossbar.mux_3.mux
1:pe_c4_r5.reg1.in
1:pe_c4_r5.reg1.reg
2:pe_c4_r5.reg1.m_enable
2:pe_c4_r5.reg1.reg
0:pe_c4_r5.reg1.m_enable
0:pe_c4_r5.reg1.reg
1:pe_c4_r5.mux_1.in1
1:pe_c4_r5.mux_1.mux
1:pe_c4_r5.crossbar.mux_3.in1
1:pe_c4_r5.crossbar.mux_3.mux
1:pe_c3_r5.reg1.in
1:pe_c3_r5.reg1.reg
2:pe_c3_r5.reg1.m_enable
2:pe_c3_r5.reg1.reg
0:pe_c3_r5.reg1.m_enable
0:pe_c3_r5.reg1.reg
1:pe_c3_r5.mux_1.in1
1:pe_c3_r5.mux_1.mux
1:pe_c3_r5.crossbar.mux_3.in1
1:pe_c3_r5.crossbar.mux_3.mux
1:pe_c2_r5.mux_1.in0
1:pe_c2_r5.mux_1.mux
1:pe_c2_r5.crossbar.mux_3.in1
1:pe_c2_r5.crossbar.mux_3.mux
1:pe_c1_r5.reg1.in
1:pe_c1_r5.reg1.reg
2:pe_c1_r5.mux_1.in1
2:pe_c1_r5.mux_1.mux
2:pe_c1_r5.crossbar.mux_3.in1
2:pe_c1_r5.crossbar.mux_3.mux
2:pe_c0_r5.reg1.in
2:pe_c0_r5.reg1.reg
0:pe_c0_r5.mux_1.in1
0:pe_c0_r5.mux_1.mux
0:pe_c0_r5.crossbar.mux_3.in1
0:pe_c0_r5.crossbar.mux_3.mux
0:mem_2.in5
0:mem_2.mux_addr.in5
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c2_r5.ALU.fu
i12_load i16_call   2LHS
cost 20.8229
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_1.in3
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_1.in3
0:pe_c1_r5.crossbar.mux_1.mux
0:pe_c2_r5.mux_3.in0
0:pe_c2_r5.mux_3.mux
0:pe_c2_r5.crossbar.mux_4.in3
0:pe_c2_r5.crossbar.mux_4.mux
0:pe_c2_r5.rega.reg
1:pe_c2_r5.ALU.in_a
1:pe_c0_r5.ALU.fu
i12_load i15_call   2LHS
cost 8.13745
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_4.in3
0:pe_c0_r5.crossbar.mux_4.mux
0:pe_c0_r5.rega.reg
1:pe_c0_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i13_call i33_sub   5LHS
cost 26.6633
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.RES.m_enable
1:pe_c1_r2.RES.reg
2:pe_c1_r2.crossbar.in5
2:pe_c1_r2.crossbar.mux_1.in5
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.mux_3.in0
2:pe_c2_r2.mux_3.mux
2:pe_c2_r2.crossbar.mux_2.in3
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_1.in0
2:pe_c2_r3.crossbar.mux_1.mux
2:pe_c3_r3.mux_3.in0
2:pe_c3_r3.mux_3.mux
2:pe_c3_r3.crossbar.mux_4.in3
2:pe_c3_r3.crossbar.mux_4.mux
2:pe_c3_r3.rega.reg
0:pe_c3_r3.rega.m_enable
0:pe_c3_r3.rega.reg
1:pe_c3_r3.rega.m_enable
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
2:pe_c0_r3.ALU.fu
i13_call i30_add   5any2input
cost 23.0277
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.RES.m_enable
1:pe_c1_r2.RES.reg
2:pe_c1_r2.crossbar.in5
2:pe_c1_r2.crossbar.mux_3.in5
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.reg1.in
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.reg1.m_enable
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_2.in1
1:pe_c0_r2.crossbar.mux_2.mux
1:pe_c0_r3.mux_0.in0
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_4.in0
1:pe_c0_r3.crossbar.mux_4.mux
1:pe_c0_r3.rega.reg
2:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.8799
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.RES.m_enable
2:pe_c0_r2.RES.reg
0:pe_c0_r2.crossbar.in6
0:pe_c0_r2.crossbar.mux_1.in6
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.mux_3.in0
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_1.in3
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.mux_3.in0
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_2.in3
0:pe_c2_r2.crossbar.mux_2.mux
0:pe_c2_r3.mux_0.in0
0:pe_c2_r3.mux_0.mux
0:pe_c2_r3.crossbar.mux_4.in0
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c1_r3.ALU.fu
i14_call i32_add   5any2input
cost 22.8111
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.RES.m_enable
2:pe_c0_r2.RES.reg
0:pe_c0_r2.crossbar.in6
0:pe_c0_r2.crossbar.mux_1.in6
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.mux_3.in0
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_2.in3
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i15_call i26_mul   1any2input
cost 10.1718
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_5.in3
1:pe_c1_r5.crossbar.mux_5.mux
1:pe_c1_r5.regb.reg
2:pe_c1_r5.ALU.in_b
2:pe_c1_r4.ALU.fu
i15_call i19_mul   1any2input
cost 14.2405
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_0.in5
1:pe_c0_r5.crossbar.mux_0.mux
1:pe_c0_r4.mux_2.in0
1:pe_c0_r4.mux_2.mux
1:pe_c0_r4.crossbar.mux_1.in2
1:pe_c0_r4.crossbar.mux_1.mux
1:pe_c1_r4.mux_3.in0
1:pe_c1_r4.mux_3.mux
1:pe_c1_r4.crossbar.mux_5.in3
1:pe_c1_r4.crossbar.mux_5.mux
1:pe_c1_r4.regb.reg
2:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
const1 i4_addrcal   1LHS
cost 5.08591
2:pe_c0_r4.const_val.out
2:pe_c0_r4.const_val.out
2:pe_c0_r4.crossbar.mux_4.in7
2:pe_c0_r4.crossbar.mux_4.mux
2:pe_c0_r4.rega.reg
0:pe_c0_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1718
2:pe_c1_r4.ALU.out
2:pe_c1_r4.ALU.out
2:pe_c1_r4.crossbar.in4
2:pe_c1_r4.crossbar.mux_1.in4
2:pe_c1_r4.crossbar.mux_1.mux
2:pe_c2_r4.mux_3.in0
2:pe_c2_r4.mux_3.mux
2:pe_c2_r4.crossbar.mux_4.in3
2:pe_c2_r4.crossbar.mux_4.mux
2:pe_c2_r4.rega.reg
0:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i22_mul i23_sub   1RHS
cost 10.1718
2:pe_c2_r5.ALU.out
2:pe_c2_r5.ALU.out
2:pe_c2_r5.crossbar.in4
2:pe_c2_r5.crossbar.mux_0.in4
2:pe_c2_r5.crossbar.mux_0.mux
2:pe_c2_r4.mux_2.in0
2:pe_c2_r4.mux_2.mux
2:pe_c2_r4.crossbar.mux_5.in2
2:pe_c2_r4.crossbar.mux_5.mux
2:pe_c2_r4.regb.reg
0:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c2_r4.ALU.fu
i23_sub i24_lshr   1LHS
cost 6.10309
0:pe_c2_r4.ALU.out
0:pe_c2_r4.ALU.out
0:pe_c2_r4.crossbar.in4
0:pe_c2_r4.crossbar.mux_4.in4
0:pe_c2_r4.crossbar.mux_4.mux
0:pe_c2_r4.rega.reg
1:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i24_lshr i33_sub   1RHS
cost 14.6737
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_1.in4
1:pe_c2_r4.crossbar.mux_1.mux
1:pe_c3_r4.mux_3.in0
1:pe_c3_r4.mux_3.mux
1:pe_c3_r4.crossbar.mux_0.in3
1:pe_c3_r4.crossbar.mux_0.mux
1:pe_c3_r3.mux_2.in0
1:pe_c3_r3.mux_2.mux
1:pe_c3_r3.crossbar.mux_5.in2
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c0_r3.ALU.fu
i24_lshr i30_add   1any2input
cost 21.1247
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_0.in4
1:pe_c2_r4.crossbar.mux_0.mux
1:pe_c2_r3.mux_2.in0
1:pe_c2_r3.mux_2.mux
1:pe_c2_r3.crossbar.mux_3.in2
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_5.in1
1:pe_c0_r3.crossbar.mux_5.mux
1:pe_c0_r3.regb.reg
2:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i25_mul i27_add   1any2input
cost 17.9684
2:pe_c2_r4.ALU.out
2:pe_c2_r4.ALU.out
2:pe_c2_r4.crossbar.in4
2:pe_c2_r4.crossbar.mux_3.in4
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_4.in1
2:pe_c1_r4.crossbar.mux_4.mux
2:pe_c1_r4.rega.reg
0:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i26_mul i27_add   1any2input
cost 10.1718
2:pe_c1_r5.ALU.out
2:pe_c1_r5.ALU.out
2:pe_c1_r5.crossbar.in4
2:pe_c1_r5.crossbar.mux_0.in4
2:pe_c1_r5.crossbar.mux_0.mux
2:pe_c1_r4.mux_2.in0
2:pe_c1_r4.mux_2.mux
2:pe_c1_r4.crossbar.mux_5.in2
2:pe_c1_r4.crossbar.mux_5.mux
2:pe_c1_r4.regb.reg
0:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c1_r3.ALU.fu
i27_add i28_lshr   1LHS
cost 11.0381
0:pe_c1_r4.ALU.out
0:pe_c1_r4.ALU.out
0:pe_c1_r4.crossbar.in4
0:pe_c1_r4.crossbar.mux_0.in4
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.mux_2.in0
0:pe_c1_r3.mux_2.mux
0:pe_c1_r3.crossbar.mux_4.in2
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 11.0381
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_1.in4
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_5.in3
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c1_r3.ALU.fu
i28_lshr i32_add   1any2input
cost 6.10309
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_5.in4
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r5.ALU.fu
i5_load i7_call   2LHS
cost 16.2942
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_2.in3
0:pe_c1_r4.crossbar.mux_2.mux
0:pe_c1_r5.mux_0.in0
0:pe_c1_r5.mux_0.mux
0:pe_c1_r5.crossbar.mux_4.in0
0:pe_c1_r5.crossbar.mux_4.mux
0:pe_c1_r5.rega.reg
1:pe_c1_r5.ALU.in_a
1:pe_c1_r4.ALU.fu
i5_load i6_call   2LHS
cost 12.2206
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_4.in3
0:pe_c1_r4.crossbar.mux_4.mux
0:pe_c1_r4.rega.reg
1:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i32_add i35_call   1RHS
cost 11.9337
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_3.in4
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_5.in1
2:pe_c0_r3.crossbar.mux_5.mux
2:pe_c0_r3.regb.reg
0:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i33_sub i37_call   1LHS
cost 14.1211
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i34_sub i37_call   1RHS
cost 6.11031
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_5.in4
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 10.8472
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_3.in5
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_data.in3
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_2.mem_unit.mem
i37_call i38_store   0data
cost 21.8379
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_2.in3
0:mem_2.mux_data.in3
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r4.ALU.fu
i39_add i9_addrcal   1RHS
cost 11.9337
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_3.in4
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.mux_1.in0
1:pe_c3_r4.mux_1.mux
1:pe_c3_r4.crossbar.mux_5.in1
1:pe_c3_r4.crossbar.mux_5.mux
1:pe_c3_r4.regb.reg
2:pe_c3_r4.ALU.in_b
2:pe_c4_r5.ALU.fu
i39_add i8_add   1any2input
cost 10.1838
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.crossbar.in4
1:pe_c4_r4.crossbar.mux_2.in4
1:pe_c4_r4.crossbar.mux_2.mux
1:pe_c4_r5.mux_0.in0
1:pe_c4_r5.mux_0.mux
1:pe_c4_r5.crossbar.mux_5.in0
1:pe_c4_r5.crossbar.mux_5.mux
1:pe_c4_r5.regb.reg
2:pe_c4_r5.ALU.in_b
1:pe_c4_r4.ALU.fu
i39_add i39_add   3any2input
cost 10.1838
1:pe_c4_r4.ALU.out
1:pe_c4_r4.ALU.out
1:pe_c4_r4.RES.in
1:pe_c4_r4.RES.reg
2:pe_c4_r4.RES.m_enable
2:pe_c4_r4.RES.reg
0:pe_c4_r4.crossbar.in5
0:pe_c4_r4.crossbar.mux_4.in5
0:pe_c4_r4.crossbar.mux_4.mux
0:pe_c4_r4.rega.reg
1:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
i3_add i4_addrcal   1RHS
cost 33.1764
2:pe_c4_r4.ALU.out
2:pe_c4_r4.ALU.out
2:pe_c4_r4.crossbar.in4
2:pe_c4_r4.crossbar.mux_3.in4
2:pe_c4_r4.crossbar.mux_3.mux
2:pe_c3_r4.mux_1.in0
2:pe_c3_r4.mux_1.mux
2:pe_c3_r4.crossbar.mux_3.in1
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.mux_1.in0
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_0.in1
2:pe_c2_r4.crossbar.mux_0.mux
2:pe_c2_r3.mux_2.in0
2:pe_c2_r3.mux_2.mux
2:pe_c2_r3.crossbar.mux_3.in2
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_2.in1
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.mux_0.in0
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_3.in0
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.mux_1.in0
2:pe_c0_r4.mux_1.mux
2:pe_c0_r4.crossbar.mux_5.in1
2:pe_c0_r4.crossbar.mux_5.mux
2:pe_c0_r4.regb.reg
0:pe_c0_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c4_r4.ALU.fu
i40_add i3_add   1any2input
cost 10.1838
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.crossbar.in4
1:pe_c3_r4.crossbar.mux_1.in4
1:pe_c3_r4.crossbar.mux_1.mux
1:pe_c4_r4.mux_3.in0
1:pe_c4_r4.mux_3.mux
1:pe_c4_r4.crossbar.mux_5.in3
1:pe_c4_r4.crossbar.mux_5.mux
1:pe_c4_r4.regb.reg
2:pe_c4_r4.ALU.in_b
1:pe_c3_r4.ALU.fu
i40_add i40_add   3any2input
cost 11.2775
1:pe_c3_r4.ALU.out
1:pe_c3_r4.ALU.out
1:pe_c3_r4.RES.in
1:pe_c3_r4.RES.reg
2:pe_c3_r4.crossbar.in5
2:pe_c3_r4.crossbar.mux_5.in5
2:pe_c3_r4.crossbar.mux_5.mux
2:pe_c3_r4.regb.reg
0:pe_c3_r4.regb.m_enable
0:pe_c3_r4.regb.reg
1:pe_c3_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_4.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.2022
0:pe_c0_r4.ALU.out
0:pe_c0_r4.ALU.out
0:pe_c0_r4.RES.in
0:pe_c0_r4.RES.reg
1:pe_c0_r4.RES.m_enable
1:pe_c0_r4.RES.reg
2:pe_c0_r4.crossbar.in6
2:pe_c0_r4.crossbar.mux_3.in6
2:pe_c0_r4.crossbar.mux_3.mux
2:mem_4.in4
2:mem_4.mux_addr.in4
2:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i30_add i35_call   1LHS
cost 6.98526
2:pe_c0_r3.ALU.out
2:pe_c0_r3.ALU.out
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_4.in5
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i6_call i25_mul   1any2input
cost 10.1838
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_1.in4
1:pe_c1_r4.crossbar.mux_1.mux
1:pe_c2_r4.mux_3.in0
1:pe_c2_r4.mux_3.mux
1:pe_c2_r4.crossbar.mux_5.in3
1:pe_c2_r4.crossbar.mux_5.mux
1:pe_c2_r4.regb.reg
2:pe_c2_r4.ALU.in_b
2:pe_c1_r4.ALU.fu
i6_call i19_mul   1any2input
cost 6.11031
1:pe_c1_r4.ALU.out
1:pe_c1_r4.ALU.out
1:pe_c1_r4.crossbar.in4
1:pe_c1_r4.crossbar.mux_4.in4
1:pe_c1_r4.crossbar.mux_4.mux
1:pe_c1_r4.rega.reg
2:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i7_call i26_mul   1any2input
cost 6.11031
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_4.in4
1:pe_c1_r5.crossbar.mux_4.mux
1:pe_c1_r5.rega.reg
2:pe_c1_r5.ALU.in_a
2:pe_c2_r5.ALU.fu
i7_call i22_mul   1any2input
cost 10.1838
1:pe_c1_r5.ALU.out
1:pe_c1_r5.ALU.out
1:pe_c1_r5.crossbar.in4
1:pe_c1_r5.crossbar.mux_1.in4
1:pe_c1_r5.crossbar.mux_1.mux
1:pe_c2_r5.mux_3.in0
1:pe_c2_r5.mux_3.mux
1:pe_c2_r5.crossbar.mux_5.in3
1:pe_c2_r5.crossbar.mux_5.mux
1:pe_c2_r5.regb.reg
2:pe_c2_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.1838
2:pe_c4_r5.ALU.out
2:pe_c4_r5.ALU.out
2:pe_c4_r5.crossbar.in4
2:pe_c4_r5.crossbar.mux_1.in4
2:pe_c4_r5.crossbar.mux_1.mux
2:pe_c5_r5.mux_3.in0
2:pe_c5_r5.mux_3.mux
2:pe_c5_r5.crossbar.mux_5.in3
2:pe_c5_r5.crossbar.mux_5.mux
2:pe_c5_r5.regb.reg
0:pe_c5_r5.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_2.mem_unit.mem
i9_addrcal i10_load   2addr
cost 28.8913
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.RES.in
2:pe_c3_r4.RES.reg
0:pe_c3_r4.crossbar.in5
0:pe_c3_r4.crossbar.mux_3.in5
0:pe_c3_r4.crossbar.mux_3.mux
0:pe_c2_r4.mux_1.in0
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.mux_1.in0
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.mux_1.in1
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_2.in4
1:mem_2.mux_addr.in4
1:mem_2.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 48.2477
2:pe_c3_r4.ALU.out
2:pe_c3_r4.ALU.out
2:pe_c3_r4.RES.in
2:pe_c3_r4.RES.reg
0:pe_c3_r4.RES.m_enable
0:pe_c3_r4.RES.reg
1:pe_c3_r4.crossbar.in5
1:pe_c3_r4.crossbar.mux_3.in5
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.reg1.in
1:pe_c2_r4.reg1.reg
2:pe_c2_r4.reg1.m_enable
2:pe_c2_r4.reg1.reg
0:pe_c2_r4.reg1.m_enable
0:pe_c2_r4.reg1.reg
1:pe_c2_r4.mux_1.in1
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.reg1.in
1:pe_c1_r4.reg1.reg
2:pe_c1_r4.reg1.m_enable
2:pe_c1_r4.reg1.reg
0:pe_c1_r4.reg1.m_enable
0:pe_c1_r4.reg1.reg
1:pe_c1_r4.mux_1.in1
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.reg1.in
1:pe_c0_r4.reg1.reg
2:pe_c0_r4.reg1.m_enable
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.mux_1.in1
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_3.in1
0:pe_c0_r4.crossbar.mux_3.mux
0:mem_0.in4
0:mem_0.mux_addr.in4
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c4_r5.ALU.fu
input1 i8_add   2any2input
cost 9.16546
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_4.in2
1:pe_c4_r5.crossbar.mux_4.mux
1:pe_c4_r5.rega.reg
2:pe_c4_r5.ALU.in_a
2:pe_c4_r4.ALU.fu
input1 i3_add   2any2input
cost 13.239
0:io_bottom_4.IOPin.out
0:io_bottom_4.IOPin.out
0:io_bottom_4.reg_out.reg
1:io_bottom_4.out
1:pe_c4_r5.mux_2.in0
1:pe_c4_r5.mux_2.mux
1:pe_c4_r5.crossbar.mux_0.in2
1:pe_c4_r5.crossbar.mux_0.mux
1:pe_c4_r4.mux_2.in0
1:pe_c4_r4.mux_2.mux
1:pe_c4_r4.crossbar.mux_4.in2
1:pe_c4_r4.crossbar.mux_4.mux
1:pe_c4_r4.rega.reg
2:pe_c4_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c5_r5.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.09192
2:pe_c5_r5.const_val.out
2:pe_c5_r5.const_val.out
2:pe_c5_r5.crossbar.mux_4.in6
2:pe_c5_r5.crossbar.mux_4.mux
2:pe_c5_r5.rega.reg
0:pe_c5_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c1_r3.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.09192
0:pe_c1_r3.const_val.out
0:pe_c1_r3.const_val.out
0:pe_c1_r3.crossbar.mux_5.in6
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c3_r4.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.09192
0:pe_c3_r4.const_val.out
0:pe_c3_r4.const_val.out
0:pe_c3_r4.crossbar.mux_4.in6
0:pe_c3_r4.crossbar.mux_4.mux
0:pe_c3_r4.rega.reg
1:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c2_r4.ALU.fu
i16_call i25_mul   1any2input
cost 11.0588
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_0.in4
1:pe_c2_r5.crossbar.mux_0.mux
1:pe_c2_r4.mux_2.in0
1:pe_c2_r4.mux_2.mux
1:pe_c2_r4.crossbar.mux_4.in2
1:pe_c2_r4.crossbar.mux_4.mux
1:pe_c2_r4.rega.reg
2:pe_c2_r4.ALU.in_a
2:pe_c2_r5.ALU.fu
i16_call i22_mul   1any2input
cost 6.11031
1:pe_c2_r5.ALU.out
1:pe_c2_r5.ALU.out
1:pe_c2_r5.crossbar.in4
1:pe_c2_r5.crossbar.mux_4.in4
1:pe_c2_r5.crossbar.mux_4.mux
1:pe_c2_r5.rega.reg
2:pe_c2_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r4.ALU.fu
const2 i9_addrcal   1LHS
cost 5.09192
1:pe_c3_r4.const_val.out
1:pe_c3_r4.const_val.out
1:pe_c3_r4.crossbar.mux_4.in6
1:pe_c3_r4.crossbar.mux_4.mux
1:pe_c3_r4.rega.reg
2:pe_c3_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c2_r4.ALU.fu
const3 i24_lshr   1RHS
cost 5.09192
0:pe_c2_r4.const_val.out
0:pe_c2_r4.const_val.out
0:pe_c2_r4.crossbar.mux_5.in6
0:pe_c2_r4.crossbar.mux_5.mux
0:pe_c2_r4.regb.reg
1:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c4_r4.ALU.fu
const4 i39_add   1any2input
cost 5.09192
0:pe_c4_r4.const_val.out
0:pe_c4_r4.const_val.out
0:pe_c4_r4.crossbar.mux_5.in6
0:pe_c4_r4.crossbar.mux_5.mux
0:pe_c4_r4.regb.reg
1:pe_c4_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 8.14708
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_4.in3
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c1_r2.ALU.fu
i10_load i13_call   2LHS
cost 13.533
2:mem_2.mem_unit.data_out
2:mem_2.mem_unit.data_out
2:mem_2.out_A
2:pe_c0_r2.mux_3.in0
2:pe_c0_r2.mux_3.mux
2:pe_c0_r2.crossbar.mux_1.in3
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_5.mem_unit.mem
i11_addrcal i12_load   2addr
cost 33.7573
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.crossbar.in4
0:pe_c5_r5.crossbar.mux_3.in4
0:pe_c5_r5.crossbar.mux_3.mux
0:pe_c4_r5.mux_1.in0
0:pe_c4_r5.mux_1.mux
0:pe_c4_r5.crossbar.mux_3.in1
0:pe_c4_r5.crossbar.mux_3.mux
0:pe_c3_r5.mux_1.in0
0:pe_c3_r5.mux_1.mux
0:pe_c3_r5.crossbar.mux_3.in1
0:pe_c3_r5.crossbar.mux_3.mux
0:pe_c2_r5.mux_1.in0
0:pe_c2_r5.mux_1.mux
0:pe_c2_r5.crossbar.mux_3.in1
0:pe_c2_r5.crossbar.mux_3.mux
0:pe_c1_r5.mux_1.in0
0:pe_c1_r5.mux_1.mux
0:pe_c1_r5.crossbar.mux_3.in1
0:pe_c1_r5.crossbar.mux_3.mux
0:pe_c0_r5.reg1.in
0:pe_c0_r5.reg1.reg
1:pe_c0_r5.reg1.m_enable
1:pe_c0_r5.reg1.reg
2:pe_c0_r5.mux_1.in1
2:pe_c0_r5.mux_1.mux
2:pe_c0_r5.crossbar.mux_3.in1
2:pe_c0_r5.crossbar.mux_3.mux
2:mem_5.in5
2:mem_5.mux_addr.in5
2:mem_5.mux_addr.mux
0:mem_2.mem_unit.mem
i11_addrcal i38_store   9addr
cost 54.3581
0:pe_c5_r5.ALU.out
0:pe_c5_r5.ALU.out
0:pe_c5_r5.RES.in
0:pe_c5_r5.RES.reg
1:pe_c5_r5.crossbar.in5
1:pe_c5_r5.crossbar.mux_3.in5
1:pe_c5_r5.crossbar.mux_3.mux
1:pe_c4_r5.reg1.in
1:pe_c4_r5.reg1.reg
2:pe_c4_r5.reg1.m_enable
2:pe_c4_r5.reg1.reg
0:pe_c4_r5.reg1.m_enable
0:pe_c4_r5.reg1.reg
1:pe_c4_r5.mux_1.in1
1:pe_c4_r5.mux_1.mux
1:pe_c4_r5.crossbar.mux_3.in1
1:pe_c4_r5.crossbar.mux_3.mux
1:pe_c3_r5.reg1.in
1:pe_c3_r5.reg1.reg
2:pe_c3_r5.reg1.m_enable
2:pe_c3_r5.reg1.reg
0:pe_c3_r5.reg1.m_enable
0:pe_c3_r5.reg1.reg
1:pe_c3_r5.mux_1.in1
1:pe_c3_r5.mux_1.mux
1:pe_c3_r5.crossbar.mux_3.in1
1:pe_c3_r5.crossbar.mux_3.mux
1:pe_c2_r5.mux_1.in0
1:pe_c2_r5.mux_1.mux
1:pe_c2_r5.crossbar.mux_3.in1
1:pe_c2_r5.crossbar.mux_3.mux
1:pe_c1_r5.reg1.in
1:pe_c1_r5.reg1.reg
2:pe_c1_r5.mux_1.in1
2:pe_c1_r5.mux_1.mux
2:pe_c1_r5.crossbar.mux_3.in1
2:pe_c1_r5.crossbar.mux_3.mux
2:pe_c0_r5.reg1.in
2:pe_c0_r5.reg1.reg
0:pe_c0_r5.mux_1.in1
0:pe_c0_r5.mux_1.mux
0:pe_c0_r5.crossbar.mux_3.in1
0:pe_c0_r5.crossbar.mux_3.mux
0:mem_2.in5
0:mem_2.mux_addr.in5
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c2_r5.ALU.fu
i12_load i16_call   2LHS
cost 20.8876
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_1.in3
0:pe_c0_r5.crossbar.mux_1.mux
0:pe_c1_r5.mux_3.in0
0:pe_c1_r5.mux_3.mux
0:pe_c1_r5.crossbar.mux_1.in3
0:pe_c1_r5.crossbar.mux_1.mux
0:pe_c2_r5.mux_3.in0
0:pe_c2_r5.mux_3.mux
0:pe_c2_r5.crossbar.mux_4.in3
0:pe_c2_r5.crossbar.mux_4.mux
0:pe_c2_r5.rega.reg
1:pe_c2_r5.ALU.in_a
1:pe_c0_r5.ALU.fu
i12_load i15_call   2LHS
cost 8.14708
0:mem_5.mem_unit.data_out
0:mem_5.mem_unit.data_out
0:mem_5.out_A
0:pe_c0_r5.mux_3.in0
0:pe_c0_r5.mux_3.mux
0:pe_c0_r5.crossbar.mux_4.in3
0:pe_c0_r5.crossbar.mux_4.mux
0:pe_c0_r5.rega.reg
1:pe_c0_r5.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i13_call i33_sub   5LHS
cost 26.6967
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.RES.m_enable
1:pe_c1_r2.RES.reg
2:pe_c1_r2.crossbar.in5
2:pe_c1_r2.crossbar.mux_1.in5
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.mux_3.in0
2:pe_c2_r2.mux_3.mux
2:pe_c2_r2.crossbar.mux_1.in3
2:pe_c2_r2.crossbar.mux_1.mux
2:pe_c3_r2.mux_3.in0
2:pe_c3_r2.mux_3.mux
2:pe_c3_r2.crossbar.mux_2.in3
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_4.in0
2:pe_c3_r3.crossbar.mux_4.mux
2:pe_c3_r3.rega.reg
0:pe_c3_r3.rega.m_enable
0:pe_c3_r3.rega.reg
1:pe_c3_r3.rega.m_enable
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
2:pe_c0_r3.ALU.fu
i13_call i30_add   5any2input
cost 23.0607
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.RES.in
0:pe_c1_r2.RES.reg
1:pe_c1_r2.crossbar.in5
1:pe_c1_r2.crossbar.mux_3.in5
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.reg1.in
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.reg1.m_enable
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.reg1.m_enable
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_2.in1
1:pe_c0_r2.crossbar.mux_2.mux
1:pe_c0_r3.mux_0.in0
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_4.in0
1:pe_c0_r3.crossbar.mux_4.mux
1:pe_c0_r3.rega.reg
2:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.9155
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.RES.m_enable
2:pe_c0_r2.RES.reg
0:pe_c0_r2.crossbar.in6
0:pe_c0_r2.crossbar.mux_1.in6
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.mux_3.in0
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_1.in3
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.mux_3.in0
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_2.in3
0:pe_c2_r2.crossbar.mux_2.mux
0:pe_c2_r3.mux_0.in0
0:pe_c2_r3.mux_0.mux
0:pe_c2_r3.crossbar.mux_4.in0
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c1_r3.ALU.fu
i14_call i32_add   5any2input
cost 22.8419
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.crossbar.in6
1:pe_c0_r2.crossbar.mux_1.in6
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.reg3.in
1:pe_c1_r2.reg3.reg
2:pe_c1_r2.reg3.m_enable
2:pe_c1_r2.reg3.reg
0:pe_c1_r2.reg3.m_enable
0:pe_c1_r2.reg3.reg
1:pe_c1_r2.mux_3.in1
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_2.in3
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c1_r5.ALU.fu
i15_call i26_mul   1any2input
cost 10.1838
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_1.in5
1:pe_c0_r5.crossbar.mux_1.mux
1:pe_c1_r5.mux_3.in0
1:pe_c1_r5.mux_3.mux
1:pe_c1_r5.crossbar.mux_5.in3
1:pe_c1_r5.crossbar.mux_5.mux
1:pe_c1_r5.regb.reg
2:pe_c1_r5.ALU.in_b
2:pe_c1_r4.ALU.fu
i15_call i19_mul   1any2input
cost 14.2574
1:pe_c0_r5.ALU.out
1:pe_c0_r5.ALU.out
1:pe_c0_r5.crossbar.in5
1:pe_c0_r5.crossbar.mux_0.in5
1:pe_c0_r5.crossbar.mux_0.mux
1:pe_c0_r4.mux_2.in0
1:pe_c0_r4.mux_2.mux
1:pe_c0_r4.crossbar.mux_1.in2
1:pe_c0_r4.crossbar.mux_1.mux
1:pe_c1_r4.mux_3.in0
1:pe_c1_r4.mux_3.mux
1:pe_c1_r4.crossbar.mux_5.in3
1:pe_c1_r4.crossbar.mux_5.mux
1:pe_c1_r4.regb.reg
2:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r4.ALU.fu
const1 i4_addrcal   1LHS
cost 5.09192
2:pe_c0_r4.const_val.out
2:pe_c0_r4.const_val.out
2:pe_c0_r4.crossbar.mux_4.in7
2:pe_c0_r4.crossbar.mux_4.mux
2:pe_c0_r4.rega.reg
0:pe_c0_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1838
2:pe_c1_r4.ALU.out
2:pe_c1_r4.ALU.out
2:pe_c1_r4.crossbar.in4
2:pe_c1_r4.crossbar.mux_1.in4
2:pe_c1_r4.crossbar.mux_1.mux
2:pe_c2_r4.mux_3.in0
2:pe_c2_r4.mux_3.mux
2:pe_c2_r4.crossbar.mux_4.in3
2:pe_c2_r4.crossbar.mux_4.mux
2:pe_c2_r4.rega.reg
0:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c2_r4.ALU.fu
i22_mul i23_sub   1RHS
cost 10.1838
2:pe_c2_r5.ALU.out
2:pe_c2_r5.ALU.out
2:pe_c2_r5.crossbar.in4
2:pe_c2_r5.crossbar.mux_0.in4
2:pe_c2_r5.crossbar.mux_0.mux
2:pe_c2_r4.mux_2.in0
2:pe_c2_r4.mux_2.mux
2:pe_c2_r4.crossbar.mux_5.in2
2:pe_c2_r4.crossbar.mux_5.mux
2:pe_c2_r4.regb.reg
0:pe_c2_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c2_r4.ALU.fu
i23_sub i24_lshr   1LHS
cost 6.11031
0:pe_c2_r4.ALU.out
0:pe_c2_r4.ALU.out
0:pe_c2_r4.crossbar.in4
0:pe_c2_r4.crossbar.mux_4.in4
0:pe_c2_r4.crossbar.mux_4.mux
0:pe_c2_r4.rega.reg
1:pe_c2_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c3_r3.ALU.fu
i24_lshr i33_sub   1RHS
cost 14.6949
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_1.in4
1:pe_c2_r4.crossbar.mux_1.mux
1:pe_c3_r4.mux_3.in0
1:pe_c3_r4.mux_3.mux
1:pe_c3_r4.crossbar.mux_0.in3
1:pe_c3_r4.crossbar.mux_0.mux
1:pe_c3_r3.mux_2.in0
1:pe_c3_r3.mux_2.mux
1:pe_c3_r3.crossbar.mux_5.in2
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c0_r3.ALU.fu
i24_lshr i30_add   1any2input
cost 21.1745
1:pe_c2_r4.ALU.out
1:pe_c2_r4.ALU.out
1:pe_c2_r4.crossbar.in4
1:pe_c2_r4.crossbar.mux_0.in4
1:pe_c2_r4.crossbar.mux_0.mux
1:pe_c2_r3.mux_2.in0
1:pe_c2_r3.mux_2.mux
1:pe_c2_r3.crossbar.mux_3.in2
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_5.in1
1:pe_c0_r3.crossbar.mux_5.mux
1:pe_c0_r3.regb.reg
2:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i25_mul i27_add   1any2input
cost 18.0584
2:pe_c2_r4.ALU.out
2:pe_c2_r4.ALU.out
2:pe_c2_r4.crossbar.in4
2:pe_c2_r4.crossbar.mux_3.in4
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_4.in1
2:pe_c1_r4.crossbar.mux_4.mux
2:pe_c1_r4.rega.reg
0:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r4.ALU.fu
i26_mul i27_add   1any2input
cost 10.1838
2:pe_c1_r5.ALU.out
2:pe_c1_r5.ALU.out
2:pe_c1_r5.crossbar.in4
2:pe_c1_r5.crossbar.mux_0.in4
2:pe_c1_r5.crossbar.mux_0.mux
2:pe_c1_r4.mux_2.in0
2:pe_c1_r4.mux_2.mux
2:pe_c1_r4.crossbar.mux_5.in2
2:pe_c1_r4.crossbar.mux_5.mux
2:pe_c1_r4.regb.reg
0:pe_c1_r4.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c1_r3.ALU.fu
i27_add i28_lshr   1LHS
cost 11.0588
0:pe_c1_r4.ALU.out
0:pe_c1_r4.ALU.out
0:pe_c1_r4.crossbar.in4
0:pe_c1_r4.crossbar.mux_0.in4
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.mux_2.in0
0:pe_c1_r3.mux_2.mux
0:pe_c1_r3.crossbar.mux_4.in2
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 11.0588
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_1.in4
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_5.in3
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c1_r3.ALU.fu
i28_lshr i32_add   1any2input
cost 6.11031
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_5.in4
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r5.ALU.fu
i5_load i7_call   2LHS
cost 16.3147
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_2.in3
0:pe_c1_r4.crossbar.mux_2.mux
0:pe_c1_r5.mux_0.in0
0:pe_c1_r5.mux_0.mux
0:pe_c1_r5.crossbar.mux_4.in0
0:pe_c1_r5.crossbar.mux_4.mux
0:pe_c1_r5.rega.reg
1:pe_c1_r5.ALU.in_a
1:pe_c1_r4.ALU.fu
i5_load i6_call   2LHS
cost 12.2361
0:mem_4.mem_unit.data_out
0:mem_4.mem_unit.data_out
0:mem_4.out_A
0:pe_c0_r4.mux_3.in0
0:pe_c0_r4.mux_3.mux
0:pe_c0_r4.crossbar.mux_1.in3
0:pe_c0_r4.crossbar.mux_1.mux
0:pe_c1_r4.mux_3.in0
0:pe_c1_r4.mux_3.mux
0:pe_c1_r4.crossbar.mux_4.in3
0:pe_c1_r4.crossbar.mux_4.mux
0:pe_c1_r4.rega.reg
1:pe_c1_r4.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c0_r3.ALU.fu
i32_add i35_call   1RHS
cost 11.9641
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_3.in4
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_5.in1
2:pe_c0_r3.crossbar.mux_5.mux
2:pe_c0_r3.regb.reg
0:pe_c0_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i33_sub i37_call   1LHS
cost 14.1734
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c2_r3.ALU.fu
i34_sub i37_call   1RHS
cost 6.11803
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_5.in4
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 11.3353
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_3.in5
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_data.in3
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_2.mem_unit.mem
i37_call i38_store   0data
cost 22.0249
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_0.in4
0:pe_c2_r3.crossbar.mux_0.mux
0:pe_c2_r2.mux_2.in0
0:pe_c2_r2.mux_2.mux
0:pe_c2_r2.crossbar.mux_3.in2
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.mux_1.in0
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.mux_1.in0
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_data.in2
0:mem_2.mux_data.mux
overuse_ok=1 opgraph_covered=1
GRAPH COVERED: 1   1
Number of routing resoucres used: 651
Finding delta Costs:
Total Cost: 142.005
[INFO] clusters greater than 1: 7
start of PCKM:Packing Mapper +0.000000 @0.000000
                    Schedule +0.010902 @0.010902
                      TMPACK +0.001294 @0.012196
           Placer iteration0 +0.260619 @0.272815
           Router iteration0 +1.119545 @1.392360
  end of PCKM:Packing Mapper +0.002804 @1.395164
[INFO] Mapping Success: 1
[INFO] Mapping Time: 1.395158
[INFO] Mapping Timeout: 0
Operation Mapping Result:
const1(const):   2:pe_c0_r4.const_val.const

const2(const):   1:pe_c3_r4.const_val.const

const3(const):   0:pe_c2_r4.const_val.const

const4(const):   0:pe_c4_r4.const_val.const

i10_load(load):   1:mem_2.mem_unit.mem

i11_addrcal(addrcal):   0:pe_c5_r5.ALU.fu

i12_load(load):   2:mem_5.mem_unit.mem

i13_call(get_real):   0:pe_c1_r2.ALU.fu

i14_call(get_imag):   0:pe_c0_r2.ALU.fu

i15_call(get_real):   1:pe_c0_r5.ALU.fu

i16_call(get_imag):   1:pe_c2_r5.ALU.fu

i19_mul(mul):   2:pe_c1_r4.ALU.fu

i22_mul(mul):   2:pe_c2_r5.ALU.fu

i23_sub(sub):   0:pe_c2_r4.ALU.fu

i24_lshr(lshr):   1:pe_c2_r4.ALU.fu

i25_mul(mul):   2:pe_c2_r4.ALU.fu

i26_mul(mul):   2:pe_c1_r5.ALU.fu

i27_add(add):   0:pe_c1_r4.ALU.fu

i28_lshr(lshr):   1:pe_c1_r3.ALU.fu

i30_add(add):   2:pe_c0_r3.ALU.fu

i32_add(add):   2:pe_c1_r3.ALU.fu

i33_sub(sub):   2:pe_c3_r3.ALU.fu

i34_sub(sub):   2:pe_c2_r3.ALU.fu

i35_call(combine):   0:pe_c0_r3.ALU.fu

i36_store(store):   0:mem_0.mem_unit.mem

i37_call(combine):   0:pe_c2_r3.ALU.fu

i38_store(store):   0:mem_2.mem_unit.mem

i39_add(add):   1:pe_c4_r4.ALU.fu

i3_add(add):   2:pe_c4_r4.ALU.fu

i40_add(add):   1:pe_c3_r4.ALU.fu

i4_addrcal(addrcal):   0:pe_c0_r4.ALU.fu

i5_load(load):   2:mem_4.mem_unit.mem

i6_call(get_real):   1:pe_c1_r4.ALU.fu

i7_call(get_imag):   1:pe_c1_r5.ALU.fu

i8_add(add):   2:pe_c4_r5.ALU.fu

i9_addrcal(addrcal):   2:pe_c3_r4.ALU.fu

input1(input):   0:io_bottom_4.IOPin.io

const2_dup0(const):   2:pe_c5_r5.const_val.const

const3_dup0(const):   0:pe_c1_r3.const_val.const

const4_dup0(const):   0:pe_c3_r4.const_val.const


Connection Mapping Result:
const1_out:
  0:pe_c0_r4.ALU.in_a
  2:pe_c0_r4.const_val.out
  2:pe_c0_r4.crossbar.in7
  2:pe_c0_r4.crossbar.mux_4.in7
  2:pe_c0_r4.crossbar.mux_4.mux
  2:pe_c0_r4.rega.m_in
  2:pe_c0_r4.rega.in
  2:pe_c0_r4.crossbar.out4
  2:pe_c0_r4.crossbar.mux_4.out
  2:pe_c0_r4.rega.reg
  0:pe_c0_r4.rega.out
  0:pe_c0_r4.rega.m_out

const2_out:
  1:pe_c3_r4.const_val.out
  1:pe_c3_r4.crossbar.in6
  1:pe_c3_r4.crossbar.mux_4.in6
  1:pe_c3_r4.crossbar.mux_4.mux
  1:pe_c3_r4.rega.m_in
  1:pe_c3_r4.crossbar.out4
  1:pe_c3_r4.rega.in
  1:pe_c3_r4.crossbar.mux_4.out
  1:pe_c3_r4.rega.reg
  2:pe_c3_r4.rega.out
  2:pe_c3_r4.rega.m_out
  2:pe_c3_r4.ALU.in_a

const3_out:
  0:pe_c2_r4.regb.reg
  1:pe_c2_r4.regb.out
  1:pe_c2_r4.regb.m_out
  1:pe_c2_r4.ALU.in_b
  0:pe_c2_r4.crossbar.mux_5.in6
  0:pe_c2_r4.crossbar.mux_5.mux
  0:pe_c2_r4.regb.m_in
  0:pe_c2_r4.regb.in
  0:pe_c2_r4.crossbar.out5
  0:pe_c2_r4.crossbar.mux_5.out
  0:pe_c2_r4.const_val.out
  0:pe_c2_r4.crossbar.in6

const4_out:
  0:pe_c4_r4.crossbar.mux_5.in6
  0:pe_c4_r4.crossbar.mux_5.mux
  0:pe_c4_r4.regb.m_in
  0:pe_c4_r4.regb.in
  0:pe_c4_r4.crossbar.out5
  0:pe_c4_r4.crossbar.mux_5.out
  0:pe_c4_r4.const_val.out
  0:pe_c4_r4.crossbar.in6
  0:pe_c4_r4.regb.reg
  1:pe_c4_r4.regb.out
  1:pe_c4_r4.regb.m_out
  1:pe_c4_r4.ALU.in_b

i10_load_out:
  0:pe_c0_r2.ALU.in_a
  2:mem_2.mem_unit.data_out
  2:mem_2.out_A
  2:pe_c0_r2.in3
  2:pe_c0_r2.crossbar.mux_1.in3
  2:pe_c0_r2.crossbar.mux_1.mux
  2:pe_c0_r2.out1
  2:pe_c1_r2.in3
  2:pe_c0_r2.crossbar.out1
  2:pe_c0_r2.crossbar.mux_1.out
  2:pe_c0_r2.crossbar.mux_4.in3
  2:pe_c0_r2.crossbar.mux_4.mux
  2:pe_c0_r2.rega.m_in
  2:pe_c0_r2.rega.in
  2:pe_c0_r2.crossbar.out4
  2:pe_c0_r2.crossbar.mux_4.out
  2:pe_c0_r2.mux_3.in0
  2:pe_c0_r2.mux_3.mux
  2:pe_c0_r2.mux_3.out
  2:pe_c0_r2.crossbar.in3
  2:pe_c0_r2.rega.reg
  0:pe_c0_r2.rega.out
  0:pe_c0_r2.rega.m_out
  0:pe_c1_r2.ALU.in_a
  2:pe_c1_r2.crossbar.mux_4.in3
  2:pe_c1_r2.crossbar.mux_4.mux
  2:pe_c1_r2.rega.m_in
  2:pe_c1_r2.crossbar.out4
  2:pe_c1_r2.rega.in
  2:pe_c1_r2.crossbar.mux_4.out
  2:pe_c1_r2.mux_3.in0
  2:pe_c1_r2.mux_3.mux
  2:pe_c1_r2.mux_3.out
  2:pe_c1_r2.crossbar.in3
  2:pe_c1_r2.rega.reg
  0:pe_c1_r2.rega.out
  0:pe_c1_r2.rega.m_out

i11_addrcal_out:
  0:mem_2.mux_addr.mux
  0:mem_2.mux_addr.out
  0:mem_2.mem_unit.addr
  0:mem_2.mux_addr.in5
  0:mem_2.in5
  0:pe_c0_r5.reg1.reg
  1:pe_c0_r5.reg1.out
  1:pe_c0_r5.reg1.m_out
  0:pe_c0_r5.reg1.in
  0:pe_c0_r5.reg1.m_in
  0:pe_c3_r5.reg1.m_enable
  0:pe_c3_r5.reg1.reg
  1:pe_c3_r5.reg1.out
  1:pe_c3_r5.reg1.m_out
  0:pe_c3_r5.mux_1.in0
  0:pe_c3_r5.mux_1.mux
  0:pe_c3_r5.mux_1.out
  0:pe_c3_r5.crossbar.in1
  0:pe_c3_r5.crossbar.mux_3.in1
  0:pe_c3_r5.crossbar.mux_3.mux
  0:pe_c3_r5.out3
  0:pe_c2_r5.in1
  0:pe_c3_r5.crossbar.out3
  0:pe_c3_r5.crossbar.mux_3.out
  0:pe_c0_r5.mux_1.mux
  0:pe_c0_r5.mux_1.out
  0:pe_c0_r5.crossbar.in1
  0:pe_c2_r5.mux_1.in0
  0:pe_c2_r5.mux_1.mux
  0:pe_c2_r5.mux_1.out
  0:pe_c2_r5.crossbar.in1
  0:pe_c0_r5.mux_1.in1
  0:pe_c0_r5.crossbar.mux_3.mux
  0:pe_c0_r5.out3
  0:pe_c0_r5.crossbar.out3
  0:pe_c0_r5.crossbar.mux_3.out
  0:pe_c0_r5.crossbar.mux_3.in1
  1:pe_c5_r5.crossbar.mux_3.in5
  1:pe_c5_r5.crossbar.mux_3.mux
  1:pe_c5_r5.out3
  1:pe_c4_r5.in1
  1:pe_c5_r5.crossbar.out3
  1:pe_c5_r5.crossbar.mux_3.out
  0:pe_c1_r5.crossbar.mux_3.in1
  0:pe_c1_r5.out3
  0:pe_c0_r5.in1
  0:pe_c1_r5.crossbar.mux_3.mux
  0:pe_c1_r5.crossbar.out3
  0:pe_c1_r5.crossbar.mux_3.out
  1:pe_c5_r5.crossbar.in5
  0:pe_c2_r5.crossbar.mux_3.in1
  0:pe_c1_r5.in1
  0:pe_c2_r5.crossbar.mux_3.mux
  0:pe_c2_r5.out3
  0:pe_c2_r5.crossbar.out3
  0:pe_c2_r5.crossbar.mux_3.out
  1:pe_c3_r5.crossbar.mux_3.in1
  1:pe_c3_r5.crossbar.mux_3.mux
  1:pe_c3_r5.out3
  1:pe_c2_r5.in1
  1:pe_c3_r5.crossbar.out3
  1:pe_c3_r5.crossbar.mux_3.out
  1:pe_c3_r5.mux_1.in1
  1:pe_c3_r5.mux_1.mux
  1:pe_c3_r5.mux_1.out
  1:pe_c3_r5.crossbar.in1
  1:pe_c3_r5.reg1.in
  1:pe_c3_r5.reg1.m_in
  1:pe_c3_r5.reg1.reg
  2:pe_c3_r5.reg1.out
  2:pe_c3_r5.reg1.m_out
  1:pe_c2_r5.mux_1.in0
  1:pe_c2_r5.mux_1.mux
  1:pe_c2_r5.mux_1.out
  1:pe_c2_r5.crossbar.in1
  2:mem_5.in5
  2:mem_5.mux_addr.in5
  2:mem_5.mux_addr.mux
  2:mem_5.mux_addr.out
  2:mem_5.mem_unit.addr
  1:pe_c2_r5.crossbar.mux_3.in1
  1:pe_c2_r5.crossbar.mux_3.mux
  1:pe_c2_r5.out3
  1:pe_c1_r5.in1
  1:pe_c2_r5.crossbar.out3
  1:pe_c2_r5.crossbar.mux_3.out
  0:pe_c1_r5.mux_1.in0
  0:pe_c1_r5.mux_1.mux
  0:pe_c1_r5.mux_1.out
  0:pe_c1_r5.crossbar.in1
  1:pe_c0_r5.reg1.m_enable
  1:pe_c0_r5.reg1.reg
  2:pe_c0_r5.reg1.out
  2:pe_c0_r5.reg1.m_out
  1:pe_c4_r5.crossbar.mux_3.in1
  1:pe_c4_r5.out3
  1:pe_c4_r5.crossbar.mux_3.mux
  1:pe_c3_r5.in1
  1:pe_c4_r5.crossbar.out3
  1:pe_c4_r5.crossbar.mux_3.out
  1:pe_c4_r5.mux_1.in1
  1:pe_c4_r5.mux_1.mux
  1:pe_c4_r5.mux_1.out
  1:pe_c4_r5.crossbar.in1
  1:pe_c4_r5.reg1.in
  1:pe_c4_r5.reg1.m_in
  1:pe_c4_r5.reg1.reg
  2:pe_c4_r5.reg1.out
  2:pe_c4_r5.reg1.m_out
  0:pe_c5_r5.crossbar.mux_3.in4
  0:pe_c5_r5.crossbar.mux_3.mux
  0:pe_c5_r5.out3
  0:pe_c4_r5.in1
  0:pe_c5_r5.crossbar.out3
  0:pe_c5_r5.crossbar.mux_3.out
  1:pe_c1_r5.reg1.in
  1:pe_c1_r5.reg1.m_in
  1:pe_c1_r5.reg1.reg
  2:pe_c1_r5.reg1.out
  2:pe_c1_r5.reg1.m_out
  0:pe_c4_r5.crossbar.mux_3.in1
  0:pe_c4_r5.crossbar.mux_3.mux
  0:pe_c4_r5.out3
  0:pe_c3_r5.in1
  0:pe_c4_r5.crossbar.out3
  0:pe_c4_r5.crossbar.mux_3.out
  0:pe_c4_r5.mux_1.in0
  0:pe_c4_r5.mux_1.mux
  0:pe_c4_r5.mux_1.out
  0:pe_c4_r5.crossbar.in1
  0:pe_c4_r5.reg1.m_enable
  0:pe_c4_r5.reg1.reg
  1:pe_c4_r5.reg1.out
  1:pe_c4_r5.reg1.m_out
  2:pe_c0_r5.crossbar.mux_3.in1
  2:pe_c0_r5.crossbar.mux_3.mux
  2:pe_c0_r5.out3
  2:pe_c0_r5.crossbar.out3
  2:pe_c0_r5.crossbar.mux_3.out
  2:pe_c0_r5.mux_1.in1
  2:pe_c0_r5.mux_1.mux
  2:pe_c0_r5.mux_1.out
  2:pe_c0_r5.crossbar.in1
  2:pe_c0_r5.reg1.in
  2:pe_c0_r5.reg1.m_in
  2:pe_c0_r5.reg1.reg
  0:pe_c0_r5.reg1.out
  0:pe_c0_r5.reg1.m_out
  2:pe_c1_r5.crossbar.mux_3.in1
  2:pe_c1_r5.crossbar.mux_3.mux
  2:pe_c1_r5.out3
  2:pe_c0_r5.in1
  2:pe_c1_r5.crossbar.out3
  2:pe_c1_r5.crossbar.mux_3.out
  2:pe_c1_r5.mux_1.in1
  2:pe_c1_r5.mux_1.mux
  2:pe_c1_r5.mux_1.out
  2:pe_c1_r5.crossbar.in1
  2:pe_c3_r5.reg1.m_enable
  2:pe_c3_r5.reg1.reg
  0:pe_c3_r5.reg1.out
  0:pe_c3_r5.reg1.m_out
  2:pe_c4_r5.reg1.m_enable
  2:pe_c4_r5.reg1.reg
  0:pe_c4_r5.reg1.out
  0:pe_c4_r5.reg1.m_out
  0:pe_c5_r5.ALU.out
  0:pe_c5_r5.RES.in
  0:pe_c5_r5.RES.m_in
  0:pe_c5_r5.RES.reg
  1:pe_c5_r5.RES.out
  1:pe_c5_r5.RES.m_out
  0:pe_c5_r5.crossbar.in4

i12_load_out:
  0:pe_c0_r5.rega.reg
  1:pe_c0_r5.rega.out
  1:pe_c0_r5.rega.m_out
  0:pe_c0_r5.mux_3.mux
  0:pe_c0_r5.mux_3.out
  0:pe_c0_r5.crossbar.in3
  0:pe_c0_r5.mux_3.in0
  0:pe_c2_r5.mux_3.in0
  0:pe_c2_r5.mux_3.mux
  0:pe_c2_r5.mux_3.out
  0:pe_c2_r5.crossbar.in3
  0:pe_c0_r5.crossbar.mux_4.mux
  0:pe_c0_r5.rega.m_in
  0:pe_c0_r5.rega.in
  0:pe_c0_r5.crossbar.out4
  0:pe_c0_r5.crossbar.mux_4.out
  0:pe_c0_r5.crossbar.mux_4.in3
  0:pe_c1_r5.mux_3.in0
  0:pe_c1_r5.mux_3.mux
  0:pe_c1_r5.mux_3.out
  0:pe_c1_r5.crossbar.in3
  0:pe_c0_r5.crossbar.mux_1.mux
  0:pe_c1_r5.in3
  0:pe_c0_r5.out1
  0:pe_c0_r5.crossbar.out1
  0:pe_c0_r5.crossbar.mux_1.out
  0:pe_c0_r5.crossbar.mux_1.in3
  1:pe_c2_r5.ALU.in_a
  1:pe_c2_r5.rega.out
  0:pe_c2_r5.rega.reg
  1:pe_c2_r5.rega.m_out
  0:pe_c2_r5.crossbar.mux_4.in3
  0:pe_c2_r5.crossbar.mux_4.mux
  0:pe_c2_r5.rega.m_in
  0:pe_c2_r5.rega.in
  0:pe_c2_r5.crossbar.out4
  0:pe_c2_r5.crossbar.mux_4.out
  0:pe_c1_r5.crossbar.mux_1.in3
  0:pe_c2_r5.in3
  0:pe_c1_r5.out1
  0:pe_c1_r5.crossbar.mux_1.mux
  0:pe_c1_r5.crossbar.out1
  0:pe_c1_r5.crossbar.mux_1.out
  1:pe_c0_r5.ALU.in_a
  0:mem_5.out_A
  0:pe_c0_r5.in3
  0:mem_5.mem_unit.data_out

i13_call_out:
  0:pe_c0_r2.reg1.reg
  1:pe_c0_r2.reg1.out
  1:pe_c0_r2.reg1.m_out
  0:pe_c0_r2.reg1.m_enable
  0:pe_c3_r3.rega.m_enable
  0:pe_c3_r3.rega.reg
  1:pe_c3_r3.rega.out
  1:pe_c3_r3.rega.m_out
  1:pe_c3_r3.rega.m_enable
  1:pe_c3_r3.rega.reg
  2:pe_c3_r3.rega.out
  2:pe_c3_r3.rega.m_out
  1:pe_c1_r2.RES.m_enable
  1:pe_c1_r2.RES.reg
  2:pe_c1_r2.RES.out
  2:pe_c1_r2.RES.m_out
  1:pe_c1_r2.crossbar.in5
  1:pe_c1_r2.crossbar.mux_3.in5
  1:pe_c1_r2.crossbar.mux_3.mux
  1:pe_c1_r2.out3
  1:pe_c0_r2.in1
  1:pe_c1_r2.crossbar.out3
  1:pe_c1_r2.crossbar.mux_3.out
  1:pe_c0_r2.reg1.in
  1:pe_c0_r2.reg1.m_in
  1:pe_c0_r2.reg1.reg
  2:pe_c0_r2.reg1.out
  2:pe_c0_r2.reg1.m_out
  1:pe_c0_r3.crossbar.mux_4.in0
  2:pe_c0_r2.reg1.m_enable
  2:pe_c0_r2.reg1.reg
  0:pe_c0_r2.reg1.out
  0:pe_c0_r2.reg1.m_out
  2:pe_c0_r3.ALU.in_a
  1:pe_c0_r2.crossbar.mux_2.in1
  1:pe_c0_r2.crossbar.mux_2.mux
  1:pe_c0_r3.in0
  1:pe_c0_r2.out2
  1:pe_c0_r2.crossbar.out2
  1:pe_c0_r2.crossbar.mux_2.out
  1:pe_c0_r2.mux_1.in1
  1:pe_c0_r2.mux_1.mux
  1:pe_c0_r2.mux_1.out
  1:pe_c0_r2.crossbar.in1
  1:pe_c0_r3.crossbar.mux_4.mux
  1:pe_c0_r3.rega.m_in
  1:pe_c0_r3.rega.in
  1:pe_c0_r3.crossbar.out4
  1:pe_c0_r3.crossbar.mux_4.out
  1:pe_c0_r3.mux_0.in0
  1:pe_c0_r3.mux_0.mux
  1:pe_c0_r3.mux_0.out
  1:pe_c0_r3.crossbar.in0
  1:pe_c0_r3.rega.reg
  2:pe_c0_r3.rega.out
  2:pe_c0_r3.rega.m_out
  0:pe_c1_r2.ALU.out
  0:pe_c1_r2.RES.in
  0:pe_c1_r2.RES.m_in
  0:pe_c1_r2.RES.reg
  1:pe_c1_r2.RES.out
  1:pe_c1_r2.RES.m_out
  2:pe_c1_r2.crossbar.in5
  2:pe_c1_r2.crossbar.mux_1.in5
  2:pe_c1_r2.crossbar.mux_1.mux
  2:pe_c1_r2.out1
  2:pe_c2_r2.in3
  2:pe_c1_r2.crossbar.out1
  2:pe_c1_r2.crossbar.mux_1.out
  2:pe_c2_r2.crossbar.mux_1.in3
  2:pe_c2_r2.crossbar.mux_1.mux
  2:pe_c2_r2.out1
  2:pe_c3_r2.in3
  2:pe_c2_r2.crossbar.out1
  2:pe_c2_r2.crossbar.mux_1.out
  2:pe_c2_r2.mux_3.in0
  2:pe_c2_r2.mux_3.mux
  2:pe_c2_r2.mux_3.out
  2:pe_c2_r2.crossbar.in3
  2:pe_c3_r2.crossbar.mux_2.in3
  2:pe_c3_r2.crossbar.mux_2.mux
  2:pe_c3_r3.in0
  2:pe_c3_r2.out2
  2:pe_c3_r2.crossbar.out2
  2:pe_c3_r2.crossbar.mux_2.out
  2:pe_c3_r2.mux_3.in0
  2:pe_c3_r2.mux_3.mux
  2:pe_c3_r2.mux_3.out
  2:pe_c3_r2.crossbar.in3
  2:pe_c3_r3.ALU.in_a
  2:pe_c3_r3.crossbar.mux_4.in0
  2:pe_c3_r3.crossbar.mux_4.mux
  2:pe_c3_r3.rega.m_in
  2:pe_c3_r3.crossbar.out4
  2:pe_c3_r3.rega.in
  2:pe_c3_r3.crossbar.mux_4.out
  2:pe_c3_r3.mux_0.in0
  2:pe_c3_r3.mux_0.mux
  2:pe_c3_r3.mux_0.out
  2:pe_c3_r3.crossbar.in0
  2:pe_c3_r3.rega.reg
  0:pe_c3_r3.rega.out
  0:pe_c3_r3.rega.m_out

i14_call_out:
  0:pe_c1_r2.mux_3.mux
  0:pe_c1_r2.mux_3.out
  0:pe_c1_r2.crossbar.in3
  0:pe_c1_r2.mux_3.in0
  0:pe_c2_r2.mux_3.mux
  0:pe_c2_r2.mux_3.out
  0:pe_c2_r2.crossbar.in3
  0:pe_c0_r2.crossbar.mux_1.mux
  0:pe_c1_r2.in3
  0:pe_c0_r2.out1
  0:pe_c0_r2.crossbar.out1
  0:pe_c0_r2.crossbar.mux_1.out
  0:pe_c0_r2.crossbar.mux_1.in6
  0:pe_c0_r2.crossbar.in6
  0:pe_c0_r2.RES.reg
  1:pe_c0_r2.RES.out
  1:pe_c0_r2.RES.m_out
  0:pe_c0_r2.ALU.out
  0:pe_c0_r2.RES.in
  0:pe_c0_r2.RES.m_in
  1:pe_c2_r3.rega.m_enable
  1:pe_c2_r3.rega.reg
  2:pe_c2_r3.rega.out
  2:pe_c2_r3.rega.m_out
  1:pe_c1_r2.crossbar.mux_2.in3
  1:pe_c1_r2.crossbar.mux_2.mux
  1:pe_c1_r3.in0
  1:pe_c1_r2.out2
  1:pe_c1_r2.crossbar.out2
  1:pe_c1_r2.crossbar.mux_2.out
  1:pe_c1_r2.mux_3.in1
  1:pe_c1_r2.mux_3.mux
  1:pe_c1_r2.mux_3.out
  1:pe_c1_r2.crossbar.in3
  1:pe_c1_r2.reg3.in
  1:pe_c1_r2.reg3.m_in
  1:pe_c1_r2.reg3.reg
  2:pe_c1_r2.reg3.out
  2:pe_c1_r2.reg3.m_out
  1:pe_c1_r3.crossbar.mux_4.in0
  1:pe_c1_r3.crossbar.mux_4.mux
  1:pe_c1_r3.rega.m_in
  1:pe_c1_r3.crossbar.out4
  1:pe_c1_r3.rega.in
  1:pe_c1_r3.crossbar.mux_4.out
  1:pe_c1_r3.mux_0.in0
  1:pe_c1_r3.mux_0.mux
  1:pe_c1_r3.mux_0.out
  1:pe_c1_r3.crossbar.in0
  1:pe_c1_r3.rega.reg
  2:pe_c1_r3.rega.out
  2:pe_c1_r3.rega.m_out
  0:pe_c2_r3.rega.reg
  1:pe_c2_r3.rega.out
  1:pe_c2_r3.rega.m_out
  0:pe_c2_r3.mux_0.in0
  0:pe_c2_r3.mux_0.mux
  0:pe_c2_r3.mux_0.out
  0:pe_c2_r3.crossbar.in0
  2:pe_c0_r2.RES.m_enable
  2:pe_c0_r2.RES.reg
  0:pe_c0_r2.RES.out
  0:pe_c0_r2.RES.m_out
  0:pe_c2_r3.crossbar.mux_4.in0
  0:pe_c2_r3.crossbar.mux_4.mux
  0:pe_c2_r3.rega.m_in
  0:pe_c2_r3.rega.in
  0:pe_c2_r3.crossbar.out4
  0:pe_c2_r3.crossbar.mux_4.out
  1:pe_c0_r2.crossbar.in6
  1:pe_c0_r2.crossbar.mux_1.in6
  1:pe_c0_r2.crossbar.mux_1.mux
  1:pe_c0_r2.out1
  1:pe_c1_r2.in3
  1:pe_c0_r2.crossbar.out1
  1:pe_c0_r2.crossbar.mux_1.out
  1:pe_c0_r2.RES.m_enable
  1:pe_c0_r2.RES.reg
  2:pe_c0_r2.RES.out
  2:pe_c0_r2.RES.m_out
  0:pe_c2_r2.mux_3.in0
  0:pe_c1_r2.reg3.m_enable
  0:pe_c2_r2.crossbar.mux_2.in3
  0:pe_c2_r2.crossbar.mux_2.mux
  0:pe_c2_r3.in0
  0:pe_c2_r2.out2
  0:pe_c2_r2.crossbar.out2
  0:pe_c2_r2.crossbar.mux_2.out
  0:pe_c1_r2.reg3.reg
  1:pe_c1_r2.reg3.out
  1:pe_c1_r2.reg3.m_out
  0:pe_c1_r2.crossbar.mux_1.in3
  0:pe_c1_r2.crossbar.mux_1.mux
  0:pe_c1_r2.crossbar.out1
  0:pe_c2_r2.in3
  0:pe_c1_r2.out1
  0:pe_c1_r2.crossbar.mux_1.out
  2:pe_c1_r2.reg3.m_enable
  2:pe_c1_r2.reg3.reg
  0:pe_c1_r2.reg3.out
  0:pe_c1_r2.reg3.m_out
  2:pe_c1_r3.ALU.in_a
  2:pe_c2_r3.ALU.in_a

i15_call_out:
  1:pe_c0_r4.crossbar.mux_1.in2
  1:pe_c0_r4.crossbar.mux_1.mux
  1:pe_c1_r4.in3
  1:pe_c0_r4.out1
  1:pe_c0_r4.crossbar.out1
  1:pe_c0_r4.crossbar.mux_1.out
  1:pe_c0_r4.mux_2.in0
  1:pe_c0_r4.mux_2.mux
  1:pe_c0_r4.mux_2.out
  1:pe_c0_r4.crossbar.in2
  1:pe_c1_r4.crossbar.mux_5.in3
  1:pe_c1_r4.crossbar.mux_5.mux
  1:pe_c1_r4.regb.m_in
  1:pe_c1_r4.regb.in
  1:pe_c1_r4.crossbar.out5
  1:pe_c1_r4.crossbar.mux_5.out
  1:pe_c1_r4.mux_3.in0
  1:pe_c1_r4.mux_3.mux
  1:pe_c1_r4.mux_3.out
  1:pe_c1_r4.crossbar.in3
  1:pe_c1_r4.regb.reg
  2:pe_c1_r4.regb.out
  2:pe_c1_r4.regb.m_out
  1:pe_c1_r5.crossbar.mux_5.in3
  1:pe_c1_r5.crossbar.mux_5.mux
  1:pe_c1_r5.regb.m_in
  1:pe_c1_r5.regb.in
  1:pe_c1_r5.crossbar.out5
  1:pe_c1_r5.crossbar.mux_5.out
  1:pe_c1_r5.mux_3.in0
  1:pe_c1_r5.mux_3.mux
  1:pe_c1_r5.mux_3.out
  1:pe_c1_r5.crossbar.in3
  1:pe_c1_r5.regb.reg
  2:pe_c1_r5.regb.out
  2:pe_c1_r5.regb.m_out
  1:pe_c0_r5.ALU.out
  1:pe_c0_r5.crossbar.in5
  1:pe_c0_r5.crossbar.mux_0.in5
  1:pe_c0_r5.crossbar.mux_0.mux
  1:pe_c0_r5.out0
  1:pe_c0_r4.in2
  1:pe_c0_r5.crossbar.out0
  1:pe_c0_r5.crossbar.mux_0.out
  1:pe_c0_r5.crossbar.mux_1.in5
  1:pe_c0_r5.crossbar.mux_1.mux
  1:pe_c1_r5.in3
  1:pe_c0_r5.out1
  1:pe_c0_r5.crossbar.out1
  1:pe_c0_r5.crossbar.mux_1.out
  2:pe_c1_r4.ALU.in_b
  2:pe_c1_r5.ALU.in_b

i16_call_out:
  1:pe_c2_r5.crossbar.mux_4.in4
  1:pe_c2_r5.crossbar.mux_4.mux
  1:pe_c2_r5.rega.m_in
  1:pe_c2_r5.crossbar.out4
  1:pe_c2_r5.rega.in
  1:pe_c2_r5.crossbar.mux_4.out
  1:pe_c2_r5.rega.reg
  2:pe_c2_r5.rega.out
  2:pe_c2_r5.rega.m_out
  1:pe_c2_r4.mux_2.in0
  1:pe_c2_r4.mux_2.mux
  1:pe_c2_r4.mux_2.out
  1:pe_c2_r4.crossbar.in2
  1:pe_c2_r4.rega.reg
  2:pe_c2_r4.rega.out
  2:pe_c2_r4.rega.m_out
  1:pe_c2_r5.ALU.out
  1:pe_c2_r5.crossbar.in4
  1:pe_c2_r5.crossbar.mux_0.in4
  1:pe_c2_r5.crossbar.mux_0.mux
  1:pe_c2_r5.out0
  1:pe_c2_r5.crossbar.out0
  1:pe_c2_r4.in2
  1:pe_c2_r5.crossbar.mux_0.out
  1:pe_c2_r4.crossbar.mux_4.in2
  1:pe_c2_r4.crossbar.mux_4.mux
  1:pe_c2_r4.rega.m_in
  1:pe_c2_r4.crossbar.out4
  1:pe_c2_r4.rega.in
  1:pe_c2_r4.crossbar.mux_4.out
  2:pe_c2_r4.ALU.in_a
  2:pe_c2_r5.ALU.in_a

i19_mul_out:
  0:pe_c2_r4.ALU.in_a
  2:pe_c1_r4.ALU.out
  2:pe_c1_r4.crossbar.in4
  2:pe_c1_r4.crossbar.mux_1.in4
  2:pe_c1_r4.crossbar.mux_1.mux
  2:pe_c1_r4.out1
  2:pe_c2_r4.in3
  2:pe_c1_r4.crossbar.out1
  2:pe_c1_r4.crossbar.mux_1.out
  2:pe_c2_r4.crossbar.mux_4.in3
  2:pe_c2_r4.crossbar.mux_4.mux
  2:pe_c2_r4.rega.m_in
  2:pe_c2_r4.crossbar.out4
  2:pe_c2_r4.rega.in
  2:pe_c2_r4.crossbar.mux_4.out
  2:pe_c2_r4.mux_3.in0
  2:pe_c2_r4.mux_3.mux
  2:pe_c2_r4.mux_3.out
  2:pe_c2_r4.crossbar.in3
  2:pe_c2_r4.rega.reg
  0:pe_c2_r4.rega.out
  0:pe_c2_r4.rega.m_out

i22_mul_out:
  0:pe_c2_r4.ALU.in_b
  2:pe_c2_r4.crossbar.mux_5.in2
  2:pe_c2_r4.crossbar.mux_5.mux
  2:pe_c2_r4.regb.m_in
  2:pe_c2_r4.regb.in
  2:pe_c2_r4.crossbar.out5
  2:pe_c2_r4.crossbar.mux_5.out
  2:pe_c2_r4.mux_2.in0
  2:pe_c2_r4.mux_2.mux
  2:pe_c2_r4.mux_2.out
  2:pe_c2_r4.crossbar.in2
  2:pe_c2_r4.regb.reg
  0:pe_c2_r4.regb.out
  0:pe_c2_r4.regb.m_out
  2:pe_c2_r5.ALU.out
  2:pe_c2_r5.crossbar.in4
  2:pe_c2_r5.crossbar.mux_0.in4
  2:pe_c2_r5.crossbar.mux_0.mux
  2:pe_c2_r5.out0
  2:pe_c2_r5.crossbar.out0
  2:pe_c2_r4.in2
  2:pe_c2_r5.crossbar.mux_0.out

i23_sub_out:
  0:pe_c2_r4.rega.reg
  1:pe_c2_r4.rega.out
  1:pe_c2_r4.rega.m_out
  1:pe_c2_r4.ALU.in_a
  0:pe_c2_r4.crossbar.mux_4.in4
  0:pe_c2_r4.crossbar.mux_4.mux
  0:pe_c2_r4.rega.m_in
  0:pe_c2_r4.rega.in
  0:pe_c2_r4.crossbar.out4
  0:pe_c2_r4.crossbar.mux_4.out
  0:pe_c2_r4.ALU.out
  0:pe_c2_r4.crossbar.in4

i24_lshr_out:
  1:pe_c3_r3.crossbar.mux_5.in2
  1:pe_c3_r3.crossbar.mux_5.mux
  1:pe_c3_r3.regb.m_in
  1:pe_c3_r3.regb.in
  1:pe_c3_r3.crossbar.out5
  1:pe_c3_r3.crossbar.mux_5.out
  1:pe_c2_r4.ALU.out
  1:pe_c2_r4.crossbar.in4
  1:pe_c2_r4.crossbar.mux_0.in4
  1:pe_c2_r4.crossbar.mux_0.mux
  1:pe_c2_r4.out0
  1:pe_c2_r4.crossbar.out0
  1:pe_c2_r3.in2
  1:pe_c2_r4.crossbar.mux_0.out
  1:pe_c2_r4.crossbar.mux_1.in4
  1:pe_c2_r4.crossbar.mux_1.mux
  1:pe_c2_r4.out1
  1:pe_c3_r4.in3
  1:pe_c2_r4.crossbar.out1
  1:pe_c2_r4.crossbar.mux_1.out
  1:pe_c3_r3.mux_2.in0
  1:pe_c3_r3.mux_2.mux
  1:pe_c3_r3.mux_2.out
  1:pe_c3_r3.crossbar.in2
  1:pe_c3_r3.regb.reg
  2:pe_c3_r3.regb.out
  2:pe_c3_r3.regb.m_out
  1:pe_c3_r4.crossbar.mux_0.in3
  1:pe_c3_r4.crossbar.mux_0.mux
  1:pe_c3_r4.out0
  1:pe_c3_r4.crossbar.out0
  1:pe_c3_r3.in2
  1:pe_c3_r4.crossbar.mux_0.out
  1:pe_c1_r3.crossbar.mux_3.in1
  1:pe_c1_r3.crossbar.mux_3.mux
  1:pe_c1_r3.out3
  1:pe_c1_r3.crossbar.out3
  1:pe_c0_r3.in1
  1:pe_c1_r3.crossbar.mux_3.out
  1:pe_c1_r3.mux_1.in0
  1:pe_c1_r3.mux_1.mux
  1:pe_c1_r3.mux_1.out
  1:pe_c1_r3.crossbar.in1
  1:pe_c3_r4.mux_3.in0
  1:pe_c3_r4.mux_3.mux
  1:pe_c3_r4.mux_3.out
  1:pe_c3_r4.crossbar.in3
  2:pe_c0_r3.ALU.in_b
  1:pe_c2_r3.crossbar.mux_3.in2
  1:pe_c2_r3.crossbar.mux_3.mux
  1:pe_c2_r3.out3
  1:pe_c1_r3.in1
  1:pe_c2_r3.crossbar.out3
  1:pe_c2_r3.crossbar.mux_3.out
  1:pe_c2_r3.mux_2.in0
  1:pe_c2_r3.mux_2.mux
  1:pe_c2_r3.mux_2.out
  1:pe_c2_r3.crossbar.in2
  1:pe_c0_r3.crossbar.mux_5.in1
  1:pe_c0_r3.crossbar.mux_5.mux
  1:pe_c0_r3.regb.m_in
  1:pe_c0_r3.regb.in
  1:pe_c0_r3.crossbar.out5
  1:pe_c0_r3.crossbar.mux_5.out
  1:pe_c0_r3.mux_1.in0
  1:pe_c0_r3.mux_1.mux
  1:pe_c0_r3.mux_1.out
  1:pe_c0_r3.crossbar.in1
  1:pe_c0_r3.regb.reg
  2:pe_c0_r3.regb.out
  2:pe_c0_r3.regb.m_out
  2:pe_c3_r3.ALU.in_b

i25_mul_out:
  2:pe_c1_r4.crossbar.mux_4.in1
  2:pe_c1_r4.crossbar.mux_4.mux
  2:pe_c1_r4.rega.m_in
  2:pe_c1_r4.crossbar.out4
  2:pe_c1_r4.rega.in
  2:pe_c1_r4.crossbar.mux_4.out
  2:pe_c1_r4.mux_1.in0
  2:pe_c1_r4.mux_1.mux
  2:pe_c1_r4.mux_1.out
  2:pe_c1_r4.crossbar.in1
  2:pe_c1_r4.rega.reg
  0:pe_c1_r4.rega.out
  0:pe_c1_r4.rega.m_out
  2:pe_c2_r4.ALU.out
  2:pe_c2_r4.crossbar.in4
  2:pe_c2_r4.crossbar.mux_3.in4
  2:pe_c2_r4.crossbar.mux_3.mux
  2:pe_c2_r4.out3
  2:pe_c1_r4.in1
  2:pe_c2_r4.crossbar.out3
  2:pe_c2_r4.crossbar.mux_3.out
  0:pe_c1_r4.ALU.in_a

i26_mul_out:
  2:pe_c1_r4.crossbar.mux_5.in2
  2:pe_c1_r4.crossbar.mux_5.mux
  2:pe_c1_r4.regb.m_in
  2:pe_c1_r4.regb.in
  2:pe_c1_r4.crossbar.out5
  2:pe_c1_r4.crossbar.mux_5.out
  2:pe_c1_r4.mux_2.in0
  2:pe_c1_r4.mux_2.mux
  2:pe_c1_r4.mux_2.out
  2:pe_c1_r4.crossbar.in2
  2:pe_c1_r4.regb.reg
  0:pe_c1_r4.regb.out
  0:pe_c1_r4.regb.m_out
  2:pe_c1_r5.ALU.out
  2:pe_c1_r5.crossbar.in4
  2:pe_c1_r5.crossbar.mux_0.in4
  2:pe_c1_r5.crossbar.mux_0.mux
  2:pe_c1_r5.out0
  2:pe_c1_r5.crossbar.out0
  2:pe_c1_r4.in2
  2:pe_c1_r5.crossbar.mux_0.out
  0:pe_c1_r4.ALU.in_b

i27_add_out:
  0:pe_c1_r4.crossbar.mux_0.in4
  0:pe_c1_r3.mux_2.mux
  0:pe_c1_r3.mux_2.out
  0:pe_c1_r3.crossbar.in2
  1:pe_c1_r3.ALU.in_a
  0:pe_c1_r3.in2
  0:pe_c1_r4.crossbar.mux_0.mux
  0:pe_c1_r4.out0
  0:pe_c1_r4.crossbar.out0
  0:pe_c1_r4.crossbar.mux_0.out
  0:pe_c1_r3.crossbar.mux_4.in2
  0:pe_c1_r3.crossbar.mux_4.mux
  0:pe_c1_r3.rega.m_in
  0:pe_c1_r3.rega.in
  0:pe_c1_r3.crossbar.out4
  0:pe_c1_r3.crossbar.mux_4.out
  0:pe_c1_r3.rega.reg
  1:pe_c1_r3.rega.out
  1:pe_c1_r3.rega.m_out
  0:pe_c1_r3.mux_2.in0
  0:pe_c1_r4.crossbar.in4
  0:pe_c1_r4.ALU.out

i28_lshr_out:
  1:pe_c2_r3.regb.reg
  2:pe_c2_r3.regb.out
  2:pe_c2_r3.regb.m_out
  1:pe_c1_r3.ALU.out
  1:pe_c1_r3.crossbar.in4
  1:pe_c1_r3.crossbar.mux_1.in4
  1:pe_c1_r3.crossbar.mux_1.mux
  1:pe_c1_r3.out1
  1:pe_c2_r3.in3
  1:pe_c1_r3.crossbar.out1
  1:pe_c1_r3.crossbar.mux_1.out
  1:pe_c1_r3.crossbar.mux_5.in4
  1:pe_c1_r3.crossbar.mux_5.mux
  1:pe_c1_r3.regb.m_in
  1:pe_c1_r3.regb.in
  1:pe_c1_r3.crossbar.out5
  1:pe_c1_r3.crossbar.mux_5.out
  1:pe_c1_r3.regb.reg
  2:pe_c1_r3.regb.out
  2:pe_c1_r3.regb.m_out
  1:pe_c2_r3.crossbar.mux_5.in3
  1:pe_c2_r3.crossbar.mux_5.mux
  1:pe_c2_r3.regb.m_in
  1:pe_c2_r3.regb.in
  1:pe_c2_r3.crossbar.out5
  1:pe_c2_r3.crossbar.mux_5.out
  1:pe_c2_r3.mux_3.in0
  1:pe_c2_r3.mux_3.mux
  1:pe_c2_r3.mux_3.out
  1:pe_c2_r3.crossbar.in3
  2:pe_c1_r3.ALU.in_b
  2:pe_c2_r3.ALU.in_b

i30_add_out:
  0:pe_c0_r3.ALU.in_a
  2:pe_c0_r3.ALU.out
  2:pe_c0_r3.crossbar.in5
  2:pe_c0_r3.crossbar.mux_4.in5
  2:pe_c0_r3.crossbar.mux_4.mux
  2:pe_c0_r3.rega.m_in
  2:pe_c0_r3.rega.in
  2:pe_c0_r3.crossbar.out4
  2:pe_c0_r3.crossbar.mux_4.out
  2:pe_c0_r3.rega.reg
  0:pe_c0_r3.rega.out
  0:pe_c0_r3.rega.m_out

i32_add_out:
  0:pe_c0_r3.ALU.in_b
  2:pe_c0_r3.crossbar.mux_5.in1
  2:pe_c0_r3.crossbar.mux_5.mux
  2:pe_c0_r3.regb.m_in
  2:pe_c0_r3.regb.in
  2:pe_c0_r3.crossbar.out5
  2:pe_c0_r3.crossbar.mux_5.out
  2:pe_c0_r3.mux_1.in0
  2:pe_c0_r3.mux_1.mux
  2:pe_c0_r3.mux_1.out
  2:pe_c0_r3.crossbar.in1
  2:pe_c0_r3.regb.reg
  0:pe_c0_r3.regb.out
  0:pe_c0_r3.regb.m_out
  2:pe_c1_r3.ALU.out
  2:pe_c1_r3.crossbar.in4
  2:pe_c1_r3.crossbar.mux_3.in4
  2:pe_c1_r3.crossbar.mux_3.mux
  2:pe_c1_r3.out3
  2:pe_c1_r3.crossbar.out3
  2:pe_c0_r3.in1
  2:pe_c1_r3.crossbar.mux_3.out

i33_sub_out:
  0:pe_c2_r3.ALU.in_a
  2:pe_c2_r3.crossbar.mux_4.in1
  2:pe_c2_r3.crossbar.mux_4.mux
  2:pe_c2_r3.rega.m_in
  2:pe_c2_r3.crossbar.out4
  2:pe_c2_r3.rega.in
  2:pe_c2_r3.crossbar.mux_4.out
  2:pe_c2_r3.mux_1.in0
  2:pe_c2_r3.mux_1.mux
  2:pe_c2_r3.mux_1.out
  2:pe_c2_r3.crossbar.in1
  2:pe_c2_r3.rega.reg
  0:pe_c2_r3.rega.out
  0:pe_c2_r3.rega.m_out
  2:pe_c3_r3.ALU.out
  2:pe_c3_r3.crossbar.in4
  2:pe_c3_r3.crossbar.mux_3.in4
  2:pe_c3_r3.crossbar.mux_3.mux
  2:pe_c3_r3.out3
  2:pe_c2_r3.in1
  2:pe_c3_r3.crossbar.out3
  2:pe_c3_r3.crossbar.mux_3.out

i34_sub_out:
  0:pe_c2_r3.ALU.in_b
  2:pe_c2_r3.ALU.out
  2:pe_c2_r3.crossbar.in4
  2:pe_c2_r3.crossbar.mux_5.in4
  2:pe_c2_r3.crossbar.mux_5.mux
  2:pe_c2_r3.regb.m_in
  2:pe_c2_r3.regb.in
  2:pe_c2_r3.crossbar.out5
  2:pe_c2_r3.crossbar.mux_5.out
  2:pe_c2_r3.regb.reg
  0:pe_c2_r3.regb.out
  0:pe_c2_r3.regb.m_out

i35_call_out:
  0:pe_c0_r3.crossbar.in5
  0:pe_c0_r3.ALU.out
  0:mem_0.mux_data.in3
  0:mem_0.mux_data.mux
  0:mem_0.mux_data.out
  0:mem_0.mem_unit.data_in
  0:mem_0.in3
  0:pe_c0_r3.crossbar.mux_3.mux
  0:pe_c0_r3.out3
  0:pe_c0_r3.crossbar.out3
  0:pe_c0_r3.crossbar.mux_3.out
  0:pe_c0_r3.crossbar.mux_3.in5

i37_call_out:
  0:mem_2.mux_data.mux
  0:mem_2.mux_data.out
  0:mem_2.mem_unit.data_in
  0:mem_2.mux_data.in2
  0:mem_2.in2
  0:pe_c0_r2.mux_1.in0
  0:pe_c0_r2.mux_1.mux
  0:pe_c0_r2.mux_1.out
  0:pe_c0_r2.crossbar.in1
  0:pe_c0_r2.crossbar.mux_3.mux
  0:pe_c0_r2.out3
  0:pe_c0_r2.crossbar.out3
  0:pe_c0_r2.crossbar.mux_3.out
  0:pe_c0_r2.crossbar.mux_3.in1
  0:pe_c1_r2.mux_1.out
  0:pe_c1_r2.mux_1.mux
  0:pe_c1_r2.crossbar.in1
  0:pe_c2_r2.mux_2.in0
  0:pe_c2_r2.mux_2.mux
  0:pe_c2_r2.mux_2.out
  0:pe_c2_r2.crossbar.in2
  0:pe_c2_r3.crossbar.mux_0.in4
  0:pe_c2_r3.crossbar.mux_0.mux
  0:pe_c2_r3.out0
  0:pe_c2_r2.in2
  0:pe_c2_r3.crossbar.out0
  0:pe_c2_r3.crossbar.mux_0.out
  0:pe_c2_r3.crossbar.in4
  0:pe_c2_r2.crossbar.mux_3.in2
  0:pe_c1_r2.in1
  0:pe_c2_r2.crossbar.mux_3.mux
  0:pe_c2_r2.out3
  0:pe_c2_r2.crossbar.out3
  0:pe_c2_r2.crossbar.mux_3.out
  0:pe_c2_r3.ALU.out
  0:pe_c1_r2.mux_1.in0
  0:pe_c1_r2.crossbar.mux_3.in1
  0:pe_c1_r2.out3
  0:pe_c0_r2.in1
  0:pe_c1_r2.crossbar.mux_3.mux
  0:pe_c1_r2.crossbar.out3
  0:pe_c1_r2.crossbar.mux_3.out

i39_add_out:
  0:pe_c4_r4.crossbar.in5
  0:pe_c4_r4.crossbar.mux_4.in5
  0:pe_c4_r4.crossbar.mux_4.mux
  0:pe_c4_r4.rega.m_in
  0:pe_c4_r4.crossbar.out4
  0:pe_c4_r4.rega.in
  0:pe_c4_r4.crossbar.mux_4.out
  0:pe_c4_r4.rega.reg
  1:pe_c4_r4.rega.out
  1:pe_c4_r4.rega.m_out
  1:pe_c4_r4.ALU.in_a
  1:pe_c4_r4.ALU.out
  1:pe_c4_r4.RES.in
  1:pe_c4_r4.RES.m_in
  1:pe_c4_r4.RES.reg
  2:pe_c4_r4.RES.out
  2:pe_c4_r4.RES.m_out
  1:pe_c4_r4.crossbar.in4
  1:pe_c4_r4.crossbar.mux_2.in4
  1:pe_c4_r4.crossbar.mux_2.mux
  1:pe_c4_r5.in0
  1:pe_c4_r4.out2
  1:pe_c4_r4.crossbar.out2
  1:pe_c4_r4.crossbar.mux_2.out
  1:pe_c4_r4.crossbar.mux_3.in4
  1:pe_c4_r4.out3
  1:pe_c4_r4.crossbar.mux_3.mux
  1:pe_c3_r4.in1
  1:pe_c4_r4.crossbar.out3
  1:pe_c4_r4.crossbar.mux_3.out
  1:pe_c4_r5.crossbar.mux_5.in0
  1:pe_c4_r5.crossbar.mux_5.mux
  1:pe_c4_r5.regb.m_in
  1:pe_c4_r5.regb.in
  1:pe_c4_r5.crossbar.out5
  1:pe_c4_r5.crossbar.mux_5.out
  1:pe_c4_r5.mux_0.in0
  1:pe_c4_r5.mux_0.mux
  1:pe_c4_r5.mux_0.out
  1:pe_c4_r5.crossbar.in0
  1:pe_c4_r5.regb.reg
  2:pe_c4_r5.regb.out
  2:pe_c4_r5.regb.m_out
  1:pe_c3_r4.crossbar.mux_5.in1
  1:pe_c3_r4.crossbar.mux_5.mux
  1:pe_c3_r4.regb.m_in
  1:pe_c3_r4.regb.in
  1:pe_c3_r4.crossbar.out5
  1:pe_c3_r4.crossbar.mux_5.out
  1:pe_c3_r4.mux_1.in0
  1:pe_c3_r4.mux_1.mux
  1:pe_c3_r4.mux_1.out
  1:pe_c3_r4.crossbar.in1
  1:pe_c3_r4.regb.reg
  2:pe_c3_r4.regb.out
  2:pe_c3_r4.regb.m_out
  2:pe_c3_r4.ALU.in_b
  2:pe_c4_r4.RES.m_enable
  2:pe_c4_r4.RES.reg
  0:pe_c4_r4.RES.out
  0:pe_c4_r4.RES.m_out
  2:pe_c4_r5.ALU.in_b

i3_add_out:
  0:pe_c0_r4.ALU.in_b
  2:pe_c0_r4.crossbar.mux_5.in1
  2:pe_c0_r4.crossbar.mux_5.mux
  2:pe_c0_r4.regb.m_in
  2:pe_c0_r4.regb.in
  2:pe_c0_r4.crossbar.out5
  2:pe_c0_r4.crossbar.mux_5.out
  2:pe_c0_r4.mux_1.in0
  2:pe_c0_r4.mux_1.mux
  2:pe_c0_r4.mux_1.out
  2:pe_c0_r4.crossbar.in1
  2:pe_c0_r4.regb.reg
  0:pe_c0_r4.regb.out
  0:pe_c0_r4.regb.m_out
  2:pe_c1_r3.crossbar.mux_2.in1
  2:pe_c1_r3.crossbar.mux_2.mux
  2:pe_c1_r4.in0
  2:pe_c1_r3.out2
  2:pe_c1_r3.crossbar.out2
  2:pe_c1_r3.crossbar.mux_2.out
  2:pe_c1_r3.mux_1.in0
  2:pe_c1_r3.mux_1.mux
  2:pe_c1_r3.mux_1.out
  2:pe_c1_r3.crossbar.in1
  2:pe_c1_r4.crossbar.mux_3.in0
  2:pe_c1_r4.crossbar.mux_3.mux
  2:pe_c1_r4.out3
  2:pe_c0_r4.in1
  2:pe_c1_r4.crossbar.out3
  2:pe_c1_r4.crossbar.mux_3.out
  2:pe_c1_r4.mux_0.in0
  2:pe_c1_r4.mux_0.mux
  2:pe_c1_r4.mux_0.out
  2:pe_c1_r4.crossbar.in0
  2:pe_c2_r3.crossbar.mux_3.in2
  2:pe_c2_r3.crossbar.mux_3.mux
  2:pe_c2_r3.out3
  2:pe_c1_r3.in1
  2:pe_c2_r3.crossbar.out3
  2:pe_c2_r3.crossbar.mux_3.out
  2:pe_c2_r3.mux_2.in0
  2:pe_c2_r3.mux_2.mux
  2:pe_c2_r3.mux_2.out
  2:pe_c2_r3.crossbar.in2
  2:pe_c2_r4.crossbar.mux_0.in1
  2:pe_c2_r4.crossbar.mux_0.mux
  2:pe_c2_r4.out0
  2:pe_c2_r4.crossbar.out0
  2:pe_c2_r3.in2
  2:pe_c2_r4.crossbar.mux_0.out
  2:pe_c2_r4.mux_1.in0
  2:pe_c2_r4.mux_1.mux
  2:pe_c2_r4.mux_1.out
  2:pe_c2_r4.crossbar.in1
  2:pe_c3_r4.crossbar.mux_3.in1
  2:pe_c3_r4.crossbar.mux_3.mux
  2:pe_c3_r4.out3
  2:pe_c2_r4.in1
  2:pe_c3_r4.crossbar.out3
  2:pe_c3_r4.crossbar.mux_3.out
  2:pe_c3_r4.mux_1.in0
  2:pe_c3_r4.mux_1.mux
  2:pe_c3_r4.mux_1.out
  2:pe_c3_r4.crossbar.in1
  2:pe_c4_r4.ALU.out
  2:pe_c4_r4.crossbar.in4
  2:pe_c4_r4.crossbar.mux_3.in4
  2:pe_c4_r4.crossbar.mux_3.mux
  2:pe_c4_r4.out3
  2:pe_c3_r4.in1
  2:pe_c4_r4.crossbar.out3
  2:pe_c4_r4.crossbar.mux_3.out

i40_add_out:
  1:pe_c4_r4.crossbar.mux_5.in3
  1:pe_c4_r4.crossbar.mux_5.mux
  1:pe_c4_r4.regb.m_in
  1:pe_c4_r4.regb.in
  1:pe_c4_r4.crossbar.out5
  1:pe_c4_r4.crossbar.mux_5.out
  1:pe_c3_r4.ALU.in_b
  1:pe_c3_r4.ALU.out
  1:pe_c3_r4.RES.in
  1:pe_c3_r4.RES.m_in
  1:pe_c3_r4.RES.reg
  2:pe_c3_r4.RES.out
  2:pe_c3_r4.RES.m_out
  1:pe_c3_r4.crossbar.in4
  1:pe_c3_r4.crossbar.mux_1.in4
  1:pe_c3_r4.crossbar.mux_1.mux
  1:pe_c4_r4.in3
  1:pe_c3_r4.out1
  1:pe_c3_r4.crossbar.out1
  1:pe_c3_r4.crossbar.mux_1.out
  1:pe_c4_r4.mux_3.in0
  1:pe_c4_r4.mux_3.mux
  1:pe_c4_r4.mux_3.out
  1:pe_c4_r4.crossbar.in3
  1:pe_c4_r4.regb.reg
  2:pe_c4_r4.regb.out
  2:pe_c4_r4.regb.m_out
  0:pe_c3_r4.regb.m_enable
  0:pe_c3_r4.regb.reg
  1:pe_c3_r4.regb.out
  1:pe_c3_r4.regb.m_out
  2:pe_c3_r4.crossbar.in5
  2:pe_c3_r4.crossbar.mux_5.in5
  2:pe_c3_r4.crossbar.mux_5.mux
  2:pe_c3_r4.regb.m_in
  2:pe_c3_r4.regb.in
  2:pe_c3_r4.crossbar.out5
  2:pe_c3_r4.crossbar.mux_5.out
  2:pe_c3_r4.regb.reg
  0:pe_c3_r4.regb.out
  0:pe_c3_r4.regb.m_out
  2:pe_c4_r4.ALU.in_b

i4_addrcal_out:
  2:mem_4.in4
  2:mem_4.mux_addr.in4
  2:mem_4.mux_addr.mux
  2:mem_4.mux_addr.out
  2:mem_4.mem_unit.addr
  0:pe_c0_r4.RES.reg
  1:pe_c0_r4.RES.out
  1:pe_c0_r4.RES.m_out
  0:pe_c0_r4.ALU.out
  0:pe_c0_r4.RES.in
  0:pe_c0_r4.RES.m_in
  1:pe_c0_r4.RES.m_enable
  1:pe_c0_r4.RES.reg
  2:pe_c0_r4.RES.out
  2:pe_c0_r4.RES.m_out
  2:pe_c0_r4.crossbar.in6
  2:pe_c0_r4.crossbar.mux_3.in6
  2:pe_c0_r4.crossbar.mux_3.mux
  2:pe_c0_r4.out3
  2:pe_c0_r4.crossbar.out3
  2:pe_c0_r4.crossbar.mux_3.out

i5_load_out:
  0:pe_c1_r5.crossbar.mux_4.in0
  0:pe_c1_r5.rega.m_in
  0:pe_c1_r5.rega.in
  0:pe_c1_r5.crossbar.mux_4.mux
  0:pe_c1_r5.crossbar.out4
  0:pe_c1_r5.crossbar.mux_4.out
  0:pe_c1_r5.rega.reg
  1:pe_c1_r5.rega.out
  1:pe_c1_r5.rega.m_out
  0:pe_c0_r4.mux_3.mux
  0:pe_c0_r4.mux_3.out
  0:pe_c0_r4.crossbar.in3
  0:pe_c0_r4.mux_3.in0
  0:pe_c1_r5.mux_0.in0
  0:pe_c1_r5.mux_0.mux
  0:pe_c1_r5.mux_0.out
  0:pe_c1_r5.crossbar.in0
  0:pe_c1_r4.rega.reg
  1:pe_c1_r4.rega.out
  1:pe_c1_r4.rega.m_out
  0:pe_c0_r4.crossbar.mux_1.in3
  1:pe_c1_r4.ALU.in_a
  0:pe_c1_r4.mux_3.mux
  0:pe_c1_r4.mux_3.out
  0:pe_c1_r4.crossbar.in3
  0:pe_c0_r4.crossbar.mux_1.mux
  0:pe_c1_r4.in3
  0:pe_c0_r4.out1
  0:pe_c0_r4.crossbar.out1
  0:pe_c0_r4.crossbar.mux_1.out
  1:pe_c1_r5.ALU.in_a
  0:pe_c1_r4.mux_3.in0
  0:pe_c1_r4.crossbar.mux_2.in3
  0:pe_c1_r4.crossbar.mux_2.mux
  0:pe_c1_r5.in0
  0:pe_c1_r4.out2
  0:pe_c1_r4.crossbar.out2
  0:pe_c1_r4.crossbar.mux_2.out
  0:pe_c1_r4.crossbar.mux_4.in3
  0:pe_c1_r4.crossbar.mux_4.mux
  0:pe_c1_r4.rega.m_in
  0:pe_c1_r4.rega.in
  0:pe_c1_r4.crossbar.out4
  0:pe_c1_r4.crossbar.mux_4.out
  0:mem_4.out_A
  0:pe_c0_r4.in3
  0:mem_4.mem_unit.data_out

i6_call_out:
  1:pe_c2_r4.mux_3.in0
  1:pe_c2_r4.mux_3.mux
  1:pe_c2_r4.mux_3.out
  1:pe_c2_r4.crossbar.in3
  1:pe_c2_r4.regb.reg
  2:pe_c2_r4.regb.out
  2:pe_c2_r4.regb.m_out
  1:pe_c2_r4.crossbar.mux_5.in3
  1:pe_c2_r4.crossbar.mux_5.mux
  1:pe_c2_r4.regb.m_in
  1:pe_c2_r4.regb.in
  1:pe_c2_r4.crossbar.out5
  1:pe_c2_r4.crossbar.mux_5.out
  1:pe_c1_r4.ALU.out
  1:pe_c1_r4.crossbar.in4
  1:pe_c1_r4.crossbar.mux_1.in4
  1:pe_c1_r4.crossbar.mux_1.mux
  1:pe_c1_r4.out1
  1:pe_c2_r4.in3
  1:pe_c1_r4.crossbar.out1
  1:pe_c1_r4.crossbar.mux_1.out
  1:pe_c1_r4.crossbar.mux_4.in4
  1:pe_c1_r4.crossbar.mux_4.mux
  1:pe_c1_r4.rega.m_in
  1:pe_c1_r4.crossbar.out4
  1:pe_c1_r4.rega.in
  1:pe_c1_r4.crossbar.mux_4.out
  1:pe_c1_r4.rega.reg
  2:pe_c1_r4.rega.out
  2:pe_c1_r4.rega.m_out
  2:pe_c1_r4.ALU.in_a
  2:pe_c2_r4.ALU.in_b

i7_call_out:
  1:pe_c2_r5.crossbar.mux_5.in3
  1:pe_c2_r5.crossbar.mux_5.mux
  1:pe_c2_r5.regb.m_in
  1:pe_c2_r5.regb.in
  1:pe_c2_r5.crossbar.out5
  1:pe_c2_r5.crossbar.mux_5.out
  1:pe_c2_r5.mux_3.in0
  1:pe_c2_r5.mux_3.mux
  1:pe_c2_r5.mux_3.out
  1:pe_c2_r5.crossbar.in3
  1:pe_c2_r5.regb.reg
  2:pe_c2_r5.regb.out
  2:pe_c2_r5.regb.m_out
  1:pe_c1_r5.ALU.out
  1:pe_c1_r5.crossbar.in4
  1:pe_c1_r5.crossbar.mux_1.in4
  1:pe_c1_r5.crossbar.mux_1.mux
  1:pe_c1_r5.out1
  1:pe_c2_r5.in3
  1:pe_c1_r5.crossbar.out1
  1:pe_c1_r5.crossbar.mux_1.out
  1:pe_c1_r5.crossbar.mux_4.in4
  1:pe_c1_r5.crossbar.mux_4.mux
  1:pe_c1_r5.rega.m_in
  1:pe_c1_r5.crossbar.out4
  1:pe_c1_r5.rega.in
  1:pe_c1_r5.crossbar.mux_4.out
  1:pe_c1_r5.rega.reg
  2:pe_c1_r5.rega.out
  2:pe_c1_r5.rega.m_out
  2:pe_c1_r5.ALU.in_a
  2:pe_c2_r5.ALU.in_b

i8_add_out:
  2:pe_c4_r5.ALU.out
  2:pe_c4_r5.crossbar.in4
  2:pe_c4_r5.crossbar.mux_1.in4
  2:pe_c4_r5.crossbar.mux_1.mux
  2:pe_c4_r5.out1
  2:pe_c5_r5.in3
  2:pe_c4_r5.crossbar.out1
  2:pe_c4_r5.crossbar.mux_1.out
  2:pe_c5_r5.crossbar.mux_5.in3
  2:pe_c5_r5.crossbar.mux_5.mux
  2:pe_c5_r5.regb.m_in
  2:pe_c5_r5.regb.in
  2:pe_c5_r5.crossbar.out5
  2:pe_c5_r5.crossbar.mux_5.out
  2:pe_c5_r5.mux_3.in0
  2:pe_c5_r5.mux_3.mux
  2:pe_c5_r5.mux_3.out
  2:pe_c5_r5.crossbar.in3
  2:pe_c5_r5.regb.reg
  0:pe_c5_r5.regb.out
  0:pe_c5_r5.regb.m_out
  0:pe_c5_r5.ALU.in_b

i9_addrcal_out:
  0:pe_c3_r4.crossbar.mux_3.in5
  0:pe_c3_r4.crossbar.mux_3.mux
  0:pe_c3_r4.out3
  0:pe_c2_r4.in1
  0:pe_c3_r4.crossbar.out3
  0:pe_c3_r4.crossbar.mux_3.out
  0:mem_0.mux_addr.in4
  0:mem_0.mux_addr.mux
  0:mem_0.mux_addr.out
  0:mem_0.mem_unit.addr
  0:mem_0.in4
  0:pe_c2_r4.reg1.reg
  1:pe_c2_r4.reg1.out
  1:pe_c2_r4.reg1.m_out
  0:pe_c0_r4.reg1.in
  0:pe_c0_r4.reg1.m_in
  1:pe_c2_r4.mux_1.in1
  1:pe_c2_r4.mux_1.mux
  1:pe_c2_r4.mux_1.out
  1:pe_c2_r4.crossbar.in1
  1:pe_c2_r4.reg1.in
  1:pe_c2_r4.reg1.m_in
  1:pe_c2_r4.reg1.reg
  2:pe_c2_r4.reg1.out
  2:pe_c2_r4.reg1.m_out
  0:pe_c0_r4.reg1.reg
  1:pe_c0_r4.reg1.out
  1:pe_c0_r4.reg1.m_out
  1:pe_c2_r4.crossbar.mux_3.in1
  1:pe_c2_r4.crossbar.mux_3.mux
  1:pe_c2_r4.out3
  1:pe_c1_r4.in1
  1:pe_c2_r4.crossbar.out3
  1:pe_c2_r4.crossbar.mux_3.out
  0:pe_c0_r4.mux_1.out
  0:pe_c0_r4.mux_1.mux
  0:pe_c0_r4.crossbar.in1
  1:pe_c3_r4.crossbar.in5
  1:pe_c3_r4.crossbar.mux_3.in5
  1:pe_c3_r4.crossbar.mux_3.mux
  1:pe_c3_r4.out3
  1:pe_c2_r4.in1
  1:pe_c3_r4.crossbar.out3
  1:pe_c3_r4.crossbar.mux_3.out
  0:pe_c0_r4.mux_1.in1
  1:pe_c0_r4.crossbar.mux_3.in1
  1:pe_c0_r4.crossbar.mux_3.mux
  1:pe_c0_r4.out3
  1:pe_c0_r4.crossbar.out3
  1:pe_c0_r4.crossbar.mux_3.out
  1:pe_c0_r4.mux_1.in1
  1:pe_c0_r4.mux_1.mux
  1:pe_c0_r4.mux_1.out
  1:pe_c0_r4.crossbar.in1
  0:pe_c0_r4.crossbar.mux_3.mux
  0:pe_c0_r4.out3
  0:pe_c0_r4.crossbar.out3
  0:pe_c0_r4.crossbar.mux_3.out
  0:pe_c0_r4.crossbar.mux_3.in1
  1:pe_c1_r4.crossbar.mux_3.in1
  1:pe_c1_r4.crossbar.mux_3.mux
  1:pe_c1_r4.out3
  1:pe_c0_r4.in1
  1:pe_c1_r4.crossbar.out3
  1:pe_c1_r4.crossbar.mux_3.out
  1:pe_c1_r4.mux_1.in1
  1:pe_c1_r4.mux_1.mux
  1:pe_c1_r4.mux_1.out
  1:pe_c1_r4.crossbar.in1
  1:pe_c1_r4.reg1.in
  1:pe_c1_r4.reg1.m_in
  1:pe_c1_r4.reg1.reg
  2:pe_c1_r4.reg1.out
  2:pe_c1_r4.reg1.m_out
  0:pe_c2_r4.reg1.m_enable
  1:pe_c0_r4.reg1.in
  1:pe_c0_r4.reg1.m_in
  1:pe_c0_r4.reg1.reg
  2:pe_c0_r4.reg1.out
  2:pe_c0_r4.reg1.m_out
  0:pe_c1_r4.mux_1.mux
  0:pe_c1_r4.mux_1.out
  0:pe_c1_r4.crossbar.in1
  1:mem_2.in4
  1:mem_2.mux_addr.in4
  1:mem_2.mux_addr.mux
  1:mem_2.mux_addr.out
  1:mem_2.mem_unit.addr
  0:pe_c1_r4.mux_1.in0
  0:pe_c1_r4.crossbar.mux_3.in1
  0:pe_c0_r4.in1
  0:pe_c1_r4.crossbar.mux_3.mux
  0:pe_c1_r4.out3
  0:pe_c1_r4.crossbar.out3
  0:pe_c1_r4.crossbar.mux_3.out
  0:pe_c1_r4.reg1.m_enable
  0:pe_c1_r4.reg1.reg
  1:pe_c1_r4.reg1.out
  1:pe_c1_r4.reg1.m_out
  0:pe_c2_r4.mux_1.in0
  0:pe_c2_r4.mux_1.mux
  0:pe_c2_r4.mux_1.out
  0:pe_c2_r4.crossbar.in1
  0:pe_c2_r4.crossbar.mux_3.in1
  0:pe_c1_r4.in1
  0:pe_c2_r4.crossbar.mux_3.mux
  0:pe_c2_r4.out3
  0:pe_c2_r4.crossbar.out3
  0:pe_c2_r4.crossbar.mux_3.out
  2:pe_c0_r4.reg1.m_enable
  2:pe_c0_r4.reg1.reg
  0:pe_c0_r4.reg1.out
  0:pe_c0_r4.reg1.m_out
  2:pe_c1_r4.reg1.m_enable
  2:pe_c1_r4.reg1.reg
  0:pe_c1_r4.reg1.out
  0:pe_c1_r4.reg1.m_out
  2:pe_c2_r4.reg1.m_enable
  2:pe_c2_r4.reg1.reg
  0:pe_c2_r4.reg1.out
  0:pe_c2_r4.reg1.m_out
  2:pe_c3_r4.ALU.out
  2:pe_c3_r4.RES.in
  2:pe_c3_r4.RES.m_in
  2:pe_c3_r4.RES.reg
  0:pe_c3_r4.RES.out
  0:pe_c3_r4.RES.m_out
  0:pe_c3_r4.RES.m_enable
  0:pe_c3_r4.RES.reg
  1:pe_c3_r4.RES.out
  1:pe_c3_r4.RES.m_out
  0:pe_c3_r4.crossbar.in5

input1_out:
  1:pe_c4_r4.crossbar.mux_4.in2
  1:pe_c4_r4.crossbar.mux_4.mux
  1:pe_c4_r4.rega.m_in
  1:pe_c4_r4.crossbar.out4
  1:pe_c4_r4.rega.in
  1:pe_c4_r4.crossbar.mux_4.out
  1:pe_c4_r4.mux_2.in0
  1:pe_c4_r4.mux_2.mux
  1:pe_c4_r4.mux_2.out
  1:pe_c4_r4.crossbar.in2
  1:pe_c4_r4.rega.reg
  2:pe_c4_r4.rega.out
  2:pe_c4_r4.rega.m_out
  1:pe_c4_r5.crossbar.mux_0.in2
  1:pe_c4_r5.crossbar.mux_0.mux
  1:pe_c4_r5.out0
  1:pe_c4_r5.crossbar.out0
  1:pe_c4_r4.in2
  1:pe_c4_r5.crossbar.mux_0.out
  1:pe_c4_r5.crossbar.mux_4.in2
  1:pe_c4_r5.crossbar.mux_4.mux
  1:pe_c4_r5.rega.m_in
  1:pe_c4_r5.crossbar.out4
  1:pe_c4_r5.rega.in
  1:pe_c4_r5.crossbar.mux_4.out
  1:pe_c4_r5.mux_2.in0
  1:pe_c4_r5.mux_2.mux
  1:pe_c4_r5.mux_2.out
  1:pe_c4_r5.crossbar.in2
  1:pe_c4_r5.rega.reg
  2:pe_c4_r5.rega.out
  2:pe_c4_r5.rega.m_out
  0:io_bottom_4.reg_out.reg
  1:io_bottom_4.reg_out.out
  1:io_bottom_4.reg_out.m_out
  0:io_bottom_4.IOPin.out
  0:io_bottom_4.reg_out.m_in
  0:io_bottom_4.reg_out.in
  1:io_bottom_4.out
  1:pe_c4_r5.in2
  2:pe_c4_r4.ALU.in_a
  2:pe_c4_r5.ALU.in_a

const2_dup0_out:
  2:pe_c5_r5.const_val.out
  2:pe_c5_r5.crossbar.in6
  2:pe_c5_r5.crossbar.mux_4.in6
  2:pe_c5_r5.crossbar.mux_4.mux
  2:pe_c5_r5.rega.m_in
  2:pe_c5_r5.crossbar.out4
  2:pe_c5_r5.rega.in
  2:pe_c5_r5.crossbar.mux_4.out
  2:pe_c5_r5.rega.reg
  0:pe_c5_r5.rega.out
  0:pe_c5_r5.rega.m_out
  0:pe_c5_r5.ALU.in_a

const3_dup0_out:
  1:pe_c1_r3.ALU.in_b
  0:pe_c1_r3.const_val.out
  0:pe_c1_r3.crossbar.in6
  0:pe_c1_r3.regb.reg
  1:pe_c1_r3.regb.out
  1:pe_c1_r3.regb.m_out
  0:pe_c1_r3.crossbar.mux_5.in6
  0:pe_c1_r3.crossbar.mux_5.mux
  0:pe_c1_r3.regb.m_in
  0:pe_c1_r3.regb.in
  0:pe_c1_r3.crossbar.out5
  0:pe_c1_r3.crossbar.mux_5.out

const4_dup0_out:
  0:pe_c3_r4.crossbar.mux_4.in6
  0:pe_c3_r4.crossbar.mux_4.mux
  0:pe_c3_r4.rega.m_in
  0:pe_c3_r4.rega.in
  0:pe_c3_r4.crossbar.out4
  0:pe_c3_r4.crossbar.mux_4.out
  1:pe_c3_r4.ALU.in_a
  0:pe_c3_r4.rega.reg
  1:pe_c3_r4.rega.out
  1:pe_c3_r4.rega.m_out
  0:pe_c3_r4.const_val.out
  0:pe_c3_r4.crossbar.in6

No isolated found
config table: 
	0x574068f17900 0x5740692e8400 0x5740692e8860 0x5740692e8ca0 0x5740692ee4b0 0x5740692ee910 0x5740692eed50 0x5740692f4530 0x5740692f4990 0x5740692f4dd0 0x5740692fa5b0 0x5740692faa10 0x5740692fae50 0x574069300630 0x574069300a90 0x574069300ed0 0x5740693066b0 0x574069306b10 0x574069306f50 0x574069309d50 0x57406930a190 0x57406930a5d0 0x57406930cd90 0x57406930d1d0 0x57406930d610 0x57406930fdd0 0x574069310210 0x574069310650 0x574069312e10 0x574069313250 0x574069313690 0x574069315e50 0x574069316290 0x5740693166d0 0x574069318e90 0x5740693192d0 0x574069319710 0x5740692e5a20 0x5740692e5e60 0x5740692e62a0 0x5740692ebad0 0x5740692ebf10 0x5740692ec350 0x5740692f1b50 0x5740692f1f90 0x5740692f23d0 0x5740692f7bd0 0x5740692f8010 0x5740692f8450 0x5740692fdc50 0x5740692fe090 0x5740692fe4d0 0x574069303cd0 0x574069304110 0x574069304550 0x5740692ccf00 0x5740692cd340 0x5740692cdf20 0x5740692d13c0 0x5740692d1800 0x5740692d23e0 0x5740692d5880 0x5740692d5cc0 0x5740692d68a0 0x5740692d9d70 0x5740692da1b0 0x5740692dad90 0x5740692de260 0x5740692de6a0 0x5740692df280 0x5740692e2750 0x5740692e2b90 0x5740692e3770 0x574068f2f4f0 0x574068f30a10 0x574068f31290 0x574068f31b10 0x574068f32390 0x574068f30190 0x574068f305d0 0x574068f30e50 0x574068f316d0 0x574068f31f50 0x574068f2f910 0x574068f2fd50 0x574068f2b860 0x574068f26d50 0x574068f27170 0x574068f27590 0x574068f279b0 0x574068f27dd0 0x574068f281f0 0x574068f47cf0 0x574068f49190 0x574068f499d0 0x574068f4a210 0x574068f4aa50 0x574068f4b290 0x574068f48950 0x574068f48d70 0x574068f495b0 0x574068f49df0 0x574068f4a630 0x574068f4ae70 0x574068f48110 0x574068f48530 0x574068f42e00 0x574068f3e020 0x574068f3e440 0x574068f3e860 0x574068f3ec80 0x574068f3f0a0 0x574068f3f4c0 0x574068f63b50 0x574068f65070 0x574068f658f0 0x574068f66170 0x574068f669f0 0x574068f67270 0x574068f647f0 0x574068f64c30 0x574068f654b0 0x574068f65d30 0x574068f665b0 0x574068f66e30 0x574068f63f70 0x574068f643b0 0x574068f5ec40 0x574068f59b10 0x574068f59f30 0x574068f5a370 0x574068f5a7b0 0x574068f5abf0 0x574068f5b030 0x574068f7fde0 0x574068f812e0 0x574068f81b60 0x574068f823e0 0x574068f82c60 0x574068f834e0 0x574068f80a60 0x574068f80ea0 0x574068f81720 0x574068f81fa0 0x574068f82820 0x574068f830a0 0x574068f80200 0x574068f80620 0x574068f7aed0 0x574068f75da0 0x574068f761c0 0x574068f76600 0x574068f76a40 0x574068f76e80 0x574068f772c0 0x574068f9c070 0x574068f9d590 0x574068f9de10 0x574068f9e670 0x574068f9eef0 0x574068f9f770 0x574068f9cd10 0x574068f9d150 0x574068f9d9d0 0x574068f9e230 0x574068f9eab0 0x574068f9f330 0x574068f9c490 0x574068f9c8d0 0x574068f97160 0x574068f92030 0x574068f92450 0x574068f92890 0x574068f92cd0 0x574068f93110 0x574068f93550 0x574068fb8320 0x574068fb9840 0x574068fba0c0 0x574068fba940 0x574068fbb1c0 0x574068fbba40 0x574068fb8fc0 0x574068fb9400 0x574068fb9c80 0x574068fba500 0x574068fbad80 0x574068fbb600 0x574068fb8740 0x574068fb8b80 0x574068fb3410 0x574068fae2e0 0x574068fae700 0x574068faeb40 0x574068faef80 0x574068faf3c0 0x574068faf800 0x574068fd2ea0 0x574068fd43c0 0x574068fd4c40 0x574068fd54c0 0x574068fd5d40 0x574068fd3b40 0x574068fd3f80 0x574068fd4800 0x574068fd5080 0x574068fd5900 0x574068fd32c0 0x574068fd3700 0x574068fcee20 0x574068fc9f10 0x574068fca330 0x574068fca770 0x574068fcabb0 0x574068fcaff0 0x574068fcb430 0x574068fecea0 0x574068fee3c0 0x574068feec40 0x574068fef4c0 0x574068fefd40 0x574068fedb40 0x574068fedf80 0x574068fee800 0x574068fef080 0x574068fef900 0x574068fed2c0 0x574068fed700 0x574068fe8e20 0x574068fe3f10 0x574068fe4330 0x574068fe4770 0x574068fe4bb0 0x574068fe4ff0 0x574068fe5430 0x574069006ea0 0x5740690083c0 0x574069008c40 0x5740690094c0 0x574069009d40 0x574069007b40 0x574069007f80 0x574069008800 0x574069009080 0x574069009900 0x5740690072c0 0x574069007700 0x574069002e20 0x574068ffdf10 0x574068ffe330 0x574068ffe770 0x574068ffebb0 0x574068ffeff0 0x574068fff430 0x574069020ee0 0x574069022400 0x574069022c80 0x574069023500 0x574069023d80 0x574069021b80 0x574069021fc0 0x574069022840 0x5740690230c0 0x574069023940 0x574069021300 0x574069021740 0x57406901ce60 0x574069017f50 0x574069018370 0x5740690187b0 0x574069018bf0 0x574069019030 0x574069019470 0x57406903aee0 0x57406903c400 0x57406903cc80 0x57406903d500 0x57406903dd80 0x57406903bb80 0x57406903bfc0 0x57406903c840 0x57406903d0c0 0x57406903d940 0x57406903b300 0x57406903b740 0x574069036e60 0x574069031f50 0x574069032370 0x5740690327b0 0x574069032bf0 0x574069033030 0x574069033470 0x574069054ee0 0x574069056400 0x574069056c80 0x574069057500 0x574069057d80 0x574069055b80 0x574069055fc0 0x574069056840 0x5740690570c0 0x574069057940 0x574069055300 0x574069055740 0x574069050e60 0x57406904bf50 0x57406904c370 0x57406904c7b0 0x57406904cbf0 0x57406904d030 0x57406904d470 0x57406906eee0 0x574069070400 0x574069070c80 0x574069071500 0x574069071d80 0x57406906fb80 0x57406906ffc0 0x574069070840 0x5740690710c0 0x574069071940 0x57406906f300 0x57406906f740 0x57406906ae60 0x574069065f50 0x574069066370 0x5740690667b0 0x574069066bf0 0x574069067030 0x574069067470 0x574069088ee0 0x57406908a400 0x57406908ac80 0x57406908b500 0x57406908bd80 0x574069089b80 0x574069089fc0 0x57406908a840 0x57406908b0c0 0x57406908b940 0x574069089300 0x574069089740 0x574069084e60 0x57406907ff50 0x574069080370 0x5740690807b0 0x574069080bf0 0x574069081030 0x574069081470 0x5740690a2ee0 0x5740690a4400 0x5740690a4c80 0x5740690a5500 0x5740690a5d80 0x5740690a3b80 0x5740690a3fc0 0x5740690a4840 0x5740690a50c0 0x5740690a5940 0x5740690a3300 0x5740690a3740 0x57406909ee60 0x574069099f50 0x57406909a370 0x57406909a7b0 0x57406909abf0 0x57406909b030 0x57406909b470 0x5740690bcee0 0x5740690be400 0x5740690bec80 0x5740690bf500 0x5740690bfd80 0x5740690bdb80 0x5740690bdfc0 0x5740690be840 0x5740690bf0c0 0x5740690bf940 0x5740690bd300 0x5740690bd740 0x5740690b8e60 0x5740690b3f50 0x5740690b4370 0x5740690b47b0 0x5740690b4bf0 0x5740690b5030 0x5740690b5470 0x5740690d6ee0 0x5740690d8400 0x5740690d8c80 0x5740690d9500 0x5740690d9d80 0x5740690d7b80 0x5740690d7fc0 0x5740690d8840 0x5740690d90c0 0x5740690d9940 0x5740690d7300 0x5740690d7740 0x5740690d2e60 0x5740690cdf50 0x5740690ce370 0x5740690ce7b0 0x5740690cebf0 0x5740690cf030 0x5740690cf470 0x5740690f0e50 0x5740690f2370 0x5740690f2bf0 0x5740690f3470 0x5740690f3cf0 0x5740690f1af0 0x5740690f1f30 0x5740690f27b0 0x5740690f3030 0x5740690f38b0 0x5740690f1270 0x5740690f16b0 0x5740690ecdd0 0x5740690e7ec0 0x5740690e82e0 0x5740690e8720 0x5740690e8b60 0x5740690e8fa0 0x5740690e93e0 0x57406910ae50 0x57406910c370 0x57406910cbf0 0x57406910d470 0x57406910dcf0 0x57406910baf0 0x57406910bf30 0x57406910c7b0 0x57406910d030 0x57406910d8b0 0x57406910b270 0x57406910b6b0 0x574069106dd0 0x574069101ec0 0x5740691022e0 0x574069102720 0x574069102b60 0x574069102fa0 0x5740691033e0 0x574069124e50 0x574069126370 0x574069126bf0 0x574069127470 0x574069127cf0 0x574069125af0 0x574069125f30 0x5740691267b0 0x574069127030 0x5740691278b0 0x574069125270 0x5740691256b0 0x574069120dd0 0x57406911bec0 0x57406911c2e0 0x57406911c720 0x57406911cb60 0x57406911cfa0 0x57406911d3e0 0x57406913ee50 0x574069140370 0x574069140bf0 0x574069141470 0x574069141cf0 0x57406913faf0 0x57406913ff30 0x5740691407b0 0x574069141030 0x5740691418b0 0x57406913f270 0x57406913f6b0 0x57406913add0 0x574069135ec0 0x5740691362e0 0x574069136720 0x574069136b60 0x574069136fa0 0x5740691373e0 0x574069158e50 0x57406915a370 0x57406915abf0 0x57406915b470 0x57406915bcf0 0x574069159af0 0x574069159f30 0x57406915a7b0 0x57406915b030 0x57406915b8b0 0x574069159270 0x5740691596b0 0x574069154dd0 0x57406914fec0 0x5740691502e0 0x574069150720 0x574069150b60 0x574069150fa0 0x5740691513e0 0x574069172e50 0x574069174370 0x574069174bf0 0x574069175470 0x574069175cf0 0x574069173af0 0x574069173f30 0x5740691747b0 0x574069175030 0x5740691758b0 0x574069173270 0x5740691736b0 0x57406916edd0 0x574069169ec0 0x57406916a2e0 0x57406916a720 0x57406916ab60 0x57406916afa0 0x57406916b3e0 0x57406918ce50 0x57406918e370 0x57406918ebf0 0x57406918f470 0x57406918fcf0 0x57406918daf0 0x57406918df30 0x57406918e7b0 0x57406918f030 0x57406918f8b0 0x57406918d270 0x57406918d6b0 0x574069188dd0 0x574069183ec0 0x5740691842e0 0x574069184720 0x574069184b60 0x574069184fa0 0x5740691853e0 0x5740691a6e50 0x5740691a8370 0x5740691a8bf0 0x5740691a9470 0x5740691a9cf0 0x5740691a7af0 0x5740691a7f30 0x5740691a87b0 0x5740691a9030 0x5740691a98b0 0x5740691a7270 0x5740691a76b0 0x5740691a2dd0 0x57406919dec0 0x57406919e2e0 0x57406919e720 0x57406919eb60 0x57406919efa0 0x57406919f3e0 0x5740691c0e50 0x5740691c2370 0x5740691c2bf0 0x5740691c3470 0x5740691c3cf0 0x5740691c1af0 0x5740691c1f30 0x5740691c27b0 0x5740691c3030 0x5740691c38b0 0x5740691c1270 0x5740691c16b0 0x5740691bcdd0 0x5740691b7ec0 0x5740691b82e0 0x5740691b8720 0x5740691b8b60 0x5740691b8fa0 0x5740691b93e0 0x5740691dae50 0x5740691dc370 0x5740691dcbf0 0x5740691dd470 0x5740691ddcf0 0x5740691dbaf0 0x5740691dbf30 0x5740691dc7b0 0x5740691dd030 0x5740691dd8b0 0x5740691db270 0x5740691db6b0 0x5740691d6dd0 0x5740691d1ec0 0x5740691d22e0 0x5740691d2720 0x5740691d2b60 0x5740691d2fa0 0x5740691d33e0 0x5740691f4e50 0x5740691f6370 0x5740691f6bf0 0x5740691f7470 0x5740691f7cf0 0x5740691f5af0 0x5740691f5f30 0x5740691f67b0 0x5740691f7030 0x5740691f78b0 0x5740691f5270 0x5740691f56b0 0x5740691f0dd0 0x5740691ebec0 0x5740691ec2e0 0x5740691ec720 0x5740691ecb60 0x5740691ecfa0 0x5740691ed3e0 0x57406920ee50 0x574069210370 0x574069210bf0 0x574069211470 0x574069211cf0 0x57406920faf0 0x57406920ff30 0x5740692107b0 0x574069211030 0x5740692118b0 0x57406920f270 0x57406920f6b0 0x57406920add0 0x574069205ec0 0x5740692062e0 0x574069206720 0x574069206b60 0x574069206fa0 0x5740692073e0 0x574069228e50 0x57406922a370 0x57406922abf0 0x57406922b470 0x57406922bcf0 0x574069229af0 0x574069229f30 0x57406922a7b0 0x57406922b030 0x57406922b8b0 0x574069229270 0x5740692296b0 0x574069224dd0 0x57406921fec0 0x5740692202e0 0x574069220720 0x574069220b60 0x574069220fa0 0x5740692213e0 0x574069242e50 0x574069244370 0x574069244bf0 0x574069245470 0x574069245cf0 0x574069243af0 0x574069243f30 0x5740692447b0 0x574069245030 0x5740692458b0 0x574069243270 0x5740692436b0 0x57406923edd0 0x574069239ec0 0x57406923a2e0 0x57406923a720 0x57406923ab60 0x57406923afa0 0x57406923b3e0 0x57406925ce50 0x57406925e370 0x57406925ebf0 0x57406925f470 0x57406925fcf0 0x57406925daf0 0x57406925df30 0x57406925e7b0 0x57406925f030 0x57406925f8b0 0x57406925d270 0x57406925d6b0 0x574069258dd0 0x574069253ec0 0x5740692542e0 0x574069254720 0x574069254b60 0x574069254fa0 0x5740692553e0 0x574069276e50 0x574069278370 0x574069278bf0 0x574069279470 0x574069279cf0 0x574069277af0 0x574069277f30 0x5740692787b0 0x574069279030 0x5740692798b0 0x574069277270 0x5740692776b0 0x574069272dd0 0x57406926dec0 0x57406926e2e0 0x57406926e720 0x57406926eb60 0x57406926efa0 0x57406926f3e0 0x574069291060 0x574069292580 0x574069292e00 0x574069293680 0x574069293f00 0x574069291d00 0x574069292140 0x5740692929c0 0x574069293240 0x574069293ac0 0x574069291480 0x5740692918c0 0x57406928cfe0 0x5740692880d0 0x5740692884f0 0x574069288930 0x574069288d70 0x5740692891b0 0x5740692895f0 0x5740692ab060 0x5740692ac580 0x5740692ace00 0x5740692ad680 0x5740692adf00 0x5740692abd00 0x5740692ac140 0x5740692ac9c0 0x5740692ad240 0x5740692adac0 0x5740692ab480 0x5740692ab8c0 0x5740692a6fe0 0x5740692a20d0 0x5740692a24f0 0x5740692a2930 0x5740692a2d70 0x5740692a31b0 0x5740692a35f0 0x5740692c5060 0x5740692c6580 0x5740692c6e00 0x5740692c7680 0x5740692c7f00 0x5740692c5d00 0x5740692c6140 0x5740692c69c0 0x5740692c7240 0x5740692c7ac0 0x5740692c5480 0x5740692c58c0 0x5740692c0fe0 0x5740692bc0d0 0x5740692bc4f0 0x5740692bc930 0x5740692bcd70 0x5740692bd1b0 0x5740692bd5f0 
Value mappings: (val node: {mrrg node })
0x574068f1d0e0:0:pe_c0_r4.ALU.in_a 2:pe_c0_r4.const_val.out 2:pe_c0_r4.crossbar.in7 2:pe_c0_r4.crossbar.mux_4.in7 2:pe_c0_r4.crossbar.mux_4.mux 2:pe_c0_r4.rega.m_in 2:pe_c0_r4.rega.in 2:pe_c0_r4.crossbar.out4 2:pe_c0_r4.crossbar.mux_4.out 2:pe_c0_r4.rega.reg 0:pe_c0_r4.rega.out 0:pe_c0_r4.rega.m_out 
0x574068f1d290:1:pe_c3_r4.const_val.out 1:pe_c3_r4.crossbar.in6 1:pe_c3_r4.crossbar.mux_4.in6 1:pe_c3_r4.crossbar.mux_4.mux 1:pe_c3_r4.rega.m_in 1:pe_c3_r4.crossbar.out4 1:pe_c3_r4.rega.in 1:pe_c3_r4.crossbar.mux_4.out 1:pe_c3_r4.rega.reg 2:pe_c3_r4.rega.out 2:pe_c3_r4.rega.m_out 2:pe_c3_r4.ALU.in_a 
0x574068f1d4d0:0:pe_c2_r4.regb.reg 1:pe_c2_r4.regb.out 1:pe_c2_r4.regb.m_out 1:pe_c2_r4.ALU.in_b 0:pe_c2_r4.crossbar.mux_5.in6 0:pe_c2_r4.crossbar.mux_5.mux 0:pe_c2_r4.regb.m_in 0:pe_c2_r4.regb.in 0:pe_c2_r4.crossbar.out5 0:pe_c2_r4.crossbar.mux_5.out 0:pe_c2_r4.const_val.out 0:pe_c2_r4.crossbar.in6 
0x574068f1d6c0:0:pe_c4_r4.crossbar.mux_5.in6 0:pe_c4_r4.crossbar.mux_5.mux 0:pe_c4_r4.regb.m_in 0:pe_c4_r4.regb.in 0:pe_c4_r4.crossbar.out5 0:pe_c4_r4.crossbar.mux_5.out 0:pe_c4_r4.const_val.out 0:pe_c4_r4.crossbar.in6 0:pe_c4_r4.regb.reg 1:pe_c4_r4.regb.out 1:pe_c4_r4.regb.m_out 1:pe_c4_r4.ALU.in_b 
0x574068f1daa0:0:pe_c0_r2.ALU.in_a 2:mem_2.mem_unit.data_out 2:mem_2.out_A 2:pe_c0_r2.in3 2:pe_c0_r2.crossbar.mux_1.in3 2:pe_c0_r2.crossbar.mux_1.mux 2:pe_c0_r2.out1 2:pe_c1_r2.in3 2:pe_c0_r2.crossbar.out1 2:pe_c0_r2.crossbar.mux_1.out 2:pe_c0_r2.crossbar.mux_4.in3 2:pe_c0_r2.crossbar.mux_4.mux 2:pe_c0_r2.rega.m_in 2:pe_c0_r2.rega.in 2:pe_c0_r2.crossbar.out4 2:pe_c0_r2.crossbar.mux_4.out 2:pe_c0_r2.mux_3.in0 2:pe_c0_r2.mux_3.mux 2:pe_c0_r2.mux_3.out 2:pe_c0_r2.crossbar.in3 2:pe_c0_r2.rega.reg 0:pe_c0_r2.rega.out 0:pe_c0_r2.rega.m_out 0:pe_c1_r2.ALU.in_a 2:pe_c1_r2.crossbar.mux_4.in3 2:pe_c1_r2.crossbar.mux_4.mux 2:pe_c1_r2.rega.m_in 2:pe_c1_r2.crossbar.out4 2:pe_c1_r2.rega.in 2:pe_c1_r2.crossbar.mux_4.out 2:pe_c1_r2.mux_3.in0 2:pe_c1_r2.mux_3.mux 2:pe_c1_r2.mux_3.out 2:pe_c1_r2.crossbar.in3 2:pe_c1_r2.rega.reg 0:pe_c1_r2.rega.out 0:pe_c1_r2.rega.m_out 
0x574068f1dc20:0:mem_2.mux_addr.mux 0:mem_2.mux_addr.out 0:mem_2.mem_unit.addr 0:mem_2.mux_addr.in5 0:mem_2.in5 0:pe_c0_r5.reg1.reg 1:pe_c0_r5.reg1.out 1:pe_c0_r5.reg1.m_out 0:pe_c0_r5.reg1.in 0:pe_c0_r5.reg1.m_in 0:pe_c3_r5.reg1.m_enable 0:pe_c3_r5.reg1.reg 1:pe_c3_r5.reg1.out 1:pe_c3_r5.reg1.m_out 0:pe_c3_r5.mux_1.in0 0:pe_c3_r5.mux_1.mux 0:pe_c3_r5.mux_1.out 0:pe_c3_r5.crossbar.in1 0:pe_c3_r5.crossbar.mux_3.in1 0:pe_c3_r5.crossbar.mux_3.mux 0:pe_c3_r5.out3 0:pe_c2_r5.in1 0:pe_c3_r5.crossbar.out3 0:pe_c3_r5.crossbar.mux_3.out 0:pe_c0_r5.mux_1.mux 0:pe_c0_r5.mux_1.out 0:pe_c0_r5.crossbar.in1 0:pe_c2_r5.mux_1.in0 0:pe_c2_r5.mux_1.mux 0:pe_c2_r5.mux_1.out 0:pe_c2_r5.crossbar.in1 0:pe_c0_r5.mux_1.in1 0:pe_c0_r5.crossbar.mux_3.mux 0:pe_c0_r5.out3 0:pe_c0_r5.crossbar.out3 0:pe_c0_r5.crossbar.mux_3.out 0:pe_c0_r5.crossbar.mux_3.in1 1:pe_c5_r5.crossbar.mux_3.in5 1:pe_c5_r5.crossbar.mux_3.mux 1:pe_c5_r5.out3 1:pe_c4_r5.in1 1:pe_c5_r5.crossbar.out3 1:pe_c5_r5.crossbar.mux_3.out 0:pe_c1_r5.crossbar.mux_3.in1 0:pe_c1_r5.out3 0:pe_c0_r5.in1 0:pe_c1_r5.crossbar.mux_3.mux 0:pe_c1_r5.crossbar.out3 0:pe_c1_r5.crossbar.mux_3.out 1:pe_c5_r5.crossbar.in5 0:pe_c2_r5.crossbar.mux_3.in1 0:pe_c1_r5.in1 0:pe_c2_r5.crossbar.mux_3.mux 0:pe_c2_r5.out3 0:pe_c2_r5.crossbar.out3 0:pe_c2_r5.crossbar.mux_3.out 1:pe_c3_r5.crossbar.mux_3.in1 1:pe_c3_r5.crossbar.mux_3.mux 1:pe_c3_r5.out3 1:pe_c2_r5.in1 1:pe_c3_r5.crossbar.out3 1:pe_c3_r5.crossbar.mux_3.out 1:pe_c3_r5.mux_1.in1 1:pe_c3_r5.mux_1.mux 1:pe_c3_r5.mux_1.out 1:pe_c3_r5.crossbar.in1 1:pe_c3_r5.reg1.in 1:pe_c3_r5.reg1.m_in 1:pe_c3_r5.reg1.reg 2:pe_c3_r5.reg1.out 2:pe_c3_r5.reg1.m_out 1:pe_c2_r5.mux_1.in0 1:pe_c2_r5.mux_1.mux 1:pe_c2_r5.mux_1.out 1:pe_c2_r5.crossbar.in1 2:mem_5.in5 2:mem_5.mux_addr.in5 2:mem_5.mux_addr.mux 2:mem_5.mux_addr.out 2:mem_5.mem_unit.addr 1:pe_c2_r5.crossbar.mux_3.in1 1:pe_c2_r5.crossbar.mux_3.mux 1:pe_c2_r5.out3 1:pe_c1_r5.in1 1:pe_c2_r5.crossbar.out3 1:pe_c2_r5.crossbar.mux_3.out 0:pe_c1_r5.mux_1.in0 0:pe_c1_r5.mux_1.mux 0:pe_c1_r5.mux_1.out 0:pe_c1_r5.crossbar.in1 1:pe_c0_r5.reg1.m_enable 1:pe_c0_r5.reg1.reg 2:pe_c0_r5.reg1.out 2:pe_c0_r5.reg1.m_out 1:pe_c4_r5.crossbar.mux_3.in1 1:pe_c4_r5.out3 1:pe_c4_r5.crossbar.mux_3.mux 1:pe_c3_r5.in1 1:pe_c4_r5.crossbar.out3 1:pe_c4_r5.crossbar.mux_3.out 1:pe_c4_r5.mux_1.in1 1:pe_c4_r5.mux_1.mux 1:pe_c4_r5.mux_1.out 1:pe_c4_r5.crossbar.in1 1:pe_c4_r5.reg1.in 1:pe_c4_r5.reg1.m_in 1:pe_c4_r5.reg1.reg 2:pe_c4_r5.reg1.out 2:pe_c4_r5.reg1.m_out 0:pe_c5_r5.crossbar.mux_3.in4 0:pe_c5_r5.crossbar.mux_3.mux 0:pe_c5_r5.out3 0:pe_c4_r5.in1 0:pe_c5_r5.crossbar.out3 0:pe_c5_r5.crossbar.mux_3.out 1:pe_c1_r5.reg1.in 1:pe_c1_r5.reg1.m_in 1:pe_c1_r5.reg1.reg 2:pe_c1_r5.reg1.out 2:pe_c1_r5.reg1.m_out 0:pe_c4_r5.crossbar.mux_3.in1 0:pe_c4_r5.crossbar.mux_3.mux 0:pe_c4_r5.out3 0:pe_c3_r5.in1 0:pe_c4_r5.crossbar.out3 0:pe_c4_r5.crossbar.mux_3.out 0:pe_c4_r5.mux_1.in0 0:pe_c4_r5.mux_1.mux 0:pe_c4_r5.mux_1.out 0:pe_c4_r5.crossbar.in1 0:pe_c4_r5.reg1.m_enable 0:pe_c4_r5.reg1.reg 1:pe_c4_r5.reg1.out 1:pe_c4_r5.reg1.m_out 2:pe_c0_r5.crossbar.mux_3.in1 2:pe_c0_r5.crossbar.mux_3.mux 2:pe_c0_r5.out3 2:pe_c0_r5.crossbar.out3 2:pe_c0_r5.crossbar.mux_3.out 2:pe_c0_r5.mux_1.in1 2:pe_c0_r5.mux_1.mux 2:pe_c0_r5.mux_1.out 2:pe_c0_r5.crossbar.in1 2:pe_c0_r5.reg1.in 2:pe_c0_r5.reg1.m_in 2:pe_c0_r5.reg1.reg 0:pe_c0_r5.reg1.out 0:pe_c0_r5.reg1.m_out 2:pe_c1_r5.crossbar.mux_3.in1 2:pe_c1_r5.crossbar.mux_3.mux 2:pe_c1_r5.out3 2:pe_c0_r5.in1 2:pe_c1_r5.crossbar.out3 2:pe_c1_r5.crossbar.mux_3.out 2:pe_c1_r5.mux_1.in1 2:pe_c1_r5.mux_1.mux 2:pe_c1_r5.mux_1.out 2:pe_c1_r5.crossbar.in1 2:pe_c3_r5.reg1.m_enable 2:pe_c3_r5.reg1.reg 0:pe_c3_r5.reg1.out 0:pe_c3_r5.reg1.m_out 2:pe_c4_r5.reg1.m_enable 2:pe_c4_r5.reg1.reg 0:pe_c4_r5.reg1.out 0:pe_c4_r5.reg1.m_out 0:pe_c5_r5.ALU.out 0:pe_c5_r5.RES.in 0:pe_c5_r5.RES.m_in 0:pe_c5_r5.RES.reg 1:pe_c5_r5.RES.out 1:pe_c5_r5.RES.m_out 0:pe_c5_r5.crossbar.in4 
0x574068f1de10:0:pe_c0_r5.rega.reg 1:pe_c0_r5.rega.out 1:pe_c0_r5.rega.m_out 0:pe_c0_r5.mux_3.mux 0:pe_c0_r5.mux_3.out 0:pe_c0_r5.crossbar.in3 0:pe_c0_r5.mux_3.in0 0:pe_c2_r5.mux_3.in0 0:pe_c2_r5.mux_3.mux 0:pe_c2_r5.mux_3.out 0:pe_c2_r5.crossbar.in3 0:pe_c0_r5.crossbar.mux_4.mux 0:pe_c0_r5.rega.m_in 0:pe_c0_r5.rega.in 0:pe_c0_r5.crossbar.out4 0:pe_c0_r5.crossbar.mux_4.out 0:pe_c0_r5.crossbar.mux_4.in3 0:pe_c1_r5.mux_3.in0 0:pe_c1_r5.mux_3.mux 0:pe_c1_r5.mux_3.out 0:pe_c1_r5.crossbar.in3 0:pe_c0_r5.crossbar.mux_1.mux 0:pe_c1_r5.in3 0:pe_c0_r5.out1 0:pe_c0_r5.crossbar.out1 0:pe_c0_r5.crossbar.mux_1.out 0:pe_c0_r5.crossbar.mux_1.in3 1:pe_c2_r5.ALU.in_a 1:pe_c2_r5.rega.out 0:pe_c2_r5.rega.reg 1:pe_c2_r5.rega.m_out 0:pe_c2_r5.crossbar.mux_4.in3 0:pe_c2_r5.crossbar.mux_4.mux 0:pe_c2_r5.rega.m_in 0:pe_c2_r5.rega.in 0:pe_c2_r5.crossbar.out4 0:pe_c2_r5.crossbar.mux_4.out 0:pe_c1_r5.crossbar.mux_1.in3 0:pe_c2_r5.in3 0:pe_c1_r5.out1 0:pe_c1_r5.crossbar.mux_1.mux 0:pe_c1_r5.crossbar.out1 0:pe_c1_r5.crossbar.mux_1.out 1:pe_c0_r5.ALU.in_a 0:mem_5.out_A 0:pe_c0_r5.in3 0:mem_5.mem_unit.data_out 
0x574068f1e000:0:pe_c0_r2.reg1.reg 1:pe_c0_r2.reg1.out 1:pe_c0_r2.reg1.m_out 0:pe_c0_r2.reg1.m_enable 0:pe_c3_r3.rega.m_enable 0:pe_c3_r3.rega.reg 1:pe_c3_r3.rega.out 1:pe_c3_r3.rega.m_out 1:pe_c3_r3.rega.m_enable 1:pe_c3_r3.rega.reg 2:pe_c3_r3.rega.out 2:pe_c3_r3.rega.m_out 1:pe_c1_r2.RES.m_enable 1:pe_c1_r2.RES.reg 2:pe_c1_r2.RES.out 2:pe_c1_r2.RES.m_out 1:pe_c1_r2.crossbar.in5 1:pe_c1_r2.crossbar.mux_3.in5 1:pe_c1_r2.crossbar.mux_3.mux 1:pe_c1_r2.out3 1:pe_c0_r2.in1 1:pe_c1_r2.crossbar.out3 1:pe_c1_r2.crossbar.mux_3.out 1:pe_c0_r2.reg1.in 1:pe_c0_r2.reg1.m_in 1:pe_c0_r2.reg1.reg 2:pe_c0_r2.reg1.out 2:pe_c0_r2.reg1.m_out 1:pe_c0_r3.crossbar.mux_4.in0 2:pe_c0_r2.reg1.m_enable 2:pe_c0_r2.reg1.reg 0:pe_c0_r2.reg1.out 0:pe_c0_r2.reg1.m_out 2:pe_c0_r3.ALU.in_a 1:pe_c0_r2.crossbar.mux_2.in1 1:pe_c0_r2.crossbar.mux_2.mux 1:pe_c0_r3.in0 1:pe_c0_r2.out2 1:pe_c0_r2.crossbar.out2 1:pe_c0_r2.crossbar.mux_2.out 1:pe_c0_r2.mux_1.in1 1:pe_c0_r2.mux_1.mux 1:pe_c0_r2.mux_1.out 1:pe_c0_r2.crossbar.in1 1:pe_c0_r3.crossbar.mux_4.mux 1:pe_c0_r3.rega.m_in 1:pe_c0_r3.rega.in 1:pe_c0_r3.crossbar.out4 1:pe_c0_r3.crossbar.mux_4.out 1:pe_c0_r3.mux_0.in0 1:pe_c0_r3.mux_0.mux 1:pe_c0_r3.mux_0.out 1:pe_c0_r3.crossbar.in0 1:pe_c0_r3.rega.reg 2:pe_c0_r3.rega.out 2:pe_c0_r3.rega.m_out 0:pe_c1_r2.ALU.out 0:pe_c1_r2.RES.in 0:pe_c1_r2.RES.m_in 0:pe_c1_r2.RES.reg 1:pe_c1_r2.RES.out 1:pe_c1_r2.RES.m_out 2:pe_c1_r2.crossbar.in5 2:pe_c1_r2.crossbar.mux_1.in5 2:pe_c1_r2.crossbar.mux_1.mux 2:pe_c1_r2.out1 2:pe_c2_r2.in3 2:pe_c1_r2.crossbar.out1 2:pe_c1_r2.crossbar.mux_1.out 2:pe_c2_r2.crossbar.mux_1.in3 2:pe_c2_r2.crossbar.mux_1.mux 2:pe_c2_r2.out1 2:pe_c3_r2.in3 2:pe_c2_r2.crossbar.out1 2:pe_c2_r2.crossbar.mux_1.out 2:pe_c2_r2.mux_3.in0 2:pe_c2_r2.mux_3.mux 2:pe_c2_r2.mux_3.out 2:pe_c2_r2.crossbar.in3 2:pe_c3_r2.crossbar.mux_2.in3 2:pe_c3_r2.crossbar.mux_2.mux 2:pe_c3_r3.in0 2:pe_c3_r2.out2 2:pe_c3_r2.crossbar.out2 2:pe_c3_r2.crossbar.mux_2.out 2:pe_c3_r2.mux_3.in0 2:pe_c3_r2.mux_3.mux 2:pe_c3_r2.mux_3.out 2:pe_c3_r2.crossbar.in3 2:pe_c3_r3.ALU.in_a 2:pe_c3_r3.crossbar.mux_4.in0 2:pe_c3_r3.crossbar.mux_4.mux 2:pe_c3_r3.rega.m_in 2:pe_c3_r3.crossbar.out4 2:pe_c3_r3.rega.in 2:pe_c3_r3.crossbar.mux_4.out 2:pe_c3_r3.mux_0.in0 2:pe_c3_r3.mux_0.mux 2:pe_c3_r3.mux_0.out 2:pe_c3_r3.crossbar.in0 2:pe_c3_r3.rega.reg 0:pe_c3_r3.rega.out 0:pe_c3_r3.rega.m_out 
0x574068f1e1f0:0:pe_c1_r2.mux_3.mux 0:pe_c1_r2.mux_3.out 0:pe_c1_r2.crossbar.in3 0:pe_c1_r2.mux_3.in0 0:pe_c2_r2.mux_3.mux 0:pe_c2_r2.mux_3.out 0:pe_c2_r2.crossbar.in3 0:pe_c0_r2.crossbar.mux_1.mux 0:pe_c1_r2.in3 0:pe_c0_r2.out1 0:pe_c0_r2.crossbar.out1 0:pe_c0_r2.crossbar.mux_1.out 0:pe_c0_r2.crossbar.mux_1.in6 0:pe_c0_r2.crossbar.in6 0:pe_c0_r2.RES.reg 1:pe_c0_r2.RES.out 1:pe_c0_r2.RES.m_out 0:pe_c0_r2.ALU.out 0:pe_c0_r2.RES.in 0:pe_c0_r2.RES.m_in 1:pe_c2_r3.rega.m_enable 1:pe_c2_r3.rega.reg 2:pe_c2_r3.rega.out 2:pe_c2_r3.rega.m_out 1:pe_c1_r2.crossbar.mux_2.in3 1:pe_c1_r2.crossbar.mux_2.mux 1:pe_c1_r3.in0 1:pe_c1_r2.out2 1:pe_c1_r2.crossbar.out2 1:pe_c1_r2.crossbar.mux_2.out 1:pe_c1_r2.mux_3.in1 1:pe_c1_r2.mux_3.mux 1:pe_c1_r2.mux_3.out 1:pe_c1_r2.crossbar.in3 1:pe_c1_r2.reg3.in 1:pe_c1_r2.reg3.m_in 1:pe_c1_r2.reg3.reg 2:pe_c1_r2.reg3.out 2:pe_c1_r2.reg3.m_out 1:pe_c1_r3.crossbar.mux_4.in0 1:pe_c1_r3.crossbar.mux_4.mux 1:pe_c1_r3.rega.m_in 1:pe_c1_r3.crossbar.out4 1:pe_c1_r3.rega.in 1:pe_c1_r3.crossbar.mux_4.out 1:pe_c1_r3.mux_0.in0 1:pe_c1_r3.mux_0.mux 1:pe_c1_r3.mux_0.out 1:pe_c1_r3.crossbar.in0 1:pe_c1_r3.rega.reg 2:pe_c1_r3.rega.out 2:pe_c1_r3.rega.m_out 0:pe_c2_r3.rega.reg 1:pe_c2_r3.rega.out 1:pe_c2_r3.rega.m_out 0:pe_c2_r3.mux_0.in0 0:pe_c2_r3.mux_0.mux 0:pe_c2_r3.mux_0.out 0:pe_c2_r3.crossbar.in0 2:pe_c0_r2.RES.m_enable 2:pe_c0_r2.RES.reg 0:pe_c0_r2.RES.out 0:pe_c0_r2.RES.m_out 0:pe_c2_r3.crossbar.mux_4.in0 0:pe_c2_r3.crossbar.mux_4.mux 0:pe_c2_r3.rega.m_in 0:pe_c2_r3.rega.in 0:pe_c2_r3.crossbar.out4 0:pe_c2_r3.crossbar.mux_4.out 1:pe_c0_r2.crossbar.in6 1:pe_c0_r2.crossbar.mux_1.in6 1:pe_c0_r2.crossbar.mux_1.mux 1:pe_c0_r2.out1 1:pe_c1_r2.in3 1:pe_c0_r2.crossbar.out1 1:pe_c0_r2.crossbar.mux_1.out 1:pe_c0_r2.RES.m_enable 1:pe_c0_r2.RES.reg 2:pe_c0_r2.RES.out 2:pe_c0_r2.RES.m_out 0:pe_c2_r2.mux_3.in0 0:pe_c1_r2.reg3.m_enable 0:pe_c2_r2.crossbar.mux_2.in3 0:pe_c2_r2.crossbar.mux_2.mux 0:pe_c2_r3.in0 0:pe_c2_r2.out2 0:pe_c2_r2.crossbar.out2 0:pe_c2_r2.crossbar.mux_2.out 0:pe_c1_r2.reg3.reg 1:pe_c1_r2.reg3.out 1:pe_c1_r2.reg3.m_out 0:pe_c1_r2.crossbar.mux_1.in3 0:pe_c1_r2.crossbar.mux_1.mux 0:pe_c1_r2.crossbar.out1 0:pe_c2_r2.in3 0:pe_c1_r2.out1 0:pe_c1_r2.crossbar.mux_1.out 2:pe_c1_r2.reg3.m_enable 2:pe_c1_r2.reg3.reg 0:pe_c1_r2.reg3.out 0:pe_c1_r2.reg3.m_out 2:pe_c1_r3.ALU.in_a 2:pe_c2_r3.ALU.in_a 
0x574068f1e3e0:1:pe_c0_r4.crossbar.mux_1.in2 1:pe_c0_r4.crossbar.mux_1.mux 1:pe_c1_r4.in3 1:pe_c0_r4.out1 1:pe_c0_r4.crossbar.out1 1:pe_c0_r4.crossbar.mux_1.out 1:pe_c0_r4.mux_2.in0 1:pe_c0_r4.mux_2.mux 1:pe_c0_r4.mux_2.out 1:pe_c0_r4.crossbar.in2 1:pe_c1_r4.crossbar.mux_5.in3 1:pe_c1_r4.crossbar.mux_5.mux 1:pe_c1_r4.regb.m_in 1:pe_c1_r4.regb.in 1:pe_c1_r4.crossbar.out5 1:pe_c1_r4.crossbar.mux_5.out 1:pe_c1_r4.mux_3.in0 1:pe_c1_r4.mux_3.mux 1:pe_c1_r4.mux_3.out 1:pe_c1_r4.crossbar.in3 1:pe_c1_r4.regb.reg 2:pe_c1_r4.regb.out 2:pe_c1_r4.regb.m_out 1:pe_c1_r5.crossbar.mux_5.in3 1:pe_c1_r5.crossbar.mux_5.mux 1:pe_c1_r5.regb.m_in 1:pe_c1_r5.regb.in 1:pe_c1_r5.crossbar.out5 1:pe_c1_r5.crossbar.mux_5.out 1:pe_c1_r5.mux_3.in0 1:pe_c1_r5.mux_3.mux 1:pe_c1_r5.mux_3.out 1:pe_c1_r5.crossbar.in3 1:pe_c1_r5.regb.reg 2:pe_c1_r5.regb.out 2:pe_c1_r5.regb.m_out 1:pe_c0_r5.ALU.out 1:pe_c0_r5.crossbar.in5 1:pe_c0_r5.crossbar.mux_0.in5 1:pe_c0_r5.crossbar.mux_0.mux 1:pe_c0_r5.out0 1:pe_c0_r4.in2 1:pe_c0_r5.crossbar.out0 1:pe_c0_r5.crossbar.mux_0.out 1:pe_c0_r5.crossbar.mux_1.in5 1:pe_c0_r5.crossbar.mux_1.mux 1:pe_c1_r5.in3 1:pe_c0_r5.out1 1:pe_c0_r5.crossbar.out1 1:pe_c0_r5.crossbar.mux_1.out 2:pe_c1_r4.ALU.in_b 2:pe_c1_r5.ALU.in_b 
0x574068f1e5d0:1:pe_c2_r5.crossbar.mux_4.in4 1:pe_c2_r5.crossbar.mux_4.mux 1:pe_c2_r5.rega.m_in 1:pe_c2_r5.crossbar.out4 1:pe_c2_r5.rega.in 1:pe_c2_r5.crossbar.mux_4.out 1:pe_c2_r5.rega.reg 2:pe_c2_r5.rega.out 2:pe_c2_r5.rega.m_out 1:pe_c2_r4.mux_2.in0 1:pe_c2_r4.mux_2.mux 1:pe_c2_r4.mux_2.out 1:pe_c2_r4.crossbar.in2 1:pe_c2_r4.rega.reg 2:pe_c2_r4.rega.out 2:pe_c2_r4.rega.m_out 1:pe_c2_r5.ALU.out 1:pe_c2_r5.crossbar.in4 1:pe_c2_r5.crossbar.mux_0.in4 1:pe_c2_r5.crossbar.mux_0.mux 1:pe_c2_r5.out0 1:pe_c2_r5.crossbar.out0 1:pe_c2_r4.in2 1:pe_c2_r5.crossbar.mux_0.out 1:pe_c2_r4.crossbar.mux_4.in2 1:pe_c2_r4.crossbar.mux_4.mux 1:pe_c2_r4.rega.m_in 1:pe_c2_r4.crossbar.out4 1:pe_c2_r4.rega.in 1:pe_c2_r4.crossbar.mux_4.out 2:pe_c2_r4.ALU.in_a 2:pe_c2_r5.ALU.in_a 
0x574068f1e7c0:0:pe_c2_r4.ALU.in_a 2:pe_c1_r4.ALU.out 2:pe_c1_r4.crossbar.in4 2:pe_c1_r4.crossbar.mux_1.in4 2:pe_c1_r4.crossbar.mux_1.mux 2:pe_c1_r4.out1 2:pe_c2_r4.in3 2:pe_c1_r4.crossbar.out1 2:pe_c1_r4.crossbar.mux_1.out 2:pe_c2_r4.crossbar.mux_4.in3 2:pe_c2_r4.crossbar.mux_4.mux 2:pe_c2_r4.rega.m_in 2:pe_c2_r4.crossbar.out4 2:pe_c2_r4.rega.in 2:pe_c2_r4.crossbar.mux_4.out 2:pe_c2_r4.mux_3.in0 2:pe_c2_r4.mux_3.mux 2:pe_c2_r4.mux_3.out 2:pe_c2_r4.crossbar.in3 2:pe_c2_r4.rega.reg 0:pe_c2_r4.rega.out 0:pe_c2_r4.rega.m_out 
0x574068f1eb60:0:pe_c2_r4.ALU.in_b 2:pe_c2_r4.crossbar.mux_5.in2 2:pe_c2_r4.crossbar.mux_5.mux 2:pe_c2_r4.regb.m_in 2:pe_c2_r4.regb.in 2:pe_c2_r4.crossbar.out5 2:pe_c2_r4.crossbar.mux_5.out 2:pe_c2_r4.mux_2.in0 2:pe_c2_r4.mux_2.mux 2:pe_c2_r4.mux_2.out 2:pe_c2_r4.crossbar.in2 2:pe_c2_r4.regb.reg 0:pe_c2_r4.regb.out 0:pe_c2_r4.regb.m_out 2:pe_c2_r5.ALU.out 2:pe_c2_r5.crossbar.in4 2:pe_c2_r5.crossbar.mux_0.in4 2:pe_c2_r5.crossbar.mux_0.mux 2:pe_c2_r5.out0 2:pe_c2_r5.crossbar.out0 2:pe_c2_r4.in2 2:pe_c2_r5.crossbar.mux_0.out 
0x574068f1ecd0:0:pe_c2_r4.rega.reg 1:pe_c2_r4.rega.out 1:pe_c2_r4.rega.m_out 1:pe_c2_r4.ALU.in_a 0:pe_c2_r4.crossbar.mux_4.in4 0:pe_c2_r4.crossbar.mux_4.mux 0:pe_c2_r4.rega.m_in 0:pe_c2_r4.rega.in 0:pe_c2_r4.crossbar.out4 0:pe_c2_r4.crossbar.mux_4.out 0:pe_c2_r4.ALU.out 0:pe_c2_r4.crossbar.in4 
0x574068f1ee60:1:pe_c3_r3.crossbar.mux_5.in2 1:pe_c3_r3.crossbar.mux_5.mux 1:pe_c3_r3.regb.m_in 1:pe_c3_r3.regb.in 1:pe_c3_r3.crossbar.out5 1:pe_c3_r3.crossbar.mux_5.out 1:pe_c2_r4.ALU.out 1:pe_c2_r4.crossbar.in4 1:pe_c2_r4.crossbar.mux_0.in4 1:pe_c2_r4.crossbar.mux_0.mux 1:pe_c2_r4.out0 1:pe_c2_r4.crossbar.out0 1:pe_c2_r3.in2 1:pe_c2_r4.crossbar.mux_0.out 1:pe_c2_r4.crossbar.mux_1.in4 1:pe_c2_r4.crossbar.mux_1.mux 1:pe_c2_r4.out1 1:pe_c3_r4.in3 1:pe_c2_r4.crossbar.out1 1:pe_c2_r4.crossbar.mux_1.out 1:pe_c3_r3.mux_2.in0 1:pe_c3_r3.mux_2.mux 1:pe_c3_r3.mux_2.out 1:pe_c3_r3.crossbar.in2 1:pe_c3_r3.regb.reg 2:pe_c3_r3.regb.out 2:pe_c3_r3.regb.m_out 1:pe_c3_r4.crossbar.mux_0.in3 1:pe_c3_r4.crossbar.mux_0.mux 1:pe_c3_r4.out0 1:pe_c3_r4.crossbar.out0 1:pe_c3_r3.in2 1:pe_c3_r4.crossbar.mux_0.out 1:pe_c1_r3.crossbar.mux_3.in1 1:pe_c1_r3.crossbar.mux_3.mux 1:pe_c1_r3.out3 1:pe_c1_r3.crossbar.out3 1:pe_c0_r3.in1 1:pe_c1_r3.crossbar.mux_3.out 1:pe_c1_r3.mux_1.in0 1:pe_c1_r3.mux_1.mux 1:pe_c1_r3.mux_1.out 1:pe_c1_r3.crossbar.in1 1:pe_c3_r4.mux_3.in0 1:pe_c3_r4.mux_3.mux 1:pe_c3_r4.mux_3.out 1:pe_c3_r4.crossbar.in3 2:pe_c0_r3.ALU.in_b 1:pe_c2_r3.crossbar.mux_3.in2 1:pe_c2_r3.crossbar.mux_3.mux 1:pe_c2_r3.out3 1:pe_c1_r3.in1 1:pe_c2_r3.crossbar.out3 1:pe_c2_r3.crossbar.mux_3.out 1:pe_c2_r3.mux_2.in0 1:pe_c2_r3.mux_2.mux 1:pe_c2_r3.mux_2.out 1:pe_c2_r3.crossbar.in2 1:pe_c0_r3.crossbar.mux_5.in1 1:pe_c0_r3.crossbar.mux_5.mux 1:pe_c0_r3.regb.m_in 1:pe_c0_r3.regb.in 1:pe_c0_r3.crossbar.out5 1:pe_c0_r3.crossbar.mux_5.out 1:pe_c0_r3.mux_1.in0 1:pe_c0_r3.mux_1.mux 1:pe_c0_r3.mux_1.out 1:pe_c0_r3.crossbar.in1 1:pe_c0_r3.regb.reg 2:pe_c0_r3.regb.out 2:pe_c0_r3.regb.m_out 2:pe_c3_r3.ALU.in_b 
0x574068f1eff0:2:pe_c1_r4.crossbar.mux_4.in1 2:pe_c1_r4.crossbar.mux_4.mux 2:pe_c1_r4.rega.m_in 2:pe_c1_r4.crossbar.out4 2:pe_c1_r4.rega.in 2:pe_c1_r4.crossbar.mux_4.out 2:pe_c1_r4.mux_1.in0 2:pe_c1_r4.mux_1.mux 2:pe_c1_r4.mux_1.out 2:pe_c1_r4.crossbar.in1 2:pe_c1_r4.rega.reg 0:pe_c1_r4.rega.out 0:pe_c1_r4.rega.m_out 2:pe_c2_r4.ALU.out 2:pe_c2_r4.crossbar.in4 2:pe_c2_r4.crossbar.mux_3.in4 2:pe_c2_r4.crossbar.mux_3.mux 2:pe_c2_r4.out3 2:pe_c1_r4.in1 2:pe_c2_r4.crossbar.out3 2:pe_c2_r4.crossbar.mux_3.out 0:pe_c1_r4.ALU.in_a 
0x574068f1f150:2:pe_c1_r4.crossbar.mux_5.in2 2:pe_c1_r4.crossbar.mux_5.mux 2:pe_c1_r4.regb.m_in 2:pe_c1_r4.regb.in 2:pe_c1_r4.crossbar.out5 2:pe_c1_r4.crossbar.mux_5.out 2:pe_c1_r4.mux_2.in0 2:pe_c1_r4.mux_2.mux 2:pe_c1_r4.mux_2.out 2:pe_c1_r4.crossbar.in2 2:pe_c1_r4.regb.reg 0:pe_c1_r4.regb.out 0:pe_c1_r4.regb.m_out 2:pe_c1_r5.ALU.out 2:pe_c1_r5.crossbar.in4 2:pe_c1_r5.crossbar.mux_0.in4 2:pe_c1_r5.crossbar.mux_0.mux 2:pe_c1_r5.out0 2:pe_c1_r5.crossbar.out0 2:pe_c1_r4.in2 2:pe_c1_r5.crossbar.mux_0.out 0:pe_c1_r4.ALU.in_b 
0x574068f1f300:0:pe_c1_r4.crossbar.mux_0.in4 0:pe_c1_r3.mux_2.mux 0:pe_c1_r3.mux_2.out 0:pe_c1_r3.crossbar.in2 1:pe_c1_r3.ALU.in_a 0:pe_c1_r3.in2 0:pe_c1_r4.crossbar.mux_0.mux 0:pe_c1_r4.out0 0:pe_c1_r4.crossbar.out0 0:pe_c1_r4.crossbar.mux_0.out 0:pe_c1_r3.crossbar.mux_4.in2 0:pe_c1_r3.crossbar.mux_4.mux 0:pe_c1_r3.rega.m_in 0:pe_c1_r3.rega.in 0:pe_c1_r3.crossbar.out4 0:pe_c1_r3.crossbar.mux_4.out 0:pe_c1_r3.rega.reg 1:pe_c1_r3.rega.out 1:pe_c1_r3.rega.m_out 0:pe_c1_r3.mux_2.in0 0:pe_c1_r4.crossbar.in4 0:pe_c1_r4.ALU.out 
0x574068f1f490:1:pe_c2_r3.regb.reg 2:pe_c2_r3.regb.out 2:pe_c2_r3.regb.m_out 1:pe_c1_r3.ALU.out 1:pe_c1_r3.crossbar.in4 1:pe_c1_r3.crossbar.mux_1.in4 1:pe_c1_r3.crossbar.mux_1.mux 1:pe_c1_r3.out1 1:pe_c2_r3.in3 1:pe_c1_r3.crossbar.out1 1:pe_c1_r3.crossbar.mux_1.out 1:pe_c1_r3.crossbar.mux_5.in4 1:pe_c1_r3.crossbar.mux_5.mux 1:pe_c1_r3.regb.m_in 1:pe_c1_r3.regb.in 1:pe_c1_r3.crossbar.out5 1:pe_c1_r3.crossbar.mux_5.out 1:pe_c1_r3.regb.reg 2:pe_c1_r3.regb.out 2:pe_c1_r3.regb.m_out 1:pe_c2_r3.crossbar.mux_5.in3 1:pe_c2_r3.crossbar.mux_5.mux 1:pe_c2_r3.regb.m_in 1:pe_c2_r3.regb.in 1:pe_c2_r3.crossbar.out5 1:pe_c2_r3.crossbar.mux_5.out 1:pe_c2_r3.mux_3.in0 1:pe_c2_r3.mux_3.mux 1:pe_c2_r3.mux_3.out 1:pe_c2_r3.crossbar.in3 2:pe_c1_r3.ALU.in_b 2:pe_c2_r3.ALU.in_b 
0x574068f1f670:0:pe_c0_r3.ALU.in_a 2:pe_c0_r3.ALU.out 2:pe_c0_r3.crossbar.in5 2:pe_c0_r3.crossbar.mux_4.in5 2:pe_c0_r3.crossbar.mux_4.mux 2:pe_c0_r3.rega.m_in 2:pe_c0_r3.rega.in 2:pe_c0_r3.crossbar.out4 2:pe_c0_r3.crossbar.mux_4.out 2:pe_c0_r3.rega.reg 0:pe_c0_r3.rega.out 0:pe_c0_r3.rega.m_out 
0x574068f1f7d0:0:pe_c0_r3.ALU.in_b 2:pe_c0_r3.crossbar.mux_5.in1 2:pe_c0_r3.crossbar.mux_5.mux 2:pe_c0_r3.regb.m_in 2:pe_c0_r3.regb.in 2:pe_c0_r3.crossbar.out5 2:pe_c0_r3.crossbar.mux_5.out 2:pe_c0_r3.mux_1.in0 2:pe_c0_r3.mux_1.mux 2:pe_c0_r3.mux_1.out 2:pe_c0_r3.crossbar.in1 2:pe_c0_r3.regb.reg 0:pe_c0_r3.regb.out 0:pe_c0_r3.regb.m_out 2:pe_c1_r3.ALU.out 2:pe_c1_r3.crossbar.in4 2:pe_c1_r3.crossbar.mux_3.in4 2:pe_c1_r3.crossbar.mux_3.mux 2:pe_c1_r3.out3 2:pe_c1_r3.crossbar.out3 2:pe_c0_r3.in1 2:pe_c1_r3.crossbar.mux_3.out 
0x574068f1f980:0:pe_c2_r3.ALU.in_a 2:pe_c2_r3.crossbar.mux_4.in1 2:pe_c2_r3.crossbar.mux_4.mux 2:pe_c2_r3.rega.m_in 2:pe_c2_r3.crossbar.out4 2:pe_c2_r3.rega.in 2:pe_c2_r3.crossbar.mux_4.out 2:pe_c2_r3.mux_1.in0 2:pe_c2_r3.mux_1.mux 2:pe_c2_r3.mux_1.out 2:pe_c2_r3.crossbar.in1 2:pe_c2_r3.rega.reg 0:pe_c2_r3.rega.out 0:pe_c2_r3.rega.m_out 2:pe_c3_r3.ALU.out 2:pe_c3_r3.crossbar.in4 2:pe_c3_r3.crossbar.mux_3.in4 2:pe_c3_r3.crossbar.mux_3.mux 2:pe_c3_r3.out3 2:pe_c2_r3.in1 2:pe_c3_r3.crossbar.out3 2:pe_c3_r3.crossbar.mux_3.out 
0x574068f1fb10:0:pe_c2_r3.ALU.in_b 2:pe_c2_r3.ALU.out 2:pe_c2_r3.crossbar.in4 2:pe_c2_r3.crossbar.mux_5.in4 2:pe_c2_r3.crossbar.mux_5.mux 2:pe_c2_r3.regb.m_in 2:pe_c2_r3.regb.in 2:pe_c2_r3.crossbar.out5 2:pe_c2_r3.crossbar.mux_5.out 2:pe_c2_r3.regb.reg 0:pe_c2_r3.regb.out 0:pe_c2_r3.regb.m_out 
0x574068f1fcc0:0:pe_c0_r3.crossbar.in5 0:pe_c0_r3.ALU.out 0:mem_0.mux_data.in3 0:mem_0.mux_data.mux 0:mem_0.mux_data.out 0:mem_0.mem_unit.data_in 0:mem_0.in3 0:pe_c0_r3.crossbar.mux_3.mux 0:pe_c0_r3.out3 0:pe_c0_r3.crossbar.out3 0:pe_c0_r3.crossbar.mux_3.out 0:pe_c0_r3.crossbar.mux_3.in5 
0x574068f1fe50:0:mem_2.mux_data.mux 0:mem_2.mux_data.out 0:mem_2.mem_unit.data_in 0:mem_2.mux_data.in2 0:mem_2.in2 0:pe_c0_r2.mux_1.in0 0:pe_c0_r2.mux_1.mux 0:pe_c0_r2.mux_1.out 0:pe_c0_r2.crossbar.in1 0:pe_c0_r2.crossbar.mux_3.mux 0:pe_c0_r2.out3 0:pe_c0_r2.crossbar.out3 0:pe_c0_r2.crossbar.mux_3.out 0:pe_c0_r2.crossbar.mux_3.in1 0:pe_c1_r2.mux_1.out 0:pe_c1_r2.mux_1.mux 0:pe_c1_r2.crossbar.in1 0:pe_c2_r2.mux_2.in0 0:pe_c2_r2.mux_2.mux 0:pe_c2_r2.mux_2.out 0:pe_c2_r2.crossbar.in2 0:pe_c2_r3.crossbar.mux_0.in4 0:pe_c2_r3.crossbar.mux_0.mux 0:pe_c2_r3.out0 0:pe_c2_r2.in2 0:pe_c2_r3.crossbar.out0 0:pe_c2_r3.crossbar.mux_0.out 0:pe_c2_r3.crossbar.in4 0:pe_c2_r2.crossbar.mux_3.in2 0:pe_c1_r2.in1 0:pe_c2_r2.crossbar.mux_3.mux 0:pe_c2_r2.out3 0:pe_c2_r2.crossbar.out3 0:pe_c2_r2.crossbar.mux_3.out 0:pe_c2_r3.ALU.out 0:pe_c1_r2.mux_1.in0 0:pe_c1_r2.crossbar.mux_3.in1 0:pe_c1_r2.out3 0:pe_c0_r2.in1 0:pe_c1_r2.crossbar.mux_3.mux 0:pe_c1_r2.crossbar.out3 0:pe_c1_r2.crossbar.mux_3.out 
0x574068f201e0:0:pe_c4_r4.crossbar.in5 0:pe_c4_r4.crossbar.mux_4.in5 0:pe_c4_r4.crossbar.mux_4.mux 0:pe_c4_r4.rega.m_in 0:pe_c4_r4.crossbar.out4 0:pe_c4_r4.rega.in 0:pe_c4_r4.crossbar.mux_4.out 0:pe_c4_r4.rega.reg 1:pe_c4_r4.rega.out 1:pe_c4_r4.rega.m_out 1:pe_c4_r4.ALU.in_a 1:pe_c4_r4.ALU.out 1:pe_c4_r4.RES.in 1:pe_c4_r4.RES.m_in 1:pe_c4_r4.RES.reg 2:pe_c4_r4.RES.out 2:pe_c4_r4.RES.m_out 1:pe_c4_r4.crossbar.in4 1:pe_c4_r4.crossbar.mux_2.in4 1:pe_c4_r4.crossbar.mux_2.mux 1:pe_c4_r5.in0 1:pe_c4_r4.out2 1:pe_c4_r4.crossbar.out2 1:pe_c4_r4.crossbar.mux_2.out 1:pe_c4_r4.crossbar.mux_3.in4 1:pe_c4_r4.out3 1:pe_c4_r4.crossbar.mux_3.mux 1:pe_c3_r4.in1 1:pe_c4_r4.crossbar.out3 1:pe_c4_r4.crossbar.mux_3.out 1:pe_c4_r5.crossbar.mux_5.in0 1:pe_c4_r5.crossbar.mux_5.mux 1:pe_c4_r5.regb.m_in 1:pe_c4_r5.regb.in 1:pe_c4_r5.crossbar.out5 1:pe_c4_r5.crossbar.mux_5.out 1:pe_c4_r5.mux_0.in0 1:pe_c4_r5.mux_0.mux 1:pe_c4_r5.mux_0.out 1:pe_c4_r5.crossbar.in0 1:pe_c4_r5.regb.reg 2:pe_c4_r5.regb.out 2:pe_c4_r5.regb.m_out 1:pe_c3_r4.crossbar.mux_5.in1 1:pe_c3_r4.crossbar.mux_5.mux 1:pe_c3_r4.regb.m_in 1:pe_c3_r4.regb.in 1:pe_c3_r4.crossbar.out5 1:pe_c3_r4.crossbar.mux_5.out 1:pe_c3_r4.mux_1.in0 1:pe_c3_r4.mux_1.mux 1:pe_c3_r4.mux_1.out 1:pe_c3_r4.crossbar.in1 1:pe_c3_r4.regb.reg 2:pe_c3_r4.regb.out 2:pe_c3_r4.regb.m_out 2:pe_c3_r4.ALU.in_b 2:pe_c4_r4.RES.m_enable 2:pe_c4_r4.RES.reg 0:pe_c4_r4.RES.out 0:pe_c4_r4.RES.m_out 2:pe_c4_r5.ALU.in_b 
0x574068f20370:0:pe_c0_r4.ALU.in_b 2:pe_c0_r4.crossbar.mux_5.in1 2:pe_c0_r4.crossbar.mux_5.mux 2:pe_c0_r4.regb.m_in 2:pe_c0_r4.regb.in 2:pe_c0_r4.crossbar.out5 2:pe_c0_r4.crossbar.mux_5.out 2:pe_c0_r4.mux_1.in0 2:pe_c0_r4.mux_1.mux 2:pe_c0_r4.mux_1.out 2:pe_c0_r4.crossbar.in1 2:pe_c0_r4.regb.reg 0:pe_c0_r4.regb.out 0:pe_c0_r4.regb.m_out 2:pe_c1_r3.crossbar.mux_2.in1 2:pe_c1_r3.crossbar.mux_2.mux 2:pe_c1_r4.in0 2:pe_c1_r3.out2 2:pe_c1_r3.crossbar.out2 2:pe_c1_r3.crossbar.mux_2.out 2:pe_c1_r3.mux_1.in0 2:pe_c1_r3.mux_1.mux 2:pe_c1_r3.mux_1.out 2:pe_c1_r3.crossbar.in1 2:pe_c1_r4.crossbar.mux_3.in0 2:pe_c1_r4.crossbar.mux_3.mux 2:pe_c1_r4.out3 2:pe_c0_r4.in1 2:pe_c1_r4.crossbar.out3 2:pe_c1_r4.crossbar.mux_3.out 2:pe_c1_r4.mux_0.in0 2:pe_c1_r4.mux_0.mux 2:pe_c1_r4.mux_0.out 2:pe_c1_r4.crossbar.in0 2:pe_c2_r3.crossbar.mux_3.in2 2:pe_c2_r3.crossbar.mux_3.mux 2:pe_c2_r3.out3 2:pe_c1_r3.in1 2:pe_c2_r3.crossbar.out3 2:pe_c2_r3.crossbar.mux_3.out 2:pe_c2_r3.mux_2.in0 2:pe_c2_r3.mux_2.mux 2:pe_c2_r3.mux_2.out 2:pe_c2_r3.crossbar.in2 2:pe_c2_r4.crossbar.mux_0.in1 2:pe_c2_r4.crossbar.mux_0.mux 2:pe_c2_r4.out0 2:pe_c2_r4.crossbar.out0 2:pe_c2_r3.in2 2:pe_c2_r4.crossbar.mux_0.out 2:pe_c2_r4.mux_1.in0 2:pe_c2_r4.mux_1.mux 2:pe_c2_r4.mux_1.out 2:pe_c2_r4.crossbar.in1 2:pe_c3_r4.crossbar.mux_3.in1 2:pe_c3_r4.crossbar.mux_3.mux 2:pe_c3_r4.out3 2:pe_c2_r4.in1 2:pe_c3_r4.crossbar.out3 2:pe_c3_r4.crossbar.mux_3.out 2:pe_c3_r4.mux_1.in0 2:pe_c3_r4.mux_1.mux 2:pe_c3_r4.mux_1.out 2:pe_c3_r4.crossbar.in1 2:pe_c4_r4.ALU.out 2:pe_c4_r4.crossbar.in4 2:pe_c4_r4.crossbar.mux_3.in4 2:pe_c4_r4.crossbar.mux_3.mux 2:pe_c4_r4.out3 2:pe_c3_r4.in1 2:pe_c4_r4.crossbar.out3 2:pe_c4_r4.crossbar.mux_3.out 
0x574068f20520:1:pe_c4_r4.crossbar.mux_5.in3 1:pe_c4_r4.crossbar.mux_5.mux 1:pe_c4_r4.regb.m_in 1:pe_c4_r4.regb.in 1:pe_c4_r4.crossbar.out5 1:pe_c4_r4.crossbar.mux_5.out 1:pe_c3_r4.ALU.in_b 1:pe_c3_r4.ALU.out 1:pe_c3_r4.RES.in 1:pe_c3_r4.RES.m_in 1:pe_c3_r4.RES.reg 2:pe_c3_r4.RES.out 2:pe_c3_r4.RES.m_out 1:pe_c3_r4.crossbar.in4 1:pe_c3_r4.crossbar.mux_1.in4 1:pe_c3_r4.crossbar.mux_1.mux 1:pe_c4_r4.in3 1:pe_c3_r4.out1 1:pe_c3_r4.crossbar.out1 1:pe_c3_r4.crossbar.mux_1.out 1:pe_c4_r4.mux_3.in0 1:pe_c4_r4.mux_3.mux 1:pe_c4_r4.mux_3.out 1:pe_c4_r4.crossbar.in3 1:pe_c4_r4.regb.reg 2:pe_c4_r4.regb.out 2:pe_c4_r4.regb.m_out 0:pe_c3_r4.regb.m_enable 0:pe_c3_r4.regb.reg 1:pe_c3_r4.regb.out 1:pe_c3_r4.regb.m_out 2:pe_c3_r4.crossbar.in5 2:pe_c3_r4.crossbar.mux_5.in5 2:pe_c3_r4.crossbar.mux_5.mux 2:pe_c3_r4.regb.m_in 2:pe_c3_r4.regb.in 2:pe_c3_r4.crossbar.out5 2:pe_c3_r4.crossbar.mux_5.out 2:pe_c3_r4.regb.reg 0:pe_c3_r4.regb.out 0:pe_c3_r4.regb.m_out 2:pe_c4_r4.ALU.in_b 
0x574068f20aa0:2:mem_4.in4 2:mem_4.mux_addr.in4 2:mem_4.mux_addr.mux 2:mem_4.mux_addr.out 2:mem_4.mem_unit.addr 0:pe_c0_r4.RES.reg 1:pe_c0_r4.RES.out 1:pe_c0_r4.RES.m_out 0:pe_c0_r4.ALU.out 0:pe_c0_r4.RES.in 0:pe_c0_r4.RES.m_in 1:pe_c0_r4.RES.m_enable 1:pe_c0_r4.RES.reg 2:pe_c0_r4.RES.out 2:pe_c0_r4.RES.m_out 2:pe_c0_r4.crossbar.in6 2:pe_c0_r4.crossbar.mux_3.in6 2:pe_c0_r4.crossbar.mux_3.mux 2:pe_c0_r4.out3 2:pe_c0_r4.crossbar.out3 2:pe_c0_r4.crossbar.mux_3.out 
0x574068f20c30:0:pe_c1_r5.crossbar.mux_4.in0 0:pe_c1_r5.rega.m_in 0:pe_c1_r5.rega.in 0:pe_c1_r5.crossbar.mux_4.mux 0:pe_c1_r5.crossbar.out4 0:pe_c1_r5.crossbar.mux_4.out 0:pe_c1_r5.rega.reg 1:pe_c1_r5.rega.out 1:pe_c1_r5.rega.m_out 0:pe_c0_r4.mux_3.mux 0:pe_c0_r4.mux_3.out 0:pe_c0_r4.crossbar.in3 0:pe_c0_r4.mux_3.in0 0:pe_c1_r5.mux_0.in0 0:pe_c1_r5.mux_0.mux 0:pe_c1_r5.mux_0.out 0:pe_c1_r5.crossbar.in0 0:pe_c1_r4.rega.reg 1:pe_c1_r4.rega.out 1:pe_c1_r4.rega.m_out 0:pe_c0_r4.crossbar.mux_1.in3 1:pe_c1_r4.ALU.in_a 0:pe_c1_r4.mux_3.mux 0:pe_c1_r4.mux_3.out 0:pe_c1_r4.crossbar.in3 0:pe_c0_r4.crossbar.mux_1.mux 0:pe_c1_r4.in3 0:pe_c0_r4.out1 0:pe_c0_r4.crossbar.out1 0:pe_c0_r4.crossbar.mux_1.out 1:pe_c1_r5.ALU.in_a 0:pe_c1_r4.mux_3.in0 0:pe_c1_r4.crossbar.mux_2.in3 0:pe_c1_r4.crossbar.mux_2.mux 0:pe_c1_r5.in0 0:pe_c1_r4.out2 0:pe_c1_r4.crossbar.out2 0:pe_c1_r4.crossbar.mux_2.out 0:pe_c1_r4.crossbar.mux_4.in3 0:pe_c1_r4.crossbar.mux_4.mux 0:pe_c1_r4.rega.m_in 0:pe_c1_r4.rega.in 0:pe_c1_r4.crossbar.out4 0:pe_c1_r4.crossbar.mux_4.out 0:mem_4.out_A 0:pe_c0_r4.in3 0:mem_4.mem_unit.data_out 
0x574068f20e50:1:pe_c2_r4.mux_3.in0 1:pe_c2_r4.mux_3.mux 1:pe_c2_r4.mux_3.out 1:pe_c2_r4.crossbar.in3 1:pe_c2_r4.regb.reg 2:pe_c2_r4.regb.out 2:pe_c2_r4.regb.m_out 1:pe_c2_r4.crossbar.mux_5.in3 1:pe_c2_r4.crossbar.mux_5.mux 1:pe_c2_r4.regb.m_in 1:pe_c2_r4.regb.in 1:pe_c2_r4.crossbar.out5 1:pe_c2_r4.crossbar.mux_5.out 1:pe_c1_r4.ALU.out 1:pe_c1_r4.crossbar.in4 1:pe_c1_r4.crossbar.mux_1.in4 1:pe_c1_r4.crossbar.mux_1.mux 1:pe_c1_r4.out1 1:pe_c2_r4.in3 1:pe_c1_r4.crossbar.out1 1:pe_c1_r4.crossbar.mux_1.out 1:pe_c1_r4.crossbar.mux_4.in4 1:pe_c1_r4.crossbar.mux_4.mux 1:pe_c1_r4.rega.m_in 1:pe_c1_r4.crossbar.out4 1:pe_c1_r4.rega.in 1:pe_c1_r4.crossbar.mux_4.out 1:pe_c1_r4.rega.reg 2:pe_c1_r4.rega.out 2:pe_c1_r4.rega.m_out 2:pe_c1_r4.ALU.in_a 2:pe_c2_r4.ALU.in_b 
0x574068f21020:1:pe_c2_r5.crossbar.mux_5.in3 1:pe_c2_r5.crossbar.mux_5.mux 1:pe_c2_r5.regb.m_in 1:pe_c2_r5.regb.in 1:pe_c2_r5.crossbar.out5 1:pe_c2_r5.crossbar.mux_5.out 1:pe_c2_r5.mux_3.in0 1:pe_c2_r5.mux_3.mux 1:pe_c2_r5.mux_3.out 1:pe_c2_r5.crossbar.in3 1:pe_c2_r5.regb.reg 2:pe_c2_r5.regb.out 2:pe_c2_r5.regb.m_out 1:pe_c1_r5.ALU.out 1:pe_c1_r5.crossbar.in4 1:pe_c1_r5.crossbar.mux_1.in4 1:pe_c1_r5.crossbar.mux_1.mux 1:pe_c1_r5.out1 1:pe_c2_r5.in3 1:pe_c1_r5.crossbar.out1 1:pe_c1_r5.crossbar.mux_1.out 1:pe_c1_r5.crossbar.mux_4.in4 1:pe_c1_r5.crossbar.mux_4.mux 1:pe_c1_r5.rega.m_in 1:pe_c1_r5.crossbar.out4 1:pe_c1_r5.rega.in 1:pe_c1_r5.crossbar.mux_4.out 1:pe_c1_r5.rega.reg 2:pe_c1_r5.rega.out 2:pe_c1_r5.rega.m_out 2:pe_c1_r5.ALU.in_a 2:pe_c2_r5.ALU.in_b 
0x574068f211d0:2:pe_c4_r5.ALU.out 2:pe_c4_r5.crossbar.in4 2:pe_c4_r5.crossbar.mux_1.in4 2:pe_c4_r5.crossbar.mux_1.mux 2:pe_c4_r5.out1 2:pe_c5_r5.in3 2:pe_c4_r5.crossbar.out1 2:pe_c4_r5.crossbar.mux_1.out 2:pe_c5_r5.crossbar.mux_5.in3 2:pe_c5_r5.crossbar.mux_5.mux 2:pe_c5_r5.regb.m_in 2:pe_c5_r5.regb.in 2:pe_c5_r5.crossbar.out5 2:pe_c5_r5.crossbar.mux_5.out 2:pe_c5_r5.mux_3.in0 2:pe_c5_r5.mux_3.mux 2:pe_c5_r5.mux_3.out 2:pe_c5_r5.crossbar.in3 2:pe_c5_r5.regb.reg 0:pe_c5_r5.regb.out 0:pe_c5_r5.regb.m_out 0:pe_c5_r5.ALU.in_b 
0x574068f21330:0:pe_c3_r4.crossbar.mux_3.in5 0:pe_c3_r4.crossbar.mux_3.mux 0:pe_c3_r4.out3 0:pe_c2_r4.in1 0:pe_c3_r4.crossbar.out3 0:pe_c3_r4.crossbar.mux_3.out 0:mem_0.mux_addr.in4 0:mem_0.mux_addr.mux 0:mem_0.mux_addr.out 0:mem_0.mem_unit.addr 0:mem_0.in4 0:pe_c2_r4.reg1.reg 1:pe_c2_r4.reg1.out 1:pe_c2_r4.reg1.m_out 0:pe_c0_r4.reg1.in 0:pe_c0_r4.reg1.m_in 1:pe_c2_r4.mux_1.in1 1:pe_c2_r4.mux_1.mux 1:pe_c2_r4.mux_1.out 1:pe_c2_r4.crossbar.in1 1:pe_c2_r4.reg1.in 1:pe_c2_r4.reg1.m_in 1:pe_c2_r4.reg1.reg 2:pe_c2_r4.reg1.out 2:pe_c2_r4.reg1.m_out 0:pe_c0_r4.reg1.reg 1:pe_c0_r4.reg1.out 1:pe_c0_r4.reg1.m_out 1:pe_c2_r4.crossbar.mux_3.in1 1:pe_c2_r4.crossbar.mux_3.mux 1:pe_c2_r4.out3 1:pe_c1_r4.in1 1:pe_c2_r4.crossbar.out3 1:pe_c2_r4.crossbar.mux_3.out 0:pe_c0_r4.mux_1.out 0:pe_c0_r4.mux_1.mux 0:pe_c0_r4.crossbar.in1 1:pe_c3_r4.crossbar.in5 1:pe_c3_r4.crossbar.mux_3.in5 1:pe_c3_r4.crossbar.mux_3.mux 1:pe_c3_r4.out3 1:pe_c2_r4.in1 1:pe_c3_r4.crossbar.out3 1:pe_c3_r4.crossbar.mux_3.out 0:pe_c0_r4.mux_1.in1 1:pe_c0_r4.crossbar.mux_3.in1 1:pe_c0_r4.crossbar.mux_3.mux 1:pe_c0_r4.out3 1:pe_c0_r4.crossbar.out3 1:pe_c0_r4.crossbar.mux_3.out 1:pe_c0_r4.mux_1.in1 1:pe_c0_r4.mux_1.mux 1:pe_c0_r4.mux_1.out 1:pe_c0_r4.crossbar.in1 0:pe_c0_r4.crossbar.mux_3.mux 0:pe_c0_r4.out3 0:pe_c0_r4.crossbar.out3 0:pe_c0_r4.crossbar.mux_3.out 0:pe_c0_r4.crossbar.mux_3.in1 1:pe_c1_r4.crossbar.mux_3.in1 1:pe_c1_r4.crossbar.mux_3.mux 1:pe_c1_r4.out3 1:pe_c0_r4.in1 1:pe_c1_r4.crossbar.out3 1:pe_c1_r4.crossbar.mux_3.out 1:pe_c1_r4.mux_1.in1 1:pe_c1_r4.mux_1.mux 1:pe_c1_r4.mux_1.out 1:pe_c1_r4.crossbar.in1 1:pe_c1_r4.reg1.in 1:pe_c1_r4.reg1.m_in 1:pe_c1_r4.reg1.reg 2:pe_c1_r4.reg1.out 2:pe_c1_r4.reg1.m_out 0:pe_c2_r4.reg1.m_enable 1:pe_c0_r4.reg1.in 1:pe_c0_r4.reg1.m_in 1:pe_c0_r4.reg1.reg 2:pe_c0_r4.reg1.out 2:pe_c0_r4.reg1.m_out 0:pe_c1_r4.mux_1.mux 0:pe_c1_r4.mux_1.out 0:pe_c1_r4.crossbar.in1 1:mem_2.in4 1:mem_2.mux_addr.in4 1:mem_2.mux_addr.mux 1:mem_2.mux_addr.out 1:mem_2.mem_unit.addr 0:pe_c1_r4.mux_1.in0 0:pe_c1_r4.crossbar.mux_3.in1 0:pe_c0_r4.in1 0:pe_c1_r4.crossbar.mux_3.mux 0:pe_c1_r4.out3 0:pe_c1_r4.crossbar.out3 0:pe_c1_r4.crossbar.mux_3.out 0:pe_c1_r4.reg1.m_enable 0:pe_c1_r4.reg1.reg 1:pe_c1_r4.reg1.out 1:pe_c1_r4.reg1.m_out 0:pe_c2_r4.mux_1.in0 0:pe_c2_r4.mux_1.mux 0:pe_c2_r4.mux_1.out 0:pe_c2_r4.crossbar.in1 0:pe_c2_r4.crossbar.mux_3.in1 0:pe_c1_r4.in1 0:pe_c2_r4.crossbar.mux_3.mux 0:pe_c2_r4.out3 0:pe_c2_r4.crossbar.out3 0:pe_c2_r4.crossbar.mux_3.out 2:pe_c0_r4.reg1.m_enable 2:pe_c0_r4.reg1.reg 0:pe_c0_r4.reg1.out 0:pe_c0_r4.reg1.m_out 2:pe_c1_r4.reg1.m_enable 2:pe_c1_r4.reg1.reg 0:pe_c1_r4.reg1.out 0:pe_c1_r4.reg1.m_out 2:pe_c2_r4.reg1.m_enable 2:pe_c2_r4.reg1.reg 0:pe_c2_r4.reg1.out 0:pe_c2_r4.reg1.m_out 2:pe_c3_r4.ALU.out 2:pe_c3_r4.RES.in 2:pe_c3_r4.RES.m_in 2:pe_c3_r4.RES.reg 0:pe_c3_r4.RES.out 0:pe_c3_r4.RES.m_out 0:pe_c3_r4.RES.m_enable 0:pe_c3_r4.RES.reg 1:pe_c3_r4.RES.out 1:pe_c3_r4.RES.m_out 0:pe_c3_r4.crossbar.in5 
0x574068f21690:1:pe_c4_r4.crossbar.mux_4.in2 1:pe_c4_r4.crossbar.mux_4.mux 1:pe_c4_r4.rega.m_in 1:pe_c4_r4.crossbar.out4 1:pe_c4_r4.rega.in 1:pe_c4_r4.crossbar.mux_4.out 1:pe_c4_r4.mux_2.in0 1:pe_c4_r4.mux_2.mux 1:pe_c4_r4.mux_2.out 1:pe_c4_r4.crossbar.in2 1:pe_c4_r4.rega.reg 2:pe_c4_r4.rega.out 2:pe_c4_r4.rega.m_out 1:pe_c4_r5.crossbar.mux_0.in2 1:pe_c4_r5.crossbar.mux_0.mux 1:pe_c4_r5.out0 1:pe_c4_r5.crossbar.out0 1:pe_c4_r4.in2 1:pe_c4_r5.crossbar.mux_0.out 1:pe_c4_r5.crossbar.mux_4.in2 1:pe_c4_r5.crossbar.mux_4.mux 1:pe_c4_r5.rega.m_in 1:pe_c4_r5.crossbar.out4 1:pe_c4_r5.rega.in 1:pe_c4_r5.crossbar.mux_4.out 1:pe_c4_r5.mux_2.in0 1:pe_c4_r5.mux_2.mux 1:pe_c4_r5.mux_2.out 1:pe_c4_r5.crossbar.in2 1:pe_c4_r5.rega.reg 2:pe_c4_r5.rega.out 2:pe_c4_r5.rega.m_out 0:io_bottom_4.reg_out.reg 1:io_bottom_4.reg_out.out 1:io_bottom_4.reg_out.m_out 0:io_bottom_4.IOPin.out 0:io_bottom_4.reg_out.m_in 0:io_bottom_4.reg_out.in 1:io_bottom_4.out 1:pe_c4_r5.in2 2:pe_c4_r4.ALU.in_a 2:pe_c4_r5.ALU.in_a 
0x574068f22100:2:pe_c5_r5.const_val.out 2:pe_c5_r5.crossbar.in6 2:pe_c5_r5.crossbar.mux_4.in6 2:pe_c5_r5.crossbar.mux_4.mux 2:pe_c5_r5.rega.m_in 2:pe_c5_r5.crossbar.out4 2:pe_c5_r5.rega.in 2:pe_c5_r5.crossbar.mux_4.out 2:pe_c5_r5.rega.reg 0:pe_c5_r5.rega.out 0:pe_c5_r5.rega.m_out 0:pe_c5_r5.ALU.in_a 
0x574068f222a0:1:pe_c1_r3.ALU.in_b 0:pe_c1_r3.const_val.out 0:pe_c1_r3.crossbar.in6 0:pe_c1_r3.regb.reg 1:pe_c1_r3.regb.out 1:pe_c1_r3.regb.m_out 0:pe_c1_r3.crossbar.mux_5.in6 0:pe_c1_r3.crossbar.mux_5.mux 0:pe_c1_r3.regb.m_in 0:pe_c1_r3.regb.in 0:pe_c1_r3.crossbar.out5 0:pe_c1_r3.crossbar.mux_5.out 
0x574068f22470:0:pe_c3_r4.crossbar.mux_4.in6 0:pe_c3_r4.crossbar.mux_4.mux 0:pe_c3_r4.rega.m_in 0:pe_c3_r4.rega.in 0:pe_c3_r4.crossbar.out4 0:pe_c3_r4.crossbar.mux_4.out 1:pe_c3_r4.ALU.in_a 0:pe_c3_r4.rega.reg 1:pe_c3_r4.rega.out 1:pe_c3_r4.rega.m_out 0:pe_c3_r4.const_val.out 0:pe_c3_r4.crossbar.in6 
BitStream {
ContextsUsed: {10}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {1}
RegOutConfig: {0}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
MuxAddr: {100}
MuxAddr: {xxx}
MuxAddr: {xxx}
MuxData: {011}
MuxData: {xxx}
MuxData: {xxx}
WriteRq: {1}
WriteRq: {0}
WriteRq: {0}
MuxAddr: {xxx}
MuxAddr: {xxx}
MuxAddr: {xxx}
MuxData: {xxx}
MuxData: {xxx}
MuxData: {xxx}
WriteRq: {0}
WriteRq: {0}
WriteRq: {0}
MuxAddr: {101}
MuxAddr: {100}
MuxAddr: {xxx}
MuxData: {010}
MuxData: {xxx}
MuxData: {xxx}
WriteRq: {1}
WriteRq: {0}
WriteRq: {0}
MuxAddr: {xxx}
MuxAddr: {xxx}
MuxAddr: {xxx}
MuxData: {xxx}
MuxData: {xxx}
MuxData: {xxx}
WriteRq: {0}
WriteRq: {0}
WriteRq: {0}
MuxAddr: {xxx}
MuxAddr: {xxx}
MuxAddr: {100}
MuxData: {xxx}
MuxData: {xxx}
MuxData: {xxx}
WriteRq: {0}
WriteRq: {0}
WriteRq: {0}
MuxAddr: {xxx}
MuxAddr: {xxx}
MuxAddr: {101}
MuxData: {xxx}
MuxData: {xxx}
MuxData: {xxx}
WriteRq: {0}
WriteRq: {0}
WriteRq: {0}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
Mux4config: {x}
Mux4config: {x}
Mux4config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
Reg4config: {x}
Reg4config: {x}
Reg4config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {1100}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {0}
Mux1config: {1}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {0}
Mux4config: {x}
Mux4config: {x}
Mux4config: {x}
RESConfig: {1}
RESConfig: {0}
RESConfig: {0}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {1}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
Reg4config: {x}
Reg4config: {x}
Reg4config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {0}
RegBConfig: {x}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {110}
Mux1config: {110}
Mux1config: {011}
Mux2config: {xxx}
Mux2config: {001}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {011}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {1101}
ALUconfig: {xxxx}
ALUconfig: {0000}
Mux0config: {x}
Mux0config: {0}
Mux0config: {x}
Mux1config: {x}
Mux1config: {0}
Mux1config: {0}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
Mux4config: {x}
Mux4config: {x}
Mux4config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
Reg4config: {x}
Reg4config: {x}
Reg4config: {x}
RegAConfig: {0}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {101}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {000}
Mux4config: {101}
Mux5config: {xxx}
Mux5config: {001}
Mux5config: {001}
ALUconfig: {1010}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {1}
Mux1config: {1}
Mux1config: {0}
Mux2config: {x}
Mux2config: {0}
Mux2config: {x}
Mux3config: {0}
Mux3config: {x}
Mux3config: {x}
Mux4config: {x}
Mux4config: {x}
Mux4config: {x}
RESConfig: {1}
RESConfig: {0}
RESConfig: {0}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {1}
Reg1config: {1}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
Reg4config: {x}
Reg4config: {x}
Reg4config: {x}
RegAConfig: {0}
RegAConfig: {x}
RegAConfig: {1}
RegBConfig: {0}
RegBConfig: {x}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000111000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {011}
Mux1config: {010}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {001}
Mux3config: {110}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {111}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {001}
ALUconfig: {xxxx}
ALUconfig: {1011}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {1}
Mux1config: {x}
Mux1config: {1}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {0}
Mux3config: {x}
Mux3config: {x}
Mux4config: {x}
Mux4config: {x}
Mux4config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {1}
Reg1config: {0}
Reg1config: {1}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
Reg4config: {x}
Reg4config: {x}
Reg4config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {1}
RegBConfig: {0}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {101}
Mux0config: {xxx}
Mux1config: {011}
Mux1config: {101}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {xxx}
Mux3config: {001}
Mux4config: {011}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {1011}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {0}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {0}
Mux3config: {1}
Mux3config: {0}
RESConfig: {1}
RESConfig: {0}
RESConfig: {0}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {0}
Reg3config: {1}
Reg3config: {0}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {0}
RegBConfig: {x}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {011}
Mux1config: {xxx}
Mux1config: {101}
Mux2config: {xxx}
Mux2config: {011}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {101}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {011}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {1000}
ALUconfig: {0000}
Mux0config: {x}
Mux0config: {0}
Mux0config: {x}
Mux1config: {x}
Mux1config: {0}
Mux1config: {0}
Mux2config: {0}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {1}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {0}
ConstVal: {00000000000000000000000000001111}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {100}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {001}
Mux3config: {xxx}
Mux3config: {001}
Mux3config: {100}
Mux4config: {010}
Mux4config: {000}
Mux4config: {xxx}
Mux5config: {110}
Mux5config: {100}
Mux5config: {xxx}
ALUconfig: {0000}
ALUconfig: {1011}
ALUconfig: {0010}
Mux0config: {x}
Mux0config: {x}
Mux0config: {0}
Mux1config: {0}
Mux1config: {1}
Mux1config: {0}
Mux2config: {x}
Mux2config: {x}
Mux2config: {0}
Mux3config: {0}
Mux3config: {0}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {1}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {0}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {100}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {100}
Mux1config: {100}
Mux2config: {011}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {001}
Mux3config: {000}
Mux4config: {011}
Mux4config: {100}
Mux4config: {001}
Mux5config: {xxx}
Mux5config: {011}
Mux5config: {010}
ALUconfig: {xxxx}
ALUconfig: {1100}
ALUconfig: {0010}
Mux0config: {0}
Mux0config: {x}
Mux0config: {x}
Mux1config: {0}
Mux1config: {x}
Mux1config: {1}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {0}
Mux3config: {0}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {1}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {0}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {100}
Mux1config: {011}
Mux1config: {100}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {xxx}
Mux3config: {001}
Mux4config: {000}
Mux4config: {100}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {011}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {0}
Mux2config: {x}
Mux2config: {x}
Mux3config: {0}
Mux3config: {x}
Mux3config: {0}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {011}
Mux2config: {011}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {010}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {1101}
ALUconfig: {xxxx}
ALUconfig: {0001}
Mux0config: {0}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {0}
Mux2config: {x}
Mux2config: {0}
Mux2config: {0}
Mux3config: {x}
Mux3config: {0}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {0}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {1}
RegBConfig: {0}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {100}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {010}
Mux3config: {010}
Mux4config: {000}
Mux4config: {xxx}
Mux4config: {001}
Mux5config: {xxx}
Mux5config: {011}
Mux5config: {100}
ALUconfig: {0001}
ALUconfig: {1000}
ALUconfig: {0010}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {0}
Mux1config: {1}
Mux1config: {0}
Mux2config: {x}
Mux2config: {0}
Mux2config: {0}
Mux3config: {x}
Mux3config: {0}
Mux3config: {0}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {1}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {1}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000001111}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {100}
Mux0config: {001}
Mux1config: {xxx}
Mux1config: {100}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {001}
Mux3config: {100}
Mux4config: {100}
Mux4config: {010}
Mux4config: {011}
Mux5config: {110}
Mux5config: {011}
Mux5config: {010}
ALUconfig: {xxxx}
ALUconfig: {1100}
ALUconfig: {0010}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {0}
Mux1config: {0}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {0}
Mux3config: {0}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {0}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {100}
Mux0config: {100}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {001}
Mux3config: {xxx}
Mux4config: {011}
Mux4config: {100}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {011}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {0}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {011}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {0001}
Mux0config: {x}
Mux0config: {x}
Mux0config: {0}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {0}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {0}
RegBConfig: {0}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {100}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {000}
Mux5config: {xxx}
Mux5config: {010}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {0000}
ALUconfig: {1010}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {0}
Mux1config: {0}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {0}
Mux3config: {x}
RESConfig: {0}
RESConfig: {1}
RESConfig: {1}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {0}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {0}
ConstVal: {00000000000000000000000000000001}
ConstVal: {00000000000000000000110000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {011}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {100}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {101}
Mux3config: {101}
Mux3config: {001}
Mux4config: {110}
Mux4config: {110}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {001}
Mux5config: {101}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {0}
Mux1config: {1}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {1}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {001}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {0000}
ALUconfig: {0000}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {0}
Mux2config: {x}
Mux3config: {x}
Mux3config: {0}
Mux3config: {x}
RESConfig: {0}
RESConfig: {1}
RESConfig: {0}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {1}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {0}
ConstVal: {00000000000000000000000000000001}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {100}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {100}
Mux3config: {100}
Mux4config: {101}
Mux4config: {010}
Mux4config: {xxx}
Mux5config: {110}
Mux5config: {011}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {0000}
Mux0config: {x}
Mux0config: {0}
Mux0config: {x}
Mux1config: {0}
Mux1config: {1}
Mux1config: {x}
Mux2config: {x}
Mux2config: {0}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {1}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {x}
RegBConfig: {1}
RegBConfig: {0}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {010}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {100}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {001}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {010}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {000}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {1010}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {0}
RESConfig: {1}
RESConfig: {0}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {0}
RegAConfig: {x}
RegAConfig: {1}
RegBConfig: {0}
RegBConfig: {x}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000110000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {100}
Mux3config: {101}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {110}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {011}
}                  start of CGRA-ME +0.000000 @0.000000
               create architecture +0.013636 @0.013636
                       create MRRG +0.046886 @0.060522
                       reduce MRRG +0.464405 @0.524926
                           mapping +1.395270 @1.920196
post mapping checks and transforms +0.030812 @1.951008
                generate testbench +0.012230 @1.963238
                    end of CGRA-ME +0.005852 @1.969090
