V3 42
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/clkDiv.vhd 2023/01/04.19:06:38 P.20131013
EN work/clkDiv 1672852029 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/clkDiv.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/clkDiv/Structural 1672852030 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/clkDiv.vhd EN work/clkDiv 1672852029 \
      CP frqDivN
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/cnt4bit.vhd 2023/01/04.18:23:08 P.20131013
EN work/cnt4bit 1672850551 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/cnt4bit.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/cnt4bit/Structural 1672850552 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/cnt4bit.vhd \
      EN work/cnt4bit 1672850551
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/DCM.vhd 2023/01/04.19:17:59 P.20131013
EN work/DCM 1672853943 FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/DCM.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/DCM/BEHAVIORAL 1672853944 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/DCM.vhd EN work/DCM 1672853943 \
      CP BUFG CP IBUFG CP DCM_SP
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/ddsGen.vhd 2023/01/04.19:36:26 P.20131013
EN work/ddsGen 1672853947 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/ddsGen.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/ddsGen/Structural 1672853948 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/ddsGen.vhd EN work/ddsGen 1672853947
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/frqDiv2.vhd 2023/01/04.19:20:42 P.20131013
EN work/frqDiv2 1672853941 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/frqDiv2.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/frqDiv2/Structural 1672853942 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/frqDiv2.vhd \
      EN work/frqDiv2 1672853941
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/frqDivN.vhd 2023/01/04.19:36:23 P.20131013
EN work/frqDivN 1672853945 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/frqDivN.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/frqDivN/Structural 1672853946 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/frqDivN.vhd \
      EN work/frqDivN 1672853945 CP frqDiv2
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/sigDiv.vhd 2023/01/04.19:36:21 P.20131013
EN work/sigDiv 1672853953 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/sigDiv.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/sigDiv/Structural 1672853954 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/sigDiv.vhd EN work/sigDiv 1672853953 \
      CP dIV
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/sigKlip.vhd 2023/01/04.19:36:19 P.20131013
EN work/sigKlip 1672853951 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/sigKlip.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/sigKlip/Structural 1672853952 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/sigKlip.vhd \
      EN work/sigKlip 1672853951
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/signalMod.vhd 2023/01/04.19:36:16 P.20131013
EN work/signalMod 1672853949 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/signalMod.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/signalMod/Structural 1672853950 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/signalMod.vhd \
      EN work/signalMod 1672853949
FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/SP.vhd 2023/01/04.19:38:55 P.20131013
EN work/SP 1672853955 FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/SP.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/SP/Behavioral 1672853956 \
      FL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/SP.vhd EN work/SP 1672853955 \
      CP DCM CP frqDivN CP ddsGen CP signalMod CP sigKlip CP sigDiv
