// Seed: 4171166252
module module_0 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5,
    output supply1 id_6,
    output wand id_7,
    input supply0 id_8
    , id_18,
    input supply1 id_9,
    output wand id_10,
    input supply1 id_11,
    input supply0 id_12,
    input wor id_13,
    input wire id_14,
    output wand id_15,
    output tri id_16
);
  uwire id_19 = ~id_19;
  assign id_15 = id_0;
  wire id_20;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input tri0 id_2,
    input tri id_3,
    output wire id_4,
    input tri id_5,
    input wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input tri id_10,
    input wand id_11,
    input tri id_12,
    input tri0 id_13,
    input tri id_14,
    input wor id_15,
    output wand id_16,
    output supply1 id_17
);
  assign id_0 = 1;
  module_0(
      id_15,
      id_2,
      id_17,
      id_2,
      id_2,
      id_13,
      id_4,
      id_17,
      id_11,
      id_10,
      id_16,
      id_15,
      id_15,
      id_12,
      id_10,
      id_1,
      id_1
  );
  assign id_0 = id_7;
endmodule
