Release 13.2 Map O.61xd (lin64)
Xilinx Mapping Report File for Design 'dct'

Design Information
------------------
Command Line   : map -u -p xc5vlx330-ff1760-2 -cm speed -ol high -pr b -detail
-o dct_map.ncd dct.ngd dct.pcf 
Target Device  : xc5vlx330
Target Package : ff1760
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Tue Sep  4 13:27:57 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:
  Number of Slice Registers:                11,431 out of 207,360    5%
    Number used as Flip Flops:              11,431
  Number of Slice LUTs:                     20,785 out of 207,360   10%
    Number used as logic:                   20,286 out of 207,360    9%
      Number using O6 output only:          18,842
      Number using O5 output only:             902
      Number using O5 and O6:                  542
    Number used as Memory:                     154 out of  54,720    1%
      Number used as Shift Register:           154
        Number using O6 output only:           154
    Number used as exclusive route-thru:       345
  Number of route-thrus:                     1,260
    Number using O6 output only:             1,247
    Number using O5 output only:                13

Slice Logic Distribution:
  Number of occupied Slices:                 6,778 out of  51,840   13%
  Number of LUT Flip Flop pairs used:       22,724
    Number with an unused Flip Flop:        11,293 out of  22,724   49%
    Number with an unused LUT:               1,939 out of  22,724    8%
    Number of fully used LUT-FF pairs:       9,492 out of  22,724   41%
    Number of unique control sets:             328
    Number of slice register sites lost
      to control set restrictions:             431 out of 207,360    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:

Specific Feature Utilization:
  Number of DSP48Es:                            22 out of     192   11%

  Number of RPM macros:            8
Average Fanout of Non-Clock Nets:                4.25

Peak Memory Usage:  1440 MB
Total REAL time to MAP completion:  13 mins 7 secs 
Total CPU time to MAP completion:   13 mins 7 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:367 - The signal <fsub1/xilinx_fsub_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fsub3/xilinx_fsub_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fsub2/xilinx_fsub_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd1/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd2/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd3/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd4/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd5/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fmul1/xilinx_fmul_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fmul2/xilinx_fmul_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network dct_out0_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out10_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out11_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out12_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out13_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out14_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out15_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out16_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out17_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out18_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out19_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out1_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out20_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out21_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out22_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out23_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out24_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out25_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out26_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out27_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out28_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out29_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out2_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out3_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out4_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out5_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out6_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out7_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out8_rdy_r has no load.
INFO:LIT:243 - Logical network dct_out9_rdy_r has no load.
INFO:LIT:243 - Logical network fadd1_out_r<0> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<1> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<10> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<11> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<12> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<13> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<14> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<15> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<16> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<17> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<18> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<19> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<2> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<20> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<21> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<22> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<23> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<24> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<25> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<26> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<27> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<28> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<29> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<3> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<30> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<31> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<4> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<5> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<6> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<7> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<8> has no load.
INFO:LIT:243 - Logical network fadd1_out_r<9> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<0> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<1> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<10> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<11> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<12> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<13> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<14> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<15> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<16> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<17> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<18> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<19> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<2> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<20> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<21> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<22> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<23> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<24> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<25> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<26> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<27> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<28> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<29> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<3> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<30> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<31> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<4> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<5> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<6> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<7> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<8> has no load.
INFO:LIT:243 - Logical network fadd2_out_r<9> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<0> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<1> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<10> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<11> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<12> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<13> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<14> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<15> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<16> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<17> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<18> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<19> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<2> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<20> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<21> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<22> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<23> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<24> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<25> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<26> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<27> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<28> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<29> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<3> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<30> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<31> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<4> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<5> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<6> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<7> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<8> has no load.
INFO:LIT:243 - Logical network fadd3_out_r<9> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<0> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<1> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<10> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<11> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<12> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<13> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<14> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<15> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<16> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<17> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<18> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<19> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<2> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<20> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<21> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<22> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<23> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<24> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<25> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<26> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<27> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<28> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<29> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<3> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<30> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<31> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<4> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<5> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<6> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<7> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<8> has no load.
INFO:LIT:243 - Logical network fadd4_out_r<9> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<0> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<1> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<10> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<11> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<12> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<13> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<14> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<15> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<16> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<17> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<18> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<19> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<2> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<20> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<21> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<22> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<23> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<24> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<25> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<26> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<27> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<28> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<29> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<3> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<30> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<31> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<4> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<5> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<6> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<7> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<8> has no load.
INFO:LIT:243 - Logical network fadd5_out_r<9> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<0> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<1> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<10> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<11> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<12> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<13> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<14> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<15> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<16> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<17> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<18> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<19> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<2> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<20> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<21> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<22> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<23> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<24> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<25> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<26> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<27> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<28> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<29> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<3> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<30> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<31> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<4> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<5> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<6> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<7> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<8> has no load.
INFO:LIT:243 - Logical network fsub1_out_r<9> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<0> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<1> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<10> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<11> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<12> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<13> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<14> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<15> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<16> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<17> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<18> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<19> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<2> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<20> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<21> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<22> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<23> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<24> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<25> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<26> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<27> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<28> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<29> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<3> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<30> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<31> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<4> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<5> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<6> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<7> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<8> has no load.
INFO:LIT:243 - Logical network fsub2_out_r<9> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<0> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<1> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<10> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<11> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<12> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<13> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<14> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<15> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<16> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<17> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<18> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<19> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<2> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<20> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<21> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<22> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<23> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<24> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<25> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<26> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<27> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<28> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<29> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<3> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<30> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<31> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<4> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<5> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<6> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<7> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<8> has no load.
INFO:LIT:243 - Logical network fsub3_out_r<9> has no load.
INFO:LIT:243 - Logical network fadd5/xilinx_fadd_i/rdy has no load.
INFO:LIT:243 - Logical network fadd4/xilinx_fadd_i/rdy has no load.
INFO:LIT:243 - Logical network fadd3/xilinx_fadd_i/rdy has no load.
INFO:LIT:243 - Logical network fadd2/xilinx_fadd_i/rdy has no load.
INFO:LIT:243 - Logical network fadd1/xilinx_fadd_i/rdy has no load.
INFO:LIT:243 - Logical network fsub3/xilinx_fsub_i/rdy has no load.
INFO:LIT:243 - Logical network fsub2/xilinx_fsub_i/rdy has no load.
INFO:LIT:243 - Logical network fsub1/xilinx_fsub_i/rdy has no load.
INFO:LIT:243 - Logical network fmul2/xilinx_fmul_i/rdy has no load.
INFO:LIT:243 - Logical network fmul1/xilinx_fmul_i/rdy has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  66 block(s) removed
  32 block(s) optimized away
  34 signal(s) removed
 944 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "fadd1/xilinx_fadd_i/blk00000003/blk00000107" (XOR) removed.
Loadless block "fadd1/xilinx_fadd_i/blk00000003/blk0000013c" (XOR) removed.
 The signal "fadd1/xilinx_fadd_i/blk00000003/sig00000286" is loadless and has
been removed.
  Loadless block "fadd1/xilinx_fadd_i/blk00000003/blk0000013a" (MUX) removed.
Loadless block "fadd2/xilinx_fadd_i/blk00000003/blk00000107" (XOR) removed.
Loadless block "fadd2/xilinx_fadd_i/blk00000003/blk0000013c" (XOR) removed.
 The signal "fadd2/xilinx_fadd_i/blk00000003/sig00000286" is loadless and has
been removed.
  Loadless block "fadd2/xilinx_fadd_i/blk00000003/blk0000013a" (MUX) removed.
Loadless block "fadd3/xilinx_fadd_i/blk00000003/blk00000107" (XOR) removed.
Loadless block "fadd3/xilinx_fadd_i/blk00000003/blk0000013c" (XOR) removed.
 The signal "fadd3/xilinx_fadd_i/blk00000003/sig00000286" is loadless and has
been removed.
  Loadless block "fadd3/xilinx_fadd_i/blk00000003/blk0000013a" (MUX) removed.
Loadless block "fadd4/xilinx_fadd_i/blk00000003/blk00000107" (XOR) removed.
Loadless block "fadd4/xilinx_fadd_i/blk00000003/blk0000013c" (XOR) removed.
 The signal "fadd4/xilinx_fadd_i/blk00000003/sig00000286" is loadless and has
been removed.
  Loadless block "fadd4/xilinx_fadd_i/blk00000003/blk0000013a" (MUX) removed.
Loadless block "fadd5/xilinx_fadd_i/blk00000003/blk00000107" (XOR) removed.
Loadless block "fadd5/xilinx_fadd_i/blk00000003/blk0000013c" (XOR) removed.
 The signal "fadd5/xilinx_fadd_i/blk00000003/sig00000286" is loadless and has
been removed.
  Loadless block "fadd5/xilinx_fadd_i/blk00000003/blk0000013a" (MUX) removed.
Loadless block "fsub1/xilinx_fsub_i/blk00000003/blk00000107" (XOR) removed.
Loadless block "fsub1/xilinx_fsub_i/blk00000003/blk0000013c" (XOR) removed.
 The signal "fsub1/xilinx_fsub_i/blk00000003/sig00000286" is loadless and has
been removed.
  Loadless block "fsub1/xilinx_fsub_i/blk00000003/blk0000013a" (MUX) removed.
Loadless block "fsub2/xilinx_fsub_i/blk00000003/blk00000107" (XOR) removed.
Loadless block "fsub2/xilinx_fsub_i/blk00000003/blk0000013c" (XOR) removed.
 The signal "fsub2/xilinx_fsub_i/blk00000003/sig00000286" is loadless and has
been removed.
  Loadless block "fsub2/xilinx_fsub_i/blk00000003/blk0000013a" (MUX) removed.
Loadless block "fsub3/xilinx_fsub_i/blk00000003/blk00000107" (XOR) removed.
Loadless block "fsub3/xilinx_fsub_i/blk00000003/blk0000013c" (XOR) removed.
 The signal "fsub3/xilinx_fsub_i/blk00000003/sig00000286" is loadless and has
been removed.
  Loadless block "fsub3/xilinx_fsub_i/blk00000003/blk0000013a" (MUX) removed.
The signal "fmul2/xilinx_fmul_i/blk00000003/sig00000072" is sourceless and has
been removed.
The signal "fmul2/xilinx_fmul_i/blk00000003/sig00000074" is sourceless and has
been removed.
The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000b7" is sourceless and has
been removed.
 Sourceless block "fmul2/xilinx_fmul_i/blk00000003/blk00000039" (MUX) removed.
  The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000b8" is sourceless and has
been removed.
   Sourceless block "fmul2/xilinx_fmul_i/blk00000003/blk0000003a" (MUX) removed.
    The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000ba" is sourceless and has
been removed.
     Sourceless block "fmul2/xilinx_fmul_i/blk00000003/blk0000003b" (MUX) removed.
      The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000bc" is sourceless and has
been removed.
       Sourceless block "fmul2/xilinx_fmul_i/blk00000003/blk0000003c" (MUX) removed.
        The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000be" is sourceless and has
been removed.
         Sourceless block "fmul2/xilinx_fmul_i/blk00000003/blk0000003d" (FF) removed.
          The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000bf" is sourceless and has
been removed.
           Sourceless block "fmul2/xilinx_fmul_i/blk00000003/blk000000b0" (ROM) removed.
            The signal "fmul2/xilinx_fmul_i/blk00000003/sig000001d1" is sourceless and has
been removed.
The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000b9" is sourceless and has
been removed.
The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000bb" is sourceless and has
been removed.
The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000bd" is sourceless and has
been removed.
The signal "fmul2/xilinx_fmul_i/blk00000003/sig000001ce" is sourceless and has
been removed.
The signal "fmul1/xilinx_fmul_i/blk00000003/sig00000072" is sourceless and has
been removed.
The signal "fmul1/xilinx_fmul_i/blk00000003/sig00000074" is sourceless and has
been removed.
The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000b7" is sourceless and has
been removed.
 Sourceless block "fmul1/xilinx_fmul_i/blk00000003/blk00000039" (MUX) removed.
  The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000b8" is sourceless and has
been removed.
   Sourceless block "fmul1/xilinx_fmul_i/blk00000003/blk0000003a" (MUX) removed.
    The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000ba" is sourceless and has
been removed.
     Sourceless block "fmul1/xilinx_fmul_i/blk00000003/blk0000003b" (MUX) removed.
      The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000bc" is sourceless and has
been removed.
       Sourceless block "fmul1/xilinx_fmul_i/blk00000003/blk0000003c" (MUX) removed.
        The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000be" is sourceless and has
been removed.
         Sourceless block "fmul1/xilinx_fmul_i/blk00000003/blk0000003d" (FF) removed.
          The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000bf" is sourceless and has
been removed.
           Sourceless block "fmul1/xilinx_fmul_i/blk00000003/blk000000b0" (ROM) removed.
            The signal "fmul1/xilinx_fmul_i/blk00000003/sig000001d1" is sourceless and has
been removed.
The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000b9" is sourceless and has
been removed.
The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000bb" is sourceless and has
been removed.
The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000bd" is sourceless and has
been removed.
The signal "fmul1/xilinx_fmul_i/blk00000003/sig000001ce" is sourceless and has
been removed.
Unused block "fadd1/xilinx_fadd_i/blk00000001" (ONE) removed.
Unused block "fadd1/xilinx_fadd_i/blk00000002" (ZERO) removed.
Unused block "fadd2/xilinx_fadd_i/blk00000001" (ONE) removed.
Unused block "fadd2/xilinx_fadd_i/blk00000002" (ZERO) removed.
Unused block "fadd3/xilinx_fadd_i/blk00000001" (ONE) removed.
Unused block "fadd3/xilinx_fadd_i/blk00000002" (ZERO) removed.
Unused block "fadd4/xilinx_fadd_i/blk00000001" (ONE) removed.
Unused block "fadd4/xilinx_fadd_i/blk00000002" (ZERO) removed.
Unused block "fadd5/xilinx_fadd_i/blk00000001" (ONE) removed.
Unused block "fadd5/xilinx_fadd_i/blk00000002" (ZERO) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000001" (ONE) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000002" (ZERO) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000003/blk0000007e" (ROM) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000003/blk00000080" (ROM) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000003/blk00000082" (ROM) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000003/blk00000084" (ROM) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000003/blk0000008b" (ROM) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000001" (ONE) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000002" (ZERO) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000003/blk0000007e" (ROM) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000003/blk00000080" (ROM) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000003/blk00000082" (ROM) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000003/blk00000084" (ROM) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000003/blk0000008b" (ROM) removed.
Unused block "fsub1/xilinx_fsub_i/blk00000001" (ONE) removed.
Unused block "fsub1/xilinx_fsub_i/blk00000002" (ZERO) removed.
Unused block "fsub2/xilinx_fsub_i/blk00000001" (ONE) removed.
Unused block "fsub2/xilinx_fsub_i/blk00000002" (ZERO) removed.
Unused block "fsub3/xilinx_fsub_i/blk00000001" (ONE) removed.
Unused block "fsub3/xilinx_fsub_i/blk00000002" (ZERO) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		fadd1/xilinx_fadd_i/blk00000003/blk00000004
VCC 		fadd1/xilinx_fadd_i/blk00000003/blk00000005
GND 		fadd2/xilinx_fadd_i/blk00000003/blk00000004
VCC 		fadd2/xilinx_fadd_i/blk00000003/blk00000005
GND 		fadd3/xilinx_fadd_i/blk00000003/blk00000004
VCC 		fadd3/xilinx_fadd_i/blk00000003/blk00000005
GND 		fadd4/xilinx_fadd_i/blk00000003/blk00000004
VCC 		fadd4/xilinx_fadd_i/blk00000003/blk00000005
GND 		fadd5/xilinx_fadd_i/blk00000003/blk00000004
VCC 		fadd5/xilinx_fadd_i/blk00000003/blk00000005
GND 		fmul1/xilinx_fmul_i/blk00000003/blk00000004
VCC 		fmul1/xilinx_fmul_i/blk00000003/blk00000005
FDE 		fmul1/xilinx_fmul_i/blk00000003/blk0000000d
   optimized to 0
FDE 		fmul1/xilinx_fmul_i/blk00000003/blk0000000e
   optimized to 0
LUT3 		fmul1/xilinx_fmul_i/blk00000003/blk00000089
LUT6 		fmul1/xilinx_fmul_i/blk00000003/blk0000008a
LUT6 		fmul1/xilinx_fmul_i/blk00000003/blk0000008c
GND 		fmul2/xilinx_fmul_i/blk00000003/blk00000004
VCC 		fmul2/xilinx_fmul_i/blk00000003/blk00000005
FDE 		fmul2/xilinx_fmul_i/blk00000003/blk0000000d
   optimized to 0
FDE 		fmul2/xilinx_fmul_i/blk00000003/blk0000000e
   optimized to 0
LUT3 		fmul2/xilinx_fmul_i/blk00000003/blk00000089
LUT6 		fmul2/xilinx_fmul_i/blk00000003/blk0000008a
LUT6 		fmul2/xilinx_fmul_i/blk00000003/blk0000008c
GND 		fsub1/xilinx_fsub_i/blk00000003/blk00000004
VCC 		fsub1/xilinx_fsub_i/blk00000003/blk00000005
GND 		fsub2/xilinx_fsub_i/blk00000003/blk00000004
VCC 		fsub2/xilinx_fsub_i/blk00000003/blk00000005
GND 		fsub3/xilinx_fsub_i/blk00000003/blk00000004
VCC 		fsub3/xilinx_fsub_i/blk00000003/blk00000005

Redundant Block(s):
TYPE 		BLOCK
LUT1 		fadd5/xilinx_fadd_i/blk00000003/blk00000268
LUT1 		fadd4/xilinx_fadd_i/blk00000003/blk00000268
LUT1 		fadd3/xilinx_fadd_i/blk00000003/blk00000268
LUT1 		fadd2/xilinx_fadd_i/blk00000003/blk00000268
LUT1 		fadd1/xilinx_fadd_i/blk00000003/blk00000268
LUT1 		fsub3/xilinx_fsub_i/blk00000003/blk00000268
LUT1 		fsub2/xilinx_fsub_i/blk00000003/blk00000268
LUT1 		fsub1/xilinx_fsub_i/blk00000003/blk00000268
LUT1 		Mcount_dct_out1_cnt_cy<1>_rt
LUT1 		Mcount_dct_out1_cnt_cy<2>_rt
LUT1 		Mcount_dct_out1_cnt_cy<3>_rt
LUT1 		Mcount_dct_out1_cnt_cy<4>_rt
LUT1 		Mcount_dct_out1_cnt_cy<5>_rt
LUT1 		Mcount_dct_out1_cnt_cy<6>_rt
LUT1 		Mcount_dct_out1_cnt_cy<7>_rt
LUT1 		Mcount_dct_out1_cnt_cy<8>_rt
LUT1 		Mcount_dct_out1_cnt_cy<9>_rt
LUT1 		Mcount_dct_out1_cnt_cy<10>_rt
LUT1 		Mcount_dct_out1_cnt_cy<11>_rt
LUT1 		Mcount_dct_out1_cnt_cy<12>_rt
LUT1 		Mcount_dct_out1_cnt_cy<13>_rt
LUT1 		Mcount_dct_out1_cnt_cy<14>_rt
LUT1 		Mcount_dct_out1_cnt_cy<15>_rt
LUT1 		Mcount_dct_out1_cnt_cy<16>_rt
LUT1 		Mcount_dct_out1_cnt_cy<17>_rt
LUT1 		Mcount_dct_out1_cnt_cy<18>_rt
LUT1 		Mcount_dct_out1_cnt_cy<19>_rt
LUT1 		Mcount_dct_out1_cnt_cy<20>_rt
LUT1 		Mcount_dct_out1_cnt_cy<21>_rt
LUT1 		Mcount_dct_out1_cnt_cy<22>_rt
LUT1 		Mcount_dct_out1_cnt_cy<23>_rt
LUT1 		Mcount_dct_out1_cnt_cy<24>_rt
LUT1 		Mcount_dct_out1_cnt_cy<25>_rt
LUT1 		Mcount_dct_out1_cnt_cy<26>_rt
LUT1 		Mcount_dct_out1_cnt_cy<27>_rt
LUT1 		Mcount_dct_out1_cnt_cy<28>_rt
LUT1 		Mcount_dct_out1_cnt_cy<29>_rt
LUT1 		Mcount_dct_out1_cnt_cy<30>_rt
LUT1 		Mcount_dct_out0_cnt_cy<1>_rt
LUT1 		Mcount_dct_out0_cnt_cy<2>_rt
LUT1 		Mcount_dct_out0_cnt_cy<3>_rt
LUT1 		Mcount_dct_out0_cnt_cy<4>_rt
LUT1 		Mcount_dct_out0_cnt_cy<5>_rt
LUT1 		Mcount_dct_out0_cnt_cy<6>_rt
LUT1 		Mcount_dct_out0_cnt_cy<7>_rt
LUT1 		Mcount_dct_out0_cnt_cy<8>_rt
LUT1 		Mcount_dct_out0_cnt_cy<9>_rt
LUT1 		Mcount_dct_out0_cnt_cy<10>_rt
LUT1 		Mcount_dct_out0_cnt_cy<11>_rt
LUT1 		Mcount_dct_out0_cnt_cy<12>_rt
LUT1 		Mcount_dct_out0_cnt_cy<13>_rt
LUT1 		Mcount_dct_out0_cnt_cy<14>_rt
LUT1 		Mcount_dct_out0_cnt_cy<15>_rt
LUT1 		Mcount_dct_out0_cnt_cy<16>_rt
LUT1 		Mcount_dct_out0_cnt_cy<17>_rt
LUT1 		Mcount_dct_out0_cnt_cy<18>_rt
LUT1 		Mcount_dct_out0_cnt_cy<19>_rt
LUT1 		Mcount_dct_out0_cnt_cy<20>_rt
LUT1 		Mcount_dct_out0_cnt_cy<21>_rt
LUT1 		Mcount_dct_out0_cnt_cy<22>_rt
LUT1 		Mcount_dct_out0_cnt_cy<23>_rt
LUT1 		Mcount_dct_out0_cnt_cy<24>_rt
LUT1 		Mcount_dct_out0_cnt_cy<25>_rt
LUT1 		Mcount_dct_out0_cnt_cy<26>_rt
LUT1 		Mcount_dct_out0_cnt_cy<27>_rt
LUT1 		Mcount_dct_out0_cnt_cy<28>_rt
LUT1 		Mcount_dct_out0_cnt_cy<29>_rt
LUT1 		Mcount_dct_out0_cnt_cy<30>_rt
LUT1 		Mcount_dct_out2_cnt_cy<1>_rt
LUT1 		Mcount_dct_out2_cnt_cy<2>_rt
LUT1 		Mcount_dct_out2_cnt_cy<3>_rt
LUT1 		Mcount_dct_out2_cnt_cy<4>_rt
LUT1 		Mcount_dct_out2_cnt_cy<5>_rt
LUT1 		Mcount_dct_out2_cnt_cy<6>_rt
LUT1 		Mcount_dct_out2_cnt_cy<7>_rt
LUT1 		Mcount_dct_out2_cnt_cy<8>_rt
LUT1 		Mcount_dct_out2_cnt_cy<9>_rt
LUT1 		Mcount_dct_out2_cnt_cy<10>_rt
LUT1 		Mcount_dct_out2_cnt_cy<11>_rt
LUT1 		Mcount_dct_out2_cnt_cy<12>_rt
LUT1 		Mcount_dct_out2_cnt_cy<13>_rt
LUT1 		Mcount_dct_out2_cnt_cy<14>_rt
LUT1 		Mcount_dct_out2_cnt_cy<15>_rt
LUT1 		Mcount_dct_out2_cnt_cy<16>_rt
LUT1 		Mcount_dct_out2_cnt_cy<17>_rt
LUT1 		Mcount_dct_out2_cnt_cy<18>_rt
LUT1 		Mcount_dct_out2_cnt_cy<19>_rt
LUT1 		Mcount_dct_out2_cnt_cy<20>_rt
LUT1 		Mcount_dct_out2_cnt_cy<21>_rt
LUT1 		Mcount_dct_out2_cnt_cy<22>_rt
LUT1 		Mcount_dct_out2_cnt_cy<23>_rt
LUT1 		Mcount_dct_out2_cnt_cy<24>_rt
LUT1 		Mcount_dct_out2_cnt_cy<25>_rt
LUT1 		Mcount_dct_out2_cnt_cy<26>_rt
LUT1 		Mcount_dct_out2_cnt_cy<27>_rt
LUT1 		Mcount_dct_out2_cnt_cy<28>_rt
LUT1 		Mcount_dct_out2_cnt_cy<29>_rt
LUT1 		Mcount_dct_out2_cnt_cy<30>_rt
LUT1 		Mcount_dct_out3_cnt_cy<1>_rt
LUT1 		Mcount_dct_out3_cnt_cy<2>_rt
LUT1 		Mcount_dct_out3_cnt_cy<3>_rt
LUT1 		Mcount_dct_out3_cnt_cy<4>_rt
LUT1 		Mcount_dct_out3_cnt_cy<5>_rt
LUT1 		Mcount_dct_out3_cnt_cy<6>_rt
LUT1 		Mcount_dct_out3_cnt_cy<7>_rt
LUT1 		Mcount_dct_out3_cnt_cy<8>_rt
LUT1 		Mcount_dct_out3_cnt_cy<9>_rt
LUT1 		Mcount_dct_out3_cnt_cy<10>_rt
LUT1 		Mcount_dct_out3_cnt_cy<11>_rt
LUT1 		Mcount_dct_out3_cnt_cy<12>_rt
LUT1 		Mcount_dct_out3_cnt_cy<13>_rt
LUT1 		Mcount_dct_out3_cnt_cy<14>_rt
LUT1 		Mcount_dct_out3_cnt_cy<15>_rt
LUT1 		Mcount_dct_out3_cnt_cy<16>_rt
LUT1 		Mcount_dct_out3_cnt_cy<17>_rt
LUT1 		Mcount_dct_out3_cnt_cy<18>_rt
LUT1 		Mcount_dct_out3_cnt_cy<19>_rt
LUT1 		Mcount_dct_out3_cnt_cy<20>_rt
LUT1 		Mcount_dct_out3_cnt_cy<21>_rt
LUT1 		Mcount_dct_out3_cnt_cy<22>_rt
LUT1 		Mcount_dct_out3_cnt_cy<23>_rt
LUT1 		Mcount_dct_out3_cnt_cy<24>_rt
LUT1 		Mcount_dct_out3_cnt_cy<25>_rt
LUT1 		Mcount_dct_out3_cnt_cy<26>_rt
LUT1 		Mcount_dct_out3_cnt_cy<27>_rt
LUT1 		Mcount_dct_out3_cnt_cy<28>_rt
LUT1 		Mcount_dct_out3_cnt_cy<29>_rt
LUT1 		Mcount_dct_out3_cnt_cy<30>_rt
LUT1 		Mcount_dct_out4_cnt_cy<1>_rt
LUT1 		Mcount_dct_out4_cnt_cy<2>_rt
LUT1 		Mcount_dct_out4_cnt_cy<3>_rt
LUT1 		Mcount_dct_out4_cnt_cy<4>_rt
LUT1 		Mcount_dct_out4_cnt_cy<5>_rt
LUT1 		Mcount_dct_out4_cnt_cy<6>_rt
LUT1 		Mcount_dct_out4_cnt_cy<7>_rt
LUT1 		Mcount_dct_out4_cnt_cy<8>_rt
LUT1 		Mcount_dct_out4_cnt_cy<9>_rt
LUT1 		Mcount_dct_out4_cnt_cy<10>_rt
LUT1 		Mcount_dct_out4_cnt_cy<11>_rt
LUT1 		Mcount_dct_out4_cnt_cy<12>_rt
LUT1 		Mcount_dct_out4_cnt_cy<13>_rt
LUT1 		Mcount_dct_out4_cnt_cy<14>_rt
LUT1 		Mcount_dct_out4_cnt_cy<15>_rt
LUT1 		Mcount_dct_out4_cnt_cy<16>_rt
LUT1 		Mcount_dct_out4_cnt_cy<17>_rt
LUT1 		Mcount_dct_out4_cnt_cy<18>_rt
LUT1 		Mcount_dct_out4_cnt_cy<19>_rt
LUT1 		Mcount_dct_out4_cnt_cy<20>_rt
LUT1 		Mcount_dct_out4_cnt_cy<21>_rt
LUT1 		Mcount_dct_out4_cnt_cy<22>_rt
LUT1 		Mcount_dct_out4_cnt_cy<23>_rt
LUT1 		Mcount_dct_out4_cnt_cy<24>_rt
LUT1 		Mcount_dct_out4_cnt_cy<25>_rt
LUT1 		Mcount_dct_out4_cnt_cy<26>_rt
LUT1 		Mcount_dct_out4_cnt_cy<27>_rt
LUT1 		Mcount_dct_out4_cnt_cy<28>_rt
LUT1 		Mcount_dct_out4_cnt_cy<29>_rt
LUT1 		Mcount_dct_out4_cnt_cy<30>_rt
LUT1 		Mcount_dct_out5_cnt_cy<1>_rt
LUT1 		Mcount_dct_out5_cnt_cy<2>_rt
LUT1 		Mcount_dct_out5_cnt_cy<3>_rt
LUT1 		Mcount_dct_out5_cnt_cy<4>_rt
LUT1 		Mcount_dct_out5_cnt_cy<5>_rt
LUT1 		Mcount_dct_out5_cnt_cy<6>_rt
LUT1 		Mcount_dct_out5_cnt_cy<7>_rt
LUT1 		Mcount_dct_out5_cnt_cy<8>_rt
LUT1 		Mcount_dct_out5_cnt_cy<9>_rt
LUT1 		Mcount_dct_out5_cnt_cy<10>_rt
LUT1 		Mcount_dct_out5_cnt_cy<11>_rt
LUT1 		Mcount_dct_out5_cnt_cy<12>_rt
LUT1 		Mcount_dct_out5_cnt_cy<13>_rt
LUT1 		Mcount_dct_out5_cnt_cy<14>_rt
LUT1 		Mcount_dct_out5_cnt_cy<15>_rt
LUT1 		Mcount_dct_out5_cnt_cy<16>_rt
LUT1 		Mcount_dct_out5_cnt_cy<17>_rt
LUT1 		Mcount_dct_out5_cnt_cy<18>_rt
LUT1 		Mcount_dct_out5_cnt_cy<19>_rt
LUT1 		Mcount_dct_out5_cnt_cy<20>_rt
LUT1 		Mcount_dct_out5_cnt_cy<21>_rt
LUT1 		Mcount_dct_out5_cnt_cy<22>_rt
LUT1 		Mcount_dct_out5_cnt_cy<23>_rt
LUT1 		Mcount_dct_out5_cnt_cy<24>_rt
LUT1 		Mcount_dct_out5_cnt_cy<25>_rt
LUT1 		Mcount_dct_out5_cnt_cy<26>_rt
LUT1 		Mcount_dct_out5_cnt_cy<27>_rt
LUT1 		Mcount_dct_out5_cnt_cy<28>_rt
LUT1 		Mcount_dct_out5_cnt_cy<29>_rt
LUT1 		Mcount_dct_out5_cnt_cy<30>_rt
LUT1 		Mcount_dct_out6_cnt_cy<1>_rt
LUT1 		Mcount_dct_out6_cnt_cy<2>_rt
LUT1 		Mcount_dct_out6_cnt_cy<3>_rt
LUT1 		Mcount_dct_out6_cnt_cy<4>_rt
LUT1 		Mcount_dct_out6_cnt_cy<5>_rt
LUT1 		Mcount_dct_out6_cnt_cy<6>_rt
LUT1 		Mcount_dct_out6_cnt_cy<7>_rt
LUT1 		Mcount_dct_out6_cnt_cy<8>_rt
LUT1 		Mcount_dct_out6_cnt_cy<9>_rt
LUT1 		Mcount_dct_out6_cnt_cy<10>_rt
LUT1 		Mcount_dct_out6_cnt_cy<11>_rt
LUT1 		Mcount_dct_out6_cnt_cy<12>_rt
LUT1 		Mcount_dct_out6_cnt_cy<13>_rt
LUT1 		Mcount_dct_out6_cnt_cy<14>_rt
LUT1 		Mcount_dct_out6_cnt_cy<15>_rt
LUT1 		Mcount_dct_out6_cnt_cy<16>_rt
LUT1 		Mcount_dct_out6_cnt_cy<17>_rt
LUT1 		Mcount_dct_out6_cnt_cy<18>_rt
LUT1 		Mcount_dct_out6_cnt_cy<19>_rt
LUT1 		Mcount_dct_out6_cnt_cy<20>_rt
LUT1 		Mcount_dct_out6_cnt_cy<21>_rt
LUT1 		Mcount_dct_out6_cnt_cy<22>_rt
LUT1 		Mcount_dct_out6_cnt_cy<23>_rt
LUT1 		Mcount_dct_out6_cnt_cy<24>_rt
LUT1 		Mcount_dct_out6_cnt_cy<25>_rt
LUT1 		Mcount_dct_out6_cnt_cy<26>_rt
LUT1 		Mcount_dct_out6_cnt_cy<27>_rt
LUT1 		Mcount_dct_out6_cnt_cy<28>_rt
LUT1 		Mcount_dct_out6_cnt_cy<29>_rt
LUT1 		Mcount_dct_out6_cnt_cy<30>_rt
LUT1 		Mcount_dct_out7_cnt_cy<1>_rt
LUT1 		Mcount_dct_out7_cnt_cy<2>_rt
LUT1 		Mcount_dct_out7_cnt_cy<3>_rt
LUT1 		Mcount_dct_out7_cnt_cy<4>_rt
LUT1 		Mcount_dct_out7_cnt_cy<5>_rt
LUT1 		Mcount_dct_out7_cnt_cy<6>_rt
LUT1 		Mcount_dct_out7_cnt_cy<7>_rt
LUT1 		Mcount_dct_out7_cnt_cy<8>_rt
LUT1 		Mcount_dct_out7_cnt_cy<9>_rt
LUT1 		Mcount_dct_out7_cnt_cy<10>_rt
LUT1 		Mcount_dct_out7_cnt_cy<11>_rt
LUT1 		Mcount_dct_out7_cnt_cy<12>_rt
LUT1 		Mcount_dct_out7_cnt_cy<13>_rt
LUT1 		Mcount_dct_out7_cnt_cy<14>_rt
LUT1 		Mcount_dct_out7_cnt_cy<15>_rt
LUT1 		Mcount_dct_out7_cnt_cy<16>_rt
LUT1 		Mcount_dct_out7_cnt_cy<17>_rt
LUT1 		Mcount_dct_out7_cnt_cy<18>_rt
LUT1 		Mcount_dct_out7_cnt_cy<19>_rt
LUT1 		Mcount_dct_out7_cnt_cy<20>_rt
LUT1 		Mcount_dct_out7_cnt_cy<21>_rt
LUT1 		Mcount_dct_out7_cnt_cy<22>_rt
LUT1 		Mcount_dct_out7_cnt_cy<23>_rt
LUT1 		Mcount_dct_out7_cnt_cy<24>_rt
LUT1 		Mcount_dct_out7_cnt_cy<25>_rt
LUT1 		Mcount_dct_out7_cnt_cy<26>_rt
LUT1 		Mcount_dct_out7_cnt_cy<27>_rt
LUT1 		Mcount_dct_out7_cnt_cy<28>_rt
LUT1 		Mcount_dct_out7_cnt_cy<29>_rt
LUT1 		Mcount_dct_out7_cnt_cy<30>_rt
LUT1 		Mcount_dct_out8_cnt_cy<1>_rt
LUT1 		Mcount_dct_out8_cnt_cy<2>_rt
LUT1 		Mcount_dct_out8_cnt_cy<3>_rt
LUT1 		Mcount_dct_out8_cnt_cy<4>_rt
LUT1 		Mcount_dct_out8_cnt_cy<5>_rt
LUT1 		Mcount_dct_out8_cnt_cy<6>_rt
LUT1 		Mcount_dct_out8_cnt_cy<7>_rt
LUT1 		Mcount_dct_out8_cnt_cy<8>_rt
LUT1 		Mcount_dct_out8_cnt_cy<9>_rt
LUT1 		Mcount_dct_out8_cnt_cy<10>_rt
LUT1 		Mcount_dct_out8_cnt_cy<11>_rt
LUT1 		Mcount_dct_out8_cnt_cy<12>_rt
LUT1 		Mcount_dct_out8_cnt_cy<13>_rt
LUT1 		Mcount_dct_out8_cnt_cy<14>_rt
LUT1 		Mcount_dct_out8_cnt_cy<15>_rt
LUT1 		Mcount_dct_out8_cnt_cy<16>_rt
LUT1 		Mcount_dct_out8_cnt_cy<17>_rt
LUT1 		Mcount_dct_out8_cnt_cy<18>_rt
LUT1 		Mcount_dct_out8_cnt_cy<19>_rt
LUT1 		Mcount_dct_out8_cnt_cy<20>_rt
LUT1 		Mcount_dct_out8_cnt_cy<21>_rt
LUT1 		Mcount_dct_out8_cnt_cy<22>_rt
LUT1 		Mcount_dct_out8_cnt_cy<23>_rt
LUT1 		Mcount_dct_out8_cnt_cy<24>_rt
LUT1 		Mcount_dct_out8_cnt_cy<25>_rt
LUT1 		Mcount_dct_out8_cnt_cy<26>_rt
LUT1 		Mcount_dct_out8_cnt_cy<27>_rt
LUT1 		Mcount_dct_out8_cnt_cy<28>_rt
LUT1 		Mcount_dct_out8_cnt_cy<29>_rt
LUT1 		Mcount_dct_out8_cnt_cy<30>_rt
LUT1 		Mcount_dct_out9_cnt_cy<1>_rt
LUT1 		Mcount_dct_out9_cnt_cy<2>_rt
LUT1 		Mcount_dct_out9_cnt_cy<3>_rt
LUT1 		Mcount_dct_out9_cnt_cy<4>_rt
LUT1 		Mcount_dct_out9_cnt_cy<5>_rt
LUT1 		Mcount_dct_out9_cnt_cy<6>_rt
LUT1 		Mcount_dct_out9_cnt_cy<7>_rt
LUT1 		Mcount_dct_out9_cnt_cy<8>_rt
LUT1 		Mcount_dct_out9_cnt_cy<9>_rt
LUT1 		Mcount_dct_out9_cnt_cy<10>_rt
LUT1 		Mcount_dct_out9_cnt_cy<11>_rt
LUT1 		Mcount_dct_out9_cnt_cy<12>_rt
LUT1 		Mcount_dct_out9_cnt_cy<13>_rt
LUT1 		Mcount_dct_out9_cnt_cy<14>_rt
LUT1 		Mcount_dct_out9_cnt_cy<15>_rt
LUT1 		Mcount_dct_out9_cnt_cy<16>_rt
LUT1 		Mcount_dct_out9_cnt_cy<17>_rt
LUT1 		Mcount_dct_out9_cnt_cy<18>_rt
LUT1 		Mcount_dct_out9_cnt_cy<19>_rt
LUT1 		Mcount_dct_out9_cnt_cy<20>_rt
LUT1 		Mcount_dct_out9_cnt_cy<21>_rt
LUT1 		Mcount_dct_out9_cnt_cy<22>_rt
LUT1 		Mcount_dct_out9_cnt_cy<23>_rt
LUT1 		Mcount_dct_out9_cnt_cy<24>_rt
LUT1 		Mcount_dct_out9_cnt_cy<25>_rt
LUT1 		Mcount_dct_out9_cnt_cy<26>_rt
LUT1 		Mcount_dct_out9_cnt_cy<27>_rt
LUT1 		Mcount_dct_out9_cnt_cy<28>_rt
LUT1 		Mcount_dct_out9_cnt_cy<29>_rt
LUT1 		Mcount_dct_out9_cnt_cy<30>_rt
LUT1 		Mcount_dct_out10_cnt_cy<1>_rt
LUT1 		Mcount_dct_out10_cnt_cy<2>_rt
LUT1 		Mcount_dct_out10_cnt_cy<3>_rt
LUT1 		Mcount_dct_out10_cnt_cy<4>_rt
LUT1 		Mcount_dct_out10_cnt_cy<5>_rt
LUT1 		Mcount_dct_out10_cnt_cy<6>_rt
LUT1 		Mcount_dct_out10_cnt_cy<7>_rt
LUT1 		Mcount_dct_out10_cnt_cy<8>_rt
LUT1 		Mcount_dct_out10_cnt_cy<9>_rt
LUT1 		Mcount_dct_out10_cnt_cy<10>_rt
LUT1 		Mcount_dct_out10_cnt_cy<11>_rt
LUT1 		Mcount_dct_out10_cnt_cy<12>_rt
LUT1 		Mcount_dct_out10_cnt_cy<13>_rt
LUT1 		Mcount_dct_out10_cnt_cy<14>_rt
LUT1 		Mcount_dct_out10_cnt_cy<15>_rt
LUT1 		Mcount_dct_out10_cnt_cy<16>_rt
LUT1 		Mcount_dct_out10_cnt_cy<17>_rt
LUT1 		Mcount_dct_out10_cnt_cy<18>_rt
LUT1 		Mcount_dct_out10_cnt_cy<19>_rt
LUT1 		Mcount_dct_out10_cnt_cy<20>_rt
LUT1 		Mcount_dct_out10_cnt_cy<21>_rt
LUT1 		Mcount_dct_out10_cnt_cy<22>_rt
LUT1 		Mcount_dct_out10_cnt_cy<23>_rt
LUT1 		Mcount_dct_out10_cnt_cy<24>_rt
LUT1 		Mcount_dct_out10_cnt_cy<25>_rt
LUT1 		Mcount_dct_out10_cnt_cy<26>_rt
LUT1 		Mcount_dct_out10_cnt_cy<27>_rt
LUT1 		Mcount_dct_out10_cnt_cy<28>_rt
LUT1 		Mcount_dct_out10_cnt_cy<29>_rt
LUT1 		Mcount_dct_out10_cnt_cy<30>_rt
LUT1 		Mcount_dct_out11_cnt_cy<1>_rt
LUT1 		Mcount_dct_out11_cnt_cy<2>_rt
LUT1 		Mcount_dct_out11_cnt_cy<3>_rt
LUT1 		Mcount_dct_out11_cnt_cy<4>_rt
LUT1 		Mcount_dct_out11_cnt_cy<5>_rt
LUT1 		Mcount_dct_out11_cnt_cy<6>_rt
LUT1 		Mcount_dct_out11_cnt_cy<7>_rt
LUT1 		Mcount_dct_out11_cnt_cy<8>_rt
LUT1 		Mcount_dct_out11_cnt_cy<9>_rt
LUT1 		Mcount_dct_out11_cnt_cy<10>_rt
LUT1 		Mcount_dct_out11_cnt_cy<11>_rt
LUT1 		Mcount_dct_out11_cnt_cy<12>_rt
LUT1 		Mcount_dct_out11_cnt_cy<13>_rt
LUT1 		Mcount_dct_out11_cnt_cy<14>_rt
LUT1 		Mcount_dct_out11_cnt_cy<15>_rt
LUT1 		Mcount_dct_out11_cnt_cy<16>_rt
LUT1 		Mcount_dct_out11_cnt_cy<17>_rt
LUT1 		Mcount_dct_out11_cnt_cy<18>_rt
LUT1 		Mcount_dct_out11_cnt_cy<19>_rt
LUT1 		Mcount_dct_out11_cnt_cy<20>_rt
LUT1 		Mcount_dct_out11_cnt_cy<21>_rt
LUT1 		Mcount_dct_out11_cnt_cy<22>_rt
LUT1 		Mcount_dct_out11_cnt_cy<23>_rt
LUT1 		Mcount_dct_out11_cnt_cy<24>_rt
LUT1 		Mcount_dct_out11_cnt_cy<25>_rt
LUT1 		Mcount_dct_out11_cnt_cy<26>_rt
LUT1 		Mcount_dct_out11_cnt_cy<27>_rt
LUT1 		Mcount_dct_out11_cnt_cy<28>_rt
LUT1 		Mcount_dct_out11_cnt_cy<29>_rt
LUT1 		Mcount_dct_out11_cnt_cy<30>_rt
LUT1 		Mcount_dct_out12_cnt_cy<1>_rt
LUT1 		Mcount_dct_out12_cnt_cy<2>_rt
LUT1 		Mcount_dct_out12_cnt_cy<3>_rt
LUT1 		Mcount_dct_out12_cnt_cy<4>_rt
LUT1 		Mcount_dct_out12_cnt_cy<5>_rt
LUT1 		Mcount_dct_out12_cnt_cy<6>_rt
LUT1 		Mcount_dct_out12_cnt_cy<7>_rt
LUT1 		Mcount_dct_out12_cnt_cy<8>_rt
LUT1 		Mcount_dct_out12_cnt_cy<9>_rt
LUT1 		Mcount_dct_out12_cnt_cy<10>_rt
LUT1 		Mcount_dct_out12_cnt_cy<11>_rt
LUT1 		Mcount_dct_out12_cnt_cy<12>_rt
LUT1 		Mcount_dct_out12_cnt_cy<13>_rt
LUT1 		Mcount_dct_out12_cnt_cy<14>_rt
LUT1 		Mcount_dct_out12_cnt_cy<15>_rt
LUT1 		Mcount_dct_out12_cnt_cy<16>_rt
LUT1 		Mcount_dct_out12_cnt_cy<17>_rt
LUT1 		Mcount_dct_out12_cnt_cy<18>_rt
LUT1 		Mcount_dct_out12_cnt_cy<19>_rt
LUT1 		Mcount_dct_out12_cnt_cy<20>_rt
LUT1 		Mcount_dct_out12_cnt_cy<21>_rt
LUT1 		Mcount_dct_out12_cnt_cy<22>_rt
LUT1 		Mcount_dct_out12_cnt_cy<23>_rt
LUT1 		Mcount_dct_out12_cnt_cy<24>_rt
LUT1 		Mcount_dct_out12_cnt_cy<25>_rt
LUT1 		Mcount_dct_out12_cnt_cy<26>_rt
LUT1 		Mcount_dct_out12_cnt_cy<27>_rt
LUT1 		Mcount_dct_out12_cnt_cy<28>_rt
LUT1 		Mcount_dct_out12_cnt_cy<29>_rt
LUT1 		Mcount_dct_out12_cnt_cy<30>_rt
LUT1 		Mcount_dct_out14_cnt_cy<1>_rt
LUT1 		Mcount_dct_out14_cnt_cy<2>_rt
LUT1 		Mcount_dct_out14_cnt_cy<3>_rt
LUT1 		Mcount_dct_out14_cnt_cy<4>_rt
LUT1 		Mcount_dct_out14_cnt_cy<5>_rt
LUT1 		Mcount_dct_out14_cnt_cy<6>_rt
LUT1 		Mcount_dct_out14_cnt_cy<7>_rt
LUT1 		Mcount_dct_out14_cnt_cy<8>_rt
LUT1 		Mcount_dct_out14_cnt_cy<9>_rt
LUT1 		Mcount_dct_out14_cnt_cy<10>_rt
LUT1 		Mcount_dct_out14_cnt_cy<11>_rt
LUT1 		Mcount_dct_out14_cnt_cy<12>_rt
LUT1 		Mcount_dct_out14_cnt_cy<13>_rt
LUT1 		Mcount_dct_out14_cnt_cy<14>_rt
LUT1 		Mcount_dct_out14_cnt_cy<15>_rt
LUT1 		Mcount_dct_out14_cnt_cy<16>_rt
LUT1 		Mcount_dct_out14_cnt_cy<17>_rt
LUT1 		Mcount_dct_out14_cnt_cy<18>_rt
LUT1 		Mcount_dct_out14_cnt_cy<19>_rt
LUT1 		Mcount_dct_out14_cnt_cy<20>_rt
LUT1 		Mcount_dct_out14_cnt_cy<21>_rt
LUT1 		Mcount_dct_out14_cnt_cy<22>_rt
LUT1 		Mcount_dct_out14_cnt_cy<23>_rt
LUT1 		Mcount_dct_out14_cnt_cy<24>_rt
LUT1 		Mcount_dct_out14_cnt_cy<25>_rt
LUT1 		Mcount_dct_out14_cnt_cy<26>_rt
LUT1 		Mcount_dct_out14_cnt_cy<27>_rt
LUT1 		Mcount_dct_out14_cnt_cy<28>_rt
LUT1 		Mcount_dct_out14_cnt_cy<29>_rt
LUT1 		Mcount_dct_out14_cnt_cy<30>_rt
LUT1 		Mcount_dct_out13_cnt_cy<1>_rt
LUT1 		Mcount_dct_out13_cnt_cy<2>_rt
LUT1 		Mcount_dct_out13_cnt_cy<3>_rt
LUT1 		Mcount_dct_out13_cnt_cy<4>_rt
LUT1 		Mcount_dct_out13_cnt_cy<5>_rt
LUT1 		Mcount_dct_out13_cnt_cy<6>_rt
LUT1 		Mcount_dct_out13_cnt_cy<7>_rt
LUT1 		Mcount_dct_out13_cnt_cy<8>_rt
LUT1 		Mcount_dct_out13_cnt_cy<9>_rt
LUT1 		Mcount_dct_out13_cnt_cy<10>_rt
LUT1 		Mcount_dct_out13_cnt_cy<11>_rt
LUT1 		Mcount_dct_out13_cnt_cy<12>_rt
LUT1 		Mcount_dct_out13_cnt_cy<13>_rt
LUT1 		Mcount_dct_out13_cnt_cy<14>_rt
LUT1 		Mcount_dct_out13_cnt_cy<15>_rt
LUT1 		Mcount_dct_out13_cnt_cy<16>_rt
LUT1 		Mcount_dct_out13_cnt_cy<17>_rt
LUT1 		Mcount_dct_out13_cnt_cy<18>_rt
LUT1 		Mcount_dct_out13_cnt_cy<19>_rt
LUT1 		Mcount_dct_out13_cnt_cy<20>_rt
LUT1 		Mcount_dct_out13_cnt_cy<21>_rt
LUT1 		Mcount_dct_out13_cnt_cy<22>_rt
LUT1 		Mcount_dct_out13_cnt_cy<23>_rt
LUT1 		Mcount_dct_out13_cnt_cy<24>_rt
LUT1 		Mcount_dct_out13_cnt_cy<25>_rt
LUT1 		Mcount_dct_out13_cnt_cy<26>_rt
LUT1 		Mcount_dct_out13_cnt_cy<27>_rt
LUT1 		Mcount_dct_out13_cnt_cy<28>_rt
LUT1 		Mcount_dct_out13_cnt_cy<29>_rt
LUT1 		Mcount_dct_out13_cnt_cy<30>_rt
LUT1 		Mcount_dct_out16_cnt_cy<1>_rt
LUT1 		Mcount_dct_out16_cnt_cy<2>_rt
LUT1 		Mcount_dct_out16_cnt_cy<3>_rt
LUT1 		Mcount_dct_out16_cnt_cy<4>_rt
LUT1 		Mcount_dct_out16_cnt_cy<5>_rt
LUT1 		Mcount_dct_out16_cnt_cy<6>_rt
LUT1 		Mcount_dct_out16_cnt_cy<7>_rt
LUT1 		Mcount_dct_out16_cnt_cy<8>_rt
LUT1 		Mcount_dct_out16_cnt_cy<9>_rt
LUT1 		Mcount_dct_out16_cnt_cy<10>_rt
LUT1 		Mcount_dct_out16_cnt_cy<11>_rt
LUT1 		Mcount_dct_out16_cnt_cy<12>_rt
LUT1 		Mcount_dct_out16_cnt_cy<13>_rt
LUT1 		Mcount_dct_out16_cnt_cy<14>_rt
LUT1 		Mcount_dct_out16_cnt_cy<15>_rt
LUT1 		Mcount_dct_out16_cnt_cy<16>_rt
LUT1 		Mcount_dct_out16_cnt_cy<17>_rt
LUT1 		Mcount_dct_out16_cnt_cy<18>_rt
LUT1 		Mcount_dct_out16_cnt_cy<19>_rt
LUT1 		Mcount_dct_out16_cnt_cy<20>_rt
LUT1 		Mcount_dct_out16_cnt_cy<21>_rt
LUT1 		Mcount_dct_out16_cnt_cy<22>_rt
LUT1 		Mcount_dct_out16_cnt_cy<23>_rt
LUT1 		Mcount_dct_out16_cnt_cy<24>_rt
LUT1 		Mcount_dct_out16_cnt_cy<25>_rt
LUT1 		Mcount_dct_out16_cnt_cy<26>_rt
LUT1 		Mcount_dct_out16_cnt_cy<27>_rt
LUT1 		Mcount_dct_out16_cnt_cy<28>_rt
LUT1 		Mcount_dct_out16_cnt_cy<29>_rt
LUT1 		Mcount_dct_out16_cnt_cy<30>_rt
LUT1 		Mcount_dct_out15_cnt_cy<1>_rt
LUT1 		Mcount_dct_out15_cnt_cy<2>_rt
LUT1 		Mcount_dct_out15_cnt_cy<3>_rt
LUT1 		Mcount_dct_out15_cnt_cy<4>_rt
LUT1 		Mcount_dct_out15_cnt_cy<5>_rt
LUT1 		Mcount_dct_out15_cnt_cy<6>_rt
LUT1 		Mcount_dct_out15_cnt_cy<7>_rt
LUT1 		Mcount_dct_out15_cnt_cy<8>_rt
LUT1 		Mcount_dct_out15_cnt_cy<9>_rt
LUT1 		Mcount_dct_out15_cnt_cy<10>_rt
LUT1 		Mcount_dct_out15_cnt_cy<11>_rt
LUT1 		Mcount_dct_out15_cnt_cy<12>_rt
LUT1 		Mcount_dct_out15_cnt_cy<13>_rt
LUT1 		Mcount_dct_out15_cnt_cy<14>_rt
LUT1 		Mcount_dct_out15_cnt_cy<15>_rt
LUT1 		Mcount_dct_out15_cnt_cy<16>_rt
LUT1 		Mcount_dct_out15_cnt_cy<17>_rt
LUT1 		Mcount_dct_out15_cnt_cy<18>_rt
LUT1 		Mcount_dct_out15_cnt_cy<19>_rt
LUT1 		Mcount_dct_out15_cnt_cy<20>_rt
LUT1 		Mcount_dct_out15_cnt_cy<21>_rt
LUT1 		Mcount_dct_out15_cnt_cy<22>_rt
LUT1 		Mcount_dct_out15_cnt_cy<23>_rt
LUT1 		Mcount_dct_out15_cnt_cy<24>_rt
LUT1 		Mcount_dct_out15_cnt_cy<25>_rt
LUT1 		Mcount_dct_out15_cnt_cy<26>_rt
LUT1 		Mcount_dct_out15_cnt_cy<27>_rt
LUT1 		Mcount_dct_out15_cnt_cy<28>_rt
LUT1 		Mcount_dct_out15_cnt_cy<29>_rt
LUT1 		Mcount_dct_out15_cnt_cy<30>_rt
LUT1 		Mcount_dct_out17_cnt_cy<1>_rt
LUT1 		Mcount_dct_out17_cnt_cy<2>_rt
LUT1 		Mcount_dct_out17_cnt_cy<3>_rt
LUT1 		Mcount_dct_out17_cnt_cy<4>_rt
LUT1 		Mcount_dct_out17_cnt_cy<5>_rt
LUT1 		Mcount_dct_out17_cnt_cy<6>_rt
LUT1 		Mcount_dct_out17_cnt_cy<7>_rt
LUT1 		Mcount_dct_out17_cnt_cy<8>_rt
LUT1 		Mcount_dct_out17_cnt_cy<9>_rt
LUT1 		Mcount_dct_out17_cnt_cy<10>_rt
LUT1 		Mcount_dct_out17_cnt_cy<11>_rt
LUT1 		Mcount_dct_out17_cnt_cy<12>_rt
LUT1 		Mcount_dct_out17_cnt_cy<13>_rt
LUT1 		Mcount_dct_out17_cnt_cy<14>_rt
LUT1 		Mcount_dct_out17_cnt_cy<15>_rt
LUT1 		Mcount_dct_out17_cnt_cy<16>_rt
LUT1 		Mcount_dct_out17_cnt_cy<17>_rt
LUT1 		Mcount_dct_out17_cnt_cy<18>_rt
LUT1 		Mcount_dct_out17_cnt_cy<19>_rt
LUT1 		Mcount_dct_out17_cnt_cy<20>_rt
LUT1 		Mcount_dct_out17_cnt_cy<21>_rt
LUT1 		Mcount_dct_out17_cnt_cy<22>_rt
LUT1 		Mcount_dct_out17_cnt_cy<23>_rt
LUT1 		Mcount_dct_out17_cnt_cy<24>_rt
LUT1 		Mcount_dct_out17_cnt_cy<25>_rt
LUT1 		Mcount_dct_out17_cnt_cy<26>_rt
LUT1 		Mcount_dct_out17_cnt_cy<27>_rt
LUT1 		Mcount_dct_out17_cnt_cy<28>_rt
LUT1 		Mcount_dct_out17_cnt_cy<29>_rt
LUT1 		Mcount_dct_out17_cnt_cy<30>_rt
LUT1 		Mcount_dct_out18_cnt_cy<1>_rt
LUT1 		Mcount_dct_out18_cnt_cy<2>_rt
LUT1 		Mcount_dct_out18_cnt_cy<3>_rt
LUT1 		Mcount_dct_out18_cnt_cy<4>_rt
LUT1 		Mcount_dct_out18_cnt_cy<5>_rt
LUT1 		Mcount_dct_out18_cnt_cy<6>_rt
LUT1 		Mcount_dct_out18_cnt_cy<7>_rt
LUT1 		Mcount_dct_out18_cnt_cy<8>_rt
LUT1 		Mcount_dct_out18_cnt_cy<9>_rt
LUT1 		Mcount_dct_out18_cnt_cy<10>_rt
LUT1 		Mcount_dct_out18_cnt_cy<11>_rt
LUT1 		Mcount_dct_out18_cnt_cy<12>_rt
LUT1 		Mcount_dct_out18_cnt_cy<13>_rt
LUT1 		Mcount_dct_out18_cnt_cy<14>_rt
LUT1 		Mcount_dct_out18_cnt_cy<15>_rt
LUT1 		Mcount_dct_out18_cnt_cy<16>_rt
LUT1 		Mcount_dct_out18_cnt_cy<17>_rt
LUT1 		Mcount_dct_out18_cnt_cy<18>_rt
LUT1 		Mcount_dct_out18_cnt_cy<19>_rt
LUT1 		Mcount_dct_out18_cnt_cy<20>_rt
LUT1 		Mcount_dct_out18_cnt_cy<21>_rt
LUT1 		Mcount_dct_out18_cnt_cy<22>_rt
LUT1 		Mcount_dct_out18_cnt_cy<23>_rt
LUT1 		Mcount_dct_out18_cnt_cy<24>_rt
LUT1 		Mcount_dct_out18_cnt_cy<25>_rt
LUT1 		Mcount_dct_out18_cnt_cy<26>_rt
LUT1 		Mcount_dct_out18_cnt_cy<27>_rt
LUT1 		Mcount_dct_out18_cnt_cy<28>_rt
LUT1 		Mcount_dct_out18_cnt_cy<29>_rt
LUT1 		Mcount_dct_out18_cnt_cy<30>_rt
LUT1 		Mcount_dct_out19_cnt_cy<1>_rt
LUT1 		Mcount_dct_out19_cnt_cy<2>_rt
LUT1 		Mcount_dct_out19_cnt_cy<3>_rt
LUT1 		Mcount_dct_out19_cnt_cy<4>_rt
LUT1 		Mcount_dct_out19_cnt_cy<5>_rt
LUT1 		Mcount_dct_out19_cnt_cy<6>_rt
LUT1 		Mcount_dct_out19_cnt_cy<7>_rt
LUT1 		Mcount_dct_out19_cnt_cy<8>_rt
LUT1 		Mcount_dct_out19_cnt_cy<9>_rt
LUT1 		Mcount_dct_out19_cnt_cy<10>_rt
LUT1 		Mcount_dct_out19_cnt_cy<11>_rt
LUT1 		Mcount_dct_out19_cnt_cy<12>_rt
LUT1 		Mcount_dct_out19_cnt_cy<13>_rt
LUT1 		Mcount_dct_out19_cnt_cy<14>_rt
LUT1 		Mcount_dct_out19_cnt_cy<15>_rt
LUT1 		Mcount_dct_out19_cnt_cy<16>_rt
LUT1 		Mcount_dct_out19_cnt_cy<17>_rt
LUT1 		Mcount_dct_out19_cnt_cy<18>_rt
LUT1 		Mcount_dct_out19_cnt_cy<19>_rt
LUT1 		Mcount_dct_out19_cnt_cy<20>_rt
LUT1 		Mcount_dct_out19_cnt_cy<21>_rt
LUT1 		Mcount_dct_out19_cnt_cy<22>_rt
LUT1 		Mcount_dct_out19_cnt_cy<23>_rt
LUT1 		Mcount_dct_out19_cnt_cy<24>_rt
LUT1 		Mcount_dct_out19_cnt_cy<25>_rt
LUT1 		Mcount_dct_out19_cnt_cy<26>_rt
LUT1 		Mcount_dct_out19_cnt_cy<27>_rt
LUT1 		Mcount_dct_out19_cnt_cy<28>_rt
LUT1 		Mcount_dct_out19_cnt_cy<29>_rt
LUT1 		Mcount_dct_out19_cnt_cy<30>_rt
LUT1 		Mcount_dct_out22_cnt_cy<1>_rt
LUT1 		Mcount_dct_out22_cnt_cy<2>_rt
LUT1 		Mcount_dct_out22_cnt_cy<3>_rt
LUT1 		Mcount_dct_out22_cnt_cy<4>_rt
LUT1 		Mcount_dct_out22_cnt_cy<5>_rt
LUT1 		Mcount_dct_out22_cnt_cy<6>_rt
LUT1 		Mcount_dct_out22_cnt_cy<7>_rt
LUT1 		Mcount_dct_out22_cnt_cy<8>_rt
LUT1 		Mcount_dct_out22_cnt_cy<9>_rt
LUT1 		Mcount_dct_out22_cnt_cy<10>_rt
LUT1 		Mcount_dct_out22_cnt_cy<11>_rt
LUT1 		Mcount_dct_out22_cnt_cy<12>_rt
LUT1 		Mcount_dct_out22_cnt_cy<13>_rt
LUT1 		Mcount_dct_out22_cnt_cy<14>_rt
LUT1 		Mcount_dct_out22_cnt_cy<15>_rt
LUT1 		Mcount_dct_out22_cnt_cy<16>_rt
LUT1 		Mcount_dct_out22_cnt_cy<17>_rt
LUT1 		Mcount_dct_out22_cnt_cy<18>_rt
LUT1 		Mcount_dct_out22_cnt_cy<19>_rt
LUT1 		Mcount_dct_out22_cnt_cy<20>_rt
LUT1 		Mcount_dct_out22_cnt_cy<21>_rt
LUT1 		Mcount_dct_out22_cnt_cy<22>_rt
LUT1 		Mcount_dct_out22_cnt_cy<23>_rt
LUT1 		Mcount_dct_out22_cnt_cy<24>_rt
LUT1 		Mcount_dct_out22_cnt_cy<25>_rt
LUT1 		Mcount_dct_out22_cnt_cy<26>_rt
LUT1 		Mcount_dct_out22_cnt_cy<27>_rt
LUT1 		Mcount_dct_out22_cnt_cy<28>_rt
LUT1 		Mcount_dct_out22_cnt_cy<29>_rt
LUT1 		Mcount_dct_out22_cnt_cy<30>_rt
LUT1 		Mcount_dct_out20_cnt_cy<1>_rt
LUT1 		Mcount_dct_out20_cnt_cy<2>_rt
LUT1 		Mcount_dct_out20_cnt_cy<3>_rt
LUT1 		Mcount_dct_out20_cnt_cy<4>_rt
LUT1 		Mcount_dct_out20_cnt_cy<5>_rt
LUT1 		Mcount_dct_out20_cnt_cy<6>_rt
LUT1 		Mcount_dct_out20_cnt_cy<7>_rt
LUT1 		Mcount_dct_out20_cnt_cy<8>_rt
LUT1 		Mcount_dct_out20_cnt_cy<9>_rt
LUT1 		Mcount_dct_out20_cnt_cy<10>_rt
LUT1 		Mcount_dct_out20_cnt_cy<11>_rt
LUT1 		Mcount_dct_out20_cnt_cy<12>_rt
LUT1 		Mcount_dct_out20_cnt_cy<13>_rt
LUT1 		Mcount_dct_out20_cnt_cy<14>_rt
LUT1 		Mcount_dct_out20_cnt_cy<15>_rt
LUT1 		Mcount_dct_out20_cnt_cy<16>_rt
LUT1 		Mcount_dct_out20_cnt_cy<17>_rt
LUT1 		Mcount_dct_out20_cnt_cy<18>_rt
LUT1 		Mcount_dct_out20_cnt_cy<19>_rt
LUT1 		Mcount_dct_out20_cnt_cy<20>_rt
LUT1 		Mcount_dct_out20_cnt_cy<21>_rt
LUT1 		Mcount_dct_out20_cnt_cy<22>_rt
LUT1 		Mcount_dct_out20_cnt_cy<23>_rt
LUT1 		Mcount_dct_out20_cnt_cy<24>_rt
LUT1 		Mcount_dct_out20_cnt_cy<25>_rt
LUT1 		Mcount_dct_out20_cnt_cy<26>_rt
LUT1 		Mcount_dct_out20_cnt_cy<27>_rt
LUT1 		Mcount_dct_out20_cnt_cy<28>_rt
LUT1 		Mcount_dct_out20_cnt_cy<29>_rt
LUT1 		Mcount_dct_out20_cnt_cy<30>_rt
LUT1 		Mcount_dct_out21_cnt_cy<1>_rt
LUT1 		Mcount_dct_out21_cnt_cy<2>_rt
LUT1 		Mcount_dct_out21_cnt_cy<3>_rt
LUT1 		Mcount_dct_out21_cnt_cy<4>_rt
LUT1 		Mcount_dct_out21_cnt_cy<5>_rt
LUT1 		Mcount_dct_out21_cnt_cy<6>_rt
LUT1 		Mcount_dct_out21_cnt_cy<7>_rt
LUT1 		Mcount_dct_out21_cnt_cy<8>_rt
LUT1 		Mcount_dct_out21_cnt_cy<9>_rt
LUT1 		Mcount_dct_out21_cnt_cy<10>_rt
LUT1 		Mcount_dct_out21_cnt_cy<11>_rt
LUT1 		Mcount_dct_out21_cnt_cy<12>_rt
LUT1 		Mcount_dct_out21_cnt_cy<13>_rt
LUT1 		Mcount_dct_out21_cnt_cy<14>_rt
LUT1 		Mcount_dct_out21_cnt_cy<15>_rt
LUT1 		Mcount_dct_out21_cnt_cy<16>_rt
LUT1 		Mcount_dct_out21_cnt_cy<17>_rt
LUT1 		Mcount_dct_out21_cnt_cy<18>_rt
LUT1 		Mcount_dct_out21_cnt_cy<19>_rt
LUT1 		Mcount_dct_out21_cnt_cy<20>_rt
LUT1 		Mcount_dct_out21_cnt_cy<21>_rt
LUT1 		Mcount_dct_out21_cnt_cy<22>_rt
LUT1 		Mcount_dct_out21_cnt_cy<23>_rt
LUT1 		Mcount_dct_out21_cnt_cy<24>_rt
LUT1 		Mcount_dct_out21_cnt_cy<25>_rt
LUT1 		Mcount_dct_out21_cnt_cy<26>_rt
LUT1 		Mcount_dct_out21_cnt_cy<27>_rt
LUT1 		Mcount_dct_out21_cnt_cy<28>_rt
LUT1 		Mcount_dct_out21_cnt_cy<29>_rt
LUT1 		Mcount_dct_out21_cnt_cy<30>_rt
LUT1 		Mcount_dct_out23_cnt_cy<1>_rt
LUT1 		Mcount_dct_out23_cnt_cy<2>_rt
LUT1 		Mcount_dct_out23_cnt_cy<3>_rt
LUT1 		Mcount_dct_out23_cnt_cy<4>_rt
LUT1 		Mcount_dct_out23_cnt_cy<5>_rt
LUT1 		Mcount_dct_out23_cnt_cy<6>_rt
LUT1 		Mcount_dct_out23_cnt_cy<7>_rt
LUT1 		Mcount_dct_out23_cnt_cy<8>_rt
LUT1 		Mcount_dct_out23_cnt_cy<9>_rt
LUT1 		Mcount_dct_out23_cnt_cy<10>_rt
LUT1 		Mcount_dct_out23_cnt_cy<11>_rt
LUT1 		Mcount_dct_out23_cnt_cy<12>_rt
LUT1 		Mcount_dct_out23_cnt_cy<13>_rt
LUT1 		Mcount_dct_out23_cnt_cy<14>_rt
LUT1 		Mcount_dct_out23_cnt_cy<15>_rt
LUT1 		Mcount_dct_out23_cnt_cy<16>_rt
LUT1 		Mcount_dct_out23_cnt_cy<17>_rt
LUT1 		Mcount_dct_out23_cnt_cy<18>_rt
LUT1 		Mcount_dct_out23_cnt_cy<19>_rt
LUT1 		Mcount_dct_out23_cnt_cy<20>_rt
LUT1 		Mcount_dct_out23_cnt_cy<21>_rt
LUT1 		Mcount_dct_out23_cnt_cy<22>_rt
LUT1 		Mcount_dct_out23_cnt_cy<23>_rt
LUT1 		Mcount_dct_out23_cnt_cy<24>_rt
LUT1 		Mcount_dct_out23_cnt_cy<25>_rt
LUT1 		Mcount_dct_out23_cnt_cy<26>_rt
LUT1 		Mcount_dct_out23_cnt_cy<27>_rt
LUT1 		Mcount_dct_out23_cnt_cy<28>_rt
LUT1 		Mcount_dct_out23_cnt_cy<29>_rt
LUT1 		Mcount_dct_out23_cnt_cy<30>_rt
LUT1 		Mcount_dct_out24_cnt_cy<1>_rt
LUT1 		Mcount_dct_out24_cnt_cy<2>_rt
LUT1 		Mcount_dct_out24_cnt_cy<3>_rt
LUT1 		Mcount_dct_out24_cnt_cy<4>_rt
LUT1 		Mcount_dct_out24_cnt_cy<5>_rt
LUT1 		Mcount_dct_out24_cnt_cy<6>_rt
LUT1 		Mcount_dct_out24_cnt_cy<7>_rt
LUT1 		Mcount_dct_out24_cnt_cy<8>_rt
LUT1 		Mcount_dct_out24_cnt_cy<9>_rt
LUT1 		Mcount_dct_out24_cnt_cy<10>_rt
LUT1 		Mcount_dct_out24_cnt_cy<11>_rt
LUT1 		Mcount_dct_out24_cnt_cy<12>_rt
LUT1 		Mcount_dct_out24_cnt_cy<13>_rt
LUT1 		Mcount_dct_out24_cnt_cy<14>_rt
LUT1 		Mcount_dct_out24_cnt_cy<15>_rt
LUT1 		Mcount_dct_out24_cnt_cy<16>_rt
LUT1 		Mcount_dct_out24_cnt_cy<17>_rt
LUT1 		Mcount_dct_out24_cnt_cy<18>_rt
LUT1 		Mcount_dct_out24_cnt_cy<19>_rt
LUT1 		Mcount_dct_out24_cnt_cy<20>_rt
LUT1 		Mcount_dct_out24_cnt_cy<21>_rt
LUT1 		Mcount_dct_out24_cnt_cy<22>_rt
LUT1 		Mcount_dct_out24_cnt_cy<23>_rt
LUT1 		Mcount_dct_out24_cnt_cy<24>_rt
LUT1 		Mcount_dct_out24_cnt_cy<25>_rt
LUT1 		Mcount_dct_out24_cnt_cy<26>_rt
LUT1 		Mcount_dct_out24_cnt_cy<27>_rt
LUT1 		Mcount_dct_out24_cnt_cy<28>_rt
LUT1 		Mcount_dct_out24_cnt_cy<29>_rt
LUT1 		Mcount_dct_out24_cnt_cy<30>_rt
LUT1 		Mcount_dct_out25_cnt_cy<1>_rt
LUT1 		Mcount_dct_out25_cnt_cy<2>_rt
LUT1 		Mcount_dct_out25_cnt_cy<3>_rt
LUT1 		Mcount_dct_out25_cnt_cy<4>_rt
LUT1 		Mcount_dct_out25_cnt_cy<5>_rt
LUT1 		Mcount_dct_out25_cnt_cy<6>_rt
LUT1 		Mcount_dct_out25_cnt_cy<7>_rt
LUT1 		Mcount_dct_out25_cnt_cy<8>_rt
LUT1 		Mcount_dct_out25_cnt_cy<9>_rt
LUT1 		Mcount_dct_out25_cnt_cy<10>_rt
LUT1 		Mcount_dct_out25_cnt_cy<11>_rt
LUT1 		Mcount_dct_out25_cnt_cy<12>_rt
LUT1 		Mcount_dct_out25_cnt_cy<13>_rt
LUT1 		Mcount_dct_out25_cnt_cy<14>_rt
LUT1 		Mcount_dct_out25_cnt_cy<15>_rt
LUT1 		Mcount_dct_out25_cnt_cy<16>_rt
LUT1 		Mcount_dct_out25_cnt_cy<17>_rt
LUT1 		Mcount_dct_out25_cnt_cy<18>_rt
LUT1 		Mcount_dct_out25_cnt_cy<19>_rt
LUT1 		Mcount_dct_out25_cnt_cy<20>_rt
LUT1 		Mcount_dct_out25_cnt_cy<21>_rt
LUT1 		Mcount_dct_out25_cnt_cy<22>_rt
LUT1 		Mcount_dct_out25_cnt_cy<23>_rt
LUT1 		Mcount_dct_out25_cnt_cy<24>_rt
LUT1 		Mcount_dct_out25_cnt_cy<25>_rt
LUT1 		Mcount_dct_out25_cnt_cy<26>_rt
LUT1 		Mcount_dct_out25_cnt_cy<27>_rt
LUT1 		Mcount_dct_out25_cnt_cy<28>_rt
LUT1 		Mcount_dct_out25_cnt_cy<29>_rt
LUT1 		Mcount_dct_out25_cnt_cy<30>_rt
LUT1 		Mcount_dct_out26_cnt_cy<1>_rt
LUT1 		Mcount_dct_out26_cnt_cy<2>_rt
LUT1 		Mcount_dct_out26_cnt_cy<3>_rt
LUT1 		Mcount_dct_out26_cnt_cy<4>_rt
LUT1 		Mcount_dct_out26_cnt_cy<5>_rt
LUT1 		Mcount_dct_out26_cnt_cy<6>_rt
LUT1 		Mcount_dct_out26_cnt_cy<7>_rt
LUT1 		Mcount_dct_out26_cnt_cy<8>_rt
LUT1 		Mcount_dct_out26_cnt_cy<9>_rt
LUT1 		Mcount_dct_out26_cnt_cy<10>_rt
LUT1 		Mcount_dct_out26_cnt_cy<11>_rt
LUT1 		Mcount_dct_out26_cnt_cy<12>_rt
LUT1 		Mcount_dct_out26_cnt_cy<13>_rt
LUT1 		Mcount_dct_out26_cnt_cy<14>_rt
LUT1 		Mcount_dct_out26_cnt_cy<15>_rt
LUT1 		Mcount_dct_out26_cnt_cy<16>_rt
LUT1 		Mcount_dct_out26_cnt_cy<17>_rt
LUT1 		Mcount_dct_out26_cnt_cy<18>_rt
LUT1 		Mcount_dct_out26_cnt_cy<19>_rt
LUT1 		Mcount_dct_out26_cnt_cy<20>_rt
LUT1 		Mcount_dct_out26_cnt_cy<21>_rt
LUT1 		Mcount_dct_out26_cnt_cy<22>_rt
LUT1 		Mcount_dct_out26_cnt_cy<23>_rt
LUT1 		Mcount_dct_out26_cnt_cy<24>_rt
LUT1 		Mcount_dct_out26_cnt_cy<25>_rt
LUT1 		Mcount_dct_out26_cnt_cy<26>_rt
LUT1 		Mcount_dct_out26_cnt_cy<27>_rt
LUT1 		Mcount_dct_out26_cnt_cy<28>_rt
LUT1 		Mcount_dct_out26_cnt_cy<29>_rt
LUT1 		Mcount_dct_out26_cnt_cy<30>_rt
LUT1 		Mcount_dct_out29_cnt_cy<1>_rt
LUT1 		Mcount_dct_out29_cnt_cy<2>_rt
LUT1 		Mcount_dct_out29_cnt_cy<3>_rt
LUT1 		Mcount_dct_out29_cnt_cy<4>_rt
LUT1 		Mcount_dct_out29_cnt_cy<5>_rt
LUT1 		Mcount_dct_out29_cnt_cy<6>_rt
LUT1 		Mcount_dct_out29_cnt_cy<7>_rt
LUT1 		Mcount_dct_out29_cnt_cy<8>_rt
LUT1 		Mcount_dct_out29_cnt_cy<9>_rt
LUT1 		Mcount_dct_out29_cnt_cy<10>_rt
LUT1 		Mcount_dct_out29_cnt_cy<11>_rt
LUT1 		Mcount_dct_out29_cnt_cy<12>_rt
LUT1 		Mcount_dct_out29_cnt_cy<13>_rt
LUT1 		Mcount_dct_out29_cnt_cy<14>_rt
LUT1 		Mcount_dct_out29_cnt_cy<15>_rt
LUT1 		Mcount_dct_out29_cnt_cy<16>_rt
LUT1 		Mcount_dct_out29_cnt_cy<17>_rt
LUT1 		Mcount_dct_out29_cnt_cy<18>_rt
LUT1 		Mcount_dct_out29_cnt_cy<19>_rt
LUT1 		Mcount_dct_out29_cnt_cy<20>_rt
LUT1 		Mcount_dct_out29_cnt_cy<21>_rt
LUT1 		Mcount_dct_out29_cnt_cy<22>_rt
LUT1 		Mcount_dct_out29_cnt_cy<23>_rt
LUT1 		Mcount_dct_out29_cnt_cy<24>_rt
LUT1 		Mcount_dct_out29_cnt_cy<25>_rt
LUT1 		Mcount_dct_out29_cnt_cy<26>_rt
LUT1 		Mcount_dct_out29_cnt_cy<27>_rt
LUT1 		Mcount_dct_out29_cnt_cy<28>_rt
LUT1 		Mcount_dct_out29_cnt_cy<29>_rt
LUT1 		Mcount_dct_out29_cnt_cy<30>_rt
LUT1 		Mcount_dct_out27_cnt_cy<1>_rt
LUT1 		Mcount_dct_out27_cnt_cy<2>_rt
LUT1 		Mcount_dct_out27_cnt_cy<3>_rt
LUT1 		Mcount_dct_out27_cnt_cy<4>_rt
LUT1 		Mcount_dct_out27_cnt_cy<5>_rt
LUT1 		Mcount_dct_out27_cnt_cy<6>_rt
LUT1 		Mcount_dct_out27_cnt_cy<7>_rt
LUT1 		Mcount_dct_out27_cnt_cy<8>_rt
LUT1 		Mcount_dct_out27_cnt_cy<9>_rt
LUT1 		Mcount_dct_out27_cnt_cy<10>_rt
LUT1 		Mcount_dct_out27_cnt_cy<11>_rt
LUT1 		Mcount_dct_out27_cnt_cy<12>_rt
LUT1 		Mcount_dct_out27_cnt_cy<13>_rt
LUT1 		Mcount_dct_out27_cnt_cy<14>_rt
LUT1 		Mcount_dct_out27_cnt_cy<15>_rt
LUT1 		Mcount_dct_out27_cnt_cy<16>_rt
LUT1 		Mcount_dct_out27_cnt_cy<17>_rt
LUT1 		Mcount_dct_out27_cnt_cy<18>_rt
LUT1 		Mcount_dct_out27_cnt_cy<19>_rt
LUT1 		Mcount_dct_out27_cnt_cy<20>_rt
LUT1 		Mcount_dct_out27_cnt_cy<21>_rt
LUT1 		Mcount_dct_out27_cnt_cy<22>_rt
LUT1 		Mcount_dct_out27_cnt_cy<23>_rt
LUT1 		Mcount_dct_out27_cnt_cy<24>_rt
LUT1 		Mcount_dct_out27_cnt_cy<25>_rt
LUT1 		Mcount_dct_out27_cnt_cy<26>_rt
LUT1 		Mcount_dct_out27_cnt_cy<27>_rt
LUT1 		Mcount_dct_out27_cnt_cy<28>_rt
LUT1 		Mcount_dct_out27_cnt_cy<29>_rt
LUT1 		Mcount_dct_out27_cnt_cy<30>_rt
LUT1 		Mcount_dct_out28_cnt_cy<1>_rt
LUT1 		Mcount_dct_out28_cnt_cy<2>_rt
LUT1 		Mcount_dct_out28_cnt_cy<3>_rt
LUT1 		Mcount_dct_out28_cnt_cy<4>_rt
LUT1 		Mcount_dct_out28_cnt_cy<5>_rt
LUT1 		Mcount_dct_out28_cnt_cy<6>_rt
LUT1 		Mcount_dct_out28_cnt_cy<7>_rt
LUT1 		Mcount_dct_out28_cnt_cy<8>_rt
LUT1 		Mcount_dct_out28_cnt_cy<9>_rt
LUT1 		Mcount_dct_out28_cnt_cy<10>_rt
LUT1 		Mcount_dct_out28_cnt_cy<11>_rt
LUT1 		Mcount_dct_out28_cnt_cy<12>_rt
LUT1 		Mcount_dct_out28_cnt_cy<13>_rt
LUT1 		Mcount_dct_out28_cnt_cy<14>_rt
LUT1 		Mcount_dct_out28_cnt_cy<15>_rt
LUT1 		Mcount_dct_out28_cnt_cy<16>_rt
LUT1 		Mcount_dct_out28_cnt_cy<17>_rt
LUT1 		Mcount_dct_out28_cnt_cy<18>_rt
LUT1 		Mcount_dct_out28_cnt_cy<19>_rt
LUT1 		Mcount_dct_out28_cnt_cy<20>_rt
LUT1 		Mcount_dct_out28_cnt_cy<21>_rt
LUT1 		Mcount_dct_out28_cnt_cy<22>_rt
LUT1 		Mcount_dct_out28_cnt_cy<23>_rt
LUT1 		Mcount_dct_out28_cnt_cy<24>_rt
LUT1 		Mcount_dct_out28_cnt_cy<25>_rt
LUT1 		Mcount_dct_out28_cnt_cy<26>_rt
LUT1 		Mcount_dct_out28_cnt_cy<27>_rt
LUT1 		Mcount_dct_out28_cnt_cy<28>_rt
LUT1 		Mcount_dct_out28_cnt_cy<29>_rt
LUT1 		Mcount_dct_out28_cnt_cy<30>_rt
LUT1 		Mcount_dct_out1_cnt_xor<31>_rt
LUT1 		Mcount_dct_out0_cnt_xor<31>_rt
LUT1 		Mcount_dct_out2_cnt_xor<31>_rt
LUT1 		Mcount_dct_out3_cnt_xor<31>_rt
LUT1 		Mcount_dct_out4_cnt_xor<31>_rt
LUT1 		Mcount_dct_out5_cnt_xor<31>_rt
LUT1 		Mcount_dct_out6_cnt_xor<31>_rt
LUT1 		Mcount_dct_out7_cnt_xor<31>_rt
LUT1 		Mcount_dct_out8_cnt_xor<31>_rt
LUT1 		Mcount_dct_out9_cnt_xor<31>_rt
LUT1 		Mcount_dct_out10_cnt_xor<31>_rt
LUT1 		Mcount_dct_out11_cnt_xor<31>_rt
LUT1 		Mcount_dct_out12_cnt_xor<31>_rt
LUT1 		Mcount_dct_out14_cnt_xor<31>_rt
LUT1 		Mcount_dct_out13_cnt_xor<31>_rt
LUT1 		Mcount_dct_out16_cnt_xor<31>_rt
LUT1 		Mcount_dct_out15_cnt_xor<31>_rt
LUT1 		Mcount_dct_out17_cnt_xor<31>_rt
LUT1 		Mcount_dct_out18_cnt_xor<31>_rt
LUT1 		Mcount_dct_out19_cnt_xor<31>_rt
LUT1 		Mcount_dct_out22_cnt_xor<31>_rt
LUT1 		Mcount_dct_out20_cnt_xor<31>_rt
LUT1 		Mcount_dct_out21_cnt_xor<31>_rt
LUT1 		Mcount_dct_out23_cnt_xor<31>_rt
LUT1 		Mcount_dct_out24_cnt_xor<31>_rt
LUT1 		Mcount_dct_out25_cnt_xor<31>_rt
LUT1 		Mcount_dct_out26_cnt_xor<31>_rt
LUT1 		Mcount_dct_out29_cnt_xor<31>_rt
LUT1 		Mcount_dct_out27_cnt_xor<31>_rt
LUT1 		Mcount_dct_out28_cnt_xor<31>_rt
LUT2 		fmul2/xilinx_fmul_i/blk00000003/blk0000007d
LUT2 		fmul2/xilinx_fmul_i/blk00000003/blk000000a8
LUT2 		fmul1/xilinx_fmul_i/blk00000003/blk0000007d
LUT2 		fmul1/xilinx_fmul_i/blk00000003/blk000000a8
LUT2 		fmul2/xilinx_fmul_i/blk00000003/blk00000086
LUT2 		fmul1/xilinx_fmul_i/blk00000003/blk00000086

Section 6 - IOB Properties
--------------------------

Section 7 - RPMs
----------------
fadd1/xilinx_fadd_i/blk00000003/hset    
fadd2/xilinx_fadd_i/blk00000003/hset    
fadd3/xilinx_fadd_i/blk00000003/hset    
fadd4/xilinx_fadd_i/blk00000003/hset    
fadd5/xilinx_fadd_i/blk00000003/hset    
fsub1/xilinx_fsub_i/blk00000003/hset    
fsub2/xilinx_fsub_i/blk00000003/hset    
fsub3/xilinx_fsub_i/blk00000003/hset    

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------

Section 12 - Control Set Information
------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal | Reset Signal                                | Set Signal                                  | Enable Signal         | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk          |                                             |                                             |                       | 138              | 410            |
| clk          |                                             |                                             | r100_wen              | 16               | 64             |
| clk          |                                             |                                             | r101_wen              | 60               | 128            |
| clk          |                                             |                                             | r103_wen              | 8                | 32             |
| clk          |                                             |                                             | r104_wen              | 8                | 32             |
| clk          |                                             |                                             | r105_wen              | 16               | 64             |
| clk          |                                             |                                             | r106_wen              | 8                | 32             |
| clk          |                                             |                                             | r108_wen              | 8                | 32             |
| clk          |                                             |                                             | r109_wen              | 16               | 64             |
| clk          |                                             |                                             | r10_wen               | 30               | 32             |
| clk          |                                             |                                             | r116_wen              | 8                | 32             |
| clk          |                                             |                                             | r11_wen               | 32               | 32             |
| clk          |                                             |                                             | r120_wen              | 16               | 64             |
| clk          |                                             |                                             | r122_wen              | 8                | 32             |
| clk          |                                             |                                             | r12_wen               | 8                | 32             |
| clk          |                                             |                                             | r13_wen               | 8                | 32             |
| clk          |                                             |                                             | r14_wen               | 24               | 32             |
| clk          |                                             |                                             | r15_wen               | 29               | 32             |
| clk          |                                             |                                             | r16_wen               | 28               | 32             |
| clk          |                                             |                                             | r17_wen               | 32               | 32             |
| clk          |                                             |                                             | r18_wen               | 31               | 32             |
| clk          |                                             |                                             | r19_wen               | 30               | 32             |
| clk          |                                             |                                             | r1_wen                | 8                | 32             |
| clk          |                                             |                                             | r20_wen               | 32               | 32             |
| clk          |                                             |                                             | r21_wen               | 32               | 32             |
| clk          |                                             |                                             | r22_wen               | 8                | 32             |
| clk          |                                             |                                             | r23_wen               | 31               | 32             |
| clk          |                                             |                                             | r24_wen               | 32               | 32             |
| clk          |                                             |                                             | r25_wen               | 32               | 32             |
| clk          |                                             |                                             | r26_wen               | 30               | 32             |
| clk          |                                             |                                             | r27_wen               | 32               | 32             |
| clk          |                                             |                                             | r28_wen               | 8                | 32             |
| clk          |                                             |                                             | r29_wen               | 30               | 32             |
| clk          |                                             |                                             | r2_wen                | 8                | 32             |
| clk          |                                             |                                             | r30_wen               | 8                | 32             |
| clk          |                                             |                                             | r31_wen               | 30               | 32             |
| clk          |                                             |                                             | r32_wen               | 8                | 32             |
| clk          |                                             |                                             | r33_wen               | 31               | 32             |
| clk          |                                             |                                             | r34_wen               | 8                | 32             |
| clk          |                                             |                                             | r35_wen               | 32               | 32             |
| clk          |                                             |                                             | r36_wen               | 31               | 32             |
| clk          |                                             |                                             | r37_wen               | 30               | 32             |
| clk          |                                             |                                             | r38_wen               | 8                | 32             |
| clk          |                                             |                                             | r39_wen               | 31               | 32             |
| clk          |                                             |                                             | r3_wen                | 8                | 32             |
| clk          |                                             |                                             | r40_wen               | 29               | 32             |
| clk          |                                             |                                             | r41_wen               | 29               | 32             |
| clk          |                                             |                                             | r42_wen               | 30               | 32             |
| clk          |                                             |                                             | r43_wen               | 32               | 32             |
| clk          |                                             |                                             | r44_wen               | 31               | 32             |
| clk          |                                             |                                             | r45_wen               | 31               | 32             |
| clk          |                                             |                                             | r46_wen               | 8                | 32             |
| clk          |                                             |                                             | r47_wen               | 16               | 64             |
| clk          |                                             |                                             | r49_wen               | 8                | 32             |
| clk          |                                             |                                             | r4_wen                | 32               | 32             |
| clk          |                                             |                                             | r50_wen               | 8                | 32             |
| clk          |                                             |                                             | r51_wen               | 8                | 32             |
| clk          |                                             |                                             | r52_wen               | 8                | 32             |
| clk          |                                             |                                             | r53_wen               | 8                | 32             |
| clk          |                                             |                                             | r54_wen               | 8                | 32             |
| clk          |                                             |                                             | r55_wen               | 8                | 32             |
| clk          |                                             |                                             | r56_wen               | 8                | 32             |
| clk          |                                             |                                             | r57_wen               | 8                | 32             |
| clk          |                                             |                                             | r58_wen               | 16               | 64             |
| clk          |                                             |                                             | r5_wen                | 8                | 32             |
| clk          |                                             |                                             | r60_wen               | 8                | 32             |
| clk          |                                             |                                             | r61_wen               | 8                | 32             |
| clk          |                                             |                                             | r62_wen               | 8                | 32             |
| clk          |                                             |                                             | r63_wen               | 8                | 32             |
| clk          |                                             |                                             | r64_wen               | 31               | 64             |
| clk          |                                             |                                             | r65_wen               | 8                | 32             |
| clk          |                                             |                                             | r66_wen               | 8                | 32             |
| clk          |                                             |                                             | r67_wen               | 8                | 32             |
| clk          |                                             |                                             | r68_wen               | 8                | 32             |
| clk          |                                             |                                             | r69_wen               | 8                | 32             |
| clk          |                                             |                                             | r6_wen                | 28               | 32             |
| clk          |                                             |                                             | r70_wen               | 8                | 32             |
| clk          |                                             |                                             | r71_wen               | 39               | 96             |
| clk          |                                             |                                             | r73_wen               | 8                | 32             |
| clk          |                                             |                                             | r74_wen               | 8                | 32             |
| clk          |                                             |                                             | r75_wen               | 8                | 32             |
| clk          |                                             |                                             | r76_wen               | 8                | 32             |
| clk          |                                             |                                             | r77_wen               | 8                | 32             |
| clk          |                                             |                                             | r78_wen               | 8                | 32             |
| clk          |                                             |                                             | r79_wen               | 8                | 32             |
| clk          |                                             |                                             | r7_wen                | 8                | 32             |
| clk          |                                             |                                             | r80_wen               | 8                | 32             |
| clk          |                                             |                                             | r81_wen               | 8                | 32             |
| clk          |                                             |                                             | r82_wen               | 8                | 32             |
| clk          |                                             |                                             | r83_wen               | 45               | 128            |
| clk          |                                             |                                             | r89_wen               | 28               | 64             |
| clk          |                                             |                                             | r8_wen                | 8                | 32             |
| clk          |                                             |                                             | r90_wen               | 8                | 32             |
| clk          |                                             |                                             | r92_wen               | 8                | 32             |
| clk          |                                             |                                             | r93_wen               | 8                | 32             |
| clk          |                                             |                                             | r94_wen               | 16               | 64             |
| clk          |                                             |                                             | r96_wen               | 16               | 64             |
| clk          |                                             |                                             | r98_wen               | 8                | 32             |
| clk          |                                             |                                             | r9_wen                | 32               | 32             |
| clk          |                                             |                                             | stall_in_inv          | 2136             | 5612           |
| clk          |                                             |                                             | state_wen             | 4                | 4              |
| clk          | FSM/SR[0].shiftCtl_i/state<66>              |                                             |                       | 2                | 3              |
| clk          | FSM/SR[0].shiftCtl_i/state<68>              |                                             |                       | 4                | 4              |
| clk          | FSM/SR[0].shiftCtl_i/state<69>              |                                             |                       | 3                | 3              |
| clk          | FSM/SR[0].shiftCtl_i/state<70>              |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<71>              |                                             |                       | 5                | 6              |
| clk          | FSM/SR[0].shiftCtl_i/state<71>              | FSM/SR[0].shiftCtl_i/state<89>              |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<72>              |                                             |                       | 4                | 4              |
| clk          | FSM/SR[0].shiftCtl_i/state<73>              |                                             |                       | 3                | 3              |
| clk          | FSM/SR[0].shiftCtl_i/state<73>              | FSM/SR[0].shiftCtl_i/state<71>              |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<74>              |                                             |                       | 8                | 8              |
| clk          | FSM/SR[0].shiftCtl_i/state<75>              |                                             |                       | 4                | 4              |
| clk          | FSM/SR[0].shiftCtl_i/state<76>              |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<77>              |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<77>              | s682_or0000                                 |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<78>              |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<80>              |                                             |                       | 3                | 4              |
| clk          | FSM/SR[0].shiftCtl_i/state<81>              |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<82>              |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<83>              |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<83>              | N21756                                      |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<84>              |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<84>              | shift_i/state<60>                           |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<85>              |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<86>              |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<87>              |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<88>              |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<89>              |                                             |                       | 3                | 3              |
| clk          | FSM/SR[0].shiftCtl_i/state<89>              | FSM/SR[0].shiftCtl_i/state<69>              |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<90>              |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<91>              |                                             |                       | 4                | 4              |
| clk          | FSM/SR[0].shiftCtl_i/state<92>              |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<93>              |                                             |                       | 3                | 3              |
| clk          | FSM/SR[0].shiftCtl_i/state<95>              |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<96>              |                                             |                       | 3                | 3              |
| clk          | FSM/SR[0].shiftCtl_i/state<97>              |                                             |                       | 4                | 4              |
| clk          | FSM/SR[0].shiftCtl_i/state<98>              |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<99>              |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<100>             |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<101>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<102>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<102>             | FSM/SR[0].shiftCtl_i/state<127>             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<104>             | shift_i/state<40>                           |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<105>             |                                             |                       | 3                | 4              |
| clk          | FSM/SR[0].shiftCtl_i/state<106>             |                                             |                       | 4                | 4              |
| clk          | FSM/SR[0].shiftCtl_i/state<109>             |                                             |                       | 4                | 4              |
| clk          | FSM/SR[0].shiftCtl_i/state<109>             | FSM/SR[0].shiftCtl_i/state<143>             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<110>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<111>             |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<111>             | FSM/SR[0].shiftCtl_i/state<157>             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<112>             |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<113>             |                                             |                       | 3                | 3              |
| clk          | FSM/SR[0].shiftCtl_i/state<114>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<115>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<116>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<120>             |                                             |                       | 3                | 4              |
| clk          | FSM/SR[0].shiftCtl_i/state<122>             |                                             |                       | 4                | 4              |
| clk          | FSM/SR[0].shiftCtl_i/state<122>             | FSM/SR[0].shiftCtl_i/state<71>              |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<123>             | FSM/SR[0].shiftCtl_i/state<85>              |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<124>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<125>             |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<125>             | N01                                         |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<126>             |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<127>             |                                             |                       | 9                | 9              |
| clk          | FSM/SR[0].shiftCtl_i/state<128>             |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<129>             |                                             |                       | 6                | 6              |
| clk          | FSM/SR[0].shiftCtl_i/state<130>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<131>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<134>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<134>             | FSM/SR[0].shiftCtl_i/state<68>              |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<135>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<136>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<138>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<139>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<140>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<141>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<141>             | FSM/SR[0].shiftCtl_i/state<87>              |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<142>             |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<142>             | FSM/SR[0].shiftCtl_i/state<86>              |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<142>             | FSM/SR[0].shiftCtl_i/state<125>             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<143>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<144>             |                                             |                       | 3                | 3              |
| clk          | FSM/SR[0].shiftCtl_i/state<145>             |                                             |                       | 3                | 3              |
| clk          | FSM/SR[0].shiftCtl_i/state<146>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<148>             |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<148>             | FSM/SR[0].shiftCtl_i/state<68>              |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<148>             | shift_i/state<38>                           |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<149>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<155>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<156>             |                                             |                       | 1                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<156>             | FSM/SR[0].shiftCtl_i/state<101>             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<157>             |                                             |                       | 4                | 4              |
| clk          | FSM/SR[0].shiftCtl_i/state<158>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<160>             |                                             |                       | 2                | 2              |
| clk          | FSM/SR[0].shiftCtl_i/state<173>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<178>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<182>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<185>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<187>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<189>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<196>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<204>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<205>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<208>             |                                             |                       | 1                | 1              |
| clk          | FSM/SR[0].shiftCtl_i/state<215>             |                                             |                       | 1                | 1              |
| clk          | N02                                         |                                             |                       | 1                | 1              |
| clk          | N06                                         |                                             |                       | 1                | 1              |
| clk          | N2800                                       |                                             |                       | 1                | 1              |
| clk          | N21734                                      |                                             |                       | 1                | 1              |
| clk          | N21739                                      |                                             |                       | 1                | 1              |
| clk          | fadd1/xilinx_fadd_i/blk00000003/sig00000096 |                                             | stall_in_inv          | 6                | 22             |
| clk          | fadd1/xilinx_fadd_i/blk00000003/sig000000a7 | fadd1/xilinx_fadd_i/blk00000003/sig000000a6 | stall_in_inv          | 1                | 1              |
| clk          | fadd1/xilinx_fadd_i/blk00000003/sig000000b2 | fadd1/xilinx_fadd_i/blk00000003/sig000000b1 | stall_in_inv          | 2                | 8              |
| clk          | fadd2/xilinx_fadd_i/blk00000003/sig00000096 |                                             | stall_in_inv          | 6                | 22             |
| clk          | fadd2/xilinx_fadd_i/blk00000003/sig000000a7 | fadd2/xilinx_fadd_i/blk00000003/sig000000a6 | stall_in_inv          | 1                | 1              |
| clk          | fadd2/xilinx_fadd_i/blk00000003/sig000000b2 | fadd2/xilinx_fadd_i/blk00000003/sig000000b1 | stall_in_inv          | 2                | 8              |
| clk          | fadd3/xilinx_fadd_i/blk00000003/sig00000096 |                                             | stall_in_inv          | 6                | 22             |
| clk          | fadd3/xilinx_fadd_i/blk00000003/sig000000a7 | fadd3/xilinx_fadd_i/blk00000003/sig000000a6 | stall_in_inv          | 1                | 1              |
| clk          | fadd3/xilinx_fadd_i/blk00000003/sig000000b2 | fadd3/xilinx_fadd_i/blk00000003/sig000000b1 | stall_in_inv          | 2                | 8              |
| clk          | fadd4/xilinx_fadd_i/blk00000003/sig00000096 |                                             | stall_in_inv          | 6                | 22             |
| clk          | fadd4/xilinx_fadd_i/blk00000003/sig000000a7 | fadd4/xilinx_fadd_i/blk00000003/sig000000a6 | stall_in_inv          | 1                | 1              |
| clk          | fadd4/xilinx_fadd_i/blk00000003/sig000000b2 | fadd4/xilinx_fadd_i/blk00000003/sig000000b1 | stall_in_inv          | 2                | 8              |
| clk          | fadd5/xilinx_fadd_i/blk00000003/sig00000096 |                                             | stall_in_inv          | 6                | 22             |
| clk          | fadd5/xilinx_fadd_i/blk00000003/sig000000a7 | fadd5/xilinx_fadd_i/blk00000003/sig000000a6 | stall_in_inv          | 1                | 1              |
| clk          | fadd5/xilinx_fadd_i/blk00000003/sig000000b2 | fadd5/xilinx_fadd_i/blk00000003/sig000000b1 | stall_in_inv          | 2                | 8              |
| clk          | fmul1/xilinx_fmul_i/blk00000003/sig00000158 | fmul1/xilinx_fmul_i/blk00000003/sig00000157 | stall_in_inv          | 2                | 8              |
| clk          | fmul1/xilinx_fmul_i/blk00000003/sig0000015a |                                             | stall_in_inv          | 6                | 22             |
| clk          | fmul1/xilinx_fmul_i/blk00000003/sig0000016c | fmul1/xilinx_fmul_i/blk00000003/sig0000016b | stall_in_inv          | 1                | 1              |
| clk          | fmul2/xilinx_fmul_i/blk00000003/sig00000158 | fmul2/xilinx_fmul_i/blk00000003/sig00000157 | stall_in_inv          | 2                | 8              |
| clk          | fmul2/xilinx_fmul_i/blk00000003/sig0000015a |                                             | stall_in_inv          | 6                | 22             |
| clk          | fmul2/xilinx_fmul_i/blk00000003/sig0000016c | fmul2/xilinx_fmul_i/blk00000003/sig0000016b | stall_in_inv          | 1                | 1              |
| clk          | fsub1/xilinx_fsub_i/blk00000003/sig00000096 |                                             | stall_in_inv          | 6                | 22             |
| clk          | fsub1/xilinx_fsub_i/blk00000003/sig000000a7 | fsub1/xilinx_fsub_i/blk00000003/sig000000a6 | stall_in_inv          | 1                | 1              |
| clk          | fsub1/xilinx_fsub_i/blk00000003/sig000000b2 | fsub1/xilinx_fsub_i/blk00000003/sig000000b1 | stall_in_inv          | 2                | 8              |
| clk          | fsub2/xilinx_fsub_i/blk00000003/sig00000096 |                                             | stall_in_inv          | 6                | 22             |
| clk          | fsub2/xilinx_fsub_i/blk00000003/sig000000a7 | fsub2/xilinx_fsub_i/blk00000003/sig000000a6 | stall_in_inv          | 1                | 1              |
| clk          | fsub2/xilinx_fsub_i/blk00000003/sig000000b2 | fsub2/xilinx_fsub_i/blk00000003/sig000000b1 | stall_in_inv          | 2                | 8              |
| clk          | fsub3/xilinx_fsub_i/blk00000003/sig00000096 |                                             | stall_in_inv          | 6                | 22             |
| clk          | fsub3/xilinx_fsub_i/blk00000003/sig000000a7 | fsub3/xilinx_fsub_i/blk00000003/sig000000a6 | stall_in_inv          | 1                | 1              |
| clk          | fsub3/xilinx_fsub_i/blk00000003/sig000000b2 | fsub3/xilinx_fsub_i/blk00000003/sig000000b1 | stall_in_inv          | 2                | 8              |
| clk          | rst                                         |                                             |                       | 30               | 30             |
| clk          | rst                                         |                                             | dct_out0_cnt_and0000  | 8                | 32             |
| clk          | rst                                         |                                             | dct_out10_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out11_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out12_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out13_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out14_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out15_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out16_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out17_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out18_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out19_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out1_cnt_and0000  | 8                | 32             |
| clk          | rst                                         |                                             | dct_out20_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out21_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out22_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out23_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out24_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out25_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out26_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out27_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out28_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out29_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_out2_cnt_and0000  | 8                | 32             |
| clk          | rst                                         |                                             | dct_out3_cnt_and0000  | 8                | 32             |
| clk          | rst                                         |                                             | dct_out4_cnt_and0000  | 8                | 32             |
| clk          | rst                                         |                                             | dct_out5_cnt_and0000  | 8                | 32             |
| clk          | rst                                         |                                             | dct_out6_cnt_and0000  | 8                | 32             |
| clk          | rst                                         |                                             | dct_out7_cnt_and0000  | 8                | 32             |
| clk          | rst                                         |                                             | dct_out8_cnt_and0000  | 8                | 32             |
| clk          | rst                                         |                                             | dct_out9_cnt_and0000  | 8                | 32             |
| clk          | rst                                         |                                             | go                    | 1                | 1              |
| clk          | rst                                         |                                             | state_wen             | 62               | 244            |
| clk          | s618_or000010                               |                                             |                       | 1                | 1              |
| clk          | s681_or0000                                 |                                             |                       | 1                | 1              |
| clk          | s681_or0000                                 | shift_i/state<42>                           |                       | 1                | 1              |
| clk          | s681_or0001                                 |                                             |                       | 1                | 1              |
| clk          | s682_or0000                                 |                                             |                       | 2                | 3              |
| clk          | s691_or0000                                 |                                             |                       | 1                | 1              |
| clk          | s697_or0000                                 |                                             |                       | 1                | 1              |
| clk          | s697_or0000                                 | shift_i/state<54>                           |                       | 1                | 1              |
| clk          | s700_or0000                                 |                                             |                       | 2                | 2              |
| clk          | s700_or0001                                 | s700_or0000                                 |                       | 1                | 1              |
| clk          | s701_or0000                                 |                                             |                       | 1                | 2              |
| clk          | s701_or0002                                 | s701_or0000                                 |                       | 1                | 1              |
| clk          | s702_or0000                                 |                                             |                       | 2                | 2              |
| clk          | s704_or0000                                 |                                             |                       | 1                | 1              |
| clk          | s704_or0000                                 | FSM/SR[0].shiftCtl_i/state<100>             |                       | 1                | 1              |
| clk          | s706_or0001                                 |                                             |                       | 2                | 3              |
| clk          | s717_or0001                                 |                                             |                       | 1                | 1              |
| clk          | shift_i/state<4>                            |                                             |                       | 1                | 1              |
| clk          | shift_i/state<8>                            |                                             |                       | 1                | 1              |
| clk          | shift_i/state<12>                           |                                             |                       | 2                | 2              |
| clk          | shift_i/state<19>                           |                                             |                       | 1                | 1              |
| clk          | shift_i/state<22>                           |                                             |                       | 1                | 2              |
| clk          | shift_i/state<23>                           |                                             |                       | 3                | 3              |
| clk          | shift_i/state<27>                           |                                             |                       | 4                | 4              |
| clk          | shift_i/state<29>                           | shift_i/state<22>                           |                       | 1                | 1              |
| clk          | shift_i/state<32>                           |                                             |                       | 3                | 3              |
| clk          | shift_i/state<33>                           |                                             |                       | 3                | 3              |
| clk          | shift_i/state<36>                           |                                             |                       | 2                | 2              |
| clk          | shift_i/state<36>                           | FSM/SR[0].shiftCtl_i/state<97>              |                       | 1                | 1              |
| clk          | shift_i/state<38>                           |                                             |                       | 1                | 1              |
| clk          | shift_i/state<39>                           |                                             |                       | 1                | 1              |
| clk          | shift_i/state<40>                           |                                             |                       | 1                | 1              |
| clk          | shift_i/state<41>                           |                                             |                       | 1                | 1              |
| clk          | shift_i/state<42>                           |                                             |                       | 2                | 2              |
| clk          | shift_i/state<43>                           |                                             |                       | 2                | 2              |
| clk          | shift_i/state<44>                           |                                             |                       | 3                | 4              |
| clk          | shift_i/state<44>                           | shift_i/state<32>                           |                       | 1                | 1              |
| clk          | shift_i/state<45>                           |                                             |                       | 2                | 2              |
| clk          | shift_i/state<46>                           |                                             |                       | 1                | 1              |
| clk          | shift_i/state<47>                           |                                             |                       | 4                | 4              |
| clk          | shift_i/state<49>                           |                                             |                       | 1                | 1              |
| clk          | shift_i/state<50>                           |                                             |                       | 1                | 1              |
| clk          | shift_i/state<53>                           |                                             |                       | 2                | 2              |
| clk          | shift_i/state<54>                           |                                             |                       | 2                | 2              |
| clk          | shift_i/state<55>                           |                                             |                       | 2                | 2              |
| clk          | shift_i/state<55>                           | shift_i/state<32>                           |                       | 1                | 1              |
| clk          | shift_i/state<55>                           | shift_i/state<53>                           |                       | 1                | 1              |
| clk          | shift_i/state<56>                           | s702_or0000                                 |                       | 1                | 1              |
| clk          | shift_i/state<57>                           |                                             |                       | 3                | 3              |
| clk          | shift_i/state<59>                           |                                             |                       | 1                | 1              |
| clk          | shift_i/state<59>                           | shift_i/state<44>                           |                       | 1                | 1              |
| clk          | shift_i/state<60>                           |                                             |                       | 2                | 2              |
| clk          | shift_i/state<61>                           |                                             |                       | 3                | 4              |
| clk          | shift_i/state<62>                           |                                             |                       | 2                | 2              |
| clk          | shift_i/state<63>                           |                                             |                       | 2                | 2              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM_ADV   | PLL_ADV   | Full Hierarchical Name               |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dct/               |           | 1646/14090    | 4050/11431    | 1629/20716    | 0/154         | 0/0       | 0/22    | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct                                  |
| +FSM               |           | 0/46          | 0/175         | 0/4           | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/FSM                              |
| ++SR[0].shiftCtl_i |           | 46/46         | 175/175       | 4/4           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/FSM/SR[0].shiftCtl_i             |
| +fadd1             |           | 0/158         | 0/328         | 0/243         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd1                            |
| ++xilinx_fadd_i    |           | 0/158         | 0/328         | 0/243         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd1/xilinx_fadd_i              |
| +++blk00000003     |           | 158/158       | 328/328       | 243/243       | 15/15         | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd1/xilinx_fadd_i/blk00000003  |
| +fadd1_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd1_in0_r                      |
| +fadd1_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd1_in1_r                      |
| +fadd2             |           | 0/139         | 0/328         | 0/245         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd2                            |
| ++xilinx_fadd_i    |           | 0/139         | 0/328         | 0/245         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd2/xilinx_fadd_i              |
| +++blk00000003     |           | 139/139       | 328/328       | 245/245       | 15/15         | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd2/xilinx_fadd_i/blk00000003  |
| +fadd2_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd2_in0_r                      |
| +fadd2_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd2_in1_r                      |
| +fadd3             |           | 0/144         | 0/328         | 0/242         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd3                            |
| ++xilinx_fadd_i    |           | 0/144         | 0/328         | 0/242         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd3/xilinx_fadd_i              |
| +++blk00000003     |           | 144/144       | 328/328       | 242/242       | 15/15         | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd3/xilinx_fadd_i/blk00000003  |
| +fadd3_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd3_in0_r                      |
| +fadd3_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd3_in1_r                      |
| +fadd4             |           | 0/141         | 0/328         | 0/243         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd4                            |
| ++xilinx_fadd_i    |           | 0/141         | 0/328         | 0/243         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd4/xilinx_fadd_i              |
| +++blk00000003     |           | 141/141       | 328/328       | 243/243       | 15/15         | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd4/xilinx_fadd_i/blk00000003  |
| +fadd4_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd4_in0_r                      |
| +fadd4_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd4_in1_r                      |
| +fadd5             |           | 0/142         | 0/328         | 0/242         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd5                            |
| ++xilinx_fadd_i    |           | 0/142         | 0/328         | 0/242         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd5/xilinx_fadd_i              |
| +++blk00000003     |           | 142/142       | 328/328       | 242/242       | 15/15         | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd5/xilinx_fadd_i/blk00000003  |
| +fadd5_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd5_in0_r                      |
| +fadd5_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd5_in1_r                      |
| +fmul1             |           | 0/43          | 0/104         | 0/84          | 0/16          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul1                            |
| ++xilinx_fmul_i    |           | 0/43          | 0/104         | 0/84          | 0/16          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul1/xilinx_fmul_i              |
| +++blk00000003     |           | 43/43         | 104/104       | 84/84         | 16/16         | 0/0       | 3/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul1/xilinx_fmul_i/blk00000003  |
| +fmul1_in0_r       |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul1_in0_r                      |
| +fmul1_in1_r       |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul1_in1_r                      |
| +fmul2             |           | 0/46          | 0/104         | 0/84          | 0/16          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul2                            |
| ++xilinx_fmul_i    |           | 0/46          | 0/104         | 0/84          | 0/16          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul2/xilinx_fmul_i              |
| +++blk00000003     |           | 46/46         | 104/104       | 84/84         | 16/16         | 0/0       | 3/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul2/xilinx_fmul_i/blk00000003  |
| +fmul2_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul2_in0_r                      |
| +fmul2_in1_r       |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul2_in1_r                      |
| +fsub1             |           | 0/150         | 0/328         | 0/245         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub1                            |
| ++xilinx_fsub_i    |           | 0/150         | 0/328         | 0/245         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub1/xilinx_fsub_i              |
| +++blk00000003     |           | 150/150       | 328/328       | 245/245       | 15/15         | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub1/xilinx_fsub_i/blk00000003  |
| +fsub1_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub1_in0_r                      |
| +fsub1_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub1_in1_r                      |
| +fsub2             |           | 0/144         | 0/328         | 0/243         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub2                            |
| ++xilinx_fsub_i    |           | 0/144         | 0/328         | 0/243         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub2/xilinx_fsub_i              |
| +++blk00000003     |           | 144/144       | 328/328       | 243/243       | 15/15         | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub2/xilinx_fsub_i/blk00000003  |
| +fsub2_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub2_in0_r                      |
| +fsub2_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub2_in1_r                      |
| +fsub3             |           | 0/153         | 0/328         | 0/244         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub3                            |
| ++xilinx_fsub_i    |           | 0/153         | 0/328         | 0/244         | 0/15          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub3/xilinx_fsub_i              |
| +++blk00000003     |           | 153/153       | 328/328       | 244/244       | 15/15         | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub3/xilinx_fsub_i/blk00000003  |
| +fsub3_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub3_in0_r                      |
| +fsub3_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub3_in1_r                      |
| +mux124            |           | 227/227       | 0/0           | 390/390       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux124                           |
| +mux127            |           | 218/218       | 0/0           | 388/388       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux127                           |
| +mux168            |           | 218/218       | 0/0           | 385/385       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux168                           |
| +mux169            |           | 235/235       | 0/0           | 450/450       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux169                           |
| +mux188            |           | 226/226       | 0/0           | 388/388       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux188                           |
| +mux208            |           | 257/257       | 0/0           | 420/420       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux208                           |
| +mux227            |           | 190/190       | 0/0           | 358/358       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux227                           |
| +mux247            |           | 216/216       | 0/0           | 391/391       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux247                           |
| +mux276            |           | 189/189       | 0/0           | 325/325       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux276                           |
| +mux282            |           | 221/221       | 0/0           | 388/388       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux282                           |
| +mux312            |           | 219/219       | 0/0           | 354/354       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux312                           |
| +mux315            |           | 220/220       | 0/0           | 385/385       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux315                           |
| +mux350            |           | 225/225       | 0/0           | 386/386       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux350                           |
| +mux351            |           | 230/230       | 0/0           | 388/388       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux351                           |
| +mux387            |           | 227/227       | 0/0           | 390/390       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux387                           |
| +mux388            |           | 189/189       | 0/0           | 358/358       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux388                           |
| +mux39             |           | 275/275       | 0/0           | 452/452       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux39                            |
| +mux408            |           | 196/196       | 0/0           | 355/355       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux408                           |
| +mux428            |           | 197/197       | 0/0           | 354/354       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux428                           |
| +mux43             |           | 201/201       | 0/0           | 353/353       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux43                            |
| +mux444            |           | 189/189       | 0/0           | 324/324       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux444                           |
| +mux460            |           | 185/185       | 0/0           | 322/322       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux460                           |
| +mux480            |           | 225/225       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux480                           |
| +mux501            |           | 227/227       | 0/0           | 418/418       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux501                           |
| +mux519            |           | 256/256       | 0/0           | 417/417       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux519                           |
| +mux538            |           | 221/221       | 0/0           | 389/389       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux538                           |
| +mux557            |           | 230/230       | 0/0           | 386/386       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux557                           |
| +mux577            |           | 215/215       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux577                           |
| +mux596            |           | 230/230       | 0/0           | 387/387       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux596                           |
| +mux616            |           | 211/211       | 0/0           | 386/386       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux616                           |
| +mux624            |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux624                           |
| +mux635            |           | 188/188       | 0/0           | 321/321       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux635                           |
| +mux651            |           | 186/186       | 0/0           | 320/320       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux651                           |
| +mux663            |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux663                           |
| +mux667            |           | 146/146       | 0/0           | 257/257       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux667                           |
| +mux680            |           | 153/153       | 0/0           | 257/257       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux680                           |
| +mux681            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux681                           |
| +mux682            |           | 31/31         | 0/0           | 66/66         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux682                           |
| +mux683            |           | 28/28         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux683                           |
| +mux684            |           | 32/32         | 0/0           | 65/65         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux684                           |
| +mux685            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux685                           |
| +mux686            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux686                           |
| +mux687            |           | 30/30         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux687                           |
| +mux688            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux688                           |
| +mux689            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux689                           |
| +mux690            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux690                           |
| +mux691            |           | 24/24         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux691                           |
| +mux692            |           | 29/29         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux692                           |
| +mux693            |           | 28/28         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux693                           |
| +mux694            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux694                           |
| +mux695            |           | 31/31         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux695                           |
| +mux696            |           | 30/30         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux696                           |
| +mux697            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux697                           |
| +mux698            |           | 32/32         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux698                           |
| +mux699            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux699                           |
| +mux700            |           | 31/31         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux700                           |
| +mux701            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux701                           |
| +mux702            |           | 32/32         | 0/0           | 65/65         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux702                           |
| +mux703            |           | 30/30         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux703                           |
| +mux704            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux704                           |
| +mux705            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux705                           |
| +mux706            |           | 30/30         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux706                           |
| +mux707            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux707                           |
| +mux708            |           | 30/30         | 0/0           | 49/49         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux708                           |
| +mux709            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux709                           |
| +mux710            |           | 31/31         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux710                           |
| +mux711            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux711                           |
| +mux712            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux712                           |
| +mux713            |           | 31/31         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux713                           |
| +mux714            |           | 30/30         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux714                           |
| +mux715            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux715                           |
| +mux716            |           | 31/31         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux716                           |
| +mux717            |           | 29/29         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux717                           |
| +mux718            |           | 29/29         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux718                           |
| +mux719            |           | 30/30         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux719                           |
| +mux720            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux720                           |
| +mux721            |           | 31/31         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux721                           |
| +mux722            |           | 31/31         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux722                           |
| +mux723            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux723                           |
| +mux724            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux724                           |
| +mux725            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux725                           |
| +mux726            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux726                           |
| +mux727            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux727                           |
| +mux728            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux728                           |
| +mux729            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux729                           |
| +mux730            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux730                           |
| +mux731            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux731                           |
| +mux732            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux732                           |
| +mux733            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux733                           |
| +mux734            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux734                           |
| +mux735            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux735                           |
| +mux736            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux736                           |
| +mux737            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux737                           |
| +mux738            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux738                           |
| +mux739            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux739                           |
| +mux740            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux740                           |
| +mux741            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux741                           |
| +mux742            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux742                           |
| +mux743            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux743                           |
| +mux744            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux744                           |
| +mux745            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux745                           |
| +mux746            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux746                           |
| +mux747            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux747                           |
| +mux748            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux748                           |
| +mux749            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux749                           |
| +mux750            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux750                           |
| +mux751            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux751                           |
| +mux752            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux752                           |
| +mux753            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux753                           |
| +mux754            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux754                           |
| +mux755            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux755                           |
| +mux756            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux756                           |
| +mux757            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux757                           |
| +mux758            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux758                           |
| +mux759            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux759                           |
| +mux760            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux760                           |
| +mux761            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux761                           |
| +mux84             |           | 240/240       | 0/0           | 419/419       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux84                            |
| +mux85             |           | 215/215       | 0/0           | 385/385       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux85                            |
| +r1                |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r1                               |
| +r10               |           | 30/30         | 32/32         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r10                              |
| +r100              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r100                             |
| +r101              |           | 0/32          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101                             |
| ++SR[0].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[0].shift_i               |
| ++SR[10].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[10].shift_i              |
| ++SR[11].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[11].shift_i              |
| ++SR[12].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[12].shift_i              |
| ++SR[13].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[13].shift_i              |
| ++SR[14].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[14].shift_i              |
| ++SR[15].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[15].shift_i              |
| ++SR[16].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[16].shift_i              |
| ++SR[17].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[17].shift_i              |
| ++SR[18].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[18].shift_i              |
| ++SR[19].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[19].shift_i              |
| ++SR[1].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[1].shift_i               |
| ++SR[20].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[20].shift_i              |
| ++SR[21].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[21].shift_i              |
| ++SR[22].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[22].shift_i              |
| ++SR[23].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[23].shift_i              |
| ++SR[24].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[24].shift_i              |
| ++SR[25].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[25].shift_i              |
| ++SR[26].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[26].shift_i              |
| ++SR[27].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[27].shift_i              |
| ++SR[28].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[28].shift_i              |
| ++SR[29].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[29].shift_i              |
| ++SR[2].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[2].shift_i               |
| ++SR[30].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[30].shift_i              |
| ++SR[31].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[31].shift_i              |
| ++SR[3].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[3].shift_i               |
| ++SR[4].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[4].shift_i               |
| ++SR[5].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[5].shift_i               |
| ++SR[6].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[6].shift_i               |
| ++SR[7].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[7].shift_i               |
| ++SR[8].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[8].shift_i               |
| ++SR[9].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r101/SR[9].shift_i               |
| +r102              |           | 0/32          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102                             |
| ++SR[0].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[0].shift_i               |
| ++SR[10].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[10].shift_i              |
| ++SR[11].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[11].shift_i              |
| ++SR[12].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[12].shift_i              |
| ++SR[13].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[13].shift_i              |
| ++SR[14].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[14].shift_i              |
| ++SR[15].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[15].shift_i              |
| ++SR[16].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[16].shift_i              |
| ++SR[17].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[17].shift_i              |
| ++SR[18].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[18].shift_i              |
| ++SR[19].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[19].shift_i              |
| ++SR[1].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[1].shift_i               |
| ++SR[20].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[20].shift_i              |
| ++SR[21].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[21].shift_i              |
| ++SR[22].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[22].shift_i              |
| ++SR[23].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[23].shift_i              |
| ++SR[24].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[24].shift_i              |
| ++SR[25].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[25].shift_i              |
| ++SR[26].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[26].shift_i              |
| ++SR[27].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[27].shift_i              |
| ++SR[28].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[28].shift_i              |
| ++SR[29].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[29].shift_i              |
| ++SR[2].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[2].shift_i               |
| ++SR[30].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[30].shift_i              |
| ++SR[31].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[31].shift_i              |
| ++SR[3].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[3].shift_i               |
| ++SR[4].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[4].shift_i               |
| ++SR[5].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[5].shift_i               |
| ++SR[6].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[6].shift_i               |
| ++SR[7].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[7].shift_i               |
| ++SR[8].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[8].shift_i               |
| ++SR[9].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r102/SR[9].shift_i               |
| +r103              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r103                             |
| +r104              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r104                             |
| +r105              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r105                             |
| +r106              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r106                             |
| +r107              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r107                             |
| +r108              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r108                             |
| +r109              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r109                             |
| +r11               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r11                              |
| +r110              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r110                             |
| +r116              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r116                             |
| +r12               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r12                              |
| +r120              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r120                             |
| +r121              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r121                             |
| +r122              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r122                             |
| +r13               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r13                              |
| +r14               |           | 24/24         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r14                              |
| +r15               |           | 29/29         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r15                              |
| +r16               |           | 28/28         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r16                              |
| +r17               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r17                              |
| +r18               |           | 31/31         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r18                              |
| +r19               |           | 30/30         | 32/32         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r19                              |
| +r2                |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r2                               |
| +r20               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r20                              |
| +r21               |           | 32/32         | 32/32         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r21                              |
| +r22               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r22                              |
| +r23               |           | 31/31         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r23                              |
| +r24               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r24                              |
| +r25               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r25                              |
| +r26               |           | 30/30         | 32/32         | 27/27         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r26                              |
| +r27               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r27                              |
| +r28               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r28                              |
| +r29               |           | 30/30         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r29                              |
| +r3                |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r3                               |
| +r30               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r30                              |
| +r31               |           | 30/30         | 32/32         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r31                              |
| +r32               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r32                              |
| +r33               |           | 31/31         | 32/32         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r33                              |
| +r34               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r34                              |
| +r35               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r35                              |
| +r36               |           | 31/31         | 32/32         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r36                              |
| +r37               |           | 30/30         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r37                              |
| +r38               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r38                              |
| +r39               |           | 31/31         | 32/32         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r39                              |
| +r4                |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r4                               |
| +r40               |           | 29/29         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r40                              |
| +r41               |           | 29/29         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r41                              |
| +r42               |           | 30/30         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r42                              |
| +r43               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r43                              |
| +r44               |           | 31/31         | 32/32         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r44                              |
| +r45               |           | 31/31         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r45                              |
| +r46               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46                              |
| +r47               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r47                              |
| +r48               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r48                              |
| +r49               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r49                              |
| +r5                |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r5                               |
| +r50               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r50                              |
| +r51               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r51                              |
| +r52               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r52                              |
| +r53               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r53                              |
| +r54               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r54                              |
| +r55               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r55                              |
| +r56               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r56                              |
| +r57               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r57                              |
| +r58               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r58                              |
| +r59               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r59                              |
| +r6                |           | 28/28         | 32/32         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r6                               |
| +r60               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r60                              |
| +r61               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r61                              |
| +r62               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r62                              |
| +r63               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r63                              |
| +r64               |           | 0/32          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64                              |
| ++SR[0].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[0].shift_i                |
| ++SR[10].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[10].shift_i               |
| ++SR[11].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[11].shift_i               |
| ++SR[12].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[12].shift_i               |
| ++SR[13].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[13].shift_i               |
| ++SR[14].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[14].shift_i               |
| ++SR[15].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[15].shift_i               |
| ++SR[16].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[16].shift_i               |
| ++SR[17].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[17].shift_i               |
| ++SR[18].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[18].shift_i               |
| ++SR[19].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[19].shift_i               |
| ++SR[1].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[1].shift_i                |
| ++SR[20].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[20].shift_i               |
| ++SR[21].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[21].shift_i               |
| ++SR[22].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[22].shift_i               |
| ++SR[23].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[23].shift_i               |
| ++SR[24].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[24].shift_i               |
| ++SR[25].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[25].shift_i               |
| ++SR[26].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[26].shift_i               |
| ++SR[27].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[27].shift_i               |
| ++SR[28].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[28].shift_i               |
| ++SR[29].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[29].shift_i               |
| ++SR[2].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[2].shift_i                |
| ++SR[30].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[30].shift_i               |
| ++SR[31].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[31].shift_i               |
| ++SR[3].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[3].shift_i                |
| ++SR[4].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[4].shift_i                |
| ++SR[5].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[5].shift_i                |
| ++SR[6].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[6].shift_i                |
| ++SR[7].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[7].shift_i                |
| ++SR[8].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[8].shift_i                |
| ++SR[9].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64/SR[9].shift_i                |
| +r65               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r65                              |
| +r66               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r66                              |
| +r67               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r67                              |
| +r68               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68                              |
| +r69               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r69                              |
| +r7                |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r7                               |
| +r70               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r70                              |
| +r71               |           | 0/32          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71                              |
| ++SR[0].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[0].shift_i                |
| ++SR[10].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[10].shift_i               |
| ++SR[11].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[11].shift_i               |
| ++SR[12].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[12].shift_i               |
| ++SR[13].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[13].shift_i               |
| ++SR[14].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[14].shift_i               |
| ++SR[15].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[15].shift_i               |
| ++SR[16].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[16].shift_i               |
| ++SR[17].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[17].shift_i               |
| ++SR[18].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[18].shift_i               |
| ++SR[19].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[19].shift_i               |
| ++SR[1].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[1].shift_i                |
| ++SR[20].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[20].shift_i               |
| ++SR[21].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[21].shift_i               |
| ++SR[22].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[22].shift_i               |
| ++SR[23].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[23].shift_i               |
| ++SR[24].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[24].shift_i               |
| ++SR[25].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[25].shift_i               |
| ++SR[26].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[26].shift_i               |
| ++SR[27].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[27].shift_i               |
| ++SR[28].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[28].shift_i               |
| ++SR[29].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[29].shift_i               |
| ++SR[2].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[2].shift_i                |
| ++SR[30].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[30].shift_i               |
| ++SR[31].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[31].shift_i               |
| ++SR[3].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[3].shift_i                |
| ++SR[4].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[4].shift_i                |
| ++SR[5].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[5].shift_i                |
| ++SR[6].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[6].shift_i                |
| ++SR[7].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[7].shift_i                |
| ++SR[8].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[8].shift_i                |
| ++SR[9].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71/SR[9].shift_i                |
| +r72               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r72                              |
| +r73               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r73                              |
| +r74               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r74                              |
| +r75               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r75                              |
| +r76               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76                              |
| +r77               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77                              |
| +r78               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r78                              |
| +r79               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r79                              |
| +r8                |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r8                               |
| +r80               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r80                              |
| +r81               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r81                              |
| +r82               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r82                              |
| +r83               |           | 0/32          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83                              |
| ++SR[0].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[0].shift_i                |
| ++SR[10].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[10].shift_i               |
| ++SR[11].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[11].shift_i               |
| ++SR[12].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[12].shift_i               |
| ++SR[13].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[13].shift_i               |
| ++SR[14].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[14].shift_i               |
| ++SR[15].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[15].shift_i               |
| ++SR[16].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[16].shift_i               |
| ++SR[17].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[17].shift_i               |
| ++SR[18].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[18].shift_i               |
| ++SR[19].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[19].shift_i               |
| ++SR[1].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[1].shift_i                |
| ++SR[20].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[20].shift_i               |
| ++SR[21].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[21].shift_i               |
| ++SR[22].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[22].shift_i               |
| ++SR[23].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[23].shift_i               |
| ++SR[24].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[24].shift_i               |
| ++SR[25].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[25].shift_i               |
| ++SR[26].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[26].shift_i               |
| ++SR[27].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[27].shift_i               |
| ++SR[28].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[28].shift_i               |
| ++SR[29].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[29].shift_i               |
| ++SR[2].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[2].shift_i                |
| ++SR[30].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[30].shift_i               |
| ++SR[31].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[31].shift_i               |
| ++SR[3].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[3].shift_i                |
| ++SR[4].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[4].shift_i                |
| ++SR[5].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[5].shift_i                |
| ++SR[6].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[6].shift_i                |
| ++SR[7].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[7].shift_i                |
| ++SR[8].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[8].shift_i                |
| ++SR[9].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[9].shift_i                |
| +r84               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84                              |
| +r85               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r85                              |
| +r89               |           | 0/32          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89                              |
| ++SR[0].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[0].shift_i                |
| ++SR[10].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[10].shift_i               |
| ++SR[11].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[11].shift_i               |
| ++SR[12].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[12].shift_i               |
| ++SR[13].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[13].shift_i               |
| ++SR[14].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[14].shift_i               |
| ++SR[15].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[15].shift_i               |
| ++SR[16].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[16].shift_i               |
| ++SR[17].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[17].shift_i               |
| ++SR[18].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[18].shift_i               |
| ++SR[19].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[19].shift_i               |
| ++SR[1].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[1].shift_i                |
| ++SR[20].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[20].shift_i               |
| ++SR[21].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[21].shift_i               |
| ++SR[22].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[22].shift_i               |
| ++SR[23].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[23].shift_i               |
| ++SR[24].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[24].shift_i               |
| ++SR[25].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[25].shift_i               |
| ++SR[26].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[26].shift_i               |
| ++SR[27].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[27].shift_i               |
| ++SR[28].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[28].shift_i               |
| ++SR[29].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[29].shift_i               |
| ++SR[2].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[2].shift_i                |
| ++SR[30].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[30].shift_i               |
| ++SR[31].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[31].shift_i               |
| ++SR[3].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[3].shift_i                |
| ++SR[4].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[4].shift_i                |
| ++SR[5].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[5].shift_i                |
| ++SR[6].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[6].shift_i                |
| ++SR[7].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[7].shift_i                |
| ++SR[8].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[8].shift_i                |
| ++SR[9].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r89/SR[9].shift_i                |
| +r9                |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r9                               |
| +r90               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r90                              |
| +r92               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r92                              |
| +r93               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r93                              |
| +r94               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r94                              |
| +r95               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r95                              |
| +r96               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r96                              |
| +r97               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r97                              |
| +r98               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r98                              |
| +r99               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r99                              |
| +shift_i           |           | 16/16         | 64/64         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/shift_i                          |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
