// Seed: 4078165332
module module_0 ();
  assign id_0 = 1 == 1;
  wire id_1, id_2;
  assign id_0 = id_0;
  genvar id_3;
  logic id_4;
  assign id_1[1] = id_0;
  logic id_5;
endmodule
