#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* rts */
#define rts__0__MASK 0x80u
#define rts__0__PC CYREG_PRT6_PC7
#define rts__0__PORT 6u
#define rts__0__SHIFT 7
#define rts__AG CYREG_PRT6_AG
#define rts__AMUX CYREG_PRT6_AMUX
#define rts__BIE CYREG_PRT6_BIE
#define rts__BIT_MASK CYREG_PRT6_BIT_MASK
#define rts__BYP CYREG_PRT6_BYP
#define rts__CTL CYREG_PRT6_CTL
#define rts__DM0 CYREG_PRT6_DM0
#define rts__DM1 CYREG_PRT6_DM1
#define rts__DM2 CYREG_PRT6_DM2
#define rts__DR CYREG_PRT6_DR
#define rts__INP_DIS CYREG_PRT6_INP_DIS
#define rts__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define rts__LCD_EN CYREG_PRT6_LCD_EN
#define rts__MASK 0x80u
#define rts__PORT 6u
#define rts__PRT CYREG_PRT6_PRT
#define rts__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define rts__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define rts__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define rts__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define rts__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define rts__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define rts__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define rts__PS CYREG_PRT6_PS
#define rts__SHIFT 7
#define rts__SLW CYREG_PRT6_SLW

/* Rx_1 */
#define Rx_1__0__MASK 0x20u
#define Rx_1__0__PC CYREG_PRT6_PC5
#define Rx_1__0__PORT 6u
#define Rx_1__0__SHIFT 5
#define Rx_1__AG CYREG_PRT6_AG
#define Rx_1__AMUX CYREG_PRT6_AMUX
#define Rx_1__BIE CYREG_PRT6_BIE
#define Rx_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Rx_1__BYP CYREG_PRT6_BYP
#define Rx_1__CTL CYREG_PRT6_CTL
#define Rx_1__DM0 CYREG_PRT6_DM0
#define Rx_1__DM1 CYREG_PRT6_DM1
#define Rx_1__DM2 CYREG_PRT6_DM2
#define Rx_1__DR CYREG_PRT6_DR
#define Rx_1__INP_DIS CYREG_PRT6_INP_DIS
#define Rx_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT6_LCD_EN
#define Rx_1__MASK 0x20u
#define Rx_1__PORT 6u
#define Rx_1__PRT CYREG_PRT6_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Rx_1__PS CYREG_PRT6_PS
#define Rx_1__SHIFT 5
#define Rx_1__SLW CYREG_PRT6_SLW

/* B_LED */
#define B_LED__0__MASK 0x80u
#define B_LED__0__PC CYREG_PRT12_PC7
#define B_LED__0__PORT 12u
#define B_LED__0__SHIFT 7
#define B_LED__AG CYREG_PRT12_AG
#define B_LED__BIE CYREG_PRT12_BIE
#define B_LED__BIT_MASK CYREG_PRT12_BIT_MASK
#define B_LED__BYP CYREG_PRT12_BYP
#define B_LED__DM0 CYREG_PRT12_DM0
#define B_LED__DM1 CYREG_PRT12_DM1
#define B_LED__DM2 CYREG_PRT12_DM2
#define B_LED__DR CYREG_PRT12_DR
#define B_LED__INP_DIS CYREG_PRT12_INP_DIS
#define B_LED__MASK 0x80u
#define B_LED__PORT 12u
#define B_LED__PRT CYREG_PRT12_PRT
#define B_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define B_LED__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define B_LED__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define B_LED__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define B_LED__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define B_LED__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define B_LED__PS CYREG_PRT12_PS
#define B_LED__SHIFT 7
#define B_LED__SIO_CFG CYREG_PRT12_SIO_CFG
#define B_LED__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define B_LED__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define B_LED__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define B_LED__SLW CYREG_PRT12_SLW

/* CLCK1 */
#define CLCK1__0__MASK 0x02u
#define CLCK1__0__PC CYREG_PRT6_PC1
#define CLCK1__0__PORT 6u
#define CLCK1__0__SHIFT 1
#define CLCK1__AG CYREG_PRT6_AG
#define CLCK1__AMUX CYREG_PRT6_AMUX
#define CLCK1__BIE CYREG_PRT6_BIE
#define CLCK1__BIT_MASK CYREG_PRT6_BIT_MASK
#define CLCK1__BYP CYREG_PRT6_BYP
#define CLCK1__CTL CYREG_PRT6_CTL
#define CLCK1__DM0 CYREG_PRT6_DM0
#define CLCK1__DM1 CYREG_PRT6_DM1
#define CLCK1__DM2 CYREG_PRT6_DM2
#define CLCK1__DR CYREG_PRT6_DR
#define CLCK1__INP_DIS CYREG_PRT6_INP_DIS
#define CLCK1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CLCK1__LCD_EN CYREG_PRT6_LCD_EN
#define CLCK1__MASK 0x02u
#define CLCK1__PORT 6u
#define CLCK1__PRT CYREG_PRT6_PRT
#define CLCK1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CLCK1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CLCK1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CLCK1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CLCK1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CLCK1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CLCK1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CLCK1__PS CYREG_PRT6_PS
#define CLCK1__SHIFT 1
#define CLCK1__SLW CYREG_PRT6_SLW

/* CLCK2 */
#define CLCK2__0__MASK 0x20u
#define CLCK2__0__PC CYREG_PRT5_PC5
#define CLCK2__0__PORT 5u
#define CLCK2__0__SHIFT 5
#define CLCK2__AG CYREG_PRT5_AG
#define CLCK2__AMUX CYREG_PRT5_AMUX
#define CLCK2__BIE CYREG_PRT5_BIE
#define CLCK2__BIT_MASK CYREG_PRT5_BIT_MASK
#define CLCK2__BYP CYREG_PRT5_BYP
#define CLCK2__CTL CYREG_PRT5_CTL
#define CLCK2__DM0 CYREG_PRT5_DM0
#define CLCK2__DM1 CYREG_PRT5_DM1
#define CLCK2__DM2 CYREG_PRT5_DM2
#define CLCK2__DR CYREG_PRT5_DR
#define CLCK2__INP_DIS CYREG_PRT5_INP_DIS
#define CLCK2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CLCK2__LCD_EN CYREG_PRT5_LCD_EN
#define CLCK2__MASK 0x20u
#define CLCK2__PORT 5u
#define CLCK2__PRT CYREG_PRT5_PRT
#define CLCK2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CLCK2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CLCK2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CLCK2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CLCK2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CLCK2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CLCK2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CLCK2__PS CYREG_PRT5_PS
#define CLCK2__SHIFT 5
#define CLCK2__SLW CYREG_PRT5_SLW

/* CLCK3 */
#define CLCK3__0__MASK 0x10u
#define CLCK3__0__PC CYREG_PRT12_PC4
#define CLCK3__0__PORT 12u
#define CLCK3__0__SHIFT 4
#define CLCK3__AG CYREG_PRT12_AG
#define CLCK3__BIE CYREG_PRT12_BIE
#define CLCK3__BIT_MASK CYREG_PRT12_BIT_MASK
#define CLCK3__BYP CYREG_PRT12_BYP
#define CLCK3__DM0 CYREG_PRT12_DM0
#define CLCK3__DM1 CYREG_PRT12_DM1
#define CLCK3__DM2 CYREG_PRT12_DM2
#define CLCK3__DR CYREG_PRT12_DR
#define CLCK3__INP_DIS CYREG_PRT12_INP_DIS
#define CLCK3__MASK 0x10u
#define CLCK3__PORT 12u
#define CLCK3__PRT CYREG_PRT12_PRT
#define CLCK3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CLCK3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CLCK3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CLCK3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CLCK3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CLCK3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CLCK3__PS CYREG_PRT12_PS
#define CLCK3__SHIFT 4
#define CLCK3__SIO_CFG CYREG_PRT12_SIO_CFG
#define CLCK3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CLCK3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CLCK3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CLCK3__SLW CYREG_PRT12_SLW

/* DATA1 */
#define DATA1__0__MASK 0x01u
#define DATA1__0__PC CYREG_PRT6_PC0
#define DATA1__0__PORT 6u
#define DATA1__0__SHIFT 0
#define DATA1__AG CYREG_PRT6_AG
#define DATA1__AMUX CYREG_PRT6_AMUX
#define DATA1__BIE CYREG_PRT6_BIE
#define DATA1__BIT_MASK CYREG_PRT6_BIT_MASK
#define DATA1__BYP CYREG_PRT6_BYP
#define DATA1__CTL CYREG_PRT6_CTL
#define DATA1__DM0 CYREG_PRT6_DM0
#define DATA1__DM1 CYREG_PRT6_DM1
#define DATA1__DM2 CYREG_PRT6_DM2
#define DATA1__DR CYREG_PRT6_DR
#define DATA1__INP_DIS CYREG_PRT6_INP_DIS
#define DATA1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DATA1__LCD_EN CYREG_PRT6_LCD_EN
#define DATA1__MASK 0x01u
#define DATA1__PORT 6u
#define DATA1__PRT CYREG_PRT6_PRT
#define DATA1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DATA1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DATA1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DATA1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DATA1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DATA1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DATA1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DATA1__PS CYREG_PRT6_PS
#define DATA1__SHIFT 0
#define DATA1__SLW CYREG_PRT6_SLW

/* DATA2 */
#define DATA2__0__MASK 0x10u
#define DATA2__0__PC CYREG_PRT5_PC4
#define DATA2__0__PORT 5u
#define DATA2__0__SHIFT 4
#define DATA2__AG CYREG_PRT5_AG
#define DATA2__AMUX CYREG_PRT5_AMUX
#define DATA2__BIE CYREG_PRT5_BIE
#define DATA2__BIT_MASK CYREG_PRT5_BIT_MASK
#define DATA2__BYP CYREG_PRT5_BYP
#define DATA2__CTL CYREG_PRT5_CTL
#define DATA2__DM0 CYREG_PRT5_DM0
#define DATA2__DM1 CYREG_PRT5_DM1
#define DATA2__DM2 CYREG_PRT5_DM2
#define DATA2__DR CYREG_PRT5_DR
#define DATA2__INP_DIS CYREG_PRT5_INP_DIS
#define DATA2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DATA2__LCD_EN CYREG_PRT5_LCD_EN
#define DATA2__MASK 0x10u
#define DATA2__PORT 5u
#define DATA2__PRT CYREG_PRT5_PRT
#define DATA2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DATA2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DATA2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DATA2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DATA2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DATA2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DATA2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DATA2__PS CYREG_PRT5_PS
#define DATA2__SHIFT 4
#define DATA2__SLW CYREG_PRT5_SLW

/* DATA3 */
#define DATA3__0__MASK 0x20u
#define DATA3__0__PC CYREG_PRT12_PC5
#define DATA3__0__PORT 12u
#define DATA3__0__SHIFT 5
#define DATA3__AG CYREG_PRT12_AG
#define DATA3__BIE CYREG_PRT12_BIE
#define DATA3__BIT_MASK CYREG_PRT12_BIT_MASK
#define DATA3__BYP CYREG_PRT12_BYP
#define DATA3__DM0 CYREG_PRT12_DM0
#define DATA3__DM1 CYREG_PRT12_DM1
#define DATA3__DM2 CYREG_PRT12_DM2
#define DATA3__DR CYREG_PRT12_DR
#define DATA3__INP_DIS CYREG_PRT12_INP_DIS
#define DATA3__MASK 0x20u
#define DATA3__PORT 12u
#define DATA3__PRT CYREG_PRT12_PRT
#define DATA3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DATA3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DATA3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DATA3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DATA3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DATA3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DATA3__PS CYREG_PRT12_PS
#define DATA3__SHIFT 5
#define DATA3__SIO_CFG CYREG_PRT12_SIO_CFG
#define DATA3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DATA3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DATA3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DATA3__SLW CYREG_PRT12_SLW

/* I2C_1_bI2C_UDB */
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B0_UDB13_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B0_UDB13_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B0_UDB13_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B0_UDB13_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B0_UDB13_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B0_UDB13_F1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB12_A0
#define I2C_1_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB12_A1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB12_D0
#define I2C_1_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB12_D1
#define I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define I2C_1_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB12_F0
#define I2C_1_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB12_F1
#define I2C_1_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_1_bI2C_UDB_StsReg__0__POS 0
#define I2C_1_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_StsReg__1__POS 1
#define I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define I2C_1_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_StsReg__2__POS 2
#define I2C_1_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_1_bI2C_UDB_StsReg__3__POS 3
#define I2C_1_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_StsReg__4__POS 4
#define I2C_1_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_StsReg__5__POS 5
#define I2C_1_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_1_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB12_MSK
#define I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define I2C_1_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB12_ST
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB08_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB08_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB08_MSK

/* I2C_1_I2C_IRQ */
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x01u
#define I2C_1_I2C_IRQ__INTC_NUMBER 0u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_1_IntClock */
#define I2C_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define I2C_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define I2C_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define I2C_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define I2C_1_IntClock__INDEX 0x01u
#define I2C_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I2C_1_IntClock__PM_ACT_MSK 0x02u
#define I2C_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I2C_1_IntClock__PM_STBY_MSK 0x02u

/* I2C_2_bI2C_UDB */
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B1_UDB09_A0
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B1_UDB09_A1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B1_UDB09_D0
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B1_UDB09_D1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B1_UDB09_F0
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B1_UDB09_F1
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define I2C_2_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define I2C_2_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB07_A0
#define I2C_2_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB07_A1
#define I2C_2_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define I2C_2_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB07_D0
#define I2C_2_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB07_D1
#define I2C_2_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2C_2_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define I2C_2_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB07_F0
#define I2C_2_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB07_F1
#define I2C_2_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2C_2_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2C_2_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_2_bI2C_UDB_StsReg__0__POS 0
#define I2C_2_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_2_bI2C_UDB_StsReg__1__POS 1
#define I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define I2C_2_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_2_bI2C_UDB_StsReg__2__POS 2
#define I2C_2_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_2_bI2C_UDB_StsReg__3__POS 3
#define I2C_2_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_2_bI2C_UDB_StsReg__4__POS 4
#define I2C_2_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_2_bI2C_UDB_StsReg__5__POS 5
#define I2C_2_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_2_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB07_MSK
#define I2C_2_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2C_2_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2C_2_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2C_2_bI2C_UDB_StsReg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define I2C_2_bI2C_UDB_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define I2C_2_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB07_ST
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB07_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB07_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB07_MSK

/* I2C_2_I2C_IRQ */
#define I2C_2_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_2_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_2_I2C_IRQ__INTC_MASK 0x02u
#define I2C_2_I2C_IRQ__INTC_NUMBER 1u
#define I2C_2_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_2_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define I2C_2_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_2_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_2_IntClock */
#define I2C_2_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define I2C_2_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define I2C_2_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define I2C_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define I2C_2_IntClock__INDEX 0x00u
#define I2C_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I2C_2_IntClock__PM_ACT_MSK 0x01u
#define I2C_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I2C_2_IntClock__PM_STBY_MSK 0x01u

/* I2C_3_I2C_FF */
#define I2C_3_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_3_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_3_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_3_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_3_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_3_I2C_FF__D CYREG_I2C_D
#define I2C_3_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_3_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_3_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_3_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_3_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_3_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_3_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_3_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_3_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_3_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_3_I2C_IRQ */
#define I2C_3_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_3_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_3_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_3_I2C_IRQ__INTC_NUMBER 15u
#define I2C_3_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_3_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_3_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_3_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_1_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1

/* Pin_1 */
#define Pin_1__0__MASK 0x01u
#define Pin_1__0__PC CYREG_PRT3_PC0
#define Pin_1__0__PORT 3u
#define Pin_1__0__SHIFT 0
#define Pin_1__AG CYREG_PRT3_AG
#define Pin_1__AMUX CYREG_PRT3_AMUX
#define Pin_1__BIE CYREG_PRT3_BIE
#define Pin_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_1__BYP CYREG_PRT3_BYP
#define Pin_1__CTL CYREG_PRT3_CTL
#define Pin_1__DM0 CYREG_PRT3_DM0
#define Pin_1__DM1 CYREG_PRT3_DM1
#define Pin_1__DM2 CYREG_PRT3_DM2
#define Pin_1__DR CYREG_PRT3_DR
#define Pin_1__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_1__MASK 0x01u
#define Pin_1__PORT 3u
#define Pin_1__PRT CYREG_PRT3_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_1__PS CYREG_PRT3_PS
#define Pin_1__SHIFT 0
#define Pin_1__SLW CYREG_PRT3_SLW

/* Pin_2 */
#define Pin_2__0__MASK 0x02u
#define Pin_2__0__PC CYREG_PRT3_PC1
#define Pin_2__0__PORT 3u
#define Pin_2__0__SHIFT 1
#define Pin_2__AG CYREG_PRT3_AG
#define Pin_2__AMUX CYREG_PRT3_AMUX
#define Pin_2__BIE CYREG_PRT3_BIE
#define Pin_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_2__BYP CYREG_PRT3_BYP
#define Pin_2__CTL CYREG_PRT3_CTL
#define Pin_2__DM0 CYREG_PRT3_DM0
#define Pin_2__DM1 CYREG_PRT3_DM1
#define Pin_2__DM2 CYREG_PRT3_DM2
#define Pin_2__DR CYREG_PRT3_DR
#define Pin_2__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_2__MASK 0x02u
#define Pin_2__PORT 3u
#define Pin_2__PRT CYREG_PRT3_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_2__PS CYREG_PRT3_PS
#define Pin_2__SHIFT 1
#define Pin_2__SLW CYREG_PRT3_SLW

/* Pin_3 */
#define Pin_3__0__MASK 0x04u
#define Pin_3__0__PC CYREG_PRT3_PC2
#define Pin_3__0__PORT 3u
#define Pin_3__0__SHIFT 2
#define Pin_3__AG CYREG_PRT3_AG
#define Pin_3__AMUX CYREG_PRT3_AMUX
#define Pin_3__BIE CYREG_PRT3_BIE
#define Pin_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_3__BYP CYREG_PRT3_BYP
#define Pin_3__CTL CYREG_PRT3_CTL
#define Pin_3__DM0 CYREG_PRT3_DM0
#define Pin_3__DM1 CYREG_PRT3_DM1
#define Pin_3__DM2 CYREG_PRT3_DM2
#define Pin_3__DR CYREG_PRT3_DR
#define Pin_3__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_3__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_3__MASK 0x04u
#define Pin_3__PORT 3u
#define Pin_3__PRT CYREG_PRT3_PRT
#define Pin_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_3__PS CYREG_PRT3_PS
#define Pin_3__SHIFT 2
#define Pin_3__SLW CYREG_PRT3_SLW

/* Pin_4 */
#define Pin_4__0__MASK 0x08u
#define Pin_4__0__PC CYREG_PRT3_PC3
#define Pin_4__0__PORT 3u
#define Pin_4__0__SHIFT 3
#define Pin_4__AG CYREG_PRT3_AG
#define Pin_4__AMUX CYREG_PRT3_AMUX
#define Pin_4__BIE CYREG_PRT3_BIE
#define Pin_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_4__BYP CYREG_PRT3_BYP
#define Pin_4__CTL CYREG_PRT3_CTL
#define Pin_4__DM0 CYREG_PRT3_DM0
#define Pin_4__DM1 CYREG_PRT3_DM1
#define Pin_4__DM2 CYREG_PRT3_DM2
#define Pin_4__DR CYREG_PRT3_DR
#define Pin_4__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_4__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_4__MASK 0x08u
#define Pin_4__PORT 3u
#define Pin_4__PRT CYREG_PRT3_PRT
#define Pin_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_4__PS CYREG_PRT3_PS
#define Pin_4__SHIFT 3
#define Pin_4__SLW CYREG_PRT3_SLW

/* R_LED */
#define R_LED__0__MASK 0x80u
#define R_LED__0__PC CYREG_PRT5_PC7
#define R_LED__0__PORT 5u
#define R_LED__0__SHIFT 7
#define R_LED__AG CYREG_PRT5_AG
#define R_LED__AMUX CYREG_PRT5_AMUX
#define R_LED__BIE CYREG_PRT5_BIE
#define R_LED__BIT_MASK CYREG_PRT5_BIT_MASK
#define R_LED__BYP CYREG_PRT5_BYP
#define R_LED__CTL CYREG_PRT5_CTL
#define R_LED__DM0 CYREG_PRT5_DM0
#define R_LED__DM1 CYREG_PRT5_DM1
#define R_LED__DM2 CYREG_PRT5_DM2
#define R_LED__DR CYREG_PRT5_DR
#define R_LED__INP_DIS CYREG_PRT5_INP_DIS
#define R_LED__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define R_LED__LCD_EN CYREG_PRT5_LCD_EN
#define R_LED__MASK 0x80u
#define R_LED__PORT 5u
#define R_LED__PRT CYREG_PRT5_PRT
#define R_LED__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define R_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define R_LED__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define R_LED__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define R_LED__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define R_LED__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define R_LED__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define R_LED__PS CYREG_PRT5_PS
#define R_LED__SHIFT 7
#define R_LED__SLW CYREG_PRT5_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x08u
#define isr_1__INTC_NUMBER 3u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB15_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB15_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB15_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB15_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB15_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB15_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB01_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB01_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x03u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x08u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x08u

/* UART_1_RXInternalInterrupt */
#define UART_1_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_RXInternalInterrupt__INTC_MASK 0x04u
#define UART_1_RXInternalInterrupt__INTC_NUMBER 2u
#define UART_1_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_1_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_1_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Enable2 */
#define Enable2__0__MASK 0x40u
#define Enable2__0__PC CYREG_PRT5_PC6
#define Enable2__0__PORT 5u
#define Enable2__0__SHIFT 6
#define Enable2__AG CYREG_PRT5_AG
#define Enable2__AMUX CYREG_PRT5_AMUX
#define Enable2__BIE CYREG_PRT5_BIE
#define Enable2__BIT_MASK CYREG_PRT5_BIT_MASK
#define Enable2__BYP CYREG_PRT5_BYP
#define Enable2__CTL CYREG_PRT5_CTL
#define Enable2__DM0 CYREG_PRT5_DM0
#define Enable2__DM1 CYREG_PRT5_DM1
#define Enable2__DM2 CYREG_PRT5_DM2
#define Enable2__DR CYREG_PRT5_DR
#define Enable2__INP_DIS CYREG_PRT5_INP_DIS
#define Enable2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Enable2__LCD_EN CYREG_PRT5_LCD_EN
#define Enable2__MASK 0x40u
#define Enable2__PORT 5u
#define Enable2__PRT CYREG_PRT5_PRT
#define Enable2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Enable2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Enable2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Enable2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Enable2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Enable2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Enable2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Enable2__PS CYREG_PRT5_PS
#define Enable2__SHIFT 6
#define Enable2__SLW CYREG_PRT5_SLW

/* SPEED_1 */
#define SPEED_1__0__MASK 0x01u
#define SPEED_1__0__PC CYREG_PRT0_PC0
#define SPEED_1__0__PORT 0u
#define SPEED_1__0__SHIFT 0
#define SPEED_1__AG CYREG_PRT0_AG
#define SPEED_1__AMUX CYREG_PRT0_AMUX
#define SPEED_1__BIE CYREG_PRT0_BIE
#define SPEED_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define SPEED_1__BYP CYREG_PRT0_BYP
#define SPEED_1__CTL CYREG_PRT0_CTL
#define SPEED_1__DM0 CYREG_PRT0_DM0
#define SPEED_1__DM1 CYREG_PRT0_DM1
#define SPEED_1__DM2 CYREG_PRT0_DM2
#define SPEED_1__DR CYREG_PRT0_DR
#define SPEED_1__INP_DIS CYREG_PRT0_INP_DIS
#define SPEED_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SPEED_1__LCD_EN CYREG_PRT0_LCD_EN
#define SPEED_1__MASK 0x01u
#define SPEED_1__PORT 0u
#define SPEED_1__PRT CYREG_PRT0_PRT
#define SPEED_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SPEED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SPEED_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SPEED_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SPEED_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SPEED_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SPEED_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SPEED_1__PS CYREG_PRT0_PS
#define SPEED_1__SHIFT 0
#define SPEED_1__SLW CYREG_PRT0_SLW

/* SPEED_2 */
#define SPEED_2__0__MASK 0x02u
#define SPEED_2__0__PC CYREG_PRT0_PC1
#define SPEED_2__0__PORT 0u
#define SPEED_2__0__SHIFT 1
#define SPEED_2__AG CYREG_PRT0_AG
#define SPEED_2__AMUX CYREG_PRT0_AMUX
#define SPEED_2__BIE CYREG_PRT0_BIE
#define SPEED_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define SPEED_2__BYP CYREG_PRT0_BYP
#define SPEED_2__CTL CYREG_PRT0_CTL
#define SPEED_2__DM0 CYREG_PRT0_DM0
#define SPEED_2__DM1 CYREG_PRT0_DM1
#define SPEED_2__DM2 CYREG_PRT0_DM2
#define SPEED_2__DR CYREG_PRT0_DR
#define SPEED_2__INP_DIS CYREG_PRT0_INP_DIS
#define SPEED_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SPEED_2__LCD_EN CYREG_PRT0_LCD_EN
#define SPEED_2__MASK 0x02u
#define SPEED_2__PORT 0u
#define SPEED_2__PRT CYREG_PRT0_PRT
#define SPEED_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SPEED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SPEED_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SPEED_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SPEED_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SPEED_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SPEED_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SPEED_2__PS CYREG_PRT0_PS
#define SPEED_2__SHIFT 1
#define SPEED_2__SLW CYREG_PRT0_SLW

/* SPEED_3 */
#define SPEED_3__0__MASK 0x04u
#define SPEED_3__0__PC CYREG_PRT0_PC2
#define SPEED_3__0__PORT 0u
#define SPEED_3__0__SHIFT 2
#define SPEED_3__AG CYREG_PRT0_AG
#define SPEED_3__AMUX CYREG_PRT0_AMUX
#define SPEED_3__BIE CYREG_PRT0_BIE
#define SPEED_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define SPEED_3__BYP CYREG_PRT0_BYP
#define SPEED_3__CTL CYREG_PRT0_CTL
#define SPEED_3__DM0 CYREG_PRT0_DM0
#define SPEED_3__DM1 CYREG_PRT0_DM1
#define SPEED_3__DM2 CYREG_PRT0_DM2
#define SPEED_3__DR CYREG_PRT0_DR
#define SPEED_3__INP_DIS CYREG_PRT0_INP_DIS
#define SPEED_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SPEED_3__LCD_EN CYREG_PRT0_LCD_EN
#define SPEED_3__MASK 0x04u
#define SPEED_3__PORT 0u
#define SPEED_3__PRT CYREG_PRT0_PRT
#define SPEED_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SPEED_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SPEED_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SPEED_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SPEED_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SPEED_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SPEED_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SPEED_3__PS CYREG_PRT0_PS
#define SPEED_3__SHIFT 2
#define SPEED_3__SLW CYREG_PRT0_SLW

/* SPEED_4 */
#define SPEED_4__0__MASK 0x08u
#define SPEED_4__0__PC CYREG_PRT0_PC3
#define SPEED_4__0__PORT 0u
#define SPEED_4__0__SHIFT 3
#define SPEED_4__AG CYREG_PRT0_AG
#define SPEED_4__AMUX CYREG_PRT0_AMUX
#define SPEED_4__BIE CYREG_PRT0_BIE
#define SPEED_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define SPEED_4__BYP CYREG_PRT0_BYP
#define SPEED_4__CTL CYREG_PRT0_CTL
#define SPEED_4__DM0 CYREG_PRT0_DM0
#define SPEED_4__DM1 CYREG_PRT0_DM1
#define SPEED_4__DM2 CYREG_PRT0_DM2
#define SPEED_4__DR CYREG_PRT0_DR
#define SPEED_4__INP_DIS CYREG_PRT0_INP_DIS
#define SPEED_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SPEED_4__LCD_EN CYREG_PRT0_LCD_EN
#define SPEED_4__MASK 0x08u
#define SPEED_4__PORT 0u
#define SPEED_4__PRT CYREG_PRT0_PRT
#define SPEED_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SPEED_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SPEED_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SPEED_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SPEED_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SPEED_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SPEED_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SPEED_4__PS CYREG_PRT0_PS
#define SPEED_4__SHIFT 3
#define SPEED_4__SLW CYREG_PRT0_SLW

/* VDAC8_1_viDAC8 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC3_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC3_TST

/* VDAC8_2_viDAC8 */
#define VDAC8_2_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_2_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_2_viDAC8__D CYREG_DAC2_D
#define VDAC8_2_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_2_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_2_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_2_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_2_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_2_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_2_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_2_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_2_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_2_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_2_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_2_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_2_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_2_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_2_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_2_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_2_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_2_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_2_viDAC8__TST CYREG_DAC2_TST

/* VDAC8_3_viDAC8 */
#define VDAC8_3_viDAC8__CR0 CYREG_DAC0_CR0
#define VDAC8_3_viDAC8__CR1 CYREG_DAC0_CR1
#define VDAC8_3_viDAC8__D CYREG_DAC0_D
#define VDAC8_3_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_3_viDAC8__PM_ACT_MSK 0x01u
#define VDAC8_3_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_3_viDAC8__PM_STBY_MSK 0x01u
#define VDAC8_3_viDAC8__STROBE CYREG_DAC0_STROBE
#define VDAC8_3_viDAC8__SW0 CYREG_DAC0_SW0
#define VDAC8_3_viDAC8__SW2 CYREG_DAC0_SW2
#define VDAC8_3_viDAC8__SW3 CYREG_DAC0_SW3
#define VDAC8_3_viDAC8__SW4 CYREG_DAC0_SW4
#define VDAC8_3_viDAC8__TR CYREG_DAC0_TR
#define VDAC8_3_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define VDAC8_3_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define VDAC8_3_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define VDAC8_3_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define VDAC8_3_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define VDAC8_3_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define VDAC8_3_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define VDAC8_3_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define VDAC8_3_viDAC8__TST CYREG_DAC0_TST

/* VDAC8_4_viDAC8 */
#define VDAC8_4_viDAC8__CR0 CYREG_DAC1_CR0
#define VDAC8_4_viDAC8__CR1 CYREG_DAC1_CR1
#define VDAC8_4_viDAC8__D CYREG_DAC1_D
#define VDAC8_4_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_4_viDAC8__PM_ACT_MSK 0x02u
#define VDAC8_4_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_4_viDAC8__PM_STBY_MSK 0x02u
#define VDAC8_4_viDAC8__STROBE CYREG_DAC1_STROBE
#define VDAC8_4_viDAC8__SW0 CYREG_DAC1_SW0
#define VDAC8_4_viDAC8__SW2 CYREG_DAC1_SW2
#define VDAC8_4_viDAC8__SW3 CYREG_DAC1_SW3
#define VDAC8_4_viDAC8__SW4 CYREG_DAC1_SW4
#define VDAC8_4_viDAC8__TR CYREG_DAC1_TR
#define VDAC8_4_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define VDAC8_4_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define VDAC8_4_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define VDAC8_4_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define VDAC8_4_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define VDAC8_4_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define VDAC8_4_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define VDAC8_4_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define VDAC8_4_viDAC8__TST CYREG_DAC1_TST

/* CW_CCW_1 */
#define CW_CCW_1__0__MASK 0x10u
#define CW_CCW_1__0__PC CYREG_PRT3_PC4
#define CW_CCW_1__0__PORT 3u
#define CW_CCW_1__0__SHIFT 4
#define CW_CCW_1__AG CYREG_PRT3_AG
#define CW_CCW_1__AMUX CYREG_PRT3_AMUX
#define CW_CCW_1__BIE CYREG_PRT3_BIE
#define CW_CCW_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define CW_CCW_1__BYP CYREG_PRT3_BYP
#define CW_CCW_1__CTL CYREG_PRT3_CTL
#define CW_CCW_1__DM0 CYREG_PRT3_DM0
#define CW_CCW_1__DM1 CYREG_PRT3_DM1
#define CW_CCW_1__DM2 CYREG_PRT3_DM2
#define CW_CCW_1__DR CYREG_PRT3_DR
#define CW_CCW_1__INP_DIS CYREG_PRT3_INP_DIS
#define CW_CCW_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CW_CCW_1__LCD_EN CYREG_PRT3_LCD_EN
#define CW_CCW_1__MASK 0x10u
#define CW_CCW_1__PORT 3u
#define CW_CCW_1__PRT CYREG_PRT3_PRT
#define CW_CCW_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CW_CCW_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CW_CCW_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CW_CCW_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CW_CCW_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CW_CCW_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CW_CCW_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CW_CCW_1__PS CYREG_PRT3_PS
#define CW_CCW_1__SHIFT 4
#define CW_CCW_1__SLW CYREG_PRT3_SLW

/* CW_CCW_2 */
#define CW_CCW_2__0__MASK 0x20u
#define CW_CCW_2__0__PC CYREG_PRT3_PC5
#define CW_CCW_2__0__PORT 3u
#define CW_CCW_2__0__SHIFT 5
#define CW_CCW_2__AG CYREG_PRT3_AG
#define CW_CCW_2__AMUX CYREG_PRT3_AMUX
#define CW_CCW_2__BIE CYREG_PRT3_BIE
#define CW_CCW_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define CW_CCW_2__BYP CYREG_PRT3_BYP
#define CW_CCW_2__CTL CYREG_PRT3_CTL
#define CW_CCW_2__DM0 CYREG_PRT3_DM0
#define CW_CCW_2__DM1 CYREG_PRT3_DM1
#define CW_CCW_2__DM2 CYREG_PRT3_DM2
#define CW_CCW_2__DR CYREG_PRT3_DR
#define CW_CCW_2__INP_DIS CYREG_PRT3_INP_DIS
#define CW_CCW_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CW_CCW_2__LCD_EN CYREG_PRT3_LCD_EN
#define CW_CCW_2__MASK 0x20u
#define CW_CCW_2__PORT 3u
#define CW_CCW_2__PRT CYREG_PRT3_PRT
#define CW_CCW_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CW_CCW_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CW_CCW_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CW_CCW_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CW_CCW_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CW_CCW_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CW_CCW_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CW_CCW_2__PS CYREG_PRT3_PS
#define CW_CCW_2__SHIFT 5
#define CW_CCW_2__SLW CYREG_PRT3_SLW

/* CW_CCW_3 */
#define CW_CCW_3__0__MASK 0x40u
#define CW_CCW_3__0__PC CYREG_PRT3_PC6
#define CW_CCW_3__0__PORT 3u
#define CW_CCW_3__0__SHIFT 6
#define CW_CCW_3__AG CYREG_PRT3_AG
#define CW_CCW_3__AMUX CYREG_PRT3_AMUX
#define CW_CCW_3__BIE CYREG_PRT3_BIE
#define CW_CCW_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define CW_CCW_3__BYP CYREG_PRT3_BYP
#define CW_CCW_3__CTL CYREG_PRT3_CTL
#define CW_CCW_3__DM0 CYREG_PRT3_DM0
#define CW_CCW_3__DM1 CYREG_PRT3_DM1
#define CW_CCW_3__DM2 CYREG_PRT3_DM2
#define CW_CCW_3__DR CYREG_PRT3_DR
#define CW_CCW_3__INP_DIS CYREG_PRT3_INP_DIS
#define CW_CCW_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CW_CCW_3__LCD_EN CYREG_PRT3_LCD_EN
#define CW_CCW_3__MASK 0x40u
#define CW_CCW_3__PORT 3u
#define CW_CCW_3__PRT CYREG_PRT3_PRT
#define CW_CCW_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CW_CCW_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CW_CCW_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CW_CCW_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CW_CCW_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CW_CCW_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CW_CCW_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CW_CCW_3__PS CYREG_PRT3_PS
#define CW_CCW_3__SHIFT 6
#define CW_CCW_3__SLW CYREG_PRT3_SLW

/* CW_CCW_4 */
#define CW_CCW_4__0__MASK 0x80u
#define CW_CCW_4__0__PC CYREG_PRT3_PC7
#define CW_CCW_4__0__PORT 3u
#define CW_CCW_4__0__SHIFT 7
#define CW_CCW_4__AG CYREG_PRT3_AG
#define CW_CCW_4__AMUX CYREG_PRT3_AMUX
#define CW_CCW_4__BIE CYREG_PRT3_BIE
#define CW_CCW_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define CW_CCW_4__BYP CYREG_PRT3_BYP
#define CW_CCW_4__CTL CYREG_PRT3_CTL
#define CW_CCW_4__DM0 CYREG_PRT3_DM0
#define CW_CCW_4__DM1 CYREG_PRT3_DM1
#define CW_CCW_4__DM2 CYREG_PRT3_DM2
#define CW_CCW_4__DR CYREG_PRT3_DR
#define CW_CCW_4__INP_DIS CYREG_PRT3_INP_DIS
#define CW_CCW_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CW_CCW_4__LCD_EN CYREG_PRT3_LCD_EN
#define CW_CCW_4__MASK 0x80u
#define CW_CCW_4__PORT 3u
#define CW_CCW_4__PRT CYREG_PRT3_PRT
#define CW_CCW_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CW_CCW_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CW_CCW_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CW_CCW_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CW_CCW_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CW_CCW_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CW_CCW_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CW_CCW_4__PS CYREG_PRT3_PS
#define CW_CCW_4__SHIFT 7
#define CW_CCW_4__SLW CYREG_PRT3_SLW

/* BuzzerPin */
#define BuzzerPin__0__MASK 0x01u
#define BuzzerPin__0__PC CYREG_PRT4_PC0
#define BuzzerPin__0__PORT 4u
#define BuzzerPin__0__SHIFT 0
#define BuzzerPin__AG CYREG_PRT4_AG
#define BuzzerPin__AMUX CYREG_PRT4_AMUX
#define BuzzerPin__BIE CYREG_PRT4_BIE
#define BuzzerPin__BIT_MASK CYREG_PRT4_BIT_MASK
#define BuzzerPin__BYP CYREG_PRT4_BYP
#define BuzzerPin__CTL CYREG_PRT4_CTL
#define BuzzerPin__DM0 CYREG_PRT4_DM0
#define BuzzerPin__DM1 CYREG_PRT4_DM1
#define BuzzerPin__DM2 CYREG_PRT4_DM2
#define BuzzerPin__DR CYREG_PRT4_DR
#define BuzzerPin__INP_DIS CYREG_PRT4_INP_DIS
#define BuzzerPin__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define BuzzerPin__LCD_EN CYREG_PRT4_LCD_EN
#define BuzzerPin__MASK 0x01u
#define BuzzerPin__PORT 4u
#define BuzzerPin__PRT CYREG_PRT4_PRT
#define BuzzerPin__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define BuzzerPin__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define BuzzerPin__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define BuzzerPin__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define BuzzerPin__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define BuzzerPin__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define BuzzerPin__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define BuzzerPin__PS CYREG_PRT4_PS
#define BuzzerPin__SHIFT 0
#define BuzzerPin__SLW CYREG_PRT4_SLW

/* RUN_BRAKE_1 */
#define RUN_BRAKE_1__0__MASK 0x10u
#define RUN_BRAKE_1__0__PC CYREG_PRT0_PC4
#define RUN_BRAKE_1__0__PORT 0u
#define RUN_BRAKE_1__0__SHIFT 4
#define RUN_BRAKE_1__AG CYREG_PRT0_AG
#define RUN_BRAKE_1__AMUX CYREG_PRT0_AMUX
#define RUN_BRAKE_1__BIE CYREG_PRT0_BIE
#define RUN_BRAKE_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define RUN_BRAKE_1__BYP CYREG_PRT0_BYP
#define RUN_BRAKE_1__CTL CYREG_PRT0_CTL
#define RUN_BRAKE_1__DM0 CYREG_PRT0_DM0
#define RUN_BRAKE_1__DM1 CYREG_PRT0_DM1
#define RUN_BRAKE_1__DM2 CYREG_PRT0_DM2
#define RUN_BRAKE_1__DR CYREG_PRT0_DR
#define RUN_BRAKE_1__INP_DIS CYREG_PRT0_INP_DIS
#define RUN_BRAKE_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RUN_BRAKE_1__LCD_EN CYREG_PRT0_LCD_EN
#define RUN_BRAKE_1__MASK 0x10u
#define RUN_BRAKE_1__PORT 0u
#define RUN_BRAKE_1__PRT CYREG_PRT0_PRT
#define RUN_BRAKE_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RUN_BRAKE_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RUN_BRAKE_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RUN_BRAKE_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RUN_BRAKE_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RUN_BRAKE_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RUN_BRAKE_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RUN_BRAKE_1__PS CYREG_PRT0_PS
#define RUN_BRAKE_1__SHIFT 4
#define RUN_BRAKE_1__SLW CYREG_PRT0_SLW

/* RUN_BRAKE_2 */
#define RUN_BRAKE_2__0__MASK 0x20u
#define RUN_BRAKE_2__0__PC CYREG_PRT0_PC5
#define RUN_BRAKE_2__0__PORT 0u
#define RUN_BRAKE_2__0__SHIFT 5
#define RUN_BRAKE_2__AG CYREG_PRT0_AG
#define RUN_BRAKE_2__AMUX CYREG_PRT0_AMUX
#define RUN_BRAKE_2__BIE CYREG_PRT0_BIE
#define RUN_BRAKE_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define RUN_BRAKE_2__BYP CYREG_PRT0_BYP
#define RUN_BRAKE_2__CTL CYREG_PRT0_CTL
#define RUN_BRAKE_2__DM0 CYREG_PRT0_DM0
#define RUN_BRAKE_2__DM1 CYREG_PRT0_DM1
#define RUN_BRAKE_2__DM2 CYREG_PRT0_DM2
#define RUN_BRAKE_2__DR CYREG_PRT0_DR
#define RUN_BRAKE_2__INP_DIS CYREG_PRT0_INP_DIS
#define RUN_BRAKE_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RUN_BRAKE_2__LCD_EN CYREG_PRT0_LCD_EN
#define RUN_BRAKE_2__MASK 0x20u
#define RUN_BRAKE_2__PORT 0u
#define RUN_BRAKE_2__PRT CYREG_PRT0_PRT
#define RUN_BRAKE_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RUN_BRAKE_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RUN_BRAKE_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RUN_BRAKE_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RUN_BRAKE_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RUN_BRAKE_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RUN_BRAKE_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RUN_BRAKE_2__PS CYREG_PRT0_PS
#define RUN_BRAKE_2__SHIFT 5
#define RUN_BRAKE_2__SLW CYREG_PRT0_SLW

/* RUN_BRAKE_3 */
#define RUN_BRAKE_3__0__MASK 0x40u
#define RUN_BRAKE_3__0__PC CYREG_PRT0_PC6
#define RUN_BRAKE_3__0__PORT 0u
#define RUN_BRAKE_3__0__SHIFT 6
#define RUN_BRAKE_3__AG CYREG_PRT0_AG
#define RUN_BRAKE_3__AMUX CYREG_PRT0_AMUX
#define RUN_BRAKE_3__BIE CYREG_PRT0_BIE
#define RUN_BRAKE_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define RUN_BRAKE_3__BYP CYREG_PRT0_BYP
#define RUN_BRAKE_3__CTL CYREG_PRT0_CTL
#define RUN_BRAKE_3__DM0 CYREG_PRT0_DM0
#define RUN_BRAKE_3__DM1 CYREG_PRT0_DM1
#define RUN_BRAKE_3__DM2 CYREG_PRT0_DM2
#define RUN_BRAKE_3__DR CYREG_PRT0_DR
#define RUN_BRAKE_3__INP_DIS CYREG_PRT0_INP_DIS
#define RUN_BRAKE_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RUN_BRAKE_3__LCD_EN CYREG_PRT0_LCD_EN
#define RUN_BRAKE_3__MASK 0x40u
#define RUN_BRAKE_3__PORT 0u
#define RUN_BRAKE_3__PRT CYREG_PRT0_PRT
#define RUN_BRAKE_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RUN_BRAKE_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RUN_BRAKE_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RUN_BRAKE_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RUN_BRAKE_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RUN_BRAKE_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RUN_BRAKE_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RUN_BRAKE_3__PS CYREG_PRT0_PS
#define RUN_BRAKE_3__SHIFT 6
#define RUN_BRAKE_3__SLW CYREG_PRT0_SLW

/* RUN_BRAKE_4 */
#define RUN_BRAKE_4__0__MASK 0x80u
#define RUN_BRAKE_4__0__PC CYREG_PRT0_PC7
#define RUN_BRAKE_4__0__PORT 0u
#define RUN_BRAKE_4__0__SHIFT 7
#define RUN_BRAKE_4__AG CYREG_PRT0_AG
#define RUN_BRAKE_4__AMUX CYREG_PRT0_AMUX
#define RUN_BRAKE_4__BIE CYREG_PRT0_BIE
#define RUN_BRAKE_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define RUN_BRAKE_4__BYP CYREG_PRT0_BYP
#define RUN_BRAKE_4__CTL CYREG_PRT0_CTL
#define RUN_BRAKE_4__DM0 CYREG_PRT0_DM0
#define RUN_BRAKE_4__DM1 CYREG_PRT0_DM1
#define RUN_BRAKE_4__DM2 CYREG_PRT0_DM2
#define RUN_BRAKE_4__DR CYREG_PRT0_DR
#define RUN_BRAKE_4__INP_DIS CYREG_PRT0_INP_DIS
#define RUN_BRAKE_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RUN_BRAKE_4__LCD_EN CYREG_PRT0_LCD_EN
#define RUN_BRAKE_4__MASK 0x80u
#define RUN_BRAKE_4__PORT 0u
#define RUN_BRAKE_4__PRT CYREG_PRT0_PRT
#define RUN_BRAKE_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RUN_BRAKE_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RUN_BRAKE_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RUN_BRAKE_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RUN_BRAKE_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RUN_BRAKE_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RUN_BRAKE_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RUN_BRAKE_4__PS CYREG_PRT0_PS
#define RUN_BRAKE_4__SHIFT 7
#define RUN_BRAKE_4__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000800Fu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
