-o e:/GIT/my_projects/FPGA/Verilog/counter/counter/counter/compile -lc e:/GIT/my_projects/FPGA/Verilog/counter/counter/library.cfg -fl e:/GIT/my_projects/FPGA/Verilog/counter/counter/counter/projlib.cfg -pli "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -epr e:/GIT/my_projects/FPGA/Verilog/counter/counter/counter/compile/counter.epr -O2 -sve -msg 5 -sv2k12 -work counter e:/GIT/my_projects/FPGA/Verilog/counter/counter/counter/src/counter.v e:/GIT/my_projects/FPGA/Verilog/counter/counter/counter/src/counter_tb.v 