10:08:10 **** Incremental Build of configuration Debug for project Test_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 53987 C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm domain_ps7_cortexa9_0 C:/Users/linji/FPGA_Test_DDR/Test_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif C:/Users/linji/FPGA_Test_DDR/Test_system/Debug/system.bif --bitstream C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit --elf C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2020.1/bin/bootgen  -image C:/Users/linji/FPGA_Test_DDR/Test_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

10:08:38 Build Finished (took 27s.751ms)

