Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/University/Study/2022fall/co/P_4/test/tb_isim_beh.exe -prj D:/University/Study/2022fall/co/P_4/test/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/University/Study/2022fall/co/P_4/test/test.v" into library work
Analyzing Verilog file "D:/University/Study/2022fall/co/P_4/test/tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/University/Study/2022fall/co/P_4/test/tb.v" Line 31: Port out is not connected to this instance
Completed static elaboration
Compiling module test
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/University/Study/2022fall/co/P_4/test/tb_isim_beh.exe
Fuse Memory Usage: 29096 KB
Fuse CPU Usage: 171 ms
