subtractor_4_bit_xor_generic_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xor_generic_0_0/sim/subtractor_4_bit_xor_generic_0_0.v,
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_5,../../../../lab_5.gen/sources_1/bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_0_0/src/half_adder_xlconcat_0_0/hdl/xlconcat_v2_1_vl_rfs.v,
half_adder_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_0_0/src/half_adder_xlconcat_0_0/sim/half_adder_xlconcat_0_0.v,
AND_generic.vhd,vhdl,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_0_0/src/AND_generic.vhd,
half_adder_AND_generic_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_0_0/sim/half_adder_AND_generic_0_0.v,
xor_generic.vhd,vhdl,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_0_0/src/xor_generic.vhd,
half_adder_xor_generic_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_0_0/sim/half_adder_xor_generic_0_0.v,
half_adder.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_0_0/sim/half_adder.v,
full_adder_half_adder_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_0_0/sim/full_adder_half_adder_0_0.v,
full_adder_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_xlconcat_0_0/sim/full_adder_xlconcat_0_0.v,
full_adder_half_adder_1_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_1_0/sim/full_adder_half_adder_1_0.v,
OR_generic.vhd,vhdl,xil_defaultlib,../../../bd/subtractor_4_bit/ipshared/c271/src/OR_generic.vhd,
full_adder_OR_generic_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ipshared/c271/sim/full_adder_OR_generic_0_0.v,
full_adder.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ipshared/c271/sim/full_adder.v,
subtractor_4_bit_full_adder_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/sim/subtractor_4_bit_full_adder_0_0.v,
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_8,../../../../lab_5.gen/sources_1/bd/subtractor_4_bit/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v,
subtractor_4_bit_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xlconstant_0_0/sim/subtractor_4_bit_xlconstant_0_0.v,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_3,../../../../lab_5.gen/sources_1/bd/subtractor_4_bit/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v,
subtractor_4_bit_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xlslice_0_0/sim/subtractor_4_bit_xlslice_0_0.v,
subtractor_4_bit_full_adder_1_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_1_0/sim/subtractor_4_bit_full_adder_1_0.v,
subtractor_4_bit_xor_generic_1_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xor_generic_1_0/sim/subtractor_4_bit_xor_generic_1_0.v,
subtractor_4_bit_xlslice_0_3.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xlslice_0_3/sim/subtractor_4_bit_xlslice_0_3.v,
subtractor_4_bit_bslice_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_bslice_0_0/sim/subtractor_4_bit_bslice_0_0.v,
subtractor_4_bit_bslice_0_1.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_bslice_0_1/sim/subtractor_4_bit_bslice_0_1.v,
subtractor_4_bit_bslice_0_2.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_bslice_0_2/sim/subtractor_4_bit_bslice_0_2.v,
subtractor_4_bit_aslice_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_aslice_0_0/sim/subtractor_4_bit_aslice_0_0.v,
subtractor_4_bit_aslice_0_1.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_aslice_0_1/sim/subtractor_4_bit_aslice_0_1.v,
subtractor_4_bit_aslice_0_2.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_aslice_0_2/sim/subtractor_4_bit_aslice_0_2.v,
subtractor_4_bit_xor_generic_1_1.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xor_generic_1_1/sim/subtractor_4_bit_xor_generic_1_1.v,
subtractor_4_bit_xor_generic_1_2.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xor_generic_1_2/sim/subtractor_4_bit_xor_generic_1_2.v,
subtractor_4_bit_full_adder_1_1.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_1_1/sim/subtractor_4_bit_full_adder_1_1.v,
subtractor_4_bit_full_adder_1_2.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_1_2/sim/subtractor_4_bit_full_adder_1_2.v,
subtractor_4_bit_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xlconcat_0_0/sim/subtractor_4_bit_xlconcat_0_0.v,
subtractor_4_bit.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/sim/subtractor_4_bit.v,
subtractor_4_bit_NOT_gate_0_0.v,verilog,xil_defaultlib,../../../bd/subtractor_4_bit/ip/subtractor_4_bit_NOT_gate_0_0/sim/subtractor_4_bit_NOT_gate_0_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
