# RISCV-Processor-Pipelined-
This is a project of implementing a RISCV-based processor using Verilog HDL.
