Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 15:53:54 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_test_timing_summary_routed.rpt -pb uart_test_timing_summary_routed.pb -rpx uart_test_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.200        0.000                      0                  108        0.035        0.000                      0                  108        3.750        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.200        0.000                      0                  108        0.035        0.000                      0                  108        3.750        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 2.321ns (37.473%)  route 3.873ns (62.527%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.945     6.545    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.669    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.201    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.429    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.543    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.856 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     8.683    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     8.989 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     9.561    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.685 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           1.008    10.693    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124    10.817 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=4, routed)           0.521    11.338    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.846    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.538    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 2.321ns (37.473%)  route 3.873ns (62.527%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.945     6.545    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.669    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.201    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.429    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.543    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.856 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     8.683    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     8.989 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     9.561    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.685 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           1.008    10.693    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124    10.817 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=4, routed)           0.521    11.338    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.846    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.538    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 2.321ns (37.473%)  route 3.873ns (62.527%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.945     6.545    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.669    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.201    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.429    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.543    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.856 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     8.683    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     8.989 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     9.561    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.685 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           1.008    10.693    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124    10.817 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=4, routed)           0.521    11.338    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/WE
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.846    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.538    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 2.321ns (37.473%)  route 3.873ns (62.527%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.945     6.545    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.669    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.201    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.429    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.543    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.856 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     8.683    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     8.989 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     9.561    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.685 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           1.008    10.693    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124    10.817 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=4, routed)           0.521    11.338    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/WE
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.846    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.538    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 2.321ns (44.069%)  route 2.946ns (55.931%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.945     6.545    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.669    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.201    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.429    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.543    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.856 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     8.683    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     8.989 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     9.561    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.685 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           0.602    10.287    UART_UNIT/FIFO_TX_UNIT/q_zero__20
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.124    10.411 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    10.411    UART_UNIT/FIFO_TX_UNIT/current_write_addr[1]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.846    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.031    15.102    UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 2.321ns (44.102%)  route 2.942ns (55.898%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.945     6.545    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.669    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.201    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.429    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.543    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.856 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     8.683    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     8.989 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     9.561    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.685 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           0.598    10.283    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124    10.407 r  BUTTON_DEBOUNCER/current_write_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    10.407    UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]_1
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.846    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.029    15.100    UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/fifo_full_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 2.316ns (44.016%)  route 2.946ns (55.984%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.945     6.545    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.669    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.201    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.429    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.543    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.856 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     8.683    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     8.989 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     9.561    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.685 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           0.602    10.287    UART_UNIT/FIFO_TX_UNIT/q_zero__20
    SLICE_X3Y22          LUT5 (Prop_lut5_I3_O)        0.119    10.406 r  UART_UNIT/FIFO_TX_UNIT/fifo_full_i_1/O
                         net (fo=1, routed)           0.000    10.406    UART_UNIT/FIFO_TX_UNIT/fifo_full_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.846    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/fifo_full_reg/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.075    15.146    UART_UNIT/FIFO_TX_UNIT/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/fifo_empty_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.321ns (45.061%)  route 2.830ns (54.939%))
  Logic Levels:           9  (CARRY4=5 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.945     6.545    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.669    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.201    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.429    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.543    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.856 r  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     8.683    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     8.989 f  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     9.561    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.685 f  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           0.486    10.171    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124    10.295 r  BUTTON_DEBOUNCER/fifo_empty_i_1/O
                         net (fo=1, routed)           0.000    10.295    UART_UNIT/FIFO_TX_UNIT/fifo_empty_reg_1
    SLICE_X3Y22          FDPE                                         r  UART_UNIT/FIFO_TX_UNIT/fifo_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.846    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDPE                                         r  UART_UNIT/FIFO_TX_UNIT/fifo_empty_reg/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y22          FDPE (Setup_fdpe_C_D)        0.031    15.102    UART_UNIT/FIFO_TX_UNIT/fifo_empty_reg
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 2.321ns (45.258%)  route 2.807ns (54.742%))
  Logic Levels:           9  (CARRY4=5 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.945     6.545    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.669    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.201    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.429    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.543    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.856 r  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     8.683    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     8.989 f  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     9.561    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.685 f  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           0.464    10.149    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X6Y21          LUT4 (Prop_lut4_I1_O)        0.124    10.273 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.273    BUTTON_DEBOUNCER/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X6Y21          FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.846    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y21          FDCE (Setup_fdce_C_D)        0.077    15.161    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.347ns (45.534%)  route 2.807ns (54.466%))
  Logic Levels:           9  (CARRY4=5 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.945     6.545    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.669    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.201    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.429    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.543    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.856 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     8.683    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     8.989 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     9.561    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.685 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           0.464    10.149    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X6Y21          LUT4 (Prop_lut4_I1_O)        0.150    10.299 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.299    BUTTON_DEBOUNCER/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X6Y21          FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.846    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y21          FDCE (Setup_fdce_C_D)        0.118    15.202    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.585     1.468    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=9, routed)           0.217     1.826    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/A0
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.980    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.585     1.468    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=9, routed)           0.217     1.826    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/A0
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.980    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.585     1.468    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=9, routed)           0.217     1.826    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/A0
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.980    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.585     1.468    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=9, routed)           0.217     1.826    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/A0
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.980    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.033%)  route 0.261ns (64.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.585     1.468    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=8, routed)           0.261     1.871    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/A1
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.980    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.033%)  route 0.261ns (64.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.585     1.468    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=8, routed)           0.261     1.871    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/A1
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.980    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.033%)  route 0.261ns (64.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.585     1.468    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=8, routed)           0.261     1.871    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/A1
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.980    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.033%)  route 0.261ns (64.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.585     1.468    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=8, routed)           0.261     1.871    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/A1
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.980    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UART_UNIT/UART_TX_UNIT/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/UART_TX_UNIT/data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.583     1.466    UART_UNIT/UART_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  UART_UNIT/UART_TX_UNIT/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  UART_UNIT/UART_TX_UNIT/data_reg_reg[4]/Q
                         net (fo=1, routed)           0.091     1.698    UART_UNIT/UART_TX_UNIT/data_reg_reg_n_0_[4]
    SLICE_X2Y23          LUT3 (Prop_lut3_I1_O)        0.048     1.746 r  UART_UNIT/UART_TX_UNIT/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.746    UART_UNIT/UART_TX_UNIT/data_reg[3]_i_1_n_0
    SLICE_X2Y23          FDCE                                         r  UART_UNIT/UART_TX_UNIT/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.851     1.978    UART_UNIT/UART_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  UART_UNIT/UART_TX_UNIT/data_reg_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.131     1.610    UART_UNIT/UART_TX_UNIT/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_UNIT/UART_TX_UNIT/tick_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/UART_TX_UNIT/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.581     1.464    UART_UNIT/UART_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X7Y23          FDCE                                         r  UART_UNIT/UART_TX_UNIT/tick_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 f  UART_UNIT/UART_TX_UNIT/tick_reg_reg[3]/Q
                         net (fo=5, routed)           0.088     1.694    UART_UNIT/UART_TX_UNIT/tick_reg[3]
    SLICE_X6Y23          LUT6 (Prop_lut6_I2_O)        0.045     1.739 r  UART_UNIT/UART_TX_UNIT/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.739    UART_UNIT/UART_TX_UNIT/FSM_onehot_state[0]_i_1_n_0
    SLICE_X6Y23          FDPE                                         r  UART_UNIT/UART_TX_UNIT/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.849     1.976    UART_UNIT/UART_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X6Y23          FDPE                                         r  UART_UNIT/UART_TX_UNIT/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          FDPE (Hold_fdpe_C_D)         0.121     1.598    UART_UNIT/UART_TX_UNIT/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y21    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y21    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y19    BUTTON_DEBOUNCER/q_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y21    BUTTON_DEBOUNCER/q_reg_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y21    BUTTON_DEBOUNCER/q_reg_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    BUTTON_DEBOUNCER/q_reg_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    BUTTON_DEBOUNCER/q_reg_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    BUTTON_DEBOUNCER/q_reg_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    BUTTON_DEBOUNCER/q_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y21    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y21    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y21    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y21    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_UNIT/UART_TX_UNIT/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.801ns  (logic 4.036ns (51.735%)  route 3.765ns (48.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.618     5.139    UART_UNIT/UART_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X2Y25          FDPE                                         r  UART_UNIT/UART_TX_UNIT/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518     5.657 r  UART_UNIT/UART_TX_UNIT/tx_reg_reg/Q
                         net (fo=1, routed)           3.765     9.422    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    12.940 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.940    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_UNIT/UART_TX_UNIT/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.383ns (55.181%)  route 1.123ns (44.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.582     1.465    UART_UNIT/UART_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X2Y25          FDPE                                         r  UART_UNIT/UART_TX_UNIT/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.164     1.629 r  UART_UNIT/UART_TX_UNIT/tx_reg_reg/Q
                         net (fo=1, routed)           1.123     2.752    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.971 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.971    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.832ns  (logic 3.316ns (42.345%)  route 4.515ns (57.655%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.587     3.038    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.162    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.694 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.694    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.808    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.922 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.922    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.036    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     5.176    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     5.482 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     6.054    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.178 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           1.008     7.186    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.310 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=4, routed)           0.521     7.832    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.846    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/DP/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.832ns  (logic 3.316ns (42.345%)  route 4.515ns (57.655%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.587     3.038    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.162    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.694 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.694    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.808    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.922 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.922    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.036    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     5.176    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     5.482 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     6.054    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.178 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           1.008     7.186    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.310 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=4, routed)           0.521     7.832    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.846    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/SP/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.832ns  (logic 3.316ns (42.345%)  route 4.515ns (57.655%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.587     3.038    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.162    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.694 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.694    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.808    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.922 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.922    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.036    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     5.176    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     5.482 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     6.054    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.178 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           1.008     7.186    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.310 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=4, routed)           0.521     7.832    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/WE
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.846    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/DP/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.832ns  (logic 3.316ns (42.345%)  route 4.515ns (57.655%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.587     3.038    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.162    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.694 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.694    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.808    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.922 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.922    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.036    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     5.176    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     5.482 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     6.054    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.178 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           1.008     7.186    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.310 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=4, routed)           0.521     7.832    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/WE
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.846    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/WCLK
    SLICE_X2Y22          RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5__0/SP/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.904ns  (logic 3.316ns (48.031%)  route 3.588ns (51.969%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.587     3.038    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.162    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.694 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.694    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.808    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.922 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.922    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.036    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     5.176    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     5.482 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     6.054    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.178 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           0.602     6.780    UART_UNIT/FIFO_TX_UNIT/q_zero__20
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.124     6.904 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     6.904    UART_UNIT/FIFO_TX_UNIT/current_write_addr[1]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.846    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.900ns  (logic 3.316ns (48.059%)  route 3.584ns (51.941%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT4=2 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.587     3.038    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.162    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.694 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.694    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.808    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.922 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.922    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.036    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     5.176    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     5.482 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     6.054    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.178 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           0.598     6.776    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.900 r  BUTTON_DEBOUNCER/current_write_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     6.900    UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]_1
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.846    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/fifo_full_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.899ns  (logic 3.311ns (47.993%)  route 3.588ns (52.007%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.587     3.038    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.162    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.694 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.694    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.808    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.922 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.922    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.036    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     5.176    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     5.482 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     6.054    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.178 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           0.602     6.780    UART_UNIT/FIFO_TX_UNIT/q_zero__20
    SLICE_X3Y22          LUT5 (Prop_lut5_I3_O)        0.119     6.899 r  UART_UNIT/FIFO_TX_UNIT/fifo_full_i_1/O
                         net (fo=1, routed)           0.000     6.899    UART_UNIT/FIFO_TX_UNIT/fifo_full_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.846    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/fifo_full_reg/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.792ns  (logic 3.342ns (49.208%)  route 3.450ns (50.792%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT4=3 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.587     3.038    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.162    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.694 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.694    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.808    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.922 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.922    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.036    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     5.176    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     5.482 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     6.054    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.178 r  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           0.464     6.642    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X6Y21          LUT4 (Prop_lut4_I1_O)        0.150     6.792 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.792    BUTTON_DEBOUNCER/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X6Y21          FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.846    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/fifo_empty_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.788ns  (logic 3.316ns (48.851%)  route 3.472ns (51.149%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT4=3 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.587     3.038    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.162    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.694 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.694    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.808    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.922 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.922    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.036    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 r  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     5.176    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     5.482 f  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     6.054    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.178 f  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           0.486     6.664    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.788 r  BUTTON_DEBOUNCER/fifo_empty_i_1/O
                         net (fo=1, routed)           0.000     6.788    UART_UNIT/FIFO_TX_UNIT/fifo_empty_reg_1
    SLICE_X3Y22          FDPE                                         r  UART_UNIT/FIFO_TX_UNIT/fifo_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.846    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDPE                                         r  UART_UNIT/FIFO_TX_UNIT/fifo_empty_reg/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.766ns  (logic 3.316ns (49.013%)  route 3.450ns (50.987%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT4=3 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.587     3.038    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.162    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.694 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.694    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.808    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.922 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.922    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.036    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 r  BUTTON_DEBOUNCER/q_next1_carry__3/O[3]
                         net (fo=1, routed)           0.827     5.176    BUTTON_DEBOUNCER/q_next0[19]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.306     5.482 f  BUTTON_DEBOUNCER/current_write_addr[1]_i_7/O
                         net (fo=1, routed)           0.572     6.054    BUTTON_DEBOUNCER/current_write_addr[1]_i_7_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.178 f  BUTTON_DEBOUNCER/current_write_addr[1]_i_2/O
                         net (fo=7, routed)           0.464     6.642    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X6Y21          LUT4 (Prop_lut4_I1_O)        0.124     6.766 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.766    BUTTON_DEBOUNCER/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X6Y21          FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.846    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.219ns (30.283%)  route 0.505ns (69.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=69, routed)          0.505     0.724    BUTTON_DEBOUNCER/AR[0]
    SLICE_X4Y19          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.854     1.981    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.219ns (30.283%)  route 0.505ns (69.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=69, routed)          0.505     0.724    BUTTON_DEBOUNCER/AR[0]
    SLICE_X4Y19          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.854     1.981    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.219ns (30.283%)  route 0.505ns (69.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=69, routed)          0.505     0.724    BUTTON_DEBOUNCER/AR[0]
    SLICE_X4Y19          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.854     1.981    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.219ns (30.283%)  route 0.505ns (69.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=69, routed)          0.505     0.724    BUTTON_DEBOUNCER/AR[0]
    SLICE_X4Y19          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.854     1.981    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[3]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.334ns (42.527%)  route 0.452ns (57.473%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF_inst/O
                         net (fo=51, routed)          0.452     0.671    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.045     0.716 r  BUTTON_DEBOUNCER/q_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     0.716    BUTTON_DEBOUNCER/q_reg[0]_i_9_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.786 r  BUTTON_DEBOUNCER/q_reg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.786    BUTTON_DEBOUNCER/q_reg_reg[0]_i_1_n_7
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.854     1.981    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.219ns (27.848%)  route 0.568ns (72.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=69, routed)          0.568     0.787    BUTTON_DEBOUNCER/AR[0]
    SLICE_X4Y20          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.980    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.219ns (27.848%)  route 0.568ns (72.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=69, routed)          0.568     0.787    BUTTON_DEBOUNCER/AR[0]
    SLICE_X4Y20          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.980    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.219ns (27.848%)  route 0.568ns (72.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=69, routed)          0.568     0.787    BUTTON_DEBOUNCER/AR[0]
    SLICE_X4Y20          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.980    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.219ns (27.848%)  route 0.568ns (72.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=69, routed)          0.568     0.787    BUTTON_DEBOUNCER/AR[0]
    SLICE_X4Y20          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.980    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[7]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.364ns (44.639%)  route 0.452ns (55.361%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF_inst/O
                         net (fo=51, routed)          0.452     0.671    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X4Y19          LUT3 (Prop_lut3_I1_O)        0.048     0.719 r  BUTTON_DEBOUNCER/q_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     0.719    BUTTON_DEBOUNCER/q_reg[0]_i_5_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.816 r  BUTTON_DEBOUNCER/q_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.816    BUTTON_DEBOUNCER/q_reg_reg[0]_i_1_n_6
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.854     1.981    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[1]/C





