# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../test_es6.srcs/sources_1/new/ROM.vhd" \
"../../../../test_es6.srcs/sources_1/new/combinatorius.vhd" \
"../../../../test_es6.srcs/sources_1/new/counter_16.vhd" \
"../../../../test_es6.srcs/sources_1/new/debouncer.vhd" \
"../../../../test_es6.srcs/sources_1/new/insieme_cose.vhd" \
"../../../../test_es6.srcs/sources_1/new/memoria.vhd" \
"../../../../test_es6.srcs/sim_1/new/insieme_cose_tb.vhd" \

# Do not sort compile order
nosort
