# ğŸ”¢ 4-Bit ALU in Verilog

This project implements a 4-bit Arithmetic Logic Unit using Verilog HDL. It performs 8 basic arithmetic and logical operations.

### ğŸ› ï¸ Tools Used

- [Intel Quartus Prime Lite Edition](https://www.intel.com/content/www/us/en/software-kit/748688/intel-quartus-prime-lite-edition-design-software.html) â€“ used for writing and compiling Verilog
- [ModelSim â€“ Intel FPGA Edition](https://fpgasoftware.intel.com) â€“ used for functional simulation and waveform analysis

## ğŸš€ Features

- 4-bit inputs A and B
- 3-bit select input to choose operation
- Output: 4-bit result, carry-out flag, zero flag

## âš™ï¸ Operations

| Select | Operation     | Description      |
|--------|---------------|------------------|
| 000    | ADD           | A + B            |
| 001    | SUB           | A - B            |
| 010    | AND           | A & B            |
| 011    | OR            | A | B            |
| 100    | XOR           | A ^ B            |
| 101    | NOT A         | ~A               |
| 110    | INCREMENT     | A + 1            |
| 111    | DECREMENT     | A - 1            |

## ğŸ§ª Simulation

Simulated using ModelSim with `alu_tb.v` testbench. Results verified using waveforms and console logs.

## ğŸ“‚ File Structure

4bit_ALU_Project/

â”œâ”€â”€ src/

â”‚   â”œâ”€â”€ alu.v         # Main ALU logic

â”‚   â””â”€â”€ alu_tb.v      # Testbench

â”œâ”€â”€ sim/

â”œâ”€â”€ doc/

â”‚   â”œâ”€â”€ README.md     # This file

â”‚   â”œâ”€â”€ report.pdf    # Full write-up (to be added)

â”‚   â””â”€â”€ block_diagram.png # ALU diagram (to be added)

## ğŸ“Œ How to Run

1. Open `alu.v` and `alu_tb.v` in ModelSim
2. Compile both files
3. Start simulation with the testbench (`ALU_TB`)
4. View waveform or console output

## ğŸ‘©â€ğŸ’» Author

Made with â¤ï¸ by **Archita Roy**
