\ Model MasterKnapsack_copy
\ LP format - for model browsing. Use MPS format to capture full model detail.
Minimize
  gv_b_0 + gv_b_ul_('PPE1',) + gv_b_pw_(0,_'C1',_'P1',_'CPU1')
   + gv_b_pw_(0,_'C2',_'P1',_'CPU1') + gv_b_pw_(1,_'C1',_'P1',_'CPU1')
   + gv_b_pw_(1,_'C2',_'P1',_'CPU1') + gv_b_pw_(2,_'C1',_'P1',_'CPU1')
   + gv_b_pw_(2,_'C2',_'P1',_'CPU1') + gv_b_pw_(3,_'C1',_'P1',_'CPU1')
   + gv_b_pw_(3,_'C2',_'P1',_'CPU1') + gv_b_pw_(4,_'C1',_'P1',_'CPU1')
   + gv_b_pw_(4,_'C2',_'P1',_'CPU1') + gv_b_ps_(1,_0,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(1,_0,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(1,_1,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(1,_1,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(1,_2,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(1,_2,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(1,_3,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(1,_3,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(1,_4,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(1,_4,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(2,_0,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(2,_0,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(2,_1,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(2,_1,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(2,_2,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(2,_2,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(2,_3,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(2,_3,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(2,_4,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(2,_4,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(3,_0,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(3,_0,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(3,_1,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(3,_1,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(3,_2,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(3,_2,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(3,_3,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(3,_3,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(3,_4,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(3,_4,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(4,_0,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(4,_0,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(4,_1,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(4,_1,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(4,_2,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(4,_2,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(4,_3,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(4,_3,_'C2',_'P1',_'CPU1')
   + gv_b_ps_(4,_4,_'C1',_'P1',_'CPU1')
   + gv_b_ps_(4,_4,_'C2',_'P1',_'CPU1')
Subject To
 b_0: 0.01 sa_0 + 0.01 sa_1 + 0.01 sa_2 + 0.01 sa_3 + 0.01 sa_4 + 0.01 sa_5
   + 0.01 sa_6 + 0.01 sa_7 + 0.01 sa_8 + 0.01 sa_9 + 0.01 sa_10
   + 0.01 sa_11 + 0.01 sa_12 + 0.01 sa_13 + 0.01 sa_14 + 0.01 sa_15
   + 0.01 sa_16 + 0.01 sa_17 + gv_b_0 = 1
 b_ul_'PPE1': 150 sa_2 + gv_b_ul_('PPE1',) >= 0
 b_pw_0_'C1'_'P1'_'CPU1': - 8.91 sa_0 + 127.09 sa_1 + 127.09 sa_2
   + 127.09 sa_3 + 127.09 sa_4 + 127.09 sa_5 + 127.09 sa_6 + 127.09 sa_7
   + 127.09 sa_8 + 127.09 sa_9 + 127.09 sa_10 + 127.09 sa_11 + 127.09 sa_12
   + 127.09 sa_13 + 127.09 sa_14 + 127.09 sa_15 + 127.09 sa_16
   + 127.09 sa_17 + gv_b_pw_(0,_'C1',_'P1',_'CPU1') >= 0
 b_pw_0_'C2'_'P1'_'CPU1': sa_1 + sa_2 + sa_3 + sa_4 + sa_5 + sa_6 + sa_7
   + sa_8 + sa_11 + sa_15 + gv_b_pw_(0,_'C2',_'P1',_'CPU1') >= 0
 b_pw_1_'C1'_'P1'_'CPU1': 136 sa_1 + 1.36 sa_2 + 1.36 sa_3 + 1.36 sa_4
   + 1.36 sa_5 + 1.36 sa_6 - 134.64 sa_7 - 134.64 sa_8 - 134.64 sa_9
   + 1.36 sa_10 + 136 sa_11 - 134.64 sa_12 - 134.64 sa_13 + 136 sa_14
   + 136 sa_15 - 134.64 sa_16 - 134.64 sa_17
   + gv_b_pw_(1,_'C1',_'P1',_'CPU1') >= 0
 b_pw_1_'C2'_'P1'_'CPU1': 0.01 sa_1 + 0.01 sa_2 + 0.01 sa_3 + 0.01 sa_4
   - 0.99 sa_5 - 0.99 sa_6 + 0.01 sa_7 + 0.01 sa_8 + sa_9 + sa_10
   + 0.01 sa_11 + sa_12 + sa_13 + sa_14 + 0.01 sa_15 + sa_16 + sa_17
   + gv_b_pw_(1,_'C2',_'P1',_'CPU1') >= 0
 b_pw_2_'C1'_'P1'_'CPU1': 136 sa_1 - 134.64 sa_2 + 1.36 sa_3 - 134.64 sa_4
   - 134.64 sa_5 - 134.64 sa_6 + 136 sa_7 + 136 sa_8 + 136 sa_9
   - 134.64 sa_10 + 136 sa_11 + 136 sa_12 + 136 sa_13 + 136 sa_14
   + 136 sa_15 + 136 sa_16 + 136 sa_17 + gv_b_pw_(2,_'C1',_'P1',_'CPU1')
   >= 0
 b_pw_2_'C2'_'P1'_'CPU1': 0.01 sa_1 - 0.99 sa_2 + 0.01 sa_3 - 0.99 sa_4
   + sa_5 + sa_6 - 0.99 sa_7 - 0.99 sa_8 + sa_9 + sa_10 - 0.99 sa_11
   + sa_12 + sa_13 + sa_14 - 0.99 sa_15 + sa_16 + sa_17
   + gv_b_pw_(2,_'C2',_'P1',_'CPU1') >= 0
 b_pw_3_'C1'_'P1'_'CPU1': 90.559 sa_1 + 136 sa_2 - 121.176 sa_3 + 136 sa_5
   + 136 sa_7 + gv_b_pw_(3,_'C1',_'P1',_'CPU1') >= 0
 b_pw_3_'C2'_'P1'_'CPU1': - 5.039 sa_1 + sa_2 - 14.454 sa_3 + sa_4 + sa_5
   + sa_6 + sa_7 + sa_8 + sa_9 + sa_10 + sa_11 + sa_12 + sa_13 + sa_14
   + sa_15 + sa_16 + sa_17 + gv_b_pw_(3,_'C2',_'P1',_'CPU1') >= 0
 b_pw_4_'C1'_'P1'_'CPU1': 136 sa_1 - 106.352 sa_2 - 106.352 sa_5
   - 106.352 sa_7 + gv_b_pw_(4,_'C1',_'P1',_'CPU1') >= 0
 b_pw_4_'C2'_'P1'_'CPU1': 0.01 sa_1 - 27.908 sa_2 + sa_3 + sa_4
   - 27.908 sa_5 + sa_6 - 27.908 sa_7 + sa_8 + sa_9 + sa_10 + sa_11 + sa_12
   + sa_13 + sa_14 + sa_15 + sa_16 + sa_17
   + gv_b_pw_(4,_'C2',_'P1',_'CPU1') >= 0
 b_ps_1_0_'C1'_'P1'_'CPU1': 136 sa_1 + gv_b_ps_(1,_0,_'C1',_'P1',_'CPU1')
   >= 0
 b_ps_1_0_'C2'_'P1'_'CPU1': sa_1 + gv_b_ps_(1,_0,_'C2',_'P1',_'CPU1') >= 0
 b_ps_1_1_'C1'_'P1'_'CPU1': 136 sa_1 - 8.91 sa_15
   + gv_b_ps_(1,_1,_'C1',_'P1',_'CPU1') >= 0
 b_ps_1_1_'C2'_'P1'_'CPU1': - 0.98 sa_1 + sa_2 + sa_3 + sa_10 + sa_11
   + gv_b_ps_(1,_1,_'C2',_'P1',_'CPU1') >= 0
 b_ps_1_2_'C1'_'P1'_'CPU1': 136 sa_1 - 134.64 sa_14 + 136 sa_15 - 9.9 sa_16
   - 134.64 sa_17 + gv_b_ps_(1,_2,_'C1',_'P1',_'CPU1') >= 0
 b_ps_1_2_'C2'_'P1'_'CPU1': - 0.98 sa_1 + sa_2 + sa_3 - 0.99 sa_13
   - 0.99 sa_14 + sa_15 + sa_16 + gv_b_ps_(1,_2,_'C2',_'P1',_'CPU1') >= 0
 b_ps_1_3_'C1'_'P1'_'CPU1': 136 sa_1 - 8.91 sa_7 - 8.019 sa_11
   - 121.176 sa_12 + gv_b_ps_(1,_3,_'C1',_'P1',_'CPU1') >= 0
 b_ps_1_3_'C2'_'P1'_'CPU1': - 0.98 sa_1 + sa_2 + sa_3 - 0.99 sa_7 + sa_8
   - 0.891 sa_11 - 14.454 sa_12 + sa_13 + sa_14 + sa_15 + sa_16 + sa_17
   + gv_b_ps_(1,_3,_'C2',_'P1',_'CPU1') >= 0
 b_ps_1_4_'C1'_'P1'_'CPU1': 136 sa_1 + gv_b_ps_(1,_4,_'C1',_'P1',_'CPU1')
   >= 0
 b_ps_1_4_'C2'_'P1'_'CPU1': - 3.95 sa_1 + sa_2 + sa_4 + sa_5 + sa_6 + sa_7
   - 0.99 sa_11 - 1.98 sa_12 - 4.95 sa_13 + sa_14 - 0.99 sa_15 + sa_16
   + sa_17 + gv_b_ps_(1,_4,_'C2',_'P1',_'CPU1') >= 0
 b_ps_2_0_'C1'_'P1'_'CPU1': 136 sa_1 + gv_b_ps_(2,_0,_'C1',_'P1',_'CPU1')
   >= 0
 b_ps_2_0_'C2'_'P1'_'CPU1': sa_1 + gv_b_ps_(2,_0,_'C2',_'P1',_'CPU1') >= 0
 b_ps_2_1_'C1'_'P1'_'CPU1': 133.03 sa_1 - 127.71 sa_14 - 9.9 sa_15
   + 136 sa_16 + 136 sa_17 + gv_b_ps_(2,_1,_'C1',_'P1',_'CPU1') >= 0
 b_ps_2_1_'C2'_'P1'_'CPU1': 0.01 sa_1 + gv_b_ps_(2,_1,_'C2',_'P1',_'CPU1')
   >= 0
 b_ps_2_2_'C1'_'P1'_'CPU1': 136 sa_1 - 134.64 sa_13
   + gv_b_ps_(2,_2,_'C1',_'P1',_'CPU1') >= 0
 b_ps_2_2_'C2'_'P1'_'CPU1': 0.01 sa_1 + gv_b_ps_(2,_2,_'C2',_'P1',_'CPU1')
   >= 0
 b_ps_2_3_'C1'_'P1'_'CPU1': 136 sa_1 - 95.337 sa_7 - 106.92 sa_11
   - 121.176 sa_16 + gv_b_ps_(2,_3,_'C1',_'P1',_'CPU1') >= 0
 b_ps_2_3_'C2'_'P1'_'CPU1': 0.01 sa_1 - 10.593 sa_7 - 11.88 sa_11 + sa_12
   + sa_13 + sa_14 + sa_15 - 14.454 sa_16 + sa_17
   + gv_b_ps_(2,_3,_'C2',_'P1',_'CPU1') >= 0
 b_ps_2_4_'C1'_'P1'_'CPU1': 136 sa_1 + gv_b_ps_(2,_4,_'C1',_'P1',_'CPU1')
   >= 0
 b_ps_2_4_'C2'_'P1'_'CPU1': - 0.98 sa_1 + sa_2 + sa_3 - 0.99 sa_8 + sa_9
   - 0.99 sa_10 + sa_11 + sa_12 + sa_13 + sa_14 + sa_16 + sa_17
   + gv_b_ps_(2,_4,_'C2',_'P1',_'CPU1') >= 0
 b_ps_3_0_'C1'_'P1'_'CPU1': 136 sa_1 + gv_b_ps_(3,_0,_'C1',_'P1',_'CPU1')
   >= 0
 b_ps_3_0_'C2'_'P1'_'CPU1': sa_1 + gv_b_ps_(3,_0,_'C2',_'P1',_'CPU1') >= 0
 b_ps_3_1_'C1'_'P1'_'CPU1': 136 sa_1 - 134.64 sa_11 + 136 sa_13
   - 6.93 sa_14 + gv_b_ps_(3,_1,_'C1',_'P1',_'CPU1') >= 0
 b_ps_3_1_'C2'_'P1'_'CPU1': 0.01 sa_1 + gv_b_ps_(3,_1,_'C2',_'P1',_'CPU1')
   >= 0
 b_ps_3_2_'C1'_'P1'_'CPU1': 136 sa_1 - 134.64 sa_11 + 136 sa_12 - 9.9 sa_15
   + gv_b_ps_(3,_2,_'C1',_'P1',_'CPU1') >= 0
 b_ps_3_2_'C2'_'P1'_'CPU1': 0.01 sa_1 - 0.99 sa_11 + sa_16
   + gv_b_ps_(3,_2,_'C2',_'P1',_'CPU1') >= 0
 b_ps_3_3_'C1'_'P1'_'CPU1': 136 sa_1 - 8.91 sa_7 - 121.176 sa_9
   + gv_b_ps_(3,_3,_'C1',_'P1',_'CPU1') >= 0
 b_ps_3_3_'C2'_'P1'_'CPU1': 0.01 sa_1 - 0.99 sa_7 - 13.464 sa_9 + sa_10
   + sa_11 + sa_12 + sa_13 + sa_14 + sa_16 + sa_17
   + gv_b_ps_(3,_3,_'C2',_'P1',_'CPU1') >= 0
 b_ps_3_4_'C1'_'P1'_'CPU1': 133.327 sa_1
   + gv_b_ps_(3,_4,_'C1',_'P1',_'CPU1') >= 0
 b_ps_3_4_'C2'_'P1'_'CPU1': - 1.277 sa_1 + sa_2 + sa_3 + sa_8 - 0.99 sa_11
   - 1.98 sa_14 + sa_16 + sa_17 + gv_b_ps_(3,_4,_'C2',_'P1',_'CPU1') >= 0
 b_ps_4_0_'C1'_'P1'_'CPU1': 136 sa_1 + gv_b_ps_(4,_0,_'C1',_'P1',_'CPU1')
   >= 0
 b_ps_4_0_'C2'_'P1'_'CPU1': sa_1 + gv_b_ps_(4,_0,_'C2',_'P1',_'CPU1') >= 0
 b_ps_4_1_'C1'_'P1'_'CPU1': 136 sa_1 + gv_b_ps_(4,_1,_'C1',_'P1',_'CPU1')
   >= 0
 b_ps_4_1_'C2'_'P1'_'CPU1': sa_1 + gv_b_ps_(4,_1,_'C2',_'P1',_'CPU1') >= 0
 b_ps_4_2_'C1'_'P1'_'CPU1': 136 sa_1 + gv_b_ps_(4,_2,_'C1',_'P1',_'CPU1')
   >= 0
 b_ps_4_2_'C2'_'P1'_'CPU1': sa_1 + gv_b_ps_(4,_2,_'C2',_'P1',_'CPU1') >= 0
 b_ps_4_3_'C1'_'P1'_'CPU1': 136 sa_1 + gv_b_ps_(4,_3,_'C1',_'P1',_'CPU1')
   >= 0
 b_ps_4_3_'C2'_'P1'_'CPU1': sa_1 + gv_b_ps_(4,_3,_'C2',_'P1',_'CPU1') >= 0
 b_ps_4_4_'C1'_'P1'_'CPU1': 136 sa_1 + gv_b_ps_(4,_4,_'C1',_'P1',_'CPU1')
   >= 0
 b_ps_4_4_'C2'_'P1'_'CPU1': sa_1 + gv_b_ps_(4,_4,_'C2',_'P1',_'CPU1') >= 0
Bounds
End
