

================================================================
== Vitis HLS Report for 'bin_conv_Pipeline_LOOP_BATCH_NORM'
================================================================
* Date:           Fri Dec 13 13:11:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.379 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|       67|  70.000 ns|  0.670 us|    7|   67|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- LOOP_BATCH_NORM  |        5|       65|         6|          4|          1|  1 ~ 16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w_V = alloca i32 1"   --->   Operation 9 'alloca' 'w_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%poolword_V = alloca i32 1"   --->   Operation 10 'alloca' 'poolword_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lnot_i_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lnot_i_i"   --->   Operation 11 'read' 'lnot_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln930_13_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_13"   --->   Operation 12 'read' 'trunc_ln930_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln930_12_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_12"   --->   Operation 13 'read' 'trunc_ln930_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln930_11_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_11"   --->   Operation 14 'read' 'trunc_ln930_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln930_10_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_10"   --->   Operation 15 'read' 'trunc_ln930_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln930_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_s"   --->   Operation 16 'read' 'trunc_ln930_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln930_9_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_9"   --->   Operation 17 'read' 'trunc_ln930_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln930_8_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_8"   --->   Operation 18 'read' 'trunc_ln930_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln930_7_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_7"   --->   Operation 19 'read' 'trunc_ln930_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln930_6_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_6"   --->   Operation 20 'read' 'trunc_ln930_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln930_5_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_5"   --->   Operation 21 'read' 'trunc_ln930_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln930_4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_4"   --->   Operation 22 'read' 'trunc_ln930_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln930_3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_3"   --->   Operation 23 'read' 'trunc_ln930_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pool_width_V_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %pool_width_V"   --->   Operation 24 'read' 'pool_width_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv570_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %conv570_cast"   --->   Operation 25 'read' 'conv570_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%norm_mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %norm_mode"   --->   Operation 26 'read' 'norm_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul_ln186_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %mul_ln186"   --->   Operation 27 'read' 'mul_ln186_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%nc_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %nc"   --->   Operation 28 'read' 'nc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%d_o_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_o_idx"   --->   Operation 29 'read' 'd_o_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln14_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln14"   --->   Operation 30 'read' 'trunc_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%o_bank_idx_V_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %o_bank_idx_V_1"   --->   Operation 31 'read' 'o_bank_idx_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_V_37_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ret_V_37"   --->   Operation 32 'read' 'ret_V_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%words_per_image_V_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %words_per_image_V"   --->   Operation 33 'read' 'words_per_image_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %w_V"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_411_16"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w_V_1 = load i5 %w_V"   --->   Operation 36 'load' 'w_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.63ns)   --->   "%icmp_ln1027 = icmp_eq  i5 %w_V_1, i5 %words_per_image_V_read"   --->   Operation 38 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln840 = add i5 %w_V_1, i5 1"   --->   Operation 39 'add' 'add_ln840' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln404 = br i1 %icmp_ln1027, void %VITIS_LOOP_411_16.split, void %for.end610.loopexit.exitStub" [Accel.cpp:404]   --->   Operation 40 'br' 'br_ln404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %w_V_1, i6 0"   --->   Operation 41 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1031 = zext i11 %tmp_s"   --->   Operation 42 'zext' 'zext_ln1031' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031"   --->   Operation 43 'getelementptr' 'fixed_buffer_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln1031 = or i11 %tmp_s, i11 1"   --->   Operation 44 'or' 'or_ln1031' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1031_1 = zext i11 %or_ln1031"   --->   Operation 45 'zext' 'zext_ln1031_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_1 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_1"   --->   Operation 46 'getelementptr' 'fixed_buffer_V_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln1031_1 = or i11 %tmp_s, i11 2"   --->   Operation 47 'or' 'or_ln1031_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1031_2 = zext i11 %or_ln1031_1"   --->   Operation 48 'zext' 'zext_ln1031_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_2 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_2"   --->   Operation 49 'getelementptr' 'fixed_buffer_V_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln1031_2 = or i11 %tmp_s, i11 3"   --->   Operation 50 'or' 'or_ln1031_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1031_3 = zext i11 %or_ln1031_2"   --->   Operation 51 'zext' 'zext_ln1031_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_3 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_3"   --->   Operation 52 'getelementptr' 'fixed_buffer_V_addr_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln1031_3 = or i11 %tmp_s, i11 4"   --->   Operation 53 'or' 'or_ln1031_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1031_4 = zext i11 %or_ln1031_3"   --->   Operation 54 'zext' 'zext_ln1031_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_4 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_4"   --->   Operation 55 'getelementptr' 'fixed_buffer_V_addr_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln1031_4 = or i11 %tmp_s, i11 5"   --->   Operation 56 'or' 'or_ln1031_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1031_5 = zext i11 %or_ln1031_4"   --->   Operation 57 'zext' 'zext_ln1031_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_5 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_5"   --->   Operation 58 'getelementptr' 'fixed_buffer_V_addr_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln1031_5 = or i11 %tmp_s, i11 6"   --->   Operation 59 'or' 'or_ln1031_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1031_6 = zext i11 %or_ln1031_5"   --->   Operation 60 'zext' 'zext_ln1031_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_6 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_6"   --->   Operation 61 'getelementptr' 'fixed_buffer_V_addr_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln1031_6 = or i11 %tmp_s, i11 7"   --->   Operation 62 'or' 'or_ln1031_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1031_7 = zext i11 %or_ln1031_6"   --->   Operation 63 'zext' 'zext_ln1031_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_7 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_7"   --->   Operation 64 'getelementptr' 'fixed_buffer_V_addr_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln1031_7 = or i11 %tmp_s, i11 8"   --->   Operation 65 'or' 'or_ln1031_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1031_8 = zext i11 %or_ln1031_7"   --->   Operation 66 'zext' 'zext_ln1031_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_8 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_8"   --->   Operation 67 'getelementptr' 'fixed_buffer_V_addr_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln1031_8 = or i11 %tmp_s, i11 9"   --->   Operation 68 'or' 'or_ln1031_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1031_9 = zext i11 %or_ln1031_8"   --->   Operation 69 'zext' 'zext_ln1031_9' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_9 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_9"   --->   Operation 70 'getelementptr' 'fixed_buffer_V_addr_9' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln1031_9 = or i11 %tmp_s, i11 10"   --->   Operation 71 'or' 'or_ln1031_9' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1031_10 = zext i11 %or_ln1031_9"   --->   Operation 72 'zext' 'zext_ln1031_10' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_10 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_10"   --->   Operation 73 'getelementptr' 'fixed_buffer_V_addr_10' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln1031_10 = or i11 %tmp_s, i11 11"   --->   Operation 74 'or' 'or_ln1031_10' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1031_11 = zext i11 %or_ln1031_10"   --->   Operation 75 'zext' 'zext_ln1031_11' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_11 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_11"   --->   Operation 76 'getelementptr' 'fixed_buffer_V_addr_11' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln1031_11 = or i11 %tmp_s, i11 12"   --->   Operation 77 'or' 'or_ln1031_11' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1031_12 = zext i11 %or_ln1031_11"   --->   Operation 78 'zext' 'zext_ln1031_12' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_12 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_12"   --->   Operation 79 'getelementptr' 'fixed_buffer_V_addr_12' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln1031_12 = or i11 %tmp_s, i11 13"   --->   Operation 80 'or' 'or_ln1031_12' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1031_13 = zext i11 %or_ln1031_12"   --->   Operation 81 'zext' 'zext_ln1031_13' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_13 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_13"   --->   Operation 82 'getelementptr' 'fixed_buffer_V_addr_13' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln1031_13 = or i11 %tmp_s, i11 14"   --->   Operation 83 'or' 'or_ln1031_13' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1031_14 = zext i11 %or_ln1031_13"   --->   Operation 84 'zext' 'zext_ln1031_14' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_14 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_14"   --->   Operation 85 'getelementptr' 'fixed_buffer_V_addr_14' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln1031_14 = or i11 %tmp_s, i11 15"   --->   Operation 86 'or' 'or_ln1031_14' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1031_15 = zext i11 %or_ln1031_14"   --->   Operation 87 'zext' 'zext_ln1031_15' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_15 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_15"   --->   Operation 88 'getelementptr' 'fixed_buffer_V_addr_15' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load = load i11 %fixed_buffer_V_addr"   --->   Operation 89 'load' 'fixed_buffer_V_load' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 90 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_1 = load i11 %fixed_buffer_V_addr_1"   --->   Operation 90 'load' 'fixed_buffer_V_load_1' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 91 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_2 = load i11 %fixed_buffer_V_addr_2"   --->   Operation 91 'load' 'fixed_buffer_V_load_2' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 92 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_3 = load i11 %fixed_buffer_V_addr_3"   --->   Operation 92 'load' 'fixed_buffer_V_load_3' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 93 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_4 = load i11 %fixed_buffer_V_addr_4"   --->   Operation 93 'load' 'fixed_buffer_V_load_4' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 94 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_5 = load i11 %fixed_buffer_V_addr_5"   --->   Operation 94 'load' 'fixed_buffer_V_load_5' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 95 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_6 = load i11 %fixed_buffer_V_addr_6"   --->   Operation 95 'load' 'fixed_buffer_V_load_6' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 96 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_7 = load i11 %fixed_buffer_V_addr_7"   --->   Operation 96 'load' 'fixed_buffer_V_load_7' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 97 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_8 = load i11 %fixed_buffer_V_addr_8"   --->   Operation 97 'load' 'fixed_buffer_V_load_8' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 98 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_9 = load i11 %fixed_buffer_V_addr_9"   --->   Operation 98 'load' 'fixed_buffer_V_load_9' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 99 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_10 = load i11 %fixed_buffer_V_addr_10"   --->   Operation 99 'load' 'fixed_buffer_V_load_10' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 100 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_11 = load i11 %fixed_buffer_V_addr_11"   --->   Operation 100 'load' 'fixed_buffer_V_load_11' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 101 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_12 = load i11 %fixed_buffer_V_addr_12"   --->   Operation 101 'load' 'fixed_buffer_V_load_12' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 102 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_13 = load i11 %fixed_buffer_V_addr_13"   --->   Operation 102 'load' 'fixed_buffer_V_load_13' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 103 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_14 = load i11 %fixed_buffer_V_addr_14"   --->   Operation 103 'load' 'fixed_buffer_V_load_14' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 104 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_15 = load i11 %fixed_buffer_V_addr_15"   --->   Operation 104 'load' 'fixed_buffer_V_load_15' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1514 = zext i5 %w_V_1"   --->   Operation 105 'zext' 'zext_ln1514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.76ns)   --->   "%o_bank_offset_V_2 = add i14 %zext_ln1514, i14 %mul_ln186_read"   --->   Operation 106 'add' 'o_bank_offset_V_2' <Predicate = (!icmp_ln1027)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1669 = trunc i14 %o_bank_offset_V_2"   --->   Operation 107 'trunc' 'trunc_ln1669' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln1669_7 = trunc i5 %w_V_1"   --->   Operation 108 'trunc' 'trunc_ln1669_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.41ns)   --->   "%switch_ln415 = switch i2 %norm_mode_read, void %for.inc608, i2 1, void %if.then535, i2 2, void %for.inc554.split.0" [Accel.cpp:415]   --->   Operation 109 'switch' 'switch_ln415' <Predicate = (!icmp_ln1027)> <Delay = 0.41>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln440 = br i1 %lnot_i_i_read, void %if.then586, void %if.else588" [Accel.cpp:440]   --->   Operation 110 'br' 'br_ln440' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %o_bank_offset_V_2, i32 2, i32 13" [Accel.cpp:408]   --->   Operation 111 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1027 & norm_mode_read == 2 & !lnot_i_i_read)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.41ns)   --->   "%br_ln443 = br void %for.inc608" [Accel.cpp:443]   --->   Operation 112 'br' 'br_ln443' <Predicate = (!icmp_ln1027 & norm_mode_read == 2 & !lnot_i_i_read)> <Delay = 0.41>
ST_1 : Operation 113 [1/1] (0.41ns)   --->   "%br_ln0 = br void %for.inc608"   --->   Operation 113 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & norm_mode_read == 2 & lnot_i_i_read)> <Delay = 0.41>
ST_1 : Operation 114 [1/1] (0.41ns)   --->   "%br_ln417 = br void %for.inc608" [Accel.cpp:417]   --->   Operation 114 'br' 'br_ln417' <Predicate = (!icmp_ln1027 & norm_mode_read == 1)> <Delay = 0.41>
ST_1 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln404 = store i5 %add_ln840, i5 %w_V" [Accel.cpp:404]   --->   Operation 115 'store' 'store_ln404' <Predicate = (!icmp_ln1027)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.10>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln1031_15 = or i11 %tmp_s, i11 16"   --->   Operation 116 'or' 'or_ln1031_15' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1031_16 = zext i11 %or_ln1031_15"   --->   Operation 117 'zext' 'zext_ln1031_16' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_16 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_16"   --->   Operation 118 'getelementptr' 'fixed_buffer_V_addr_16' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln1031_16 = or i11 %tmp_s, i11 17"   --->   Operation 119 'or' 'or_ln1031_16' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1031_17 = zext i11 %or_ln1031_16"   --->   Operation 120 'zext' 'zext_ln1031_17' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_17 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_17"   --->   Operation 121 'getelementptr' 'fixed_buffer_V_addr_17' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln1031_17 = or i11 %tmp_s, i11 18"   --->   Operation 122 'or' 'or_ln1031_17' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1031_18 = zext i11 %or_ln1031_17"   --->   Operation 123 'zext' 'zext_ln1031_18' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_18 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_18"   --->   Operation 124 'getelementptr' 'fixed_buffer_V_addr_18' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln1031_18 = or i11 %tmp_s, i11 19"   --->   Operation 125 'or' 'or_ln1031_18' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1031_19 = zext i11 %or_ln1031_18"   --->   Operation 126 'zext' 'zext_ln1031_19' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_19 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_19"   --->   Operation 127 'getelementptr' 'fixed_buffer_V_addr_19' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln1031_19 = or i11 %tmp_s, i11 20"   --->   Operation 128 'or' 'or_ln1031_19' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1031_20 = zext i11 %or_ln1031_19"   --->   Operation 129 'zext' 'zext_ln1031_20' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_20 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_20"   --->   Operation 130 'getelementptr' 'fixed_buffer_V_addr_20' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln1031_20 = or i11 %tmp_s, i11 21"   --->   Operation 131 'or' 'or_ln1031_20' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1031_21 = zext i11 %or_ln1031_20"   --->   Operation 132 'zext' 'zext_ln1031_21' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_21 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_21"   --->   Operation 133 'getelementptr' 'fixed_buffer_V_addr_21' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln1031_21 = or i11 %tmp_s, i11 22"   --->   Operation 134 'or' 'or_ln1031_21' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1031_22 = zext i11 %or_ln1031_21"   --->   Operation 135 'zext' 'zext_ln1031_22' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_22 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_22"   --->   Operation 136 'getelementptr' 'fixed_buffer_V_addr_22' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln1031_22 = or i11 %tmp_s, i11 23"   --->   Operation 137 'or' 'or_ln1031_22' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1031_23 = zext i11 %or_ln1031_22"   --->   Operation 138 'zext' 'zext_ln1031_23' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_23 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_23"   --->   Operation 139 'getelementptr' 'fixed_buffer_V_addr_23' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln1031_23 = or i11 %tmp_s, i11 24"   --->   Operation 140 'or' 'or_ln1031_23' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1031_24 = zext i11 %or_ln1031_23"   --->   Operation 141 'zext' 'zext_ln1031_24' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_24 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_24"   --->   Operation 142 'getelementptr' 'fixed_buffer_V_addr_24' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln1031_24 = or i11 %tmp_s, i11 25"   --->   Operation 143 'or' 'or_ln1031_24' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1031_25 = zext i11 %or_ln1031_24"   --->   Operation 144 'zext' 'zext_ln1031_25' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_25 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_25"   --->   Operation 145 'getelementptr' 'fixed_buffer_V_addr_25' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln1031_25 = or i11 %tmp_s, i11 26"   --->   Operation 146 'or' 'or_ln1031_25' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1031_26 = zext i11 %or_ln1031_25"   --->   Operation 147 'zext' 'zext_ln1031_26' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_26 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_26"   --->   Operation 148 'getelementptr' 'fixed_buffer_V_addr_26' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln1031_26 = or i11 %tmp_s, i11 27"   --->   Operation 149 'or' 'or_ln1031_26' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1031_27 = zext i11 %or_ln1031_26"   --->   Operation 150 'zext' 'zext_ln1031_27' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_27 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_27"   --->   Operation 151 'getelementptr' 'fixed_buffer_V_addr_27' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln1031_27 = or i11 %tmp_s, i11 28"   --->   Operation 152 'or' 'or_ln1031_27' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1031_28 = zext i11 %or_ln1031_27"   --->   Operation 153 'zext' 'zext_ln1031_28' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_28 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_28"   --->   Operation 154 'getelementptr' 'fixed_buffer_V_addr_28' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln1031_28 = or i11 %tmp_s, i11 29"   --->   Operation 155 'or' 'or_ln1031_28' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1031_29 = zext i11 %or_ln1031_28"   --->   Operation 156 'zext' 'zext_ln1031_29' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_29 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_29"   --->   Operation 157 'getelementptr' 'fixed_buffer_V_addr_29' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%or_ln1031_29 = or i11 %tmp_s, i11 30"   --->   Operation 158 'or' 'or_ln1031_29' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1031_30 = zext i11 %or_ln1031_29"   --->   Operation 159 'zext' 'zext_ln1031_30' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_30 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_30"   --->   Operation 160 'getelementptr' 'fixed_buffer_V_addr_30' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%or_ln1031_30 = or i11 %tmp_s, i11 31"   --->   Operation 161 'or' 'or_ln1031_30' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1031_31 = zext i11 %or_ln1031_30"   --->   Operation 162 'zext' 'zext_ln1031_31' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_31 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_31"   --->   Operation 163 'getelementptr' 'fixed_buffer_V_addr_31' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 164 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load = load i11 %fixed_buffer_V_addr"   --->   Operation 164 'load' 'fixed_buffer_V_load' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln804 = sext i12 %fixed_buffer_V_load"   --->   Operation 165 'sext' 'sext_ln804' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.67ns)   --->   "%icmp_ln804 = icmp_slt  i16 %sext_ln804, i16 %nc_read"   --->   Operation 166 'icmp' 'icmp_ln804' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_1 = load i11 %fixed_buffer_V_addr_1"   --->   Operation 167 'load' 'fixed_buffer_V_load_1' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln804_1 = sext i12 %fixed_buffer_V_load_1"   --->   Operation 168 'sext' 'sext_ln804_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.67ns)   --->   "%icmp_ln804_1 = icmp_slt  i16 %sext_ln804_1, i16 %nc_read"   --->   Operation 169 'icmp' 'icmp_ln804_1' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_2 = load i11 %fixed_buffer_V_addr_2"   --->   Operation 170 'load' 'fixed_buffer_V_load_2' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln804_2 = sext i12 %fixed_buffer_V_load_2"   --->   Operation 171 'sext' 'sext_ln804_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.67ns)   --->   "%icmp_ln804_2 = icmp_slt  i16 %sext_ln804_2, i16 %nc_read"   --->   Operation 172 'icmp' 'icmp_ln804_2' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_3 = load i11 %fixed_buffer_V_addr_3"   --->   Operation 173 'load' 'fixed_buffer_V_load_3' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln804_3 = sext i12 %fixed_buffer_V_load_3"   --->   Operation 174 'sext' 'sext_ln804_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.67ns)   --->   "%icmp_ln804_3 = icmp_slt  i16 %sext_ln804_3, i16 %nc_read"   --->   Operation 175 'icmp' 'icmp_ln804_3' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_4 = load i11 %fixed_buffer_V_addr_4"   --->   Operation 176 'load' 'fixed_buffer_V_load_4' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln804_4 = sext i12 %fixed_buffer_V_load_4"   --->   Operation 177 'sext' 'sext_ln804_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.67ns)   --->   "%icmp_ln804_4 = icmp_slt  i16 %sext_ln804_4, i16 %nc_read"   --->   Operation 178 'icmp' 'icmp_ln804_4' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_5 = load i11 %fixed_buffer_V_addr_5"   --->   Operation 179 'load' 'fixed_buffer_V_load_5' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln804_5 = sext i12 %fixed_buffer_V_load_5"   --->   Operation 180 'sext' 'sext_ln804_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.67ns)   --->   "%icmp_ln804_5 = icmp_slt  i16 %sext_ln804_5, i16 %nc_read"   --->   Operation 181 'icmp' 'icmp_ln804_5' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_6 = load i11 %fixed_buffer_V_addr_6"   --->   Operation 182 'load' 'fixed_buffer_V_load_6' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln804_6 = sext i12 %fixed_buffer_V_load_6"   --->   Operation 183 'sext' 'sext_ln804_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.67ns)   --->   "%icmp_ln804_6 = icmp_slt  i16 %sext_ln804_6, i16 %nc_read"   --->   Operation 184 'icmp' 'icmp_ln804_6' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_7 = load i11 %fixed_buffer_V_addr_7"   --->   Operation 185 'load' 'fixed_buffer_V_load_7' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln804_7 = sext i12 %fixed_buffer_V_load_7"   --->   Operation 186 'sext' 'sext_ln804_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.67ns)   --->   "%icmp_ln804_7 = icmp_slt  i16 %sext_ln804_7, i16 %nc_read"   --->   Operation 187 'icmp' 'icmp_ln804_7' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_8 = load i11 %fixed_buffer_V_addr_8"   --->   Operation 188 'load' 'fixed_buffer_V_load_8' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln804_8 = sext i12 %fixed_buffer_V_load_8"   --->   Operation 189 'sext' 'sext_ln804_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.67ns)   --->   "%icmp_ln804_8 = icmp_slt  i16 %sext_ln804_8, i16 %nc_read"   --->   Operation 190 'icmp' 'icmp_ln804_8' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_9 = load i11 %fixed_buffer_V_addr_9"   --->   Operation 191 'load' 'fixed_buffer_V_load_9' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln804_9 = sext i12 %fixed_buffer_V_load_9"   --->   Operation 192 'sext' 'sext_ln804_9' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.67ns)   --->   "%icmp_ln804_9 = icmp_slt  i16 %sext_ln804_9, i16 %nc_read"   --->   Operation 193 'icmp' 'icmp_ln804_9' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_10 = load i11 %fixed_buffer_V_addr_10"   --->   Operation 194 'load' 'fixed_buffer_V_load_10' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln804_10 = sext i12 %fixed_buffer_V_load_10"   --->   Operation 195 'sext' 'sext_ln804_10' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.67ns)   --->   "%icmp_ln804_10 = icmp_slt  i16 %sext_ln804_10, i16 %nc_read"   --->   Operation 196 'icmp' 'icmp_ln804_10' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_11 = load i11 %fixed_buffer_V_addr_11"   --->   Operation 197 'load' 'fixed_buffer_V_load_11' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln804_11 = sext i12 %fixed_buffer_V_load_11"   --->   Operation 198 'sext' 'sext_ln804_11' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.67ns)   --->   "%icmp_ln804_11 = icmp_slt  i16 %sext_ln804_11, i16 %nc_read"   --->   Operation 199 'icmp' 'icmp_ln804_11' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_12 = load i11 %fixed_buffer_V_addr_12"   --->   Operation 200 'load' 'fixed_buffer_V_load_12' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln804_12 = sext i12 %fixed_buffer_V_load_12"   --->   Operation 201 'sext' 'sext_ln804_12' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.67ns)   --->   "%icmp_ln804_12 = icmp_slt  i16 %sext_ln804_12, i16 %nc_read"   --->   Operation 202 'icmp' 'icmp_ln804_12' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_13 = load i11 %fixed_buffer_V_addr_13"   --->   Operation 203 'load' 'fixed_buffer_V_load_13' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln804_13 = sext i12 %fixed_buffer_V_load_13"   --->   Operation 204 'sext' 'sext_ln804_13' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.67ns)   --->   "%icmp_ln804_13 = icmp_slt  i16 %sext_ln804_13, i16 %nc_read"   --->   Operation 205 'icmp' 'icmp_ln804_13' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_14 = load i11 %fixed_buffer_V_addr_14"   --->   Operation 206 'load' 'fixed_buffer_V_load_14' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln804_14 = sext i12 %fixed_buffer_V_load_14"   --->   Operation 207 'sext' 'sext_ln804_14' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.67ns)   --->   "%icmp_ln804_14 = icmp_slt  i16 %sext_ln804_14, i16 %nc_read"   --->   Operation 208 'icmp' 'icmp_ln804_14' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_15 = load i11 %fixed_buffer_V_addr_15"   --->   Operation 209 'load' 'fixed_buffer_V_load_15' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln804_15 = sext i12 %fixed_buffer_V_load_15"   --->   Operation 210 'sext' 'sext_ln804_15' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.67ns)   --->   "%icmp_ln804_15 = icmp_slt  i16 %sext_ln804_15, i16 %nc_read"   --->   Operation 211 'icmp' 'icmp_ln804_15' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_16 = load i11 %fixed_buffer_V_addr_16"   --->   Operation 212 'load' 'fixed_buffer_V_load_16' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 213 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_17 = load i11 %fixed_buffer_V_addr_17"   --->   Operation 213 'load' 'fixed_buffer_V_load_17' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 214 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_18 = load i11 %fixed_buffer_V_addr_18"   --->   Operation 214 'load' 'fixed_buffer_V_load_18' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 215 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_19 = load i11 %fixed_buffer_V_addr_19"   --->   Operation 215 'load' 'fixed_buffer_V_load_19' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 216 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_20 = load i11 %fixed_buffer_V_addr_20"   --->   Operation 216 'load' 'fixed_buffer_V_load_20' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 217 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_21 = load i11 %fixed_buffer_V_addr_21"   --->   Operation 217 'load' 'fixed_buffer_V_load_21' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 218 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_22 = load i11 %fixed_buffer_V_addr_22"   --->   Operation 218 'load' 'fixed_buffer_V_load_22' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 219 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_23 = load i11 %fixed_buffer_V_addr_23"   --->   Operation 219 'load' 'fixed_buffer_V_load_23' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 220 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_24 = load i11 %fixed_buffer_V_addr_24"   --->   Operation 220 'load' 'fixed_buffer_V_load_24' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 221 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_25 = load i11 %fixed_buffer_V_addr_25"   --->   Operation 221 'load' 'fixed_buffer_V_load_25' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 222 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_26 = load i11 %fixed_buffer_V_addr_26"   --->   Operation 222 'load' 'fixed_buffer_V_load_26' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 223 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_27 = load i11 %fixed_buffer_V_addr_27"   --->   Operation 223 'load' 'fixed_buffer_V_load_27' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 224 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_28 = load i11 %fixed_buffer_V_addr_28"   --->   Operation 224 'load' 'fixed_buffer_V_load_28' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 225 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_29 = load i11 %fixed_buffer_V_addr_29"   --->   Operation 225 'load' 'fixed_buffer_V_load_29' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 226 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_30 = load i11 %fixed_buffer_V_addr_30"   --->   Operation 226 'load' 'fixed_buffer_V_load_30' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 227 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_31 = load i11 %fixed_buffer_V_addr_31"   --->   Operation 227 'load' 'fixed_buffer_V_load_31' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 228 [1/1] (0.57ns)   --->   "%sub_ln628_6 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 228 'sub' 'sub_ln628_6' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_8)   --->   "%zext_ln628_8 = zext i3 %sub_ln628_6"   --->   Operation 229 'zext' 'zext_ln628_8' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_8)   --->   "%lshr_ln628_6 = lshr i6 63, i6 %zext_ln628_8"   --->   Operation 230 'lshr' 'lshr_ln628_6' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_8)   --->   "%tmp_232 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lshr_ln628_6, i32 1, i32 2"   --->   Operation 231 'partselect' 'tmp_232' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_8)   --->   "%tmp_233 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1, i2 0, i2 %tmp_232, i1 0"   --->   Operation 232 'bitconcatenate' 'tmp_233' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln186_8 = add i5 %tmp_233, i5 %trunc_ln930_5_read"   --->   Operation 233 'add' 'add_ln186_8' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.70ns)   --->   "%add_ln186_9 = add i5 %add_ln186_8, i5 %pool_width_V_read"   --->   Operation 234 'add' 'add_ln186_9' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_6)   --->   "%zext_ln552_17 = zext i5 %add_ln186_8"   --->   Operation 235 'zext' 'zext_ln552_17' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_6)   --->   "%shl_ln779_11 = shl i32 1, i32 %zext_ln552_17"   --->   Operation 236 'shl' 'shl_ln779_11' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_6)   --->   "%zext_ln552_18 = zext i5 %add_ln186_9"   --->   Operation 237 'zext' 'zext_ln552_18' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_6)   --->   "%shl_ln779_12 = shl i32 1, i32 %zext_ln552_18"   --->   Operation 238 'shl' 'shl_ln779_12' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_6 = or i32 %shl_ln779_12, i32 %shl_ln779_11" [Accel.cpp:433]   --->   Operation 239 'or' 'or_ln433_6' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.57ns)   --->   "%sub_ln628_7 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 240 'sub' 'sub_ln628_7' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_10)   --->   "%zext_ln628_9 = zext i3 %sub_ln628_7"   --->   Operation 241 'zext' 'zext_ln628_9' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_10)   --->   "%lshr_ln628_7 = lshr i6 63, i6 %zext_ln628_9"   --->   Operation 242 'lshr' 'lshr_ln628_7' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_10)   --->   "%trunc_ln186_4 = trunc i6 %lshr_ln628_7"   --->   Operation 243 'trunc' 'trunc_ln186_4' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_10)   --->   "%tmp_235 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 0, i3 %trunc_ln186_4"   --->   Operation 244 'bitconcatenate' 'tmp_235' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln186_10 = add i5 %tmp_235, i5 %trunc_ln930_6_read"   --->   Operation 245 'add' 'add_ln186_10' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.70ns)   --->   "%add_ln186_11 = add i5 %add_ln186_10, i5 %pool_width_V_read"   --->   Operation 246 'add' 'add_ln186_11' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_7)   --->   "%zext_ln552_20 = zext i5 %add_ln186_10"   --->   Operation 247 'zext' 'zext_ln552_20' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_7)   --->   "%shl_ln779_13 = shl i32 1, i32 %zext_ln552_20"   --->   Operation 248 'shl' 'shl_ln779_13' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_7)   --->   "%zext_ln552_21 = zext i5 %add_ln186_11"   --->   Operation 249 'zext' 'zext_ln552_21' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_7)   --->   "%shl_ln779_14 = shl i32 1, i32 %zext_ln552_21"   --->   Operation 250 'shl' 'shl_ln779_14' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_7 = or i32 %shl_ln779_14, i32 %shl_ln779_13" [Accel.cpp:433]   --->   Operation 251 'or' 'or_ln433_7' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.57ns)   --->   "%sub_ln628_8 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 252 'sub' 'sub_ln628_8' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_12)   --->   "%zext_ln628_10 = zext i3 %sub_ln628_8"   --->   Operation 253 'zext' 'zext_ln628_10' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_12)   --->   "%lshr_ln628_8 = lshr i6 63, i6 %zext_ln628_10"   --->   Operation 254 'lshr' 'lshr_ln628_8' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_12)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_8, i32 3"   --->   Operation 255 'bitselect' 'tmp_237' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_12)   --->   "%tmp_238 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i3, i1 0, i1 %tmp_237, i3 0"   --->   Operation 256 'bitconcatenate' 'tmp_238' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln186_12 = add i5 %tmp_238, i5 %trunc_ln930_7_read"   --->   Operation 257 'add' 'add_ln186_12' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.70ns)   --->   "%add_ln186_13 = add i5 %add_ln186_12, i5 %pool_width_V_read"   --->   Operation 258 'add' 'add_ln186_13' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_8)   --->   "%zext_ln552_23 = zext i5 %add_ln186_12"   --->   Operation 259 'zext' 'zext_ln552_23' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_8)   --->   "%shl_ln779_15 = shl i32 1, i32 %zext_ln552_23"   --->   Operation 260 'shl' 'shl_ln779_15' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_8)   --->   "%zext_ln552_24 = zext i5 %add_ln186_13"   --->   Operation 261 'zext' 'zext_ln552_24' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_8)   --->   "%shl_ln779_16 = shl i32 1, i32 %zext_ln552_24"   --->   Operation 262 'shl' 'shl_ln779_16' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_8 = or i32 %shl_ln779_16, i32 %shl_ln779_15" [Accel.cpp:433]   --->   Operation 263 'or' 'or_ln433_8' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.57ns)   --->   "%sub_ln628_9 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 264 'sub' 'sub_ln628_9' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln628_11 = zext i3 %sub_ln628_9"   --->   Operation 265 'zext' 'zext_ln628_11' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.52ns)   --->   "%lshr_ln628_9 = lshr i6 63, i6 %zext_ln628_11"   --->   Operation 266 'lshr' 'lshr_ln628_9' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.52> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_9, i32 3"   --->   Operation 267 'bitselect' 'tmp_240' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln186_5 = trunc i6 %lshr_ln628_9"   --->   Operation 268 'trunc' 'trunc_ln186_5' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_241 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i2.i1, i1 0, i1 %tmp_240, i2 0, i1 %trunc_ln186_5"   --->   Operation 269 'bitconcatenate' 'tmp_241' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.70ns)   --->   "%add_ln186_14 = add i5 %tmp_241, i5 %trunc_ln930_8_read"   --->   Operation 270 'add' 'add_ln186_14' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.70ns)   --->   "%add_ln186_15 = add i5 %add_ln186_14, i5 %pool_width_V_read"   --->   Operation 271 'add' 'add_ln186_15' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_9)   --->   "%zext_ln552_26 = zext i5 %add_ln186_14"   --->   Operation 272 'zext' 'zext_ln552_26' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_9)   --->   "%shl_ln779_17 = shl i32 1, i32 %zext_ln552_26"   --->   Operation 273 'shl' 'shl_ln779_17' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_9)   --->   "%zext_ln552_27 = zext i5 %add_ln186_15"   --->   Operation 274 'zext' 'zext_ln552_27' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_9)   --->   "%shl_ln779_18 = shl i32 1, i32 %zext_ln552_27"   --->   Operation 275 'shl' 'shl_ln779_18' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_9 = or i32 %shl_ln779_18, i32 %shl_ln779_17" [Accel.cpp:433]   --->   Operation 276 'or' 'or_ln433_9' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.57ns)   --->   "%sub_ln628_10 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 277 'sub' 'sub_ln628_10' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln628_12 = zext i3 %sub_ln628_10"   --->   Operation 278 'zext' 'zext_ln628_12' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.52ns)   --->   "%lshr_ln628_10 = lshr i6 63, i6 %zext_ln628_12"   --->   Operation 279 'lshr' 'lshr_ln628_10' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.52> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_10, i32 3"   --->   Operation 280 'bitselect' 'tmp_243' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_10, i32 1"   --->   Operation 281 'bitselect' 'tmp_244' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_245 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 0, i1 %tmp_243, i1 0, i1 %tmp_244, i1 0"   --->   Operation 282 'bitconcatenate' 'tmp_245' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.70ns)   --->   "%add_ln186_16 = add i5 %tmp_245, i5 %trunc_ln930_9_read"   --->   Operation 283 'add' 'add_ln186_16' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.70ns)   --->   "%add_ln186_17 = add i5 %add_ln186_16, i5 %pool_width_V_read"   --->   Operation 284 'add' 'add_ln186_17' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_10)   --->   "%zext_ln552_29 = zext i5 %add_ln186_16"   --->   Operation 285 'zext' 'zext_ln552_29' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_10)   --->   "%shl_ln779_19 = shl i32 1, i32 %zext_ln552_29"   --->   Operation 286 'shl' 'shl_ln779_19' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_10)   --->   "%zext_ln552_30 = zext i5 %add_ln186_17"   --->   Operation 287 'zext' 'zext_ln552_30' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_10)   --->   "%shl_ln779_20 = shl i32 1, i32 %zext_ln552_30"   --->   Operation 288 'shl' 'shl_ln779_20' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_10 = or i32 %shl_ln779_20, i32 %shl_ln779_19" [Accel.cpp:433]   --->   Operation 289 'or' 'or_ln433_10' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.57ns)   --->   "%sub_ln628_11 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 290 'sub' 'sub_ln628_11' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln628_13 = zext i3 %sub_ln628_11"   --->   Operation 291 'zext' 'zext_ln628_13' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.52ns)   --->   "%lshr_ln628_11 = lshr i6 63, i6 %zext_ln628_13"   --->   Operation 292 'lshr' 'lshr_ln628_11' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.52> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_11, i32 3"   --->   Operation 293 'bitselect' 'tmp_247' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln186_6 = trunc i6 %lshr_ln628_11"   --->   Operation 294 'trunc' 'trunc_ln186_6' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_248 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i2, i1 0, i1 %tmp_247, i1 0, i2 %trunc_ln186_6"   --->   Operation 295 'bitconcatenate' 'tmp_248' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.70ns)   --->   "%add_ln186_18 = add i5 %tmp_248, i5 %trunc_ln930_read"   --->   Operation 296 'add' 'add_ln186_18' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%o_bank_idx_V = phi i1 %ret_V_37_read, void %if.then535, i1 %o_bank_idx_V_1_read, void %if.else588, i1 %ret_V_37_read, void %if.then586, i1 %ret_V_37_read, void %VITIS_LOOP_411_16.split"   --->   Operation 297 'phi' 'o_bank_idx_V' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%o_bank_offset_V = phi i12 %trunc_ln1669, void %if.then535, i12 %trunc_ln14_read, void %if.else588, i12 %trunc_ln, void %if.then586, i12 %trunc_ln1669, void %VITIS_LOOP_411_16.split"   --->   Operation 298 'phi' 'o_bank_offset_V' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_119 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %d_o_idx_read, i1 %o_bank_idx_V, i10 0" [Accel.cpp:451]   --->   Operation 299 'bitconcatenate' 'tmp_119' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.74ns)   --->   "%add_ln451 = add i12 %tmp_119, i12 %o_bank_offset_V" [Accel.cpp:451]   --->   Operation 300 'add' 'add_ln451' <Predicate = (!icmp_ln1027)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 852 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.10>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%or_ln1031_31 = or i11 %tmp_s, i11 32"   --->   Operation 301 'or' 'or_ln1031_31' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1031_32 = zext i11 %or_ln1031_31"   --->   Operation 302 'zext' 'zext_ln1031_32' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_32 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_32"   --->   Operation 303 'getelementptr' 'fixed_buffer_V_addr_32' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%or_ln1031_32 = or i11 %tmp_s, i11 33"   --->   Operation 304 'or' 'or_ln1031_32' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln1031_33 = zext i11 %or_ln1031_32"   --->   Operation 305 'zext' 'zext_ln1031_33' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_33 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_33"   --->   Operation 306 'getelementptr' 'fixed_buffer_V_addr_33' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%or_ln1031_33 = or i11 %tmp_s, i11 34"   --->   Operation 307 'or' 'or_ln1031_33' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln1031_34 = zext i11 %or_ln1031_33"   --->   Operation 308 'zext' 'zext_ln1031_34' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_34 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_34"   --->   Operation 309 'getelementptr' 'fixed_buffer_V_addr_34' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%or_ln1031_34 = or i11 %tmp_s, i11 35"   --->   Operation 310 'or' 'or_ln1031_34' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1031_35 = zext i11 %or_ln1031_34"   --->   Operation 311 'zext' 'zext_ln1031_35' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_35 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_35"   --->   Operation 312 'getelementptr' 'fixed_buffer_V_addr_35' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln1031_35 = or i11 %tmp_s, i11 36"   --->   Operation 313 'or' 'or_ln1031_35' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1031_36 = zext i11 %or_ln1031_35"   --->   Operation 314 'zext' 'zext_ln1031_36' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_36 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_36"   --->   Operation 315 'getelementptr' 'fixed_buffer_V_addr_36' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%or_ln1031_36 = or i11 %tmp_s, i11 37"   --->   Operation 316 'or' 'or_ln1031_36' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln1031_37 = zext i11 %or_ln1031_36"   --->   Operation 317 'zext' 'zext_ln1031_37' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_37 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_37"   --->   Operation 318 'getelementptr' 'fixed_buffer_V_addr_37' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%or_ln1031_37 = or i11 %tmp_s, i11 38"   --->   Operation 319 'or' 'or_ln1031_37' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln1031_38 = zext i11 %or_ln1031_37"   --->   Operation 320 'zext' 'zext_ln1031_38' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_38 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_38"   --->   Operation 321 'getelementptr' 'fixed_buffer_V_addr_38' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%or_ln1031_38 = or i11 %tmp_s, i11 39"   --->   Operation 322 'or' 'or_ln1031_38' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln1031_39 = zext i11 %or_ln1031_38"   --->   Operation 323 'zext' 'zext_ln1031_39' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_39 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_39"   --->   Operation 324 'getelementptr' 'fixed_buffer_V_addr_39' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%or_ln1031_39 = or i11 %tmp_s, i11 40"   --->   Operation 325 'or' 'or_ln1031_39' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln1031_40 = zext i11 %or_ln1031_39"   --->   Operation 326 'zext' 'zext_ln1031_40' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_40 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_40"   --->   Operation 327 'getelementptr' 'fixed_buffer_V_addr_40' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%or_ln1031_40 = or i11 %tmp_s, i11 41"   --->   Operation 328 'or' 'or_ln1031_40' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln1031_41 = zext i11 %or_ln1031_40"   --->   Operation 329 'zext' 'zext_ln1031_41' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_41 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_41"   --->   Operation 330 'getelementptr' 'fixed_buffer_V_addr_41' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%or_ln1031_41 = or i11 %tmp_s, i11 42"   --->   Operation 331 'or' 'or_ln1031_41' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln1031_42 = zext i11 %or_ln1031_41"   --->   Operation 332 'zext' 'zext_ln1031_42' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_42 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_42"   --->   Operation 333 'getelementptr' 'fixed_buffer_V_addr_42' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%or_ln1031_42 = or i11 %tmp_s, i11 43"   --->   Operation 334 'or' 'or_ln1031_42' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln1031_43 = zext i11 %or_ln1031_42"   --->   Operation 335 'zext' 'zext_ln1031_43' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_43 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_43"   --->   Operation 336 'getelementptr' 'fixed_buffer_V_addr_43' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%or_ln1031_43 = or i11 %tmp_s, i11 44"   --->   Operation 337 'or' 'or_ln1031_43' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln1031_44 = zext i11 %or_ln1031_43"   --->   Operation 338 'zext' 'zext_ln1031_44' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_44 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_44"   --->   Operation 339 'getelementptr' 'fixed_buffer_V_addr_44' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%or_ln1031_44 = or i11 %tmp_s, i11 45"   --->   Operation 340 'or' 'or_ln1031_44' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln1031_45 = zext i11 %or_ln1031_44"   --->   Operation 341 'zext' 'zext_ln1031_45' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_45 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_45"   --->   Operation 342 'getelementptr' 'fixed_buffer_V_addr_45' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln1031_45 = or i11 %tmp_s, i11 46"   --->   Operation 343 'or' 'or_ln1031_45' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln1031_46 = zext i11 %or_ln1031_45"   --->   Operation 344 'zext' 'zext_ln1031_46' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_46 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_46"   --->   Operation 345 'getelementptr' 'fixed_buffer_V_addr_46' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%or_ln1031_46 = or i11 %tmp_s, i11 47"   --->   Operation 346 'or' 'or_ln1031_46' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln1031_47 = zext i11 %or_ln1031_46"   --->   Operation 347 'zext' 'zext_ln1031_47' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_47 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_47"   --->   Operation 348 'getelementptr' 'fixed_buffer_V_addr_47' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 349 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_16 = load i11 %fixed_buffer_V_addr_16"   --->   Operation 349 'load' 'fixed_buffer_V_load_16' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln804_16 = sext i12 %fixed_buffer_V_load_16"   --->   Operation 350 'sext' 'sext_ln804_16' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.67ns)   --->   "%icmp_ln804_16 = icmp_slt  i16 %sext_ln804_16, i16 %nc_read"   --->   Operation 351 'icmp' 'icmp_ln804_16' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_17 = load i11 %fixed_buffer_V_addr_17"   --->   Operation 352 'load' 'fixed_buffer_V_load_17' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln804_17 = sext i12 %fixed_buffer_V_load_17"   --->   Operation 353 'sext' 'sext_ln804_17' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.67ns)   --->   "%icmp_ln804_17 = icmp_slt  i16 %sext_ln804_17, i16 %nc_read"   --->   Operation 354 'icmp' 'icmp_ln804_17' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_18 = load i11 %fixed_buffer_V_addr_18"   --->   Operation 355 'load' 'fixed_buffer_V_load_18' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln804_18 = sext i12 %fixed_buffer_V_load_18"   --->   Operation 356 'sext' 'sext_ln804_18' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.67ns)   --->   "%icmp_ln804_18 = icmp_slt  i16 %sext_ln804_18, i16 %nc_read"   --->   Operation 357 'icmp' 'icmp_ln804_18' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_19 = load i11 %fixed_buffer_V_addr_19"   --->   Operation 358 'load' 'fixed_buffer_V_load_19' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln804_19 = sext i12 %fixed_buffer_V_load_19"   --->   Operation 359 'sext' 'sext_ln804_19' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.67ns)   --->   "%icmp_ln804_19 = icmp_slt  i16 %sext_ln804_19, i16 %nc_read"   --->   Operation 360 'icmp' 'icmp_ln804_19' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_20 = load i11 %fixed_buffer_V_addr_20"   --->   Operation 361 'load' 'fixed_buffer_V_load_20' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln804_20 = sext i12 %fixed_buffer_V_load_20"   --->   Operation 362 'sext' 'sext_ln804_20' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.67ns)   --->   "%icmp_ln804_20 = icmp_slt  i16 %sext_ln804_20, i16 %nc_read"   --->   Operation 363 'icmp' 'icmp_ln804_20' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_21 = load i11 %fixed_buffer_V_addr_21"   --->   Operation 364 'load' 'fixed_buffer_V_load_21' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln804_21 = sext i12 %fixed_buffer_V_load_21"   --->   Operation 365 'sext' 'sext_ln804_21' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.67ns)   --->   "%icmp_ln804_21 = icmp_slt  i16 %sext_ln804_21, i16 %nc_read"   --->   Operation 366 'icmp' 'icmp_ln804_21' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_22 = load i11 %fixed_buffer_V_addr_22"   --->   Operation 367 'load' 'fixed_buffer_V_load_22' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln804_22 = sext i12 %fixed_buffer_V_load_22"   --->   Operation 368 'sext' 'sext_ln804_22' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.67ns)   --->   "%icmp_ln804_22 = icmp_slt  i16 %sext_ln804_22, i16 %nc_read"   --->   Operation 369 'icmp' 'icmp_ln804_22' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_23 = load i11 %fixed_buffer_V_addr_23"   --->   Operation 370 'load' 'fixed_buffer_V_load_23' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln804_23 = sext i12 %fixed_buffer_V_load_23"   --->   Operation 371 'sext' 'sext_ln804_23' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.67ns)   --->   "%icmp_ln804_23 = icmp_slt  i16 %sext_ln804_23, i16 %nc_read"   --->   Operation 372 'icmp' 'icmp_ln804_23' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_24 = load i11 %fixed_buffer_V_addr_24"   --->   Operation 373 'load' 'fixed_buffer_V_load_24' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln804_24 = sext i12 %fixed_buffer_V_load_24"   --->   Operation 374 'sext' 'sext_ln804_24' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.67ns)   --->   "%icmp_ln804_24 = icmp_slt  i16 %sext_ln804_24, i16 %nc_read"   --->   Operation 375 'icmp' 'icmp_ln804_24' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_25 = load i11 %fixed_buffer_V_addr_25"   --->   Operation 376 'load' 'fixed_buffer_V_load_25' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln804_25 = sext i12 %fixed_buffer_V_load_25"   --->   Operation 377 'sext' 'sext_ln804_25' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.67ns)   --->   "%icmp_ln804_25 = icmp_slt  i16 %sext_ln804_25, i16 %nc_read"   --->   Operation 378 'icmp' 'icmp_ln804_25' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_26 = load i11 %fixed_buffer_V_addr_26"   --->   Operation 379 'load' 'fixed_buffer_V_load_26' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln804_26 = sext i12 %fixed_buffer_V_load_26"   --->   Operation 380 'sext' 'sext_ln804_26' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.67ns)   --->   "%icmp_ln804_26 = icmp_slt  i16 %sext_ln804_26, i16 %nc_read"   --->   Operation 381 'icmp' 'icmp_ln804_26' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_27 = load i11 %fixed_buffer_V_addr_27"   --->   Operation 382 'load' 'fixed_buffer_V_load_27' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln804_27 = sext i12 %fixed_buffer_V_load_27"   --->   Operation 383 'sext' 'sext_ln804_27' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.67ns)   --->   "%icmp_ln804_27 = icmp_slt  i16 %sext_ln804_27, i16 %nc_read"   --->   Operation 384 'icmp' 'icmp_ln804_27' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_28 = load i11 %fixed_buffer_V_addr_28"   --->   Operation 385 'load' 'fixed_buffer_V_load_28' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln804_28 = sext i12 %fixed_buffer_V_load_28"   --->   Operation 386 'sext' 'sext_ln804_28' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.67ns)   --->   "%icmp_ln804_28 = icmp_slt  i16 %sext_ln804_28, i16 %nc_read"   --->   Operation 387 'icmp' 'icmp_ln804_28' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_29 = load i11 %fixed_buffer_V_addr_29"   --->   Operation 388 'load' 'fixed_buffer_V_load_29' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln804_29 = sext i12 %fixed_buffer_V_load_29"   --->   Operation 389 'sext' 'sext_ln804_29' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.67ns)   --->   "%icmp_ln804_29 = icmp_slt  i16 %sext_ln804_29, i16 %nc_read"   --->   Operation 390 'icmp' 'icmp_ln804_29' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_30 = load i11 %fixed_buffer_V_addr_30"   --->   Operation 391 'load' 'fixed_buffer_V_load_30' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln804_30 = sext i12 %fixed_buffer_V_load_30"   --->   Operation 392 'sext' 'sext_ln804_30' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.67ns)   --->   "%icmp_ln804_30 = icmp_slt  i16 %sext_ln804_30, i16 %nc_read"   --->   Operation 393 'icmp' 'icmp_ln804_30' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_31 = load i11 %fixed_buffer_V_addr_31"   --->   Operation 394 'load' 'fixed_buffer_V_load_31' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln804_31 = sext i12 %fixed_buffer_V_load_31"   --->   Operation 395 'sext' 'sext_ln804_31' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.67ns)   --->   "%icmp_ln804_31 = icmp_slt  i16 %sext_ln804_31, i16 %nc_read"   --->   Operation 396 'icmp' 'icmp_ln804_31' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_32 = load i11 %fixed_buffer_V_addr_32"   --->   Operation 397 'load' 'fixed_buffer_V_load_32' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 398 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_33 = load i11 %fixed_buffer_V_addr_33"   --->   Operation 398 'load' 'fixed_buffer_V_load_33' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 399 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_34 = load i11 %fixed_buffer_V_addr_34"   --->   Operation 399 'load' 'fixed_buffer_V_load_34' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 400 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_35 = load i11 %fixed_buffer_V_addr_35"   --->   Operation 400 'load' 'fixed_buffer_V_load_35' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 401 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_36 = load i11 %fixed_buffer_V_addr_36"   --->   Operation 401 'load' 'fixed_buffer_V_load_36' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 402 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_37 = load i11 %fixed_buffer_V_addr_37"   --->   Operation 402 'load' 'fixed_buffer_V_load_37' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 403 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_38 = load i11 %fixed_buffer_V_addr_38"   --->   Operation 403 'load' 'fixed_buffer_V_load_38' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 404 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_39 = load i11 %fixed_buffer_V_addr_39"   --->   Operation 404 'load' 'fixed_buffer_V_load_39' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 405 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_40 = load i11 %fixed_buffer_V_addr_40"   --->   Operation 405 'load' 'fixed_buffer_V_load_40' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 406 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_41 = load i11 %fixed_buffer_V_addr_41"   --->   Operation 406 'load' 'fixed_buffer_V_load_41' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 407 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_42 = load i11 %fixed_buffer_V_addr_42"   --->   Operation 407 'load' 'fixed_buffer_V_load_42' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 408 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_43 = load i11 %fixed_buffer_V_addr_43"   --->   Operation 408 'load' 'fixed_buffer_V_load_43' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 409 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_44 = load i11 %fixed_buffer_V_addr_44"   --->   Operation 409 'load' 'fixed_buffer_V_load_44' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 410 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_45 = load i11 %fixed_buffer_V_addr_45"   --->   Operation 410 'load' 'fixed_buffer_V_load_45' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 411 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_46 = load i11 %fixed_buffer_V_addr_46"   --->   Operation 411 'load' 'fixed_buffer_V_load_46' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 412 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_47 = load i11 %fixed_buffer_V_addr_47"   --->   Operation 412 'load' 'fixed_buffer_V_load_47' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_3 : Operation 413 [1/1] (0.70ns)   --->   "%add_ln186_19 = add i5 %add_ln186_18, i5 %pool_width_V_read"   --->   Operation 413 'add' 'add_ln186_19' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_11)   --->   "%zext_ln552_32 = zext i5 %add_ln186_18"   --->   Operation 414 'zext' 'zext_ln552_32' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_11)   --->   "%shl_ln779_21 = shl i32 1, i32 %zext_ln552_32"   --->   Operation 415 'shl' 'shl_ln779_21' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_11)   --->   "%zext_ln552_33 = zext i5 %add_ln186_19"   --->   Operation 416 'zext' 'zext_ln552_33' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_11)   --->   "%shl_ln779_22 = shl i32 1, i32 %zext_ln552_33"   --->   Operation 417 'shl' 'shl_ln779_22' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_11 = or i32 %shl_ln779_22, i32 %shl_ln779_21" [Accel.cpp:433]   --->   Operation 418 'or' 'or_ln433_11' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.57ns)   --->   "%sub_ln628_12 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 419 'sub' 'sub_ln628_12' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_20)   --->   "%zext_ln628_14 = zext i3 %sub_ln628_12"   --->   Operation 420 'zext' 'zext_ln628_14' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_20)   --->   "%lshr_ln628_12 = lshr i6 63, i6 %zext_ln628_14"   --->   Operation 421 'lshr' 'lshr_ln628_12' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_20)   --->   "%tmp_250 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lshr_ln628_12, i32 2, i32 3"   --->   Operation 422 'partselect' 'tmp_250' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_20)   --->   "%tmp_251 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1 0, i2 %tmp_250, i2 0"   --->   Operation 423 'bitconcatenate' 'tmp_251' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln186_20 = add i5 %tmp_251, i5 %trunc_ln930_10_read"   --->   Operation 424 'add' 'add_ln186_20' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.70ns)   --->   "%add_ln186_21 = add i5 %add_ln186_20, i5 %pool_width_V_read"   --->   Operation 425 'add' 'add_ln186_21' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_12)   --->   "%zext_ln552_35 = zext i5 %add_ln186_20"   --->   Operation 426 'zext' 'zext_ln552_35' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_12)   --->   "%shl_ln779_23 = shl i32 1, i32 %zext_ln552_35"   --->   Operation 427 'shl' 'shl_ln779_23' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_12)   --->   "%zext_ln552_36 = zext i5 %add_ln186_21"   --->   Operation 428 'zext' 'zext_ln552_36' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_12)   --->   "%shl_ln779_24 = shl i32 1, i32 %zext_ln552_36"   --->   Operation 429 'shl' 'shl_ln779_24' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_12 = or i32 %shl_ln779_24, i32 %shl_ln779_23" [Accel.cpp:433]   --->   Operation 430 'or' 'or_ln433_12' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.57ns)   --->   "%sub_ln628_13 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 431 'sub' 'sub_ln628_13' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln628_15 = zext i3 %sub_ln628_13"   --->   Operation 432 'zext' 'zext_ln628_15' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.52ns)   --->   "%lshr_ln628_13 = lshr i6 63, i6 %zext_ln628_15"   --->   Operation 433 'lshr' 'lshr_ln628_13' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.52> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lshr_ln628_13, i32 2, i32 3"   --->   Operation 434 'partselect' 'tmp_253' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln186_7 = trunc i6 %lshr_ln628_13"   --->   Operation 435 'trunc' 'trunc_ln186_7' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_254 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i1.i1, i1 0, i2 %tmp_253, i1 0, i1 %trunc_ln186_7"   --->   Operation 436 'bitconcatenate' 'tmp_254' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.70ns)   --->   "%add_ln186_22 = add i5 %tmp_254, i5 %trunc_ln930_11_read"   --->   Operation 437 'add' 'add_ln186_22' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.70ns)   --->   "%add_ln186_23 = add i5 %add_ln186_22, i5 %pool_width_V_read"   --->   Operation 438 'add' 'add_ln186_23' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_13)   --->   "%zext_ln552_38 = zext i5 %add_ln186_22"   --->   Operation 439 'zext' 'zext_ln552_38' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_13)   --->   "%shl_ln779_25 = shl i32 1, i32 %zext_ln552_38"   --->   Operation 440 'shl' 'shl_ln779_25' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_13)   --->   "%zext_ln552_39 = zext i5 %add_ln186_23"   --->   Operation 441 'zext' 'zext_ln552_39' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_13)   --->   "%shl_ln779_26 = shl i32 1, i32 %zext_ln552_39"   --->   Operation 442 'shl' 'shl_ln779_26' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_13 = or i32 %shl_ln779_26, i32 %shl_ln779_25" [Accel.cpp:433]   --->   Operation 443 'or' 'or_ln433_13' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.57ns)   --->   "%sub_ln628_14 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 444 'sub' 'sub_ln628_14' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_24)   --->   "%zext_ln628_16 = zext i3 %sub_ln628_14"   --->   Operation 445 'zext' 'zext_ln628_16' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_24)   --->   "%lshr_ln628_14 = lshr i6 63, i6 %zext_ln628_16"   --->   Operation 446 'lshr' 'lshr_ln628_14' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_24)   --->   "%tmp_256 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %lshr_ln628_14, i32 1, i32 3"   --->   Operation 447 'partselect' 'tmp_256' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_24)   --->   "%tmp_257 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 0, i3 %tmp_256, i1 0"   --->   Operation 448 'bitconcatenate' 'tmp_257' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln186_24 = add i5 %tmp_257, i5 %trunc_ln930_12_read"   --->   Operation 449 'add' 'add_ln186_24' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.70ns)   --->   "%add_ln186_25 = add i5 %add_ln186_24, i5 %pool_width_V_read"   --->   Operation 450 'add' 'add_ln186_25' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_14)   --->   "%zext_ln552_41 = zext i5 %add_ln186_24"   --->   Operation 451 'zext' 'zext_ln552_41' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_14)   --->   "%shl_ln779_27 = shl i32 1, i32 %zext_ln552_41"   --->   Operation 452 'shl' 'shl_ln779_27' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_14)   --->   "%zext_ln552_42 = zext i5 %add_ln186_25"   --->   Operation 453 'zext' 'zext_ln552_42' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_14)   --->   "%shl_ln779_28 = shl i32 1, i32 %zext_ln552_42"   --->   Operation 454 'shl' 'shl_ln779_28' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_14 = or i32 %shl_ln779_28, i32 %shl_ln779_27" [Accel.cpp:433]   --->   Operation 455 'or' 'or_ln433_14' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.57ns)   --->   "%sub_ln628_15 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 456 'sub' 'sub_ln628_15' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_26)   --->   "%zext_ln628_17 = zext i3 %sub_ln628_15"   --->   Operation 457 'zext' 'zext_ln628_17' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_26)   --->   "%lshr_ln628_15 = lshr i6 63, i6 %zext_ln628_17"   --->   Operation 458 'lshr' 'lshr_ln628_15' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_26)   --->   "%trunc_ln186_8 = trunc i6 %lshr_ln628_15"   --->   Operation 459 'trunc' 'trunc_ln186_8' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_26)   --->   "%tmp_259 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %trunc_ln186_8"   --->   Operation 460 'bitconcatenate' 'tmp_259' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln186_26 = add i5 %tmp_259, i5 %trunc_ln930_13_read"   --->   Operation 461 'add' 'add_ln186_26' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.70ns)   --->   "%add_ln186_27 = add i5 %add_ln186_26, i5 %pool_width_V_read"   --->   Operation 462 'add' 'add_ln186_27' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_15)   --->   "%zext_ln552_44 = zext i5 %add_ln186_26"   --->   Operation 463 'zext' 'zext_ln552_44' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_15)   --->   "%shl_ln779_29 = shl i32 1, i32 %zext_ln552_44"   --->   Operation 464 'shl' 'shl_ln779_29' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_15)   --->   "%zext_ln552_45 = zext i5 %add_ln186_27"   --->   Operation 465 'zext' 'zext_ln552_45' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_15)   --->   "%shl_ln779_30 = shl i32 1, i32 %zext_ln552_45"   --->   Operation 466 'shl' 'shl_ln779_30' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_15 = or i32 %shl_ln779_30, i32 %shl_ln779_29" [Accel.cpp:433]   --->   Operation 467 'or' 'or_ln433_15' <Predicate = (!icmp_ln1027 & norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln1031_47 = or i11 %tmp_s, i11 48"   --->   Operation 468 'or' 'or_ln1031_47' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln1031_48 = zext i11 %or_ln1031_47"   --->   Operation 469 'zext' 'zext_ln1031_48' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_48 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_48"   --->   Operation 470 'getelementptr' 'fixed_buffer_V_addr_48' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%or_ln1031_48 = or i11 %tmp_s, i11 49"   --->   Operation 471 'or' 'or_ln1031_48' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln1031_49 = zext i11 %or_ln1031_48"   --->   Operation 472 'zext' 'zext_ln1031_49' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_49 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_49"   --->   Operation 473 'getelementptr' 'fixed_buffer_V_addr_49' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%or_ln1031_49 = or i11 %tmp_s, i11 50"   --->   Operation 474 'or' 'or_ln1031_49' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1031_50 = zext i11 %or_ln1031_49"   --->   Operation 475 'zext' 'zext_ln1031_50' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_50 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_50"   --->   Operation 476 'getelementptr' 'fixed_buffer_V_addr_50' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%or_ln1031_50 = or i11 %tmp_s, i11 51"   --->   Operation 477 'or' 'or_ln1031_50' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1031_51 = zext i11 %or_ln1031_50"   --->   Operation 478 'zext' 'zext_ln1031_51' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_51 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_51"   --->   Operation 479 'getelementptr' 'fixed_buffer_V_addr_51' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%or_ln1031_51 = or i11 %tmp_s, i11 52"   --->   Operation 480 'or' 'or_ln1031_51' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln1031_52 = zext i11 %or_ln1031_51"   --->   Operation 481 'zext' 'zext_ln1031_52' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_52 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_52"   --->   Operation 482 'getelementptr' 'fixed_buffer_V_addr_52' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%or_ln1031_52 = or i11 %tmp_s, i11 53"   --->   Operation 483 'or' 'or_ln1031_52' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln1031_53 = zext i11 %or_ln1031_52"   --->   Operation 484 'zext' 'zext_ln1031_53' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_53 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_53"   --->   Operation 485 'getelementptr' 'fixed_buffer_V_addr_53' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%or_ln1031_53 = or i11 %tmp_s, i11 54"   --->   Operation 486 'or' 'or_ln1031_53' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln1031_54 = zext i11 %or_ln1031_53"   --->   Operation 487 'zext' 'zext_ln1031_54' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_54 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_54"   --->   Operation 488 'getelementptr' 'fixed_buffer_V_addr_54' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%or_ln1031_54 = or i11 %tmp_s, i11 55"   --->   Operation 489 'or' 'or_ln1031_54' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln1031_55 = zext i11 %or_ln1031_54"   --->   Operation 490 'zext' 'zext_ln1031_55' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_55 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_55"   --->   Operation 491 'getelementptr' 'fixed_buffer_V_addr_55' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%or_ln1031_55 = or i11 %tmp_s, i11 56"   --->   Operation 492 'or' 'or_ln1031_55' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln1031_56 = zext i11 %or_ln1031_55"   --->   Operation 493 'zext' 'zext_ln1031_56' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_56 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_56"   --->   Operation 494 'getelementptr' 'fixed_buffer_V_addr_56' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%or_ln1031_56 = or i11 %tmp_s, i11 57"   --->   Operation 495 'or' 'or_ln1031_56' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln1031_57 = zext i11 %or_ln1031_56"   --->   Operation 496 'zext' 'zext_ln1031_57' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_57 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_57"   --->   Operation 497 'getelementptr' 'fixed_buffer_V_addr_57' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%or_ln1031_57 = or i11 %tmp_s, i11 58"   --->   Operation 498 'or' 'or_ln1031_57' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln1031_58 = zext i11 %or_ln1031_57"   --->   Operation 499 'zext' 'zext_ln1031_58' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_58 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_58"   --->   Operation 500 'getelementptr' 'fixed_buffer_V_addr_58' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%or_ln1031_58 = or i11 %tmp_s, i11 59"   --->   Operation 501 'or' 'or_ln1031_58' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln1031_59 = zext i11 %or_ln1031_58"   --->   Operation 502 'zext' 'zext_ln1031_59' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_59 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_59"   --->   Operation 503 'getelementptr' 'fixed_buffer_V_addr_59' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%or_ln1031_59 = or i11 %tmp_s, i11 60"   --->   Operation 504 'or' 'or_ln1031_59' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln1031_60 = zext i11 %or_ln1031_59"   --->   Operation 505 'zext' 'zext_ln1031_60' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_60 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_60"   --->   Operation 506 'getelementptr' 'fixed_buffer_V_addr_60' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%or_ln1031_60 = or i11 %tmp_s, i11 61"   --->   Operation 507 'or' 'or_ln1031_60' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln1031_61 = zext i11 %or_ln1031_60"   --->   Operation 508 'zext' 'zext_ln1031_61' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_61 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_61"   --->   Operation 509 'getelementptr' 'fixed_buffer_V_addr_61' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%or_ln1031_61 = or i11 %tmp_s, i11 62"   --->   Operation 510 'or' 'or_ln1031_61' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln1031_62 = zext i11 %or_ln1031_61"   --->   Operation 511 'zext' 'zext_ln1031_62' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_62 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_62"   --->   Operation 512 'getelementptr' 'fixed_buffer_V_addr_62' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%or_ln1031_62 = or i11 %tmp_s, i11 63"   --->   Operation 513 'or' 'or_ln1031_62' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln1031_63 = zext i11 %or_ln1031_62"   --->   Operation 514 'zext' 'zext_ln1031_63' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_63 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_63"   --->   Operation 515 'getelementptr' 'fixed_buffer_V_addr_63' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 516 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_32 = load i11 %fixed_buffer_V_addr_32"   --->   Operation 516 'load' 'fixed_buffer_V_load_32' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln804_32 = sext i12 %fixed_buffer_V_load_32"   --->   Operation 517 'sext' 'sext_ln804_32' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 518 [1/1] (0.67ns)   --->   "%icmp_ln804_32 = icmp_slt  i16 %sext_ln804_32, i16 %nc_read"   --->   Operation 518 'icmp' 'icmp_ln804_32' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 519 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_33 = load i11 %fixed_buffer_V_addr_33"   --->   Operation 519 'load' 'fixed_buffer_V_load_33' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln804_33 = sext i12 %fixed_buffer_V_load_33"   --->   Operation 520 'sext' 'sext_ln804_33' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (0.67ns)   --->   "%icmp_ln804_33 = icmp_slt  i16 %sext_ln804_33, i16 %nc_read"   --->   Operation 521 'icmp' 'icmp_ln804_33' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_34 = load i11 %fixed_buffer_V_addr_34"   --->   Operation 522 'load' 'fixed_buffer_V_load_34' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln804_34 = sext i12 %fixed_buffer_V_load_34"   --->   Operation 523 'sext' 'sext_ln804_34' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.67ns)   --->   "%icmp_ln804_34 = icmp_slt  i16 %sext_ln804_34, i16 %nc_read"   --->   Operation 524 'icmp' 'icmp_ln804_34' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 525 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_35 = load i11 %fixed_buffer_V_addr_35"   --->   Operation 525 'load' 'fixed_buffer_V_load_35' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln804_35 = sext i12 %fixed_buffer_V_load_35"   --->   Operation 526 'sext' 'sext_ln804_35' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.67ns)   --->   "%icmp_ln804_35 = icmp_slt  i16 %sext_ln804_35, i16 %nc_read"   --->   Operation 527 'icmp' 'icmp_ln804_35' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 528 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_36 = load i11 %fixed_buffer_V_addr_36"   --->   Operation 528 'load' 'fixed_buffer_V_load_36' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln804_36 = sext i12 %fixed_buffer_V_load_36"   --->   Operation 529 'sext' 'sext_ln804_36' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (0.67ns)   --->   "%icmp_ln804_36 = icmp_slt  i16 %sext_ln804_36, i16 %nc_read"   --->   Operation 530 'icmp' 'icmp_ln804_36' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 531 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_37 = load i11 %fixed_buffer_V_addr_37"   --->   Operation 531 'load' 'fixed_buffer_V_load_37' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln804_37 = sext i12 %fixed_buffer_V_load_37"   --->   Operation 532 'sext' 'sext_ln804_37' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.67ns)   --->   "%icmp_ln804_37 = icmp_slt  i16 %sext_ln804_37, i16 %nc_read"   --->   Operation 533 'icmp' 'icmp_ln804_37' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 534 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_38 = load i11 %fixed_buffer_V_addr_38"   --->   Operation 534 'load' 'fixed_buffer_V_load_38' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln804_38 = sext i12 %fixed_buffer_V_load_38"   --->   Operation 535 'sext' 'sext_ln804_38' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.67ns)   --->   "%icmp_ln804_38 = icmp_slt  i16 %sext_ln804_38, i16 %nc_read"   --->   Operation 536 'icmp' 'icmp_ln804_38' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 537 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_39 = load i11 %fixed_buffer_V_addr_39"   --->   Operation 537 'load' 'fixed_buffer_V_load_39' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln804_39 = sext i12 %fixed_buffer_V_load_39"   --->   Operation 538 'sext' 'sext_ln804_39' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (0.67ns)   --->   "%icmp_ln804_39 = icmp_slt  i16 %sext_ln804_39, i16 %nc_read"   --->   Operation 539 'icmp' 'icmp_ln804_39' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_40 = load i11 %fixed_buffer_V_addr_40"   --->   Operation 540 'load' 'fixed_buffer_V_load_40' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln804_40 = sext i12 %fixed_buffer_V_load_40"   --->   Operation 541 'sext' 'sext_ln804_40' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (0.67ns)   --->   "%icmp_ln804_40 = icmp_slt  i16 %sext_ln804_40, i16 %nc_read"   --->   Operation 542 'icmp' 'icmp_ln804_40' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 543 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_41 = load i11 %fixed_buffer_V_addr_41"   --->   Operation 543 'load' 'fixed_buffer_V_load_41' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln804_41 = sext i12 %fixed_buffer_V_load_41"   --->   Operation 544 'sext' 'sext_ln804_41' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 545 [1/1] (0.67ns)   --->   "%icmp_ln804_41 = icmp_slt  i16 %sext_ln804_41, i16 %nc_read"   --->   Operation 545 'icmp' 'icmp_ln804_41' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 546 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_42 = load i11 %fixed_buffer_V_addr_42"   --->   Operation 546 'load' 'fixed_buffer_V_load_42' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln804_42 = sext i12 %fixed_buffer_V_load_42"   --->   Operation 547 'sext' 'sext_ln804_42' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (0.67ns)   --->   "%icmp_ln804_42 = icmp_slt  i16 %sext_ln804_42, i16 %nc_read"   --->   Operation 548 'icmp' 'icmp_ln804_42' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 549 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_43 = load i11 %fixed_buffer_V_addr_43"   --->   Operation 549 'load' 'fixed_buffer_V_load_43' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln804_43 = sext i12 %fixed_buffer_V_load_43"   --->   Operation 550 'sext' 'sext_ln804_43' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (0.67ns)   --->   "%icmp_ln804_43 = icmp_slt  i16 %sext_ln804_43, i16 %nc_read"   --->   Operation 551 'icmp' 'icmp_ln804_43' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 552 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_44 = load i11 %fixed_buffer_V_addr_44"   --->   Operation 552 'load' 'fixed_buffer_V_load_44' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln804_44 = sext i12 %fixed_buffer_V_load_44"   --->   Operation 553 'sext' 'sext_ln804_44' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (0.67ns)   --->   "%icmp_ln804_44 = icmp_slt  i16 %sext_ln804_44, i16 %nc_read"   --->   Operation 554 'icmp' 'icmp_ln804_44' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 555 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_45 = load i11 %fixed_buffer_V_addr_45"   --->   Operation 555 'load' 'fixed_buffer_V_load_45' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln804_45 = sext i12 %fixed_buffer_V_load_45"   --->   Operation 556 'sext' 'sext_ln804_45' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 557 [1/1] (0.67ns)   --->   "%icmp_ln804_45 = icmp_slt  i16 %sext_ln804_45, i16 %nc_read"   --->   Operation 557 'icmp' 'icmp_ln804_45' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_46 = load i11 %fixed_buffer_V_addr_46"   --->   Operation 558 'load' 'fixed_buffer_V_load_46' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln804_46 = sext i12 %fixed_buffer_V_load_46"   --->   Operation 559 'sext' 'sext_ln804_46' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (0.67ns)   --->   "%icmp_ln804_46 = icmp_slt  i16 %sext_ln804_46, i16 %nc_read"   --->   Operation 560 'icmp' 'icmp_ln804_46' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 561 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_47 = load i11 %fixed_buffer_V_addr_47"   --->   Operation 561 'load' 'fixed_buffer_V_load_47' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln804_47 = sext i12 %fixed_buffer_V_load_47"   --->   Operation 562 'sext' 'sext_ln804_47' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (0.67ns)   --->   "%icmp_ln804_47 = icmp_slt  i16 %sext_ln804_47, i16 %nc_read"   --->   Operation 563 'icmp' 'icmp_ln804_47' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_48 = load i11 %fixed_buffer_V_addr_48"   --->   Operation 564 'load' 'fixed_buffer_V_load_48' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 565 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_49 = load i11 %fixed_buffer_V_addr_49"   --->   Operation 565 'load' 'fixed_buffer_V_load_49' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 566 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_50 = load i11 %fixed_buffer_V_addr_50"   --->   Operation 566 'load' 'fixed_buffer_V_load_50' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 567 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_51 = load i11 %fixed_buffer_V_addr_51"   --->   Operation 567 'load' 'fixed_buffer_V_load_51' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 568 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_52 = load i11 %fixed_buffer_V_addr_52"   --->   Operation 568 'load' 'fixed_buffer_V_load_52' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 569 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_53 = load i11 %fixed_buffer_V_addr_53"   --->   Operation 569 'load' 'fixed_buffer_V_load_53' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 570 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_54 = load i11 %fixed_buffer_V_addr_54"   --->   Operation 570 'load' 'fixed_buffer_V_load_54' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 571 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_55 = load i11 %fixed_buffer_V_addr_55"   --->   Operation 571 'load' 'fixed_buffer_V_load_55' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 572 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_56 = load i11 %fixed_buffer_V_addr_56"   --->   Operation 572 'load' 'fixed_buffer_V_load_56' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 573 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_57 = load i11 %fixed_buffer_V_addr_57"   --->   Operation 573 'load' 'fixed_buffer_V_load_57' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 574 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_58 = load i11 %fixed_buffer_V_addr_58"   --->   Operation 574 'load' 'fixed_buffer_V_load_58' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 575 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_59 = load i11 %fixed_buffer_V_addr_59"   --->   Operation 575 'load' 'fixed_buffer_V_load_59' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 576 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_60 = load i11 %fixed_buffer_V_addr_60"   --->   Operation 576 'load' 'fixed_buffer_V_load_60' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 577 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_61 = load i11 %fixed_buffer_V_addr_61"   --->   Operation 577 'load' 'fixed_buffer_V_load_61' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 578 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_62 = load i11 %fixed_buffer_V_addr_62"   --->   Operation 578 'load' 'fixed_buffer_V_load_62' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_4 : Operation 579 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load_63 = load i11 %fixed_buffer_V_addr_63"   --->   Operation 579 'load' 'fixed_buffer_V_load_63' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "%speclooptripcount_ln405 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8" [Accel.cpp:405]   --->   Operation 580 'speclooptripcount' 'speclooptripcount_ln405' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (0.00ns)   --->   "%specloopname_ln402 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [Accel.cpp:402]   --->   Operation 581 'specloopname' 'specloopname_ln402' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 582 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_48 = load i11 %fixed_buffer_V_addr_48"   --->   Operation 582 'load' 'fixed_buffer_V_load_48' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln804_48 = sext i12 %fixed_buffer_V_load_48"   --->   Operation 583 'sext' 'sext_ln804_48' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 584 [1/1] (0.67ns)   --->   "%icmp_ln804_48 = icmp_slt  i16 %sext_ln804_48, i16 %nc_read"   --->   Operation 584 'icmp' 'icmp_ln804_48' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_49 = load i11 %fixed_buffer_V_addr_49"   --->   Operation 585 'load' 'fixed_buffer_V_load_49' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln804_49 = sext i12 %fixed_buffer_V_load_49"   --->   Operation 586 'sext' 'sext_ln804_49' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 587 [1/1] (0.67ns)   --->   "%icmp_ln804_49 = icmp_slt  i16 %sext_ln804_49, i16 %nc_read"   --->   Operation 587 'icmp' 'icmp_ln804_49' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 588 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_50 = load i11 %fixed_buffer_V_addr_50"   --->   Operation 588 'load' 'fixed_buffer_V_load_50' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln804_50 = sext i12 %fixed_buffer_V_load_50"   --->   Operation 589 'sext' 'sext_ln804_50' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (0.67ns)   --->   "%icmp_ln804_50 = icmp_slt  i16 %sext_ln804_50, i16 %nc_read"   --->   Operation 590 'icmp' 'icmp_ln804_50' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_51 = load i11 %fixed_buffer_V_addr_51"   --->   Operation 591 'load' 'fixed_buffer_V_load_51' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln804_51 = sext i12 %fixed_buffer_V_load_51"   --->   Operation 592 'sext' 'sext_ln804_51' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 593 [1/1] (0.67ns)   --->   "%icmp_ln804_51 = icmp_slt  i16 %sext_ln804_51, i16 %nc_read"   --->   Operation 593 'icmp' 'icmp_ln804_51' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 594 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_52 = load i11 %fixed_buffer_V_addr_52"   --->   Operation 594 'load' 'fixed_buffer_V_load_52' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln804_52 = sext i12 %fixed_buffer_V_load_52"   --->   Operation 595 'sext' 'sext_ln804_52' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 596 [1/1] (0.67ns)   --->   "%icmp_ln804_52 = icmp_slt  i16 %sext_ln804_52, i16 %nc_read"   --->   Operation 596 'icmp' 'icmp_ln804_52' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_53 = load i11 %fixed_buffer_V_addr_53"   --->   Operation 597 'load' 'fixed_buffer_V_load_53' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln804_53 = sext i12 %fixed_buffer_V_load_53"   --->   Operation 598 'sext' 'sext_ln804_53' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (0.67ns)   --->   "%icmp_ln804_53 = icmp_slt  i16 %sext_ln804_53, i16 %nc_read"   --->   Operation 599 'icmp' 'icmp_ln804_53' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 600 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_54 = load i11 %fixed_buffer_V_addr_54"   --->   Operation 600 'load' 'fixed_buffer_V_load_54' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln804_54 = sext i12 %fixed_buffer_V_load_54"   --->   Operation 601 'sext' 'sext_ln804_54' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 602 [1/1] (0.67ns)   --->   "%icmp_ln804_54 = icmp_slt  i16 %sext_ln804_54, i16 %nc_read"   --->   Operation 602 'icmp' 'icmp_ln804_54' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 603 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_55 = load i11 %fixed_buffer_V_addr_55"   --->   Operation 603 'load' 'fixed_buffer_V_load_55' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln804_55 = sext i12 %fixed_buffer_V_load_55"   --->   Operation 604 'sext' 'sext_ln804_55' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 605 [1/1] (0.67ns)   --->   "%icmp_ln804_55 = icmp_slt  i16 %sext_ln804_55, i16 %nc_read"   --->   Operation 605 'icmp' 'icmp_ln804_55' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 606 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_56 = load i11 %fixed_buffer_V_addr_56"   --->   Operation 606 'load' 'fixed_buffer_V_load_56' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln804_56 = sext i12 %fixed_buffer_V_load_56"   --->   Operation 607 'sext' 'sext_ln804_56' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 608 [1/1] (0.67ns)   --->   "%icmp_ln804_56 = icmp_slt  i16 %sext_ln804_56, i16 %nc_read"   --->   Operation 608 'icmp' 'icmp_ln804_56' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 609 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_57 = load i11 %fixed_buffer_V_addr_57"   --->   Operation 609 'load' 'fixed_buffer_V_load_57' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln804_57 = sext i12 %fixed_buffer_V_load_57"   --->   Operation 610 'sext' 'sext_ln804_57' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 611 [1/1] (0.67ns)   --->   "%icmp_ln804_57 = icmp_slt  i16 %sext_ln804_57, i16 %nc_read"   --->   Operation 611 'icmp' 'icmp_ln804_57' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 612 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_58 = load i11 %fixed_buffer_V_addr_58"   --->   Operation 612 'load' 'fixed_buffer_V_load_58' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln804_58 = sext i12 %fixed_buffer_V_load_58"   --->   Operation 613 'sext' 'sext_ln804_58' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 614 [1/1] (0.67ns)   --->   "%icmp_ln804_58 = icmp_slt  i16 %sext_ln804_58, i16 %nc_read"   --->   Operation 614 'icmp' 'icmp_ln804_58' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 615 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_59 = load i11 %fixed_buffer_V_addr_59"   --->   Operation 615 'load' 'fixed_buffer_V_load_59' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln804_59 = sext i12 %fixed_buffer_V_load_59"   --->   Operation 616 'sext' 'sext_ln804_59' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 617 [1/1] (0.67ns)   --->   "%icmp_ln804_59 = icmp_slt  i16 %sext_ln804_59, i16 %nc_read"   --->   Operation 617 'icmp' 'icmp_ln804_59' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 618 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_60 = load i11 %fixed_buffer_V_addr_60"   --->   Operation 618 'load' 'fixed_buffer_V_load_60' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln804_60 = sext i12 %fixed_buffer_V_load_60"   --->   Operation 619 'sext' 'sext_ln804_60' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 620 [1/1] (0.67ns)   --->   "%icmp_ln804_60 = icmp_slt  i16 %sext_ln804_60, i16 %nc_read"   --->   Operation 620 'icmp' 'icmp_ln804_60' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 621 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_61 = load i11 %fixed_buffer_V_addr_61"   --->   Operation 621 'load' 'fixed_buffer_V_load_61' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln804_61 = sext i12 %fixed_buffer_V_load_61"   --->   Operation 622 'sext' 'sext_ln804_61' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 623 [1/1] (0.67ns)   --->   "%icmp_ln804_61 = icmp_slt  i16 %sext_ln804_61, i16 %nc_read"   --->   Operation 623 'icmp' 'icmp_ln804_61' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 624 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_62 = load i11 %fixed_buffer_V_addr_62"   --->   Operation 624 'load' 'fixed_buffer_V_load_62' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln804_62 = sext i12 %fixed_buffer_V_load_62"   --->   Operation 625 'sext' 'sext_ln804_62' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 626 [1/1] (0.67ns)   --->   "%icmp_ln804_62 = icmp_slt  i16 %sext_ln804_62, i16 %nc_read"   --->   Operation 626 'icmp' 'icmp_ln804_62' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 627 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load_63 = load i11 %fixed_buffer_V_addr_63"   --->   Operation 627 'load' 'fixed_buffer_V_load_63' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln804_63 = sext i12 %fixed_buffer_V_load_63"   --->   Operation 628 'sext' 'sext_ln804_63' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 629 [1/1] (0.67ns)   --->   "%icmp_ln804_63 = icmp_slt  i16 %sext_ln804_63, i16 %nc_read"   --->   Operation 629 'icmp' 'icmp_ln804_63' <Predicate = (!icmp_ln1027)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "%p_Result_20_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %icmp_ln804_63, i1 %icmp_ln804_62, i1 %icmp_ln804_61, i1 %icmp_ln804_60, i1 %icmp_ln804_59, i1 %icmp_ln804_58, i1 %icmp_ln804_57, i1 %icmp_ln804_56, i1 %icmp_ln804_55, i1 %icmp_ln804_54, i1 %icmp_ln804_53, i1 %icmp_ln804_52, i1 %icmp_ln804_51, i1 %icmp_ln804_50, i1 %icmp_ln804_49, i1 %icmp_ln804_48, i1 %icmp_ln804_47, i1 %icmp_ln804_46, i1 %icmp_ln804_45, i1 %icmp_ln804_44, i1 %icmp_ln804_43, i1 %icmp_ln804_42, i1 %icmp_ln804_41, i1 %icmp_ln804_40, i1 %icmp_ln804_39, i1 %icmp_ln804_38, i1 %icmp_ln804_37, i1 %icmp_ln804_36, i1 %icmp_ln804_35, i1 %icmp_ln804_34, i1 %icmp_ln804_33, i1 %icmp_ln804_32, i1 %icmp_ln804_31, i1 %icmp_ln804_30, i1 %icmp_ln804_29, i1 %icmp_ln804_28, i1 %icmp_ln804_27, i1 %icmp_ln804_26, i1 %icmp_ln804_25, i1 %icmp_ln804_24, i1 %icmp_ln804_23, i1 %icmp_ln804_22, i1 %icmp_ln804_21, i1 %icmp_ln804_20, i1 %icmp_ln804_19, i1 %icmp_ln804_18, i1 %icmp_ln804_17, i1 %icmp_ln804_16, i1 %icmp_ln804_15, i1 %icmp_ln804_14, i1 %icmp_ln804_13, i1 %icmp_ln804_12, i1 %icmp_ln804_11, i1 %icmp_ln804_10, i1 %icmp_ln804_9, i1 %icmp_ln804_8, i1 %icmp_ln804_7, i1 %icmp_ln804_6, i1 %icmp_ln804_5, i1 %icmp_ln804_4, i1 %icmp_ln804_3, i1 %icmp_ln804_2, i1 %icmp_ln804_1, i1 %icmp_ln804"   --->   Operation 630 'bitconcatenate' 'p_Result_20_s' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 631 [1/1] (0.00ns)   --->   "%p_Result_20_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln804_1, i1 %icmp_ln804"   --->   Operation 631 'bitconcatenate' 'p_Result_20_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 632 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln1669_7, i4 0"   --->   Operation 632 'bitconcatenate' 'r_V' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 633 [1/1] (0.00ns)   --->   "%poolword_V_load = load i64 %poolword_V"   --->   Operation 633 'load' 'poolword_V_load' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 634 [1/1] (0.34ns)   --->   "%icmp_ln422 = icmp_eq  i2 %p_Result_20_cast, i2 3" [Accel.cpp:422]   --->   Operation 634 'icmp' 'icmp_ln422' <Predicate = (norm_mode_read == 2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 635 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i2, i1 %icmp_ln804_3, i1 %icmp_ln804_2, i2 0" [Accel.cpp:422]   --->   Operation 635 'bitconcatenate' 'and_ln' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 636 [1/1] (0.65ns)   --->   "%icmp_ln422_1 = icmp_eq  i4 %and_ln, i4 12" [Accel.cpp:422]   --->   Operation 636 'icmp' 'icmp_ln422_1' <Predicate = (norm_mode_read == 2)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 637 [1/1] (0.00ns)   --->   "%and_ln422_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i4, i1 %icmp_ln804_5, i1 %icmp_ln804_4, i4 0" [Accel.cpp:422]   --->   Operation 637 'bitconcatenate' 'and_ln422_1' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 638 [1/1] (0.61ns)   --->   "%icmp_ln422_2 = icmp_eq  i6 %and_ln422_1, i6 48" [Accel.cpp:422]   --->   Operation 638 'icmp' 'icmp_ln422_2' <Predicate = (norm_mode_read == 2)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 639 [1/1] (0.00ns)   --->   "%and_ln422_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i6, i1 %icmp_ln804_7, i1 %icmp_ln804_6, i6 0" [Accel.cpp:422]   --->   Operation 639 'bitconcatenate' 'and_ln422_2' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 640 [1/1] (0.58ns)   --->   "%icmp_ln422_3 = icmp_eq  i8 %and_ln422_2, i8 192" [Accel.cpp:422]   --->   Operation 640 'icmp' 'icmp_ln422_3' <Predicate = (norm_mode_read == 2)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 641 [1/1] (0.00ns)   --->   "%and_ln422_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i8, i1 %icmp_ln804_9, i1 %icmp_ln804_8, i8 0" [Accel.cpp:422]   --->   Operation 641 'bitconcatenate' 'and_ln422_3' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 642 [1/1] (0.60ns)   --->   "%icmp_ln422_4 = icmp_eq  i10 %and_ln422_3, i10 768" [Accel.cpp:422]   --->   Operation 642 'icmp' 'icmp_ln422_4' <Predicate = (norm_mode_read == 2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 643 [1/1] (0.00ns)   --->   "%and_ln422_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %icmp_ln804_11, i1 %icmp_ln804_10, i10 0" [Accel.cpp:422]   --->   Operation 643 'bitconcatenate' 'and_ln422_4' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 644 [1/1] (0.62ns)   --->   "%icmp_ln422_5 = icmp_eq  i12 %and_ln422_4, i12 3072" [Accel.cpp:422]   --->   Operation 644 'icmp' 'icmp_ln422_5' <Predicate = (norm_mode_read == 2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%and_ln422_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i1.i12, i1 %icmp_ln804_13, i1 %icmp_ln804_12, i12 0" [Accel.cpp:422]   --->   Operation 645 'bitconcatenate' 'and_ln422_5' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 646 [1/1] (0.65ns)   --->   "%icmp_ln422_6 = icmp_eq  i14 %and_ln422_5, i14 12288" [Accel.cpp:422]   --->   Operation 646 'icmp' 'icmp_ln422_6' <Predicate = (norm_mode_read == 2)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 647 [1/1] (0.00ns)   --->   "%and_ln422_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i14, i1 %icmp_ln804_15, i1 %icmp_ln804_14, i14 0" [Accel.cpp:422]   --->   Operation 647 'bitconcatenate' 'and_ln422_6' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 648 [1/1] (0.67ns)   --->   "%icmp_ln422_7 = icmp_eq  i16 %and_ln422_6, i16 49152" [Accel.cpp:422]   --->   Operation 648 'icmp' 'icmp_ln422_7' <Predicate = (norm_mode_read == 2)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%and_ln422_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i1.i16, i1 %icmp_ln804_17, i1 %icmp_ln804_16, i16 0" [Accel.cpp:422]   --->   Operation 649 'bitconcatenate' 'and_ln422_7' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 650 [1/1] (0.69ns)   --->   "%icmp_ln422_8 = icmp_eq  i18 %and_ln422_7, i18 196608" [Accel.cpp:422]   --->   Operation 650 'icmp' 'icmp_ln422_8' <Predicate = (norm_mode_read == 2)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 651 [1/1] (0.00ns)   --->   "%and_ln422_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i1.i18, i1 %icmp_ln804_19, i1 %icmp_ln804_18, i18 0" [Accel.cpp:422]   --->   Operation 651 'bitconcatenate' 'and_ln422_8' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 652 [1/1] (0.72ns)   --->   "%icmp_ln422_9 = icmp_eq  i20 %and_ln422_8, i20 786432" [Accel.cpp:422]   --->   Operation 652 'icmp' 'icmp_ln422_9' <Predicate = (norm_mode_read == 2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%and_ln422_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i1.i1.i20, i1 %icmp_ln804_21, i1 %icmp_ln804_20, i20 0" [Accel.cpp:422]   --->   Operation 653 'bitconcatenate' 'and_ln422_9' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 654 [1/1] (0.74ns)   --->   "%icmp_ln422_10 = icmp_eq  i22 %and_ln422_9, i22 3145728" [Accel.cpp:422]   --->   Operation 654 'icmp' 'icmp_ln422_10' <Predicate = (norm_mode_read == 2)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 655 [1/1] (0.00ns)   --->   "%and_ln422_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i1.i22, i1 %icmp_ln804_23, i1 %icmp_ln804_22, i22 0" [Accel.cpp:422]   --->   Operation 655 'bitconcatenate' 'and_ln422_s' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 656 [1/1] (0.76ns)   --->   "%icmp_ln422_11 = icmp_eq  i24 %and_ln422_s, i24 12582912" [Accel.cpp:422]   --->   Operation 656 'icmp' 'icmp_ln422_11' <Predicate = (norm_mode_read == 2)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%and_ln422_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i1.i24, i1 %icmp_ln804_25, i1 %icmp_ln804_24, i24 0" [Accel.cpp:422]   --->   Operation 657 'bitconcatenate' 'and_ln422_10' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 658 [1/1] (0.79ns)   --->   "%icmp_ln422_12 = icmp_eq  i26 %and_ln422_10, i26 50331648" [Accel.cpp:422]   --->   Operation 658 'icmp' 'icmp_ln422_12' <Predicate = (norm_mode_read == 2)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 659 [1/1] (0.00ns)   --->   "%and_ln422_11 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i1.i26, i1 %icmp_ln804_27, i1 %icmp_ln804_26, i26 0" [Accel.cpp:422]   --->   Operation 659 'bitconcatenate' 'and_ln422_11' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 660 [1/1] (0.81ns)   --->   "%icmp_ln422_13 = icmp_eq  i28 %and_ln422_11, i28 201326592" [Accel.cpp:422]   --->   Operation 660 'icmp' 'icmp_ln422_13' <Predicate = (norm_mode_read == 2)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 661 [1/1] (0.00ns)   --->   "%and_ln422_12 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i1.i1.i28, i1 %icmp_ln804_29, i1 %icmp_ln804_28, i28 0" [Accel.cpp:422]   --->   Operation 661 'bitconcatenate' 'and_ln422_12' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 662 [1/1] (0.83ns)   --->   "%icmp_ln422_14 = icmp_eq  i30 %and_ln422_12, i30 805306368" [Accel.cpp:422]   --->   Operation 662 'icmp' 'icmp_ln422_14' <Predicate = (norm_mode_read == 2)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 663 [1/1] (0.00ns)   --->   "%and_ln422_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i30, i1 %icmp_ln804_31, i1 %icmp_ln804_30, i30 0" [Accel.cpp:422]   --->   Operation 663 'bitconcatenate' 'and_ln422_13' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 664 [1/1] (0.85ns)   --->   "%icmp_ln422_15 = icmp_eq  i32 %and_ln422_13, i32 3221225472" [Accel.cpp:422]   --->   Operation 664 'icmp' 'icmp_ln422_15' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "%and_ln422_14 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i1.i32, i1 %icmp_ln804_33, i1 %icmp_ln804_32, i32 0" [Accel.cpp:422]   --->   Operation 665 'bitconcatenate' 'and_ln422_14' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 666 [1/1] (0.90ns)   --->   "%icmp_ln422_16 = icmp_eq  i34 %and_ln422_14, i34 12884901888" [Accel.cpp:422]   --->   Operation 666 'icmp' 'icmp_ln422_16' <Predicate = (norm_mode_read == 2)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 667 [1/1] (0.00ns)   --->   "%and_ln422_15 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i1.i1.i34, i1 %icmp_ln804_35, i1 %icmp_ln804_34, i34 0" [Accel.cpp:422]   --->   Operation 667 'bitconcatenate' 'and_ln422_15' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 668 [1/1] (0.95ns)   --->   "%icmp_ln422_17 = icmp_eq  i36 %and_ln422_15, i36 51539607552" [Accel.cpp:422]   --->   Operation 668 'icmp' 'icmp_ln422_17' <Predicate = (norm_mode_read == 2)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%and_ln422_16 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i1.i1.i36, i1 %icmp_ln804_37, i1 %icmp_ln804_36, i36 0" [Accel.cpp:422]   --->   Operation 669 'bitconcatenate' 'and_ln422_16' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 670 [1/1] (1.00ns)   --->   "%icmp_ln422_18 = icmp_eq  i38 %and_ln422_16, i38 206158430208" [Accel.cpp:422]   --->   Operation 670 'icmp' 'icmp_ln422_18' <Predicate = (norm_mode_read == 2)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 671 [1/1] (0.00ns)   --->   "%and_ln422_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i1.i1.i38, i1 %icmp_ln804_39, i1 %icmp_ln804_38, i38 0" [Accel.cpp:422]   --->   Operation 671 'bitconcatenate' 'and_ln422_17' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 672 [1/1] (1.06ns)   --->   "%icmp_ln422_19 = icmp_eq  i40 %and_ln422_17, i40 824633720832" [Accel.cpp:422]   --->   Operation 672 'icmp' 'icmp_ln422_19' <Predicate = (norm_mode_read == 2)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 673 [1/1] (0.00ns)   --->   "%and_ln422_18 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i1.i1.i40, i1 %icmp_ln804_41, i1 %icmp_ln804_40, i40 0" [Accel.cpp:422]   --->   Operation 673 'bitconcatenate' 'and_ln422_18' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 674 [1/1] (1.04ns)   --->   "%icmp_ln422_20 = icmp_eq  i42 %and_ln422_18, i42 3298534883328" [Accel.cpp:422]   --->   Operation 674 'icmp' 'icmp_ln422_20' <Predicate = (norm_mode_read == 2)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 675 [1/1] (0.00ns)   --->   "%and_ln422_19 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i1.i1.i42, i1 %icmp_ln804_43, i1 %icmp_ln804_42, i42 0" [Accel.cpp:422]   --->   Operation 675 'bitconcatenate' 'and_ln422_19' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 676 [1/1] (1.02ns)   --->   "%icmp_ln422_21 = icmp_eq  i44 %and_ln422_19, i44 13194139533312" [Accel.cpp:422]   --->   Operation 676 'icmp' 'icmp_ln422_21' <Predicate = (norm_mode_read == 2)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "%and_ln422_20 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i44, i1 %icmp_ln804_45, i1 %icmp_ln804_44, i44 0" [Accel.cpp:422]   --->   Operation 677 'bitconcatenate' 'and_ln422_20' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (1.00ns)   --->   "%icmp_ln422_22 = icmp_eq  i46 %and_ln422_20, i46 52776558133248" [Accel.cpp:422]   --->   Operation 678 'icmp' 'icmp_ln422_22' <Predicate = (norm_mode_read == 2)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 679 [1/1] (0.00ns)   --->   "%and_ln422_21 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i1.i1.i46, i1 %icmp_ln804_47, i1 %icmp_ln804_46, i46 0" [Accel.cpp:422]   --->   Operation 679 'bitconcatenate' 'and_ln422_21' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 680 [1/1] (0.98ns)   --->   "%icmp_ln422_23 = icmp_eq  i48 %and_ln422_21, i48 211106232532992" [Accel.cpp:422]   --->   Operation 680 'icmp' 'icmp_ln422_23' <Predicate = (norm_mode_read == 2)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 681 [1/1] (0.00ns)   --->   "%and_ln422_22 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i1.i1.i48, i1 %icmp_ln804_49, i1 %icmp_ln804_48, i48 0" [Accel.cpp:422]   --->   Operation 681 'bitconcatenate' 'and_ln422_22' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 682 [1/1] (0.96ns)   --->   "%icmp_ln422_24 = icmp_eq  i50 %and_ln422_22, i50 844424930131968" [Accel.cpp:422]   --->   Operation 682 'icmp' 'icmp_ln422_24' <Predicate = (norm_mode_read == 2)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 683 [1/1] (0.00ns)   --->   "%and_ln422_23 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i1.i50, i1 %icmp_ln804_51, i1 %icmp_ln804_50, i50 0" [Accel.cpp:422]   --->   Operation 683 'bitconcatenate' 'and_ln422_23' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 684 [1/1] (0.98ns)   --->   "%icmp_ln422_25 = icmp_eq  i52 %and_ln422_23, i52 3377699720527872" [Accel.cpp:422]   --->   Operation 684 'icmp' 'icmp_ln422_25' <Predicate = (norm_mode_read == 2)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 685 [1/1] (0.00ns)   --->   "%and_ln422_24 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i1.i52, i1 %icmp_ln804_53, i1 %icmp_ln804_52, i52 0" [Accel.cpp:422]   --->   Operation 685 'bitconcatenate' 'and_ln422_24' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 686 [1/1] (0.99ns)   --->   "%icmp_ln422_26 = icmp_eq  i54 %and_ln422_24, i54 13510798882111488" [Accel.cpp:422]   --->   Operation 686 'icmp' 'icmp_ln422_26' <Predicate = (norm_mode_read == 2)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 687 [1/1] (0.00ns)   --->   "%and_ln422_25 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i1.i1.i54, i1 %icmp_ln804_55, i1 %icmp_ln804_54, i54 0" [Accel.cpp:422]   --->   Operation 687 'bitconcatenate' 'and_ln422_25' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 688 [1/1] (1.00ns)   --->   "%icmp_ln422_27 = icmp_eq  i56 %and_ln422_25, i56 54043195528445952" [Accel.cpp:422]   --->   Operation 688 'icmp' 'icmp_ln422_27' <Predicate = (norm_mode_read == 2)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "%and_ln422_26 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i1.i1.i56, i1 %icmp_ln804_57, i1 %icmp_ln804_56, i56 0" [Accel.cpp:422]   --->   Operation 689 'bitconcatenate' 'and_ln422_26' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 690 [1/1] (1.02ns)   --->   "%icmp_ln422_28 = icmp_eq  i58 %and_ln422_26, i58 216172782113783808" [Accel.cpp:422]   --->   Operation 690 'icmp' 'icmp_ln422_28' <Predicate = (norm_mode_read == 2)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 691 [1/1] (0.00ns)   --->   "%and_ln422_27 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i1.i1.i58, i1 %icmp_ln804_59, i1 %icmp_ln804_58, i58 0" [Accel.cpp:422]   --->   Operation 691 'bitconcatenate' 'and_ln422_27' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 692 [1/1] (1.03ns)   --->   "%icmp_ln422_29 = icmp_eq  i60 %and_ln422_27, i60 864691128455135232" [Accel.cpp:422]   --->   Operation 692 'icmp' 'icmp_ln422_29' <Predicate = (norm_mode_read == 2)> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 693 [1/1] (0.00ns)   --->   "%and_ln422_28 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i1.i1.i60, i1 %icmp_ln804_61, i1 %icmp_ln804_60, i60 0" [Accel.cpp:422]   --->   Operation 693 'bitconcatenate' 'and_ln422_28' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 694 [1/1] (1.05ns)   --->   "%icmp_ln422_30 = icmp_eq  i62 %and_ln422_28, i62 3458764513820540928" [Accel.cpp:422]   --->   Operation 694 'icmp' 'icmp_ln422_30' <Predicate = (norm_mode_read == 2)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "%and_ln422_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i1.i62, i1 %icmp_ln804_63, i1 %icmp_ln804_62, i62 0" [Accel.cpp:422]   --->   Operation 695 'bitconcatenate' 'and_ln422_29' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 696 [1/1] (1.06ns)   --->   "%icmp_ln422_31 = icmp_eq  i64 %and_ln422_29, i64 13835058055282163712" [Accel.cpp:422]   --->   Operation 696 'icmp' 'icmp_ln422_31' <Predicate = (norm_mode_read == 2)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "%p_Result_21_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %icmp_ln422_31, i1 %icmp_ln422_30, i1 %icmp_ln422_29, i1 %icmp_ln422_28, i1 %icmp_ln422_27, i1 %icmp_ln422_26, i1 %icmp_ln422_25, i1 %icmp_ln422_24, i1 %icmp_ln422_23, i1 %icmp_ln422_22, i1 %icmp_ln422_21, i1 %icmp_ln422_20, i1 %icmp_ln422_19, i1 %icmp_ln422_18, i1 %icmp_ln422_17, i1 %icmp_ln422_16, i1 %icmp_ln422_15, i1 %icmp_ln422_14, i1 %icmp_ln422_13, i1 %icmp_ln422_12, i1 %icmp_ln422_11, i1 %icmp_ln422_10, i1 %icmp_ln422_9, i1 %icmp_ln422_8, i1 %icmp_ln422_7, i1 %icmp_ln422_6, i1 %icmp_ln422_5, i1 %icmp_ln422_4, i1 %icmp_ln422_3, i1 %icmp_ln422_2, i1 %icmp_ln422_1, i1 %icmp_ln422"   --->   Operation 697 'bitconcatenate' 'p_Result_21_s' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i5 %pool_width_V_read"   --->   Operation 698 'zext' 'zext_ln552' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 699 [1/1] (0.59ns)   --->   "%shl_ln779 = shl i32 1, i32 %zext_ln552"   --->   Operation 699 'shl' 'shl_ln779' <Predicate = (norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 700 [1/1] (0.00ns)   --->   "%or_ln433 = or i32 %shl_ln779, i32 1" [Accel.cpp:433]   --->   Operation 700 'or' 'or_ln433' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433)   --->   "%and_ln433 = and i32 %or_ln433, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 701 'and' 'and_ln433' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 702 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433 = icmp_eq  i32 %and_ln433, i32 %or_ln433" [Accel.cpp:433]   --->   Operation 702 'icmp' 'icmp_ln433' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln552_1 = zext i6 %r_V"   --->   Operation 703 'zext' 'zext_ln552_1' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 704 [1/1] (0.00ns)   --->   "%tmp = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %poolword_V_load, i32 %zext_ln552_1, i1 %icmp_ln433"   --->   Operation 704 'bitset' 'tmp' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 705 [1/1] (0.57ns)   --->   "%sub_ln628 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 705 'sub' 'sub_ln628' <Predicate = (norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i3 %sub_ln628"   --->   Operation 706 'zext' 'zext_ln628' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 707 [1/1] (0.52ns)   --->   "%lshr_ln628 = lshr i6 63, i6 %zext_ln628"   --->   Operation 707 'lshr' 'lshr_ln628' <Predicate = (norm_mode_read == 2)> <Delay = 0.52> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i6 %lshr_ln628"   --->   Operation 708 'trunc' 'trunc_ln186' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_219 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 0, i1 %trunc_ln186"   --->   Operation 709 'bitconcatenate' 'tmp_219' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 710 [1/1] (0.70ns)   --->   "%add_ln186_1 = add i5 %tmp_219, i5 %pool_width_V_read"   --->   Operation 710 'add' 'add_ln186_1' <Predicate = (norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 711 [1/1] (0.00ns)   --->   "%or_ln186 = or i6 %r_V, i6 1"   --->   Operation 711 'or' 'or_ln186' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_1)   --->   "%zext_ln552_2 = zext i5 %tmp_219"   --->   Operation 712 'zext' 'zext_ln552_2' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_1)   --->   "%shl_ln779_1 = shl i32 1, i32 %zext_ln552_2"   --->   Operation 713 'shl' 'shl_ln779_1' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_1)   --->   "%zext_ln552_3 = zext i5 %add_ln186_1"   --->   Operation 714 'zext' 'zext_ln552_3' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_1)   --->   "%shl_ln779_2 = shl i32 1, i32 %zext_ln552_3"   --->   Operation 715 'shl' 'shl_ln779_2' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 716 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_1 = or i32 %shl_ln779_2, i32 %shl_ln779_1" [Accel.cpp:433]   --->   Operation 716 'or' 'or_ln433_1' <Predicate = (norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_1)   --->   "%and_ln433_1 = and i32 %or_ln433_1, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 717 'and' 'and_ln433_1' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 718 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_1 = icmp_eq  i32 %and_ln433_1, i32 %or_ln433_1" [Accel.cpp:433]   --->   Operation 718 'icmp' 'icmp_ln433_1' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln552_4 = zext i6 %or_ln186"   --->   Operation 719 'zext' 'zext_ln552_4' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_220 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp, i32 %zext_ln552_4, i1 %icmp_ln433_1"   --->   Operation 720 'bitset' 'tmp_220' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 721 [1/1] (0.57ns)   --->   "%sub_ln628_2 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 721 'sub' 'sub_ln628_2' <Predicate = (norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln628_4 = zext i3 %sub_ln628_2"   --->   Operation 722 'zext' 'zext_ln628_4' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 723 [1/1] (0.52ns)   --->   "%lshr_ln628_2 = lshr i6 63, i6 %zext_ln628_4"   --->   Operation 723 'lshr' 'lshr_ln628_2' <Predicate = (norm_mode_read == 2)> <Delay = 0.52> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_2, i32 1"   --->   Operation 724 'bitselect' 'tmp_221' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_222 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i1.i1, i3 0, i1 %tmp_221, i1 0"   --->   Operation 725 'bitconcatenate' 'tmp_222' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 726 [1/1] (0.70ns)   --->   "%add_ln186_2 = add i5 %tmp_222, i5 %pool_width_V_read"   --->   Operation 726 'add' 'add_ln186_2' <Predicate = (norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 727 [1/1] (0.00ns)   --->   "%or_ln186_1 = or i6 %r_V, i6 2"   --->   Operation 727 'or' 'or_ln186_1' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_2)   --->   "%zext_ln552_5 = zext i5 %tmp_222"   --->   Operation 728 'zext' 'zext_ln552_5' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_2)   --->   "%shl_ln779_3 = shl i32 1, i32 %zext_ln552_5"   --->   Operation 729 'shl' 'shl_ln779_3' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_2)   --->   "%zext_ln552_6 = zext i5 %add_ln186_2"   --->   Operation 730 'zext' 'zext_ln552_6' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_2)   --->   "%shl_ln779_4 = shl i32 1, i32 %zext_ln552_6"   --->   Operation 731 'shl' 'shl_ln779_4' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 732 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_2 = or i32 %shl_ln779_4, i32 %shl_ln779_3" [Accel.cpp:433]   --->   Operation 732 'or' 'or_ln433_2' <Predicate = (norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_2)   --->   "%and_ln433_2 = and i32 %or_ln433_2, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 733 'and' 'and_ln433_2' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 734 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_2 = icmp_eq  i32 %and_ln433_2, i32 %or_ln433_2" [Accel.cpp:433]   --->   Operation 734 'icmp' 'icmp_ln433_2' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln552_7 = zext i6 %or_ln186_1"   --->   Operation 735 'zext' 'zext_ln552_7' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_223 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_220, i32 %zext_ln552_7, i1 %icmp_ln433_2"   --->   Operation 736 'bitset' 'tmp_223' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 737 [1/1] (0.57ns)   --->   "%sub_ln628_3 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 737 'sub' 'sub_ln628_3' <Predicate = (norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln628_5 = zext i3 %sub_ln628_3"   --->   Operation 738 'zext' 'zext_ln628_5' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 739 [1/1] (0.52ns)   --->   "%lshr_ln628_3 = lshr i6 63, i6 %zext_ln628_5"   --->   Operation 739 'lshr' 'lshr_ln628_3' <Predicate = (norm_mode_read == 2)> <Delay = 0.52> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i6 %lshr_ln628_3"   --->   Operation 740 'trunc' 'trunc_ln186_2' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_224 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 0, i2 %trunc_ln186_2"   --->   Operation 741 'bitconcatenate' 'tmp_224' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 742 [1/1] (0.70ns)   --->   "%add_ln186_3 = add i5 %tmp_224, i5 %pool_width_V_read"   --->   Operation 742 'add' 'add_ln186_3' <Predicate = (norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 743 [1/1] (0.00ns)   --->   "%or_ln186_2 = or i6 %r_V, i6 3"   --->   Operation 743 'or' 'or_ln186_2' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_3)   --->   "%zext_ln552_8 = zext i5 %tmp_224"   --->   Operation 744 'zext' 'zext_ln552_8' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_3)   --->   "%shl_ln779_5 = shl i32 1, i32 %zext_ln552_8"   --->   Operation 745 'shl' 'shl_ln779_5' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_3)   --->   "%zext_ln552_9 = zext i5 %add_ln186_3"   --->   Operation 746 'zext' 'zext_ln552_9' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_3)   --->   "%shl_ln779_6 = shl i32 1, i32 %zext_ln552_9"   --->   Operation 747 'shl' 'shl_ln779_6' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 748 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_3 = or i32 %shl_ln779_6, i32 %shl_ln779_5" [Accel.cpp:433]   --->   Operation 748 'or' 'or_ln433_3' <Predicate = (norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_3)   --->   "%and_ln433_3 = and i32 %or_ln433_3, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 749 'and' 'and_ln433_3' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 750 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_3 = icmp_eq  i32 %and_ln433_3, i32 %or_ln433_3" [Accel.cpp:433]   --->   Operation 750 'icmp' 'icmp_ln433_3' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln552_10 = zext i6 %or_ln186_2"   --->   Operation 751 'zext' 'zext_ln552_10' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_225 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_223, i32 %zext_ln552_10, i1 %icmp_ln433_3"   --->   Operation 752 'bitset' 'tmp_225' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 753 [1/1] (0.57ns)   --->   "%sub_ln628_4 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 753 'sub' 'sub_ln628_4' <Predicate = (norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_4)   --->   "%zext_ln628_6 = zext i3 %sub_ln628_4"   --->   Operation 754 'zext' 'zext_ln628_6' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_4)   --->   "%lshr_ln628_4 = lshr i6 63, i6 %zext_ln628_6"   --->   Operation 755 'lshr' 'lshr_ln628_4' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_4)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_4, i32 2"   --->   Operation 756 'bitselect' 'tmp_226' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node add_ln186_4)   --->   "%tmp_227 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 0, i1 %tmp_226, i2 0"   --->   Operation 757 'bitconcatenate' 'tmp_227' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 758 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln186_4 = add i5 %tmp_227, i5 %trunc_ln930_3_read"   --->   Operation 758 'add' 'add_ln186_4' <Predicate = (norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 759 [1/1] (0.70ns)   --->   "%add_ln186_5 = add i5 %add_ln186_4, i5 %pool_width_V_read"   --->   Operation 759 'add' 'add_ln186_5' <Predicate = (norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 760 [1/1] (0.00ns)   --->   "%or_ln186_3 = or i6 %r_V, i6 4"   --->   Operation 760 'or' 'or_ln186_3' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_4)   --->   "%zext_ln552_11 = zext i5 %add_ln186_4"   --->   Operation 761 'zext' 'zext_ln552_11' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_4)   --->   "%shl_ln779_7 = shl i32 1, i32 %zext_ln552_11"   --->   Operation 762 'shl' 'shl_ln779_7' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_4)   --->   "%zext_ln552_12 = zext i5 %add_ln186_5"   --->   Operation 763 'zext' 'zext_ln552_12' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_4)   --->   "%shl_ln779_8 = shl i32 1, i32 %zext_ln552_12"   --->   Operation 764 'shl' 'shl_ln779_8' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 765 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_4 = or i32 %shl_ln779_8, i32 %shl_ln779_7" [Accel.cpp:433]   --->   Operation 765 'or' 'or_ln433_4' <Predicate = (norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_4)   --->   "%and_ln433_4 = and i32 %or_ln433_4, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 766 'and' 'and_ln433_4' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 767 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_4 = icmp_eq  i32 %and_ln433_4, i32 %or_ln433_4" [Accel.cpp:433]   --->   Operation 767 'icmp' 'icmp_ln433_4' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln552_13 = zext i6 %or_ln186_3"   --->   Operation 768 'zext' 'zext_ln552_13' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_228 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_225, i32 %zext_ln552_13, i1 %icmp_ln433_4"   --->   Operation 769 'bitset' 'tmp_228' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 770 [1/1] (0.57ns)   --->   "%sub_ln628_5 = sub i3 5, i3 %conv570_cast_read"   --->   Operation 770 'sub' 'sub_ln628_5' <Predicate = (norm_mode_read == 2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln628_7 = zext i3 %sub_ln628_5"   --->   Operation 771 'zext' 'zext_ln628_7' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 772 [1/1] (0.52ns)   --->   "%lshr_ln628_5 = lshr i6 63, i6 %zext_ln628_7"   --->   Operation 772 'lshr' 'lshr_ln628_5' <Predicate = (norm_mode_read == 2)> <Delay = 0.52> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_5, i32 2"   --->   Operation 773 'bitselect' 'tmp_229' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i6 %lshr_ln628_5"   --->   Operation 774 'trunc' 'trunc_ln186_3' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_230 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i1.i1, i2 0, i1 %tmp_229, i1 0, i1 %trunc_ln186_3"   --->   Operation 775 'bitconcatenate' 'tmp_230' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 776 [1/1] (0.70ns)   --->   "%add_ln186_6 = add i5 %tmp_230, i5 %trunc_ln930_4_read"   --->   Operation 776 'add' 'add_ln186_6' <Predicate = (norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 777 [1/1] (0.70ns)   --->   "%add_ln186_7 = add i5 %add_ln186_6, i5 %pool_width_V_read"   --->   Operation 777 'add' 'add_ln186_7' <Predicate = (norm_mode_read == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 778 [1/1] (0.00ns)   --->   "%or_ln186_4 = or i6 %r_V, i6 5"   --->   Operation 778 'or' 'or_ln186_4' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_5)   --->   "%zext_ln552_14 = zext i5 %add_ln186_6"   --->   Operation 779 'zext' 'zext_ln552_14' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_5)   --->   "%shl_ln779_9 = shl i32 1, i32 %zext_ln552_14"   --->   Operation 780 'shl' 'shl_ln779_9' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_5)   --->   "%zext_ln552_15 = zext i5 %add_ln186_7"   --->   Operation 781 'zext' 'zext_ln552_15' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node or_ln433_5)   --->   "%shl_ln779_10 = shl i32 1, i32 %zext_ln552_15"   --->   Operation 782 'shl' 'shl_ln779_10' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 783 [1/1] (0.59ns) (out node of the LUT)   --->   "%or_ln433_5 = or i32 %shl_ln779_10, i32 %shl_ln779_9" [Accel.cpp:433]   --->   Operation 783 'or' 'or_ln433_5' <Predicate = (norm_mode_read == 2)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_5)   --->   "%and_ln433_5 = and i32 %or_ln433_5, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 784 'and' 'and_ln433_5' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 785 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_5 = icmp_eq  i32 %and_ln433_5, i32 %or_ln433_5" [Accel.cpp:433]   --->   Operation 785 'icmp' 'icmp_ln433_5' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln552_16 = zext i6 %or_ln186_4"   --->   Operation 786 'zext' 'zext_ln552_16' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_231 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_228, i32 %zext_ln552_16, i1 %icmp_ln433_5"   --->   Operation 787 'bitset' 'tmp_231' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 788 [1/1] (0.00ns)   --->   "%or_ln186_5 = or i6 %r_V, i6 6"   --->   Operation 788 'or' 'or_ln186_5' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_6)   --->   "%and_ln433_6 = and i32 %or_ln433_6, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 789 'and' 'and_ln433_6' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 790 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_6 = icmp_eq  i32 %and_ln433_6, i32 %or_ln433_6" [Accel.cpp:433]   --->   Operation 790 'icmp' 'icmp_ln433_6' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln552_19 = zext i6 %or_ln186_5"   --->   Operation 791 'zext' 'zext_ln552_19' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_234 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_231, i32 %zext_ln552_19, i1 %icmp_ln433_6"   --->   Operation 792 'bitset' 'tmp_234' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 793 [1/1] (0.00ns)   --->   "%or_ln186_6 = or i6 %r_V, i6 7"   --->   Operation 793 'or' 'or_ln186_6' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_7)   --->   "%and_ln433_7 = and i32 %or_ln433_7, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 794 'and' 'and_ln433_7' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 795 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_7 = icmp_eq  i32 %and_ln433_7, i32 %or_ln433_7" [Accel.cpp:433]   --->   Operation 795 'icmp' 'icmp_ln433_7' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln552_22 = zext i6 %or_ln186_6"   --->   Operation 796 'zext' 'zext_ln552_22' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_236 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_234, i32 %zext_ln552_22, i1 %icmp_ln433_7"   --->   Operation 797 'bitset' 'tmp_236' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 798 [1/1] (0.00ns)   --->   "%or_ln186_7 = or i6 %r_V, i6 8"   --->   Operation 798 'or' 'or_ln186_7' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_8)   --->   "%and_ln433_8 = and i32 %or_ln433_8, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 799 'and' 'and_ln433_8' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 800 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_8 = icmp_eq  i32 %and_ln433_8, i32 %or_ln433_8" [Accel.cpp:433]   --->   Operation 800 'icmp' 'icmp_ln433_8' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln552_25 = zext i6 %or_ln186_7"   --->   Operation 801 'zext' 'zext_ln552_25' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_239 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_236, i32 %zext_ln552_25, i1 %icmp_ln433_8"   --->   Operation 802 'bitset' 'tmp_239' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 803 [1/1] (0.00ns)   --->   "%or_ln186_8 = or i6 %r_V, i6 9"   --->   Operation 803 'or' 'or_ln186_8' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_9)   --->   "%and_ln433_9 = and i32 %or_ln433_9, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 804 'and' 'and_ln433_9' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 805 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_9 = icmp_eq  i32 %and_ln433_9, i32 %or_ln433_9" [Accel.cpp:433]   --->   Operation 805 'icmp' 'icmp_ln433_9' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln552_28 = zext i6 %or_ln186_8"   --->   Operation 806 'zext' 'zext_ln552_28' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_242 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_239, i32 %zext_ln552_28, i1 %icmp_ln433_9"   --->   Operation 807 'bitset' 'tmp_242' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 808 [1/1] (0.00ns)   --->   "%or_ln186_9 = or i6 %r_V, i6 10"   --->   Operation 808 'or' 'or_ln186_9' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_10)   --->   "%and_ln433_10 = and i32 %or_ln433_10, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 809 'and' 'and_ln433_10' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 810 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_10 = icmp_eq  i32 %and_ln433_10, i32 %or_ln433_10" [Accel.cpp:433]   --->   Operation 810 'icmp' 'icmp_ln433_10' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln552_31 = zext i6 %or_ln186_9"   --->   Operation 811 'zext' 'zext_ln552_31' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_246 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_242, i32 %zext_ln552_31, i1 %icmp_ln433_10"   --->   Operation 812 'bitset' 'tmp_246' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 813 [1/1] (0.00ns)   --->   "%or_ln186_10 = or i6 %r_V, i6 11"   --->   Operation 813 'or' 'or_ln186_10' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_11)   --->   "%and_ln433_11 = and i32 %or_ln433_11, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 814 'and' 'and_ln433_11' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 815 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_11 = icmp_eq  i32 %and_ln433_11, i32 %or_ln433_11" [Accel.cpp:433]   --->   Operation 815 'icmp' 'icmp_ln433_11' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln552_34 = zext i6 %or_ln186_10"   --->   Operation 816 'zext' 'zext_ln552_34' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_249 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_246, i32 %zext_ln552_34, i1 %icmp_ln433_11"   --->   Operation 817 'bitset' 'tmp_249' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 818 [1/1] (0.00ns)   --->   "%or_ln186_11 = or i6 %r_V, i6 12"   --->   Operation 818 'or' 'or_ln186_11' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_12)   --->   "%and_ln433_12 = and i32 %or_ln433_12, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 819 'and' 'and_ln433_12' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 820 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_12 = icmp_eq  i32 %and_ln433_12, i32 %or_ln433_12" [Accel.cpp:433]   --->   Operation 820 'icmp' 'icmp_ln433_12' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln552_37 = zext i6 %or_ln186_11"   --->   Operation 821 'zext' 'zext_ln552_37' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_252 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_249, i32 %zext_ln552_37, i1 %icmp_ln433_12"   --->   Operation 822 'bitset' 'tmp_252' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 823 [1/1] (0.00ns)   --->   "%or_ln186_12 = or i6 %r_V, i6 13"   --->   Operation 823 'or' 'or_ln186_12' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_13)   --->   "%and_ln433_13 = and i32 %or_ln433_13, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 824 'and' 'and_ln433_13' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 825 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_13 = icmp_eq  i32 %and_ln433_13, i32 %or_ln433_13" [Accel.cpp:433]   --->   Operation 825 'icmp' 'icmp_ln433_13' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln552_40 = zext i6 %or_ln186_12"   --->   Operation 826 'zext' 'zext_ln552_40' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_255 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_252, i32 %zext_ln552_40, i1 %icmp_ln433_13"   --->   Operation 827 'bitset' 'tmp_255' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 828 [1/1] (0.00ns)   --->   "%or_ln186_13 = or i6 %r_V, i6 14"   --->   Operation 828 'or' 'or_ln186_13' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_14)   --->   "%and_ln433_14 = and i32 %or_ln433_14, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 829 'and' 'and_ln433_14' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 830 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_14 = icmp_eq  i32 %and_ln433_14, i32 %or_ln433_14" [Accel.cpp:433]   --->   Operation 830 'icmp' 'icmp_ln433_14' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln552_43 = zext i6 %or_ln186_13"   --->   Operation 831 'zext' 'zext_ln552_43' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_258 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_255, i32 %zext_ln552_43, i1 %icmp_ln433_14"   --->   Operation 832 'bitset' 'tmp_258' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 833 [1/1] (0.00ns)   --->   "%or_ln186_14 = or i6 %r_V, i6 15"   --->   Operation 833 'or' 'or_ln186_14' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln433_15)   --->   "%and_ln433_15 = and i32 %or_ln433_15, i32 %p_Result_21_s" [Accel.cpp:433]   --->   Operation 834 'and' 'and_ln433_15' <Predicate = (norm_mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 835 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln433_15 = icmp_eq  i32 %and_ln433_15, i32 %or_ln433_15" [Accel.cpp:433]   --->   Operation 835 'icmp' 'icmp_ln433_15' <Predicate = (norm_mode_read == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln552_46 = zext i6 %or_ln186_14"   --->   Operation 836 'zext' 'zext_ln552_46' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_260 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_258, i32 %zext_ln552_46, i1 %icmp_ln433_15"   --->   Operation 837 'bitset' 'tmp_260' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 838 [1/1] (0.00ns)   --->   "%store_ln440 = store i64 %tmp_260, i64 %poolword_V" [Accel.cpp:440]   --->   Operation 838 'store' 'store_ln440' <Predicate = (norm_mode_read == 2)> <Delay = 0.00>
ST_5 : Operation 839 [1/1] (0.41ns)   --->   "%store_ln442 = store i64 %tmp_260, i64 %outword_V" [Accel.cpp:442]   --->   Operation 839 'store' 'store_ln442' <Predicate = (!icmp_ln1027 & norm_mode_read == 2 & !lnot_i_i_read)> <Delay = 0.41>
ST_5 : Operation 840 [1/1] (0.00ns)   --->   "%outword_V_load = load i64 %outword_V"   --->   Operation 840 'load' 'outword_V_load' <Predicate = (!icmp_ln1027 & norm_mode_read == 2 & lnot_i_i_read)> <Delay = 0.00>
ST_5 : Operation 841 [1/1] (0.00ns)   --->   "%r_V_5 = partselect i48 @_ssdm_op_PartSelect.i48.i64.i32.i32, i64 %outword_V_load, i32 16, i32 63"   --->   Operation 841 'partselect' 'r_V_5' <Predicate = (!icmp_ln1027 & norm_mode_read == 2 & lnot_i_i_read)> <Delay = 0.00>
ST_5 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln1693 = sext i48 %r_V_5"   --->   Operation 842 'sext' 'sext_ln1693' <Predicate = (!icmp_ln1027 & norm_mode_read == 2 & lnot_i_i_read)> <Delay = 0.00>
ST_5 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i64 %tmp_260"   --->   Operation 843 'trunc' 'trunc_ln628' <Predicate = (!icmp_ln1027 & norm_mode_read == 2 & lnot_i_i_read)> <Delay = 0.00>
ST_5 : Operation 844 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @_ssdm_op_PartSet.i64.i64.i16.i32.i32, i64 %sext_ln1693, i16 %trunc_ln628, i32 48, i32 63"   --->   Operation 844 'partset' 'p_Result_s' <Predicate = (!icmp_ln1027 & norm_mode_read == 2 & lnot_i_i_read)> <Delay = 0.00>
ST_5 : Operation 845 [1/1] (0.41ns)   --->   "%store_ln368 = store i64 %p_Result_s, i64 %outword_V"   --->   Operation 845 'store' 'store_ln368' <Predicate = (!icmp_ln1027 & norm_mode_read == 2 & lnot_i_i_read)> <Delay = 0.41>
ST_5 : Operation 846 [1/1] (0.41ns)   --->   "%store_ln416 = store i64 %p_Result_20_s, i64 %outword_V" [Accel.cpp:416]   --->   Operation 846 'store' 'store_ln416' <Predicate = (!icmp_ln1027 & norm_mode_read == 1)> <Delay = 0.41>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln451 = zext i12 %add_ln451" [Accel.cpp:451]   --->   Operation 847 'zext' 'zext_ln451' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 848 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln451" [Accel.cpp:451]   --->   Operation 848 'getelementptr' 'dmem_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 849 [1/1] (0.00ns)   --->   "%outword_V_load_1 = load i64 %outword_V" [Accel.cpp:451]   --->   Operation 849 'load' 'outword_V_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 850 [1/1] (1.64ns)   --->   "%store_ln451 = store i64 %outword_V_load_1, i12 %dmem_V_addr" [Accel.cpp:451]   --->   Operation 850 'store' 'store_ln451' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 851 [1/1] (0.00ns)   --->   "%br_ln404 = br void %VITIS_LOOP_411_16" [Accel.cpp:404]   --->   Operation 851 'br' 'br_ln404' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('w.V') [27]  (0 ns)
	'load' operation ('w.V') on local variable 'w.V' [55]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr') [63]  (0 ns)
	'load' operation ('fixed_buffer_V_load') on array 'fixed_buffer_V' [255]  (1.2 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'sub' operation ('sub_ln628_9') [662]  (0.572 ns)
	'lshr' operation ('lshr_ln628_9') [664]  (0.522 ns)
	'add' operation ('add_ln186_14') [668]  (0.707 ns)
	'add' operation ('add_ln186_15') [669]  (0.707 ns)
	'shl' operation ('shl_ln779_18') [674]  (0 ns)
	'or' operation ('or_ln433_9', Accel.cpp:433) [675]  (0.592 ns)

 <State 3>: 3.1ns
The critical path consists of the following:
	'sub' operation ('sub_ln628_13') [733]  (0.572 ns)
	'lshr' operation ('lshr_ln628_13') [735]  (0.522 ns)
	'add' operation ('add_ln186_22') [739]  (0.707 ns)
	'add' operation ('add_ln186_23') [740]  (0.707 ns)
	'shl' operation ('shl_ln779_26') [745]  (0 ns)
	'or' operation ('or_ln433_13', Accel.cpp:433) [746]  (0.592 ns)

 <State 4>: 1.88ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_32') on array 'fixed_buffer_V' [351]  (1.2 ns)
	'icmp' operation ('icmp_ln804_32') [353]  (0.676 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	'sub' operation ('sub_ln628_5') [593]  (0.572 ns)
	'lshr' operation ('lshr_ln628_5') [595]  (0.522 ns)
	'add' operation ('add_ln186_6') [599]  (0.707 ns)
	'add' operation ('add_ln186_7') [600]  (0.707 ns)
	'shl' operation ('shl_ln779_10') [605]  (0 ns)
	'or' operation ('or_ln433_5', Accel.cpp:433) [606]  (0.592 ns)
	'icmp' operation ('icmp_ln433_5', Accel.cpp:433) [608]  (0.859 ns)
	'store' operation ('store_ln442', Accel.cpp:442) of variable 'tmp_260' on static variable 'outword_V' [789]  (0.42 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('dmem_V_addr', Accel.cpp:451) [808]  (0 ns)
	'store' operation ('store_ln451', Accel.cpp:451) of variable 'outword_V_load_1', Accel.cpp:451 on array 'dmem_V' [810]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
