
Lab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e8c  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08003070  08003070  00013070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800309c  0800309c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800309c  0800309c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800309c  0800309c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800309c  0800309c  0001309c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030a0  080030a0  000130a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080030a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  2000000c  080030b0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000104  080030b0  00020104  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000adc4  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001bc1  00000000  00000000  0002adf9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bf8  00000000  00000000  0002c9c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b00  00000000  00000000  0002d5b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016302  00000000  00000000  0002e0b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000949c  00000000  00000000  000443ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007ed1f  00000000  00000000  0004d856  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cc575  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030cc  00000000  00000000  000cc5f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	08003058 	.word	0x08003058

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	08003058 	.word	0x08003058

08000224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000228:	4b08      	ldr	r3, [pc, #32]	; (800024c <HAL_Init+0x28>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a07      	ldr	r2, [pc, #28]	; (800024c <HAL_Init+0x28>)
 800022e:	f043 0310 	orr.w	r3, r3, #16
 8000232:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000234:	2003      	movs	r0, #3
 8000236:	f000 f945 	bl	80004c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f808 	bl	8000250 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000240:	f002 fc12 	bl	8002a68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000244:	2300      	movs	r3, #0
}
 8000246:	4618      	mov	r0, r3
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	40022000 	.word	0x40022000

08000250 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b082      	sub	sp, #8
 8000254:	af00      	add	r7, sp, #0
 8000256:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000258:	4b12      	ldr	r3, [pc, #72]	; (80002a4 <HAL_InitTick+0x54>)
 800025a:	681a      	ldr	r2, [r3, #0]
 800025c:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <HAL_InitTick+0x58>)
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	4619      	mov	r1, r3
 8000262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000266:	fbb3 f3f1 	udiv	r3, r3, r1
 800026a:	fbb2 f3f3 	udiv	r3, r2, r3
 800026e:	4618      	mov	r0, r3
 8000270:	f000 f95d 	bl	800052e <HAL_SYSTICK_Config>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800027a:	2301      	movs	r3, #1
 800027c:	e00e      	b.n	800029c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	2b0f      	cmp	r3, #15
 8000282:	d80a      	bhi.n	800029a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000284:	2200      	movs	r2, #0
 8000286:	6879      	ldr	r1, [r7, #4]
 8000288:	f04f 30ff 	mov.w	r0, #4294967295
 800028c:	f000 f925 	bl	80004da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000290:	4a06      	ldr	r2, [pc, #24]	; (80002ac <HAL_InitTick+0x5c>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000296:	2300      	movs	r3, #0
 8000298:	e000      	b.n	800029c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800029a:	2301      	movs	r3, #1
}
 800029c:	4618      	mov	r0, r3
 800029e:	3708      	adds	r7, #8
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	20000008 	.word	0x20000008
 80002a8:	20000004 	.word	0x20000004
 80002ac:	20000000 	.word	0x20000000

080002b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80002b4:	4b05      	ldr	r3, [pc, #20]	; (80002cc <HAL_IncTick+0x1c>)
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	461a      	mov	r2, r3
 80002ba:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <HAL_IncTick+0x20>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4413      	add	r3, r2
 80002c0:	4a03      	ldr	r2, [pc, #12]	; (80002d0 <HAL_IncTick+0x20>)
 80002c2:	6013      	str	r3, [r2, #0]
}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bc80      	pop	{r7}
 80002ca:	4770      	bx	lr
 80002cc:	20000004 	.word	0x20000004
 80002d0:	2000002c 	.word	0x2000002c

080002d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  return uwTick;
 80002d8:	4b02      	ldr	r3, [pc, #8]	; (80002e4 <HAL_GetTick+0x10>)
 80002da:	681b      	ldr	r3, [r3, #0]
}
 80002dc:	4618      	mov	r0, r3
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	2000002c 	.word	0x2000002c

080002e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b084      	sub	sp, #16
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002f0:	f7ff fff0 	bl	80002d4 <HAL_GetTick>
 80002f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000300:	d005      	beq.n	800030e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000302:	4b09      	ldr	r3, [pc, #36]	; (8000328 <HAL_Delay+0x40>)
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	461a      	mov	r2, r3
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	4413      	add	r3, r2
 800030c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800030e:	bf00      	nop
 8000310:	f7ff ffe0 	bl	80002d4 <HAL_GetTick>
 8000314:	4602      	mov	r2, r0
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	1ad3      	subs	r3, r2, r3
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	429a      	cmp	r2, r3
 800031e:	d8f7      	bhi.n	8000310 <HAL_Delay+0x28>
  {
  }
}
 8000320:	bf00      	nop
 8000322:	3710      	adds	r7, #16
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000004 	.word	0x20000004

0800032c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800032c:	b480      	push	{r7}
 800032e:	b085      	sub	sp, #20
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	f003 0307 	and.w	r3, r3, #7
 800033a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800033c:	4b0c      	ldr	r3, [pc, #48]	; (8000370 <__NVIC_SetPriorityGrouping+0x44>)
 800033e:	68db      	ldr	r3, [r3, #12]
 8000340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000342:	68ba      	ldr	r2, [r7, #8]
 8000344:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000348:	4013      	ands	r3, r2
 800034a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000350:	68bb      	ldr	r3, [r7, #8]
 8000352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000354:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000358:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800035c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800035e:	4a04      	ldr	r2, [pc, #16]	; (8000370 <__NVIC_SetPriorityGrouping+0x44>)
 8000360:	68bb      	ldr	r3, [r7, #8]
 8000362:	60d3      	str	r3, [r2, #12]
}
 8000364:	bf00      	nop
 8000366:	3714      	adds	r7, #20
 8000368:	46bd      	mov	sp, r7
 800036a:	bc80      	pop	{r7}
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	e000ed00 	.word	0xe000ed00

08000374 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000378:	4b04      	ldr	r3, [pc, #16]	; (800038c <__NVIC_GetPriorityGrouping+0x18>)
 800037a:	68db      	ldr	r3, [r3, #12]
 800037c:	0a1b      	lsrs	r3, r3, #8
 800037e:	f003 0307 	and.w	r3, r3, #7
}
 8000382:	4618      	mov	r0, r3
 8000384:	46bd      	mov	sp, r7
 8000386:	bc80      	pop	{r7}
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	e000ed00 	.word	0xe000ed00

08000390 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800039a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800039e:	2b00      	cmp	r3, #0
 80003a0:	db0b      	blt.n	80003ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80003a2:	79fb      	ldrb	r3, [r7, #7]
 80003a4:	f003 021f 	and.w	r2, r3, #31
 80003a8:	4906      	ldr	r1, [pc, #24]	; (80003c4 <__NVIC_EnableIRQ+0x34>)
 80003aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003ae:	095b      	lsrs	r3, r3, #5
 80003b0:	2001      	movs	r0, #1
 80003b2:	fa00 f202 	lsl.w	r2, r0, r2
 80003b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80003ba:	bf00      	nop
 80003bc:	370c      	adds	r7, #12
 80003be:	46bd      	mov	sp, r7
 80003c0:	bc80      	pop	{r7}
 80003c2:	4770      	bx	lr
 80003c4:	e000e100 	.word	0xe000e100

080003c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003c8:	b480      	push	{r7}
 80003ca:	b083      	sub	sp, #12
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	4603      	mov	r3, r0
 80003d0:	6039      	str	r1, [r7, #0]
 80003d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80003d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db0a      	blt.n	80003f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003dc:	683b      	ldr	r3, [r7, #0]
 80003de:	b2da      	uxtb	r2, r3
 80003e0:	490c      	ldr	r1, [pc, #48]	; (8000414 <__NVIC_SetPriority+0x4c>)
 80003e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003e6:	0112      	lsls	r2, r2, #4
 80003e8:	b2d2      	uxtb	r2, r2
 80003ea:	440b      	add	r3, r1
 80003ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80003f0:	e00a      	b.n	8000408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003f2:	683b      	ldr	r3, [r7, #0]
 80003f4:	b2da      	uxtb	r2, r3
 80003f6:	4908      	ldr	r1, [pc, #32]	; (8000418 <__NVIC_SetPriority+0x50>)
 80003f8:	79fb      	ldrb	r3, [r7, #7]
 80003fa:	f003 030f 	and.w	r3, r3, #15
 80003fe:	3b04      	subs	r3, #4
 8000400:	0112      	lsls	r2, r2, #4
 8000402:	b2d2      	uxtb	r2, r2
 8000404:	440b      	add	r3, r1
 8000406:	761a      	strb	r2, [r3, #24]
}
 8000408:	bf00      	nop
 800040a:	370c      	adds	r7, #12
 800040c:	46bd      	mov	sp, r7
 800040e:	bc80      	pop	{r7}
 8000410:	4770      	bx	lr
 8000412:	bf00      	nop
 8000414:	e000e100 	.word	0xe000e100
 8000418:	e000ed00 	.word	0xe000ed00

0800041c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800041c:	b480      	push	{r7}
 800041e:	b089      	sub	sp, #36	; 0x24
 8000420:	af00      	add	r7, sp, #0
 8000422:	60f8      	str	r0, [r7, #12]
 8000424:	60b9      	str	r1, [r7, #8]
 8000426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	f003 0307 	and.w	r3, r3, #7
 800042e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000430:	69fb      	ldr	r3, [r7, #28]
 8000432:	f1c3 0307 	rsb	r3, r3, #7
 8000436:	2b04      	cmp	r3, #4
 8000438:	bf28      	it	cs
 800043a:	2304      	movcs	r3, #4
 800043c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800043e:	69fb      	ldr	r3, [r7, #28]
 8000440:	3304      	adds	r3, #4
 8000442:	2b06      	cmp	r3, #6
 8000444:	d902      	bls.n	800044c <NVIC_EncodePriority+0x30>
 8000446:	69fb      	ldr	r3, [r7, #28]
 8000448:	3b03      	subs	r3, #3
 800044a:	e000      	b.n	800044e <NVIC_EncodePriority+0x32>
 800044c:	2300      	movs	r3, #0
 800044e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000450:	f04f 32ff 	mov.w	r2, #4294967295
 8000454:	69bb      	ldr	r3, [r7, #24]
 8000456:	fa02 f303 	lsl.w	r3, r2, r3
 800045a:	43da      	mvns	r2, r3
 800045c:	68bb      	ldr	r3, [r7, #8]
 800045e:	401a      	ands	r2, r3
 8000460:	697b      	ldr	r3, [r7, #20]
 8000462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000464:	f04f 31ff 	mov.w	r1, #4294967295
 8000468:	697b      	ldr	r3, [r7, #20]
 800046a:	fa01 f303 	lsl.w	r3, r1, r3
 800046e:	43d9      	mvns	r1, r3
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000474:	4313      	orrs	r3, r2
         );
}
 8000476:	4618      	mov	r0, r3
 8000478:	3724      	adds	r7, #36	; 0x24
 800047a:	46bd      	mov	sp, r7
 800047c:	bc80      	pop	{r7}
 800047e:	4770      	bx	lr

08000480 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	3b01      	subs	r3, #1
 800048c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000490:	d301      	bcc.n	8000496 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000492:	2301      	movs	r3, #1
 8000494:	e00f      	b.n	80004b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000496:	4a0a      	ldr	r2, [pc, #40]	; (80004c0 <SysTick_Config+0x40>)
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	3b01      	subs	r3, #1
 800049c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800049e:	210f      	movs	r1, #15
 80004a0:	f04f 30ff 	mov.w	r0, #4294967295
 80004a4:	f7ff ff90 	bl	80003c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004a8:	4b05      	ldr	r3, [pc, #20]	; (80004c0 <SysTick_Config+0x40>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004ae:	4b04      	ldr	r3, [pc, #16]	; (80004c0 <SysTick_Config+0x40>)
 80004b0:	2207      	movs	r2, #7
 80004b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80004b4:	2300      	movs	r3, #0
}
 80004b6:	4618      	mov	r0, r3
 80004b8:	3708      	adds	r7, #8
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	e000e010 	.word	0xe000e010

080004c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80004cc:	6878      	ldr	r0, [r7, #4]
 80004ce:	f7ff ff2d 	bl	800032c <__NVIC_SetPriorityGrouping>
}
 80004d2:	bf00      	nop
 80004d4:	3708      	adds	r7, #8
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}

080004da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80004da:	b580      	push	{r7, lr}
 80004dc:	b086      	sub	sp, #24
 80004de:	af00      	add	r7, sp, #0
 80004e0:	4603      	mov	r3, r0
 80004e2:	60b9      	str	r1, [r7, #8]
 80004e4:	607a      	str	r2, [r7, #4]
 80004e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80004e8:	2300      	movs	r3, #0
 80004ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80004ec:	f7ff ff42 	bl	8000374 <__NVIC_GetPriorityGrouping>
 80004f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80004f2:	687a      	ldr	r2, [r7, #4]
 80004f4:	68b9      	ldr	r1, [r7, #8]
 80004f6:	6978      	ldr	r0, [r7, #20]
 80004f8:	f7ff ff90 	bl	800041c <NVIC_EncodePriority>
 80004fc:	4602      	mov	r2, r0
 80004fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000502:	4611      	mov	r1, r2
 8000504:	4618      	mov	r0, r3
 8000506:	f7ff ff5f 	bl	80003c8 <__NVIC_SetPriority>
}
 800050a:	bf00      	nop
 800050c:	3718      	adds	r7, #24
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}

08000512 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000512:	b580      	push	{r7, lr}
 8000514:	b082      	sub	sp, #8
 8000516:	af00      	add	r7, sp, #0
 8000518:	4603      	mov	r3, r0
 800051a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800051c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000520:	4618      	mov	r0, r3
 8000522:	f7ff ff35 	bl	8000390 <__NVIC_EnableIRQ>
}
 8000526:	bf00      	nop
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}

0800052e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800052e:	b580      	push	{r7, lr}
 8000530:	b082      	sub	sp, #8
 8000532:	af00      	add	r7, sp, #0
 8000534:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000536:	6878      	ldr	r0, [r7, #4]
 8000538:	f7ff ffa2 	bl	8000480 <SysTick_Config>
 800053c:	4603      	mov	r3, r0
}
 800053e:	4618      	mov	r0, r3
 8000540:	3708      	adds	r7, #8
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}
	...

08000548 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000548:	b580      	push	{r7, lr}
 800054a:	b084      	sub	sp, #16
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000550:	2300      	movs	r3, #0
 8000552:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800055a:	2b02      	cmp	r3, #2
 800055c:	d005      	beq.n	800056a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	2204      	movs	r2, #4
 8000562:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000564:	2301      	movs	r3, #1
 8000566:	73fb      	strb	r3, [r7, #15]
 8000568:	e0d6      	b.n	8000718 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	681a      	ldr	r2, [r3, #0]
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	f022 020e 	bic.w	r2, r2, #14
 8000578:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	681a      	ldr	r2, [r3, #0]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	f022 0201 	bic.w	r2, r2, #1
 8000588:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	461a      	mov	r2, r3
 8000590:	4b64      	ldr	r3, [pc, #400]	; (8000724 <HAL_DMA_Abort_IT+0x1dc>)
 8000592:	429a      	cmp	r2, r3
 8000594:	d958      	bls.n	8000648 <HAL_DMA_Abort_IT+0x100>
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4a63      	ldr	r2, [pc, #396]	; (8000728 <HAL_DMA_Abort_IT+0x1e0>)
 800059c:	4293      	cmp	r3, r2
 800059e:	d04f      	beq.n	8000640 <HAL_DMA_Abort_IT+0xf8>
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a61      	ldr	r2, [pc, #388]	; (800072c <HAL_DMA_Abort_IT+0x1e4>)
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d048      	beq.n	800063c <HAL_DMA_Abort_IT+0xf4>
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4a60      	ldr	r2, [pc, #384]	; (8000730 <HAL_DMA_Abort_IT+0x1e8>)
 80005b0:	4293      	cmp	r3, r2
 80005b2:	d040      	beq.n	8000636 <HAL_DMA_Abort_IT+0xee>
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a5e      	ldr	r2, [pc, #376]	; (8000734 <HAL_DMA_Abort_IT+0x1ec>)
 80005ba:	4293      	cmp	r3, r2
 80005bc:	d038      	beq.n	8000630 <HAL_DMA_Abort_IT+0xe8>
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	4a5d      	ldr	r2, [pc, #372]	; (8000738 <HAL_DMA_Abort_IT+0x1f0>)
 80005c4:	4293      	cmp	r3, r2
 80005c6:	d030      	beq.n	800062a <HAL_DMA_Abort_IT+0xe2>
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a5b      	ldr	r2, [pc, #364]	; (800073c <HAL_DMA_Abort_IT+0x1f4>)
 80005ce:	4293      	cmp	r3, r2
 80005d0:	d028      	beq.n	8000624 <HAL_DMA_Abort_IT+0xdc>
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	4a53      	ldr	r2, [pc, #332]	; (8000724 <HAL_DMA_Abort_IT+0x1dc>)
 80005d8:	4293      	cmp	r3, r2
 80005da:	d020      	beq.n	800061e <HAL_DMA_Abort_IT+0xd6>
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a57      	ldr	r2, [pc, #348]	; (8000740 <HAL_DMA_Abort_IT+0x1f8>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d019      	beq.n	800061a <HAL_DMA_Abort_IT+0xd2>
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	4a56      	ldr	r2, [pc, #344]	; (8000744 <HAL_DMA_Abort_IT+0x1fc>)
 80005ec:	4293      	cmp	r3, r2
 80005ee:	d012      	beq.n	8000616 <HAL_DMA_Abort_IT+0xce>
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a54      	ldr	r2, [pc, #336]	; (8000748 <HAL_DMA_Abort_IT+0x200>)
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d00a      	beq.n	8000610 <HAL_DMA_Abort_IT+0xc8>
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4a53      	ldr	r2, [pc, #332]	; (800074c <HAL_DMA_Abort_IT+0x204>)
 8000600:	4293      	cmp	r3, r2
 8000602:	d102      	bne.n	800060a <HAL_DMA_Abort_IT+0xc2>
 8000604:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000608:	e01b      	b.n	8000642 <HAL_DMA_Abort_IT+0xfa>
 800060a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800060e:	e018      	b.n	8000642 <HAL_DMA_Abort_IT+0xfa>
 8000610:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000614:	e015      	b.n	8000642 <HAL_DMA_Abort_IT+0xfa>
 8000616:	2310      	movs	r3, #16
 8000618:	e013      	b.n	8000642 <HAL_DMA_Abort_IT+0xfa>
 800061a:	2301      	movs	r3, #1
 800061c:	e011      	b.n	8000642 <HAL_DMA_Abort_IT+0xfa>
 800061e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000622:	e00e      	b.n	8000642 <HAL_DMA_Abort_IT+0xfa>
 8000624:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000628:	e00b      	b.n	8000642 <HAL_DMA_Abort_IT+0xfa>
 800062a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800062e:	e008      	b.n	8000642 <HAL_DMA_Abort_IT+0xfa>
 8000630:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000634:	e005      	b.n	8000642 <HAL_DMA_Abort_IT+0xfa>
 8000636:	f44f 7380 	mov.w	r3, #256	; 0x100
 800063a:	e002      	b.n	8000642 <HAL_DMA_Abort_IT+0xfa>
 800063c:	2310      	movs	r3, #16
 800063e:	e000      	b.n	8000642 <HAL_DMA_Abort_IT+0xfa>
 8000640:	2301      	movs	r3, #1
 8000642:	4a43      	ldr	r2, [pc, #268]	; (8000750 <HAL_DMA_Abort_IT+0x208>)
 8000644:	6053      	str	r3, [r2, #4]
 8000646:	e057      	b.n	80006f8 <HAL_DMA_Abort_IT+0x1b0>
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a36      	ldr	r2, [pc, #216]	; (8000728 <HAL_DMA_Abort_IT+0x1e0>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d04f      	beq.n	80006f2 <HAL_DMA_Abort_IT+0x1aa>
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	4a35      	ldr	r2, [pc, #212]	; (800072c <HAL_DMA_Abort_IT+0x1e4>)
 8000658:	4293      	cmp	r3, r2
 800065a:	d048      	beq.n	80006ee <HAL_DMA_Abort_IT+0x1a6>
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a33      	ldr	r2, [pc, #204]	; (8000730 <HAL_DMA_Abort_IT+0x1e8>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d040      	beq.n	80006e8 <HAL_DMA_Abort_IT+0x1a0>
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a32      	ldr	r2, [pc, #200]	; (8000734 <HAL_DMA_Abort_IT+0x1ec>)
 800066c:	4293      	cmp	r3, r2
 800066e:	d038      	beq.n	80006e2 <HAL_DMA_Abort_IT+0x19a>
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a30      	ldr	r2, [pc, #192]	; (8000738 <HAL_DMA_Abort_IT+0x1f0>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d030      	beq.n	80006dc <HAL_DMA_Abort_IT+0x194>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a2f      	ldr	r2, [pc, #188]	; (800073c <HAL_DMA_Abort_IT+0x1f4>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d028      	beq.n	80006d6 <HAL_DMA_Abort_IT+0x18e>
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a26      	ldr	r2, [pc, #152]	; (8000724 <HAL_DMA_Abort_IT+0x1dc>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d020      	beq.n	80006d0 <HAL_DMA_Abort_IT+0x188>
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4a2b      	ldr	r2, [pc, #172]	; (8000740 <HAL_DMA_Abort_IT+0x1f8>)
 8000694:	4293      	cmp	r3, r2
 8000696:	d019      	beq.n	80006cc <HAL_DMA_Abort_IT+0x184>
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a29      	ldr	r2, [pc, #164]	; (8000744 <HAL_DMA_Abort_IT+0x1fc>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d012      	beq.n	80006c8 <HAL_DMA_Abort_IT+0x180>
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	4a28      	ldr	r2, [pc, #160]	; (8000748 <HAL_DMA_Abort_IT+0x200>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	d00a      	beq.n	80006c2 <HAL_DMA_Abort_IT+0x17a>
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a26      	ldr	r2, [pc, #152]	; (800074c <HAL_DMA_Abort_IT+0x204>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d102      	bne.n	80006bc <HAL_DMA_Abort_IT+0x174>
 80006b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ba:	e01b      	b.n	80006f4 <HAL_DMA_Abort_IT+0x1ac>
 80006bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006c0:	e018      	b.n	80006f4 <HAL_DMA_Abort_IT+0x1ac>
 80006c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006c6:	e015      	b.n	80006f4 <HAL_DMA_Abort_IT+0x1ac>
 80006c8:	2310      	movs	r3, #16
 80006ca:	e013      	b.n	80006f4 <HAL_DMA_Abort_IT+0x1ac>
 80006cc:	2301      	movs	r3, #1
 80006ce:	e011      	b.n	80006f4 <HAL_DMA_Abort_IT+0x1ac>
 80006d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80006d4:	e00e      	b.n	80006f4 <HAL_DMA_Abort_IT+0x1ac>
 80006d6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80006da:	e00b      	b.n	80006f4 <HAL_DMA_Abort_IT+0x1ac>
 80006dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006e0:	e008      	b.n	80006f4 <HAL_DMA_Abort_IT+0x1ac>
 80006e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006e6:	e005      	b.n	80006f4 <HAL_DMA_Abort_IT+0x1ac>
 80006e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006ec:	e002      	b.n	80006f4 <HAL_DMA_Abort_IT+0x1ac>
 80006ee:	2310      	movs	r3, #16
 80006f0:	e000      	b.n	80006f4 <HAL_DMA_Abort_IT+0x1ac>
 80006f2:	2301      	movs	r3, #1
 80006f4:	4a17      	ldr	r2, [pc, #92]	; (8000754 <HAL_DMA_Abort_IT+0x20c>)
 80006f6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	2201      	movs	r2, #1
 80006fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2200      	movs	r2, #0
 8000704:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800070c:	2b00      	cmp	r3, #0
 800070e:	d003      	beq.n	8000718 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000714:	6878      	ldr	r0, [r7, #4]
 8000716:	4798      	blx	r3
    } 
  }
  return status;
 8000718:	7bfb      	ldrb	r3, [r7, #15]
}
 800071a:	4618      	mov	r0, r3
 800071c:	3710      	adds	r7, #16
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40020080 	.word	0x40020080
 8000728:	40020008 	.word	0x40020008
 800072c:	4002001c 	.word	0x4002001c
 8000730:	40020030 	.word	0x40020030
 8000734:	40020044 	.word	0x40020044
 8000738:	40020058 	.word	0x40020058
 800073c:	4002006c 	.word	0x4002006c
 8000740:	40020408 	.word	0x40020408
 8000744:	4002041c 	.word	0x4002041c
 8000748:	40020430 	.word	0x40020430
 800074c:	40020444 	.word	0x40020444
 8000750:	40020400 	.word	0x40020400
 8000754:	40020000 	.word	0x40020000

08000758 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000758:	b480      	push	{r7}
 800075a:	b08b      	sub	sp, #44	; 0x2c
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000762:	2300      	movs	r3, #0
 8000764:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000766:	2300      	movs	r3, #0
 8000768:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800076a:	e133      	b.n	80009d4 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800076c:	2201      	movs	r2, #1
 800076e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000770:	fa02 f303 	lsl.w	r3, r2, r3
 8000774:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	69fa      	ldr	r2, [r7, #28]
 800077c:	4013      	ands	r3, r2
 800077e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000780:	69ba      	ldr	r2, [r7, #24]
 8000782:	69fb      	ldr	r3, [r7, #28]
 8000784:	429a      	cmp	r2, r3
 8000786:	f040 8122 	bne.w	80009ce <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	2b12      	cmp	r3, #18
 8000790:	d034      	beq.n	80007fc <HAL_GPIO_Init+0xa4>
 8000792:	2b12      	cmp	r3, #18
 8000794:	d80d      	bhi.n	80007b2 <HAL_GPIO_Init+0x5a>
 8000796:	2b02      	cmp	r3, #2
 8000798:	d02b      	beq.n	80007f2 <HAL_GPIO_Init+0x9a>
 800079a:	2b02      	cmp	r3, #2
 800079c:	d804      	bhi.n	80007a8 <HAL_GPIO_Init+0x50>
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d031      	beq.n	8000806 <HAL_GPIO_Init+0xae>
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d01c      	beq.n	80007e0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80007a6:	e048      	b.n	800083a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80007a8:	2b03      	cmp	r3, #3
 80007aa:	d043      	beq.n	8000834 <HAL_GPIO_Init+0xdc>
 80007ac:	2b11      	cmp	r3, #17
 80007ae:	d01b      	beq.n	80007e8 <HAL_GPIO_Init+0x90>
          break;
 80007b0:	e043      	b.n	800083a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80007b2:	4a8f      	ldr	r2, [pc, #572]	; (80009f0 <HAL_GPIO_Init+0x298>)
 80007b4:	4293      	cmp	r3, r2
 80007b6:	d026      	beq.n	8000806 <HAL_GPIO_Init+0xae>
 80007b8:	4a8d      	ldr	r2, [pc, #564]	; (80009f0 <HAL_GPIO_Init+0x298>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d806      	bhi.n	80007cc <HAL_GPIO_Init+0x74>
 80007be:	4a8d      	ldr	r2, [pc, #564]	; (80009f4 <HAL_GPIO_Init+0x29c>)
 80007c0:	4293      	cmp	r3, r2
 80007c2:	d020      	beq.n	8000806 <HAL_GPIO_Init+0xae>
 80007c4:	4a8c      	ldr	r2, [pc, #560]	; (80009f8 <HAL_GPIO_Init+0x2a0>)
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d01d      	beq.n	8000806 <HAL_GPIO_Init+0xae>
          break;
 80007ca:	e036      	b.n	800083a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80007cc:	4a8b      	ldr	r2, [pc, #556]	; (80009fc <HAL_GPIO_Init+0x2a4>)
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d019      	beq.n	8000806 <HAL_GPIO_Init+0xae>
 80007d2:	4a8b      	ldr	r2, [pc, #556]	; (8000a00 <HAL_GPIO_Init+0x2a8>)
 80007d4:	4293      	cmp	r3, r2
 80007d6:	d016      	beq.n	8000806 <HAL_GPIO_Init+0xae>
 80007d8:	4a8a      	ldr	r2, [pc, #552]	; (8000a04 <HAL_GPIO_Init+0x2ac>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d013      	beq.n	8000806 <HAL_GPIO_Init+0xae>
          break;
 80007de:	e02c      	b.n	800083a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	623b      	str	r3, [r7, #32]
          break;
 80007e6:	e028      	b.n	800083a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	3304      	adds	r3, #4
 80007ee:	623b      	str	r3, [r7, #32]
          break;
 80007f0:	e023      	b.n	800083a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	68db      	ldr	r3, [r3, #12]
 80007f6:	3308      	adds	r3, #8
 80007f8:	623b      	str	r3, [r7, #32]
          break;
 80007fa:	e01e      	b.n	800083a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	68db      	ldr	r3, [r3, #12]
 8000800:	330c      	adds	r3, #12
 8000802:	623b      	str	r3, [r7, #32]
          break;
 8000804:	e019      	b.n	800083a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	689b      	ldr	r3, [r3, #8]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d102      	bne.n	8000814 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800080e:	2304      	movs	r3, #4
 8000810:	623b      	str	r3, [r7, #32]
          break;
 8000812:	e012      	b.n	800083a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	689b      	ldr	r3, [r3, #8]
 8000818:	2b01      	cmp	r3, #1
 800081a:	d105      	bne.n	8000828 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800081c:	2308      	movs	r3, #8
 800081e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	69fa      	ldr	r2, [r7, #28]
 8000824:	611a      	str	r2, [r3, #16]
          break;
 8000826:	e008      	b.n	800083a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000828:	2308      	movs	r3, #8
 800082a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	69fa      	ldr	r2, [r7, #28]
 8000830:	615a      	str	r2, [r3, #20]
          break;
 8000832:	e002      	b.n	800083a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000834:	2300      	movs	r3, #0
 8000836:	623b      	str	r3, [r7, #32]
          break;
 8000838:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800083a:	69bb      	ldr	r3, [r7, #24]
 800083c:	2bff      	cmp	r3, #255	; 0xff
 800083e:	d801      	bhi.n	8000844 <HAL_GPIO_Init+0xec>
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	e001      	b.n	8000848 <HAL_GPIO_Init+0xf0>
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	3304      	adds	r3, #4
 8000848:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800084a:	69bb      	ldr	r3, [r7, #24]
 800084c:	2bff      	cmp	r3, #255	; 0xff
 800084e:	d802      	bhi.n	8000856 <HAL_GPIO_Init+0xfe>
 8000850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	e002      	b.n	800085c <HAL_GPIO_Init+0x104>
 8000856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000858:	3b08      	subs	r3, #8
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	210f      	movs	r1, #15
 8000864:	693b      	ldr	r3, [r7, #16]
 8000866:	fa01 f303 	lsl.w	r3, r1, r3
 800086a:	43db      	mvns	r3, r3
 800086c:	401a      	ands	r2, r3
 800086e:	6a39      	ldr	r1, [r7, #32]
 8000870:	693b      	ldr	r3, [r7, #16]
 8000872:	fa01 f303 	lsl.w	r3, r1, r3
 8000876:	431a      	orrs	r2, r3
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	685b      	ldr	r3, [r3, #4]
 8000880:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000884:	2b00      	cmp	r3, #0
 8000886:	f000 80a2 	beq.w	80009ce <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800088a:	4b5f      	ldr	r3, [pc, #380]	; (8000a08 <HAL_GPIO_Init+0x2b0>)
 800088c:	699b      	ldr	r3, [r3, #24]
 800088e:	4a5e      	ldr	r2, [pc, #376]	; (8000a08 <HAL_GPIO_Init+0x2b0>)
 8000890:	f043 0301 	orr.w	r3, r3, #1
 8000894:	6193      	str	r3, [r2, #24]
 8000896:	4b5c      	ldr	r3, [pc, #368]	; (8000a08 <HAL_GPIO_Init+0x2b0>)
 8000898:	699b      	ldr	r3, [r3, #24]
 800089a:	f003 0301 	and.w	r3, r3, #1
 800089e:	60bb      	str	r3, [r7, #8]
 80008a0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80008a2:	4a5a      	ldr	r2, [pc, #360]	; (8000a0c <HAL_GPIO_Init+0x2b4>)
 80008a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a6:	089b      	lsrs	r3, r3, #2
 80008a8:	3302      	adds	r3, #2
 80008aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008ae:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80008b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008b2:	f003 0303 	and.w	r3, r3, #3
 80008b6:	009b      	lsls	r3, r3, #2
 80008b8:	220f      	movs	r2, #15
 80008ba:	fa02 f303 	lsl.w	r3, r2, r3
 80008be:	43db      	mvns	r3, r3
 80008c0:	68fa      	ldr	r2, [r7, #12]
 80008c2:	4013      	ands	r3, r2
 80008c4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	4a51      	ldr	r2, [pc, #324]	; (8000a10 <HAL_GPIO_Init+0x2b8>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d01f      	beq.n	800090e <HAL_GPIO_Init+0x1b6>
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	4a50      	ldr	r2, [pc, #320]	; (8000a14 <HAL_GPIO_Init+0x2bc>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d019      	beq.n	800090a <HAL_GPIO_Init+0x1b2>
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4a4f      	ldr	r2, [pc, #316]	; (8000a18 <HAL_GPIO_Init+0x2c0>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d013      	beq.n	8000906 <HAL_GPIO_Init+0x1ae>
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	4a4e      	ldr	r2, [pc, #312]	; (8000a1c <HAL_GPIO_Init+0x2c4>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d00d      	beq.n	8000902 <HAL_GPIO_Init+0x1aa>
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4a4d      	ldr	r2, [pc, #308]	; (8000a20 <HAL_GPIO_Init+0x2c8>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d007      	beq.n	80008fe <HAL_GPIO_Init+0x1a6>
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	4a4c      	ldr	r2, [pc, #304]	; (8000a24 <HAL_GPIO_Init+0x2cc>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d101      	bne.n	80008fa <HAL_GPIO_Init+0x1a2>
 80008f6:	2305      	movs	r3, #5
 80008f8:	e00a      	b.n	8000910 <HAL_GPIO_Init+0x1b8>
 80008fa:	2306      	movs	r3, #6
 80008fc:	e008      	b.n	8000910 <HAL_GPIO_Init+0x1b8>
 80008fe:	2304      	movs	r3, #4
 8000900:	e006      	b.n	8000910 <HAL_GPIO_Init+0x1b8>
 8000902:	2303      	movs	r3, #3
 8000904:	e004      	b.n	8000910 <HAL_GPIO_Init+0x1b8>
 8000906:	2302      	movs	r3, #2
 8000908:	e002      	b.n	8000910 <HAL_GPIO_Init+0x1b8>
 800090a:	2301      	movs	r3, #1
 800090c:	e000      	b.n	8000910 <HAL_GPIO_Init+0x1b8>
 800090e:	2300      	movs	r3, #0
 8000910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000912:	f002 0203 	and.w	r2, r2, #3
 8000916:	0092      	lsls	r2, r2, #2
 8000918:	4093      	lsls	r3, r2
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	4313      	orrs	r3, r2
 800091e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000920:	493a      	ldr	r1, [pc, #232]	; (8000a0c <HAL_GPIO_Init+0x2b4>)
 8000922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000924:	089b      	lsrs	r3, r3, #2
 8000926:	3302      	adds	r3, #2
 8000928:	68fa      	ldr	r2, [r7, #12]
 800092a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000936:	2b00      	cmp	r3, #0
 8000938:	d006      	beq.n	8000948 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800093a:	4b3b      	ldr	r3, [pc, #236]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	493a      	ldr	r1, [pc, #232]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 8000940:	69bb      	ldr	r3, [r7, #24]
 8000942:	4313      	orrs	r3, r2
 8000944:	600b      	str	r3, [r1, #0]
 8000946:	e006      	b.n	8000956 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000948:	4b37      	ldr	r3, [pc, #220]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	69bb      	ldr	r3, [r7, #24]
 800094e:	43db      	mvns	r3, r3
 8000950:	4935      	ldr	r1, [pc, #212]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 8000952:	4013      	ands	r3, r2
 8000954:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800095e:	2b00      	cmp	r3, #0
 8000960:	d006      	beq.n	8000970 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000962:	4b31      	ldr	r3, [pc, #196]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 8000964:	685a      	ldr	r2, [r3, #4]
 8000966:	4930      	ldr	r1, [pc, #192]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 8000968:	69bb      	ldr	r3, [r7, #24]
 800096a:	4313      	orrs	r3, r2
 800096c:	604b      	str	r3, [r1, #4]
 800096e:	e006      	b.n	800097e <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000970:	4b2d      	ldr	r3, [pc, #180]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 8000972:	685a      	ldr	r2, [r3, #4]
 8000974:	69bb      	ldr	r3, [r7, #24]
 8000976:	43db      	mvns	r3, r3
 8000978:	492b      	ldr	r1, [pc, #172]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 800097a:	4013      	ands	r3, r2
 800097c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000986:	2b00      	cmp	r3, #0
 8000988:	d006      	beq.n	8000998 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800098a:	4b27      	ldr	r3, [pc, #156]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 800098c:	689a      	ldr	r2, [r3, #8]
 800098e:	4926      	ldr	r1, [pc, #152]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 8000990:	69bb      	ldr	r3, [r7, #24]
 8000992:	4313      	orrs	r3, r2
 8000994:	608b      	str	r3, [r1, #8]
 8000996:	e006      	b.n	80009a6 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000998:	4b23      	ldr	r3, [pc, #140]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 800099a:	689a      	ldr	r2, [r3, #8]
 800099c:	69bb      	ldr	r3, [r7, #24]
 800099e:	43db      	mvns	r3, r3
 80009a0:	4921      	ldr	r1, [pc, #132]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 80009a2:	4013      	ands	r3, r2
 80009a4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	685b      	ldr	r3, [r3, #4]
 80009aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d006      	beq.n	80009c0 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80009b2:	4b1d      	ldr	r3, [pc, #116]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 80009b4:	68da      	ldr	r2, [r3, #12]
 80009b6:	491c      	ldr	r1, [pc, #112]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 80009b8:	69bb      	ldr	r3, [r7, #24]
 80009ba:	4313      	orrs	r3, r2
 80009bc:	60cb      	str	r3, [r1, #12]
 80009be:	e006      	b.n	80009ce <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80009c0:	4b19      	ldr	r3, [pc, #100]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 80009c2:	68da      	ldr	r2, [r3, #12]
 80009c4:	69bb      	ldr	r3, [r7, #24]
 80009c6:	43db      	mvns	r3, r3
 80009c8:	4917      	ldr	r1, [pc, #92]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 80009ca:	4013      	ands	r3, r2
 80009cc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80009ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009d0:	3301      	adds	r3, #1
 80009d2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009da:	fa22 f303 	lsr.w	r3, r2, r3
 80009de:	2b00      	cmp	r3, #0
 80009e0:	f47f aec4 	bne.w	800076c <HAL_GPIO_Init+0x14>
  }
}
 80009e4:	bf00      	nop
 80009e6:	372c      	adds	r7, #44	; 0x2c
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bc80      	pop	{r7}
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	10210000 	.word	0x10210000
 80009f4:	10110000 	.word	0x10110000
 80009f8:	10120000 	.word	0x10120000
 80009fc:	10310000 	.word	0x10310000
 8000a00:	10320000 	.word	0x10320000
 8000a04:	10220000 	.word	0x10220000
 8000a08:	40021000 	.word	0x40021000
 8000a0c:	40010000 	.word	0x40010000
 8000a10:	40010800 	.word	0x40010800
 8000a14:	40010c00 	.word	0x40010c00
 8000a18:	40011000 	.word	0x40011000
 8000a1c:	40011400 	.word	0x40011400
 8000a20:	40011800 	.word	0x40011800
 8000a24:	40011c00 	.word	0x40011c00
 8000a28:	40010400 	.word	0x40010400

08000a2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	460b      	mov	r3, r1
 8000a36:	807b      	strh	r3, [r7, #2]
 8000a38:	4613      	mov	r3, r2
 8000a3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a3c:	787b      	ldrb	r3, [r7, #1]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d003      	beq.n	8000a4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a42:	887a      	ldrh	r2, [r7, #2]
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000a48:	e003      	b.n	8000a52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a4a:	887b      	ldrh	r3, [r7, #2]
 8000a4c:	041a      	lsls	r2, r3, #16
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	611a      	str	r2, [r3, #16]
}
 8000a52:	bf00      	nop
 8000a54:	370c      	adds	r7, #12
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bc80      	pop	{r7}
 8000a5a:	4770      	bx	lr

08000a5c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	4603      	mov	r3, r0
 8000a64:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000a66:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000a68:	695a      	ldr	r2, [r3, #20]
 8000a6a:	88fb      	ldrh	r3, [r7, #6]
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d006      	beq.n	8000a80 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000a72:	4a05      	ldr	r2, [pc, #20]	; (8000a88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000a74:	88fb      	ldrh	r3, [r7, #6]
 8000a76:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000a78:	88fb      	ldrh	r3, [r7, #6]
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f001 ffd1 	bl	8002a22 <HAL_GPIO_EXTI_Callback>
  }
}
 8000a80:	bf00      	nop
 8000a82:	3708      	adds	r7, #8
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	40010400 	.word	0x40010400

08000a8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b086      	sub	sp, #24
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d101      	bne.n	8000a9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	e26c      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	f000 8087 	beq.w	8000bba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000aac:	4b92      	ldr	r3, [pc, #584]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	f003 030c 	and.w	r3, r3, #12
 8000ab4:	2b04      	cmp	r3, #4
 8000ab6:	d00c      	beq.n	8000ad2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ab8:	4b8f      	ldr	r3, [pc, #572]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f003 030c 	and.w	r3, r3, #12
 8000ac0:	2b08      	cmp	r3, #8
 8000ac2:	d112      	bne.n	8000aea <HAL_RCC_OscConfig+0x5e>
 8000ac4:	4b8c      	ldr	r3, [pc, #560]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000acc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ad0:	d10b      	bne.n	8000aea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ad2:	4b89      	ldr	r3, [pc, #548]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d06c      	beq.n	8000bb8 <HAL_RCC_OscConfig+0x12c>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d168      	bne.n	8000bb8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	e246      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000af2:	d106      	bne.n	8000b02 <HAL_RCC_OscConfig+0x76>
 8000af4:	4b80      	ldr	r3, [pc, #512]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a7f      	ldr	r2, [pc, #508]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000afa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000afe:	6013      	str	r3, [r2, #0]
 8000b00:	e02e      	b.n	8000b60 <HAL_RCC_OscConfig+0xd4>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d10c      	bne.n	8000b24 <HAL_RCC_OscConfig+0x98>
 8000b0a:	4b7b      	ldr	r3, [pc, #492]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a7a      	ldr	r2, [pc, #488]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b14:	6013      	str	r3, [r2, #0]
 8000b16:	4b78      	ldr	r3, [pc, #480]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a77      	ldr	r2, [pc, #476]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b20:	6013      	str	r3, [r2, #0]
 8000b22:	e01d      	b.n	8000b60 <HAL_RCC_OscConfig+0xd4>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b2c:	d10c      	bne.n	8000b48 <HAL_RCC_OscConfig+0xbc>
 8000b2e:	4b72      	ldr	r3, [pc, #456]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4a71      	ldr	r2, [pc, #452]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b38:	6013      	str	r3, [r2, #0]
 8000b3a:	4b6f      	ldr	r3, [pc, #444]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a6e      	ldr	r2, [pc, #440]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b44:	6013      	str	r3, [r2, #0]
 8000b46:	e00b      	b.n	8000b60 <HAL_RCC_OscConfig+0xd4>
 8000b48:	4b6b      	ldr	r3, [pc, #428]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a6a      	ldr	r2, [pc, #424]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b52:	6013      	str	r3, [r2, #0]
 8000b54:	4b68      	ldr	r3, [pc, #416]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a67      	ldr	r2, [pc, #412]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b5e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d013      	beq.n	8000b90 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b68:	f7ff fbb4 	bl	80002d4 <HAL_GetTick>
 8000b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b6e:	e008      	b.n	8000b82 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b70:	f7ff fbb0 	bl	80002d4 <HAL_GetTick>
 8000b74:	4602      	mov	r2, r0
 8000b76:	693b      	ldr	r3, [r7, #16]
 8000b78:	1ad3      	subs	r3, r2, r3
 8000b7a:	2b64      	cmp	r3, #100	; 0x64
 8000b7c:	d901      	bls.n	8000b82 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b7e:	2303      	movs	r3, #3
 8000b80:	e1fa      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b82:	4b5d      	ldr	r3, [pc, #372]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d0f0      	beq.n	8000b70 <HAL_RCC_OscConfig+0xe4>
 8000b8e:	e014      	b.n	8000bba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b90:	f7ff fba0 	bl	80002d4 <HAL_GetTick>
 8000b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b96:	e008      	b.n	8000baa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b98:	f7ff fb9c 	bl	80002d4 <HAL_GetTick>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	2b64      	cmp	r3, #100	; 0x64
 8000ba4:	d901      	bls.n	8000baa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	e1e6      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000baa:	4b53      	ldr	r3, [pc, #332]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d1f0      	bne.n	8000b98 <HAL_RCC_OscConfig+0x10c>
 8000bb6:	e000      	b.n	8000bba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f003 0302 	and.w	r3, r3, #2
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d063      	beq.n	8000c8e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000bc6:	4b4c      	ldr	r3, [pc, #304]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f003 030c 	and.w	r3, r3, #12
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d00b      	beq.n	8000bea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000bd2:	4b49      	ldr	r3, [pc, #292]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f003 030c 	and.w	r3, r3, #12
 8000bda:	2b08      	cmp	r3, #8
 8000bdc:	d11c      	bne.n	8000c18 <HAL_RCC_OscConfig+0x18c>
 8000bde:	4b46      	ldr	r3, [pc, #280]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d116      	bne.n	8000c18 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bea:	4b43      	ldr	r3, [pc, #268]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f003 0302 	and.w	r3, r3, #2
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d005      	beq.n	8000c02 <HAL_RCC_OscConfig+0x176>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	691b      	ldr	r3, [r3, #16]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d001      	beq.n	8000c02 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e1ba      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c02:	4b3d      	ldr	r3, [pc, #244]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	695b      	ldr	r3, [r3, #20]
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	4939      	ldr	r1, [pc, #228]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000c12:	4313      	orrs	r3, r2
 8000c14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c16:	e03a      	b.n	8000c8e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	691b      	ldr	r3, [r3, #16]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d020      	beq.n	8000c62 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c20:	4b36      	ldr	r3, [pc, #216]	; (8000cfc <HAL_RCC_OscConfig+0x270>)
 8000c22:	2201      	movs	r2, #1
 8000c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c26:	f7ff fb55 	bl	80002d4 <HAL_GetTick>
 8000c2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c2c:	e008      	b.n	8000c40 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c2e:	f7ff fb51 	bl	80002d4 <HAL_GetTick>
 8000c32:	4602      	mov	r2, r0
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	1ad3      	subs	r3, r2, r3
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d901      	bls.n	8000c40 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	e19b      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c40:	4b2d      	ldr	r3, [pc, #180]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f003 0302 	and.w	r3, r3, #2
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d0f0      	beq.n	8000c2e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c4c:	4b2a      	ldr	r3, [pc, #168]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	695b      	ldr	r3, [r3, #20]
 8000c58:	00db      	lsls	r3, r3, #3
 8000c5a:	4927      	ldr	r1, [pc, #156]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	600b      	str	r3, [r1, #0]
 8000c60:	e015      	b.n	8000c8e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c62:	4b26      	ldr	r3, [pc, #152]	; (8000cfc <HAL_RCC_OscConfig+0x270>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c68:	f7ff fb34 	bl	80002d4 <HAL_GetTick>
 8000c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c6e:	e008      	b.n	8000c82 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c70:	f7ff fb30 	bl	80002d4 <HAL_GetTick>
 8000c74:	4602      	mov	r2, r0
 8000c76:	693b      	ldr	r3, [r7, #16]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	2b02      	cmp	r3, #2
 8000c7c:	d901      	bls.n	8000c82 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	e17a      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c82:	4b1d      	ldr	r3, [pc, #116]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d1f0      	bne.n	8000c70 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f003 0308 	and.w	r3, r3, #8
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d03a      	beq.n	8000d10 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	699b      	ldr	r3, [r3, #24]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d019      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ca2:	4b17      	ldr	r3, [pc, #92]	; (8000d00 <HAL_RCC_OscConfig+0x274>)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ca8:	f7ff fb14 	bl	80002d4 <HAL_GetTick>
 8000cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cae:	e008      	b.n	8000cc2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cb0:	f7ff fb10 	bl	80002d4 <HAL_GetTick>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	d901      	bls.n	8000cc2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	e15a      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cc2:	4b0d      	ldr	r3, [pc, #52]	; (8000cf8 <HAL_RCC_OscConfig+0x26c>)
 8000cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cc6:	f003 0302 	and.w	r3, r3, #2
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d0f0      	beq.n	8000cb0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000cce:	2001      	movs	r0, #1
 8000cd0:	f000 fada 	bl	8001288 <RCC_Delay>
 8000cd4:	e01c      	b.n	8000d10 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000cd6:	4b0a      	ldr	r3, [pc, #40]	; (8000d00 <HAL_RCC_OscConfig+0x274>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cdc:	f7ff fafa 	bl	80002d4 <HAL_GetTick>
 8000ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ce2:	e00f      	b.n	8000d04 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ce4:	f7ff faf6 	bl	80002d4 <HAL_GetTick>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	693b      	ldr	r3, [r7, #16]
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d908      	bls.n	8000d04 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	e140      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
 8000cf6:	bf00      	nop
 8000cf8:	40021000 	.word	0x40021000
 8000cfc:	42420000 	.word	0x42420000
 8000d00:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d04:	4b9e      	ldr	r3, [pc, #632]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d08:	f003 0302 	and.w	r3, r3, #2
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d1e9      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f003 0304 	and.w	r3, r3, #4
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	f000 80a6 	beq.w	8000e6a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d22:	4b97      	ldr	r3, [pc, #604]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000d24:	69db      	ldr	r3, [r3, #28]
 8000d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d10d      	bne.n	8000d4a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d2e:	4b94      	ldr	r3, [pc, #592]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000d30:	69db      	ldr	r3, [r3, #28]
 8000d32:	4a93      	ldr	r2, [pc, #588]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d38:	61d3      	str	r3, [r2, #28]
 8000d3a:	4b91      	ldr	r3, [pc, #580]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000d3c:	69db      	ldr	r3, [r3, #28]
 8000d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d42:	60bb      	str	r3, [r7, #8]
 8000d44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d46:	2301      	movs	r3, #1
 8000d48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d4a:	4b8e      	ldr	r3, [pc, #568]	; (8000f84 <HAL_RCC_OscConfig+0x4f8>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d118      	bne.n	8000d88 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d56:	4b8b      	ldr	r3, [pc, #556]	; (8000f84 <HAL_RCC_OscConfig+0x4f8>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a8a      	ldr	r2, [pc, #552]	; (8000f84 <HAL_RCC_OscConfig+0x4f8>)
 8000d5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d62:	f7ff fab7 	bl	80002d4 <HAL_GetTick>
 8000d66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d68:	e008      	b.n	8000d7c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d6a:	f7ff fab3 	bl	80002d4 <HAL_GetTick>
 8000d6e:	4602      	mov	r2, r0
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	1ad3      	subs	r3, r2, r3
 8000d74:	2b64      	cmp	r3, #100	; 0x64
 8000d76:	d901      	bls.n	8000d7c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	e0fd      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d7c:	4b81      	ldr	r3, [pc, #516]	; (8000f84 <HAL_RCC_OscConfig+0x4f8>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d0f0      	beq.n	8000d6a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d106      	bne.n	8000d9e <HAL_RCC_OscConfig+0x312>
 8000d90:	4b7b      	ldr	r3, [pc, #492]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000d92:	6a1b      	ldr	r3, [r3, #32]
 8000d94:	4a7a      	ldr	r2, [pc, #488]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000d96:	f043 0301 	orr.w	r3, r3, #1
 8000d9a:	6213      	str	r3, [r2, #32]
 8000d9c:	e02d      	b.n	8000dfa <HAL_RCC_OscConfig+0x36e>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d10c      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x334>
 8000da6:	4b76      	ldr	r3, [pc, #472]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000da8:	6a1b      	ldr	r3, [r3, #32]
 8000daa:	4a75      	ldr	r2, [pc, #468]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000dac:	f023 0301 	bic.w	r3, r3, #1
 8000db0:	6213      	str	r3, [r2, #32]
 8000db2:	4b73      	ldr	r3, [pc, #460]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000db4:	6a1b      	ldr	r3, [r3, #32]
 8000db6:	4a72      	ldr	r2, [pc, #456]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000db8:	f023 0304 	bic.w	r3, r3, #4
 8000dbc:	6213      	str	r3, [r2, #32]
 8000dbe:	e01c      	b.n	8000dfa <HAL_RCC_OscConfig+0x36e>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	2b05      	cmp	r3, #5
 8000dc6:	d10c      	bne.n	8000de2 <HAL_RCC_OscConfig+0x356>
 8000dc8:	4b6d      	ldr	r3, [pc, #436]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000dca:	6a1b      	ldr	r3, [r3, #32]
 8000dcc:	4a6c      	ldr	r2, [pc, #432]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000dce:	f043 0304 	orr.w	r3, r3, #4
 8000dd2:	6213      	str	r3, [r2, #32]
 8000dd4:	4b6a      	ldr	r3, [pc, #424]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000dd6:	6a1b      	ldr	r3, [r3, #32]
 8000dd8:	4a69      	ldr	r2, [pc, #420]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000dda:	f043 0301 	orr.w	r3, r3, #1
 8000dde:	6213      	str	r3, [r2, #32]
 8000de0:	e00b      	b.n	8000dfa <HAL_RCC_OscConfig+0x36e>
 8000de2:	4b67      	ldr	r3, [pc, #412]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000de4:	6a1b      	ldr	r3, [r3, #32]
 8000de6:	4a66      	ldr	r2, [pc, #408]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000de8:	f023 0301 	bic.w	r3, r3, #1
 8000dec:	6213      	str	r3, [r2, #32]
 8000dee:	4b64      	ldr	r3, [pc, #400]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000df0:	6a1b      	ldr	r3, [r3, #32]
 8000df2:	4a63      	ldr	r2, [pc, #396]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000df4:	f023 0304 	bic.w	r3, r3, #4
 8000df8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	68db      	ldr	r3, [r3, #12]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d015      	beq.n	8000e2e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e02:	f7ff fa67 	bl	80002d4 <HAL_GetTick>
 8000e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e08:	e00a      	b.n	8000e20 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e0a:	f7ff fa63 	bl	80002d4 <HAL_GetTick>
 8000e0e:	4602      	mov	r2, r0
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	1ad3      	subs	r3, r2, r3
 8000e14:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d901      	bls.n	8000e20 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	e0ab      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e20:	4b57      	ldr	r3, [pc, #348]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000e22:	6a1b      	ldr	r3, [r3, #32]
 8000e24:	f003 0302 	and.w	r3, r3, #2
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d0ee      	beq.n	8000e0a <HAL_RCC_OscConfig+0x37e>
 8000e2c:	e014      	b.n	8000e58 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e2e:	f7ff fa51 	bl	80002d4 <HAL_GetTick>
 8000e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e34:	e00a      	b.n	8000e4c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e36:	f7ff fa4d 	bl	80002d4 <HAL_GetTick>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	1ad3      	subs	r3, r2, r3
 8000e40:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d901      	bls.n	8000e4c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	e095      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e4c:	4b4c      	ldr	r3, [pc, #304]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000e4e:	6a1b      	ldr	r3, [r3, #32]
 8000e50:	f003 0302 	and.w	r3, r3, #2
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d1ee      	bne.n	8000e36 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e58:	7dfb      	ldrb	r3, [r7, #23]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d105      	bne.n	8000e6a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e5e:	4b48      	ldr	r3, [pc, #288]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000e60:	69db      	ldr	r3, [r3, #28]
 8000e62:	4a47      	ldr	r2, [pc, #284]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000e64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e68:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	69db      	ldr	r3, [r3, #28]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	f000 8081 	beq.w	8000f76 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e74:	4b42      	ldr	r3, [pc, #264]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f003 030c 	and.w	r3, r3, #12
 8000e7c:	2b08      	cmp	r3, #8
 8000e7e:	d061      	beq.n	8000f44 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	69db      	ldr	r3, [r3, #28]
 8000e84:	2b02      	cmp	r3, #2
 8000e86:	d146      	bne.n	8000f16 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e88:	4b3f      	ldr	r3, [pc, #252]	; (8000f88 <HAL_RCC_OscConfig+0x4fc>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8e:	f7ff fa21 	bl	80002d4 <HAL_GetTick>
 8000e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e94:	e008      	b.n	8000ea8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e96:	f7ff fa1d 	bl	80002d4 <HAL_GetTick>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d901      	bls.n	8000ea8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	e067      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ea8:	4b35      	ldr	r3, [pc, #212]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d1f0      	bne.n	8000e96 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6a1b      	ldr	r3, [r3, #32]
 8000eb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ebc:	d108      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ebe:	4b30      	ldr	r3, [pc, #192]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	689b      	ldr	r3, [r3, #8]
 8000eca:	492d      	ldr	r1, [pc, #180]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ed0:	4b2b      	ldr	r3, [pc, #172]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6a19      	ldr	r1, [r3, #32]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee0:	430b      	orrs	r3, r1
 8000ee2:	4927      	ldr	r1, [pc, #156]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ee8:	4b27      	ldr	r3, [pc, #156]	; (8000f88 <HAL_RCC_OscConfig+0x4fc>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eee:	f7ff f9f1 	bl	80002d4 <HAL_GetTick>
 8000ef2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ef4:	e008      	b.n	8000f08 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ef6:	f7ff f9ed 	bl	80002d4 <HAL_GetTick>
 8000efa:	4602      	mov	r2, r0
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	1ad3      	subs	r3, r2, r3
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d901      	bls.n	8000f08 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f04:	2303      	movs	r3, #3
 8000f06:	e037      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f08:	4b1d      	ldr	r3, [pc, #116]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d0f0      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x46a>
 8000f14:	e02f      	b.n	8000f76 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f16:	4b1c      	ldr	r3, [pc, #112]	; (8000f88 <HAL_RCC_OscConfig+0x4fc>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f1c:	f7ff f9da 	bl	80002d4 <HAL_GetTick>
 8000f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f22:	e008      	b.n	8000f36 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f24:	f7ff f9d6 	bl	80002d4 <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	2b02      	cmp	r3, #2
 8000f30:	d901      	bls.n	8000f36 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f32:	2303      	movs	r3, #3
 8000f34:	e020      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f36:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d1f0      	bne.n	8000f24 <HAL_RCC_OscConfig+0x498>
 8000f42:	e018      	b.n	8000f76 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	69db      	ldr	r3, [r3, #28]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d101      	bne.n	8000f50 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	e013      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f50:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <HAL_RCC_OscConfig+0x4f4>)
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6a1b      	ldr	r3, [r3, #32]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d106      	bne.n	8000f72 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	d001      	beq.n	8000f76 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
 8000f74:	e000      	b.n	8000f78 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000f76:	2300      	movs	r3, #0
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3718      	adds	r7, #24
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40021000 	.word	0x40021000
 8000f84:	40007000 	.word	0x40007000
 8000f88:	42420060 	.word	0x42420060

08000f8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d101      	bne.n	8000fa0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e0d0      	b.n	8001142 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fa0:	4b6a      	ldr	r3, [pc, #424]	; (800114c <HAL_RCC_ClockConfig+0x1c0>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 0307 	and.w	r3, r3, #7
 8000fa8:	683a      	ldr	r2, [r7, #0]
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d910      	bls.n	8000fd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fae:	4b67      	ldr	r3, [pc, #412]	; (800114c <HAL_RCC_ClockConfig+0x1c0>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f023 0207 	bic.w	r2, r3, #7
 8000fb6:	4965      	ldr	r1, [pc, #404]	; (800114c <HAL_RCC_ClockConfig+0x1c0>)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fbe:	4b63      	ldr	r3, [pc, #396]	; (800114c <HAL_RCC_ClockConfig+0x1c0>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f003 0307 	and.w	r3, r3, #7
 8000fc6:	683a      	ldr	r2, [r7, #0]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d001      	beq.n	8000fd0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	e0b8      	b.n	8001142 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f003 0302 	and.w	r3, r3, #2
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d020      	beq.n	800101e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f003 0304 	and.w	r3, r3, #4
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d005      	beq.n	8000ff4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fe8:	4b59      	ldr	r3, [pc, #356]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	4a58      	ldr	r2, [pc, #352]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 8000fee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000ff2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f003 0308 	and.w	r3, r3, #8
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d005      	beq.n	800100c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001000:	4b53      	ldr	r3, [pc, #332]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	4a52      	ldr	r2, [pc, #328]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 8001006:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800100a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800100c:	4b50      	ldr	r3, [pc, #320]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	689b      	ldr	r3, [r3, #8]
 8001018:	494d      	ldr	r1, [pc, #308]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 800101a:	4313      	orrs	r3, r2
 800101c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	2b00      	cmp	r3, #0
 8001028:	d040      	beq.n	80010ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	2b01      	cmp	r3, #1
 8001030:	d107      	bne.n	8001042 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001032:	4b47      	ldr	r3, [pc, #284]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800103a:	2b00      	cmp	r3, #0
 800103c:	d115      	bne.n	800106a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e07f      	b.n	8001142 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	2b02      	cmp	r3, #2
 8001048:	d107      	bne.n	800105a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800104a:	4b41      	ldr	r3, [pc, #260]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d109      	bne.n	800106a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	e073      	b.n	8001142 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800105a:	4b3d      	ldr	r3, [pc, #244]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f003 0302 	and.w	r3, r3, #2
 8001062:	2b00      	cmp	r3, #0
 8001064:	d101      	bne.n	800106a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e06b      	b.n	8001142 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800106a:	4b39      	ldr	r3, [pc, #228]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f023 0203 	bic.w	r2, r3, #3
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	4936      	ldr	r1, [pc, #216]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 8001078:	4313      	orrs	r3, r2
 800107a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800107c:	f7ff f92a 	bl	80002d4 <HAL_GetTick>
 8001080:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001082:	e00a      	b.n	800109a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001084:	f7ff f926 	bl	80002d4 <HAL_GetTick>
 8001088:	4602      	mov	r2, r0
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001092:	4293      	cmp	r3, r2
 8001094:	d901      	bls.n	800109a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001096:	2303      	movs	r3, #3
 8001098:	e053      	b.n	8001142 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800109a:	4b2d      	ldr	r3, [pc, #180]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f003 020c 	and.w	r2, r3, #12
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d1eb      	bne.n	8001084 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010ac:	4b27      	ldr	r3, [pc, #156]	; (800114c <HAL_RCC_ClockConfig+0x1c0>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f003 0307 	and.w	r3, r3, #7
 80010b4:	683a      	ldr	r2, [r7, #0]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d210      	bcs.n	80010dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010ba:	4b24      	ldr	r3, [pc, #144]	; (800114c <HAL_RCC_ClockConfig+0x1c0>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f023 0207 	bic.w	r2, r3, #7
 80010c2:	4922      	ldr	r1, [pc, #136]	; (800114c <HAL_RCC_ClockConfig+0x1c0>)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ca:	4b20      	ldr	r3, [pc, #128]	; (800114c <HAL_RCC_ClockConfig+0x1c0>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f003 0307 	and.w	r3, r3, #7
 80010d2:	683a      	ldr	r2, [r7, #0]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d001      	beq.n	80010dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80010d8:	2301      	movs	r3, #1
 80010da:	e032      	b.n	8001142 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f003 0304 	and.w	r3, r3, #4
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d008      	beq.n	80010fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010e8:	4b19      	ldr	r3, [pc, #100]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	4916      	ldr	r1, [pc, #88]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 80010f6:	4313      	orrs	r3, r2
 80010f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 0308 	and.w	r3, r3, #8
 8001102:	2b00      	cmp	r3, #0
 8001104:	d009      	beq.n	800111a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001106:	4b12      	ldr	r3, [pc, #72]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	691b      	ldr	r3, [r3, #16]
 8001112:	00db      	lsls	r3, r3, #3
 8001114:	490e      	ldr	r1, [pc, #56]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 8001116:	4313      	orrs	r3, r2
 8001118:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800111a:	f000 f821 	bl	8001160 <HAL_RCC_GetSysClockFreq>
 800111e:	4601      	mov	r1, r0
 8001120:	4b0b      	ldr	r3, [pc, #44]	; (8001150 <HAL_RCC_ClockConfig+0x1c4>)
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	091b      	lsrs	r3, r3, #4
 8001126:	f003 030f 	and.w	r3, r3, #15
 800112a:	4a0a      	ldr	r2, [pc, #40]	; (8001154 <HAL_RCC_ClockConfig+0x1c8>)
 800112c:	5cd3      	ldrb	r3, [r2, r3]
 800112e:	fa21 f303 	lsr.w	r3, r1, r3
 8001132:	4a09      	ldr	r2, [pc, #36]	; (8001158 <HAL_RCC_ClockConfig+0x1cc>)
 8001134:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001136:	4b09      	ldr	r3, [pc, #36]	; (800115c <HAL_RCC_ClockConfig+0x1d0>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff f888 	bl	8000250 <HAL_InitTick>

  return HAL_OK;
 8001140:	2300      	movs	r3, #0
}
 8001142:	4618      	mov	r0, r3
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	40022000 	.word	0x40022000
 8001150:	40021000 	.word	0x40021000
 8001154:	08003084 	.word	0x08003084
 8001158:	20000008 	.word	0x20000008
 800115c:	20000000 	.word	0x20000000

08001160 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001160:	b490      	push	{r4, r7}
 8001162:	b08a      	sub	sp, #40	; 0x28
 8001164:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001166:	4b2a      	ldr	r3, [pc, #168]	; (8001210 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001168:	1d3c      	adds	r4, r7, #4
 800116a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800116c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001170:	4b28      	ldr	r3, [pc, #160]	; (8001214 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001172:	881b      	ldrh	r3, [r3, #0]
 8001174:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
 800117a:	2300      	movs	r3, #0
 800117c:	61bb      	str	r3, [r7, #24]
 800117e:	2300      	movs	r3, #0
 8001180:	627b      	str	r3, [r7, #36]	; 0x24
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001186:	2300      	movs	r3, #0
 8001188:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800118a:	4b23      	ldr	r3, [pc, #140]	; (8001218 <HAL_RCC_GetSysClockFreq+0xb8>)
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	f003 030c 	and.w	r3, r3, #12
 8001196:	2b04      	cmp	r3, #4
 8001198:	d002      	beq.n	80011a0 <HAL_RCC_GetSysClockFreq+0x40>
 800119a:	2b08      	cmp	r3, #8
 800119c:	d003      	beq.n	80011a6 <HAL_RCC_GetSysClockFreq+0x46>
 800119e:	e02d      	b.n	80011fc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011a0:	4b1e      	ldr	r3, [pc, #120]	; (800121c <HAL_RCC_GetSysClockFreq+0xbc>)
 80011a2:	623b      	str	r3, [r7, #32]
      break;
 80011a4:	e02d      	b.n	8001202 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	0c9b      	lsrs	r3, r3, #18
 80011aa:	f003 030f 	and.w	r3, r3, #15
 80011ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80011b2:	4413      	add	r3, r2
 80011b4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80011b8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d013      	beq.n	80011ec <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80011c4:	4b14      	ldr	r3, [pc, #80]	; (8001218 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	0c5b      	lsrs	r3, r3, #17
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80011d2:	4413      	add	r3, r2
 80011d4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80011d8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	4a0f      	ldr	r2, [pc, #60]	; (800121c <HAL_RCC_GetSysClockFreq+0xbc>)
 80011de:	fb02 f203 	mul.w	r2, r2, r3
 80011e2:	69bb      	ldr	r3, [r7, #24]
 80011e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80011e8:	627b      	str	r3, [r7, #36]	; 0x24
 80011ea:	e004      	b.n	80011f6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	4a0c      	ldr	r2, [pc, #48]	; (8001220 <HAL_RCC_GetSysClockFreq+0xc0>)
 80011f0:	fb02 f303 	mul.w	r3, r2, r3
 80011f4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80011f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f8:	623b      	str	r3, [r7, #32]
      break;
 80011fa:	e002      	b.n	8001202 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80011fc:	4b07      	ldr	r3, [pc, #28]	; (800121c <HAL_RCC_GetSysClockFreq+0xbc>)
 80011fe:	623b      	str	r3, [r7, #32]
      break;
 8001200:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001202:	6a3b      	ldr	r3, [r7, #32]
}
 8001204:	4618      	mov	r0, r3
 8001206:	3728      	adds	r7, #40	; 0x28
 8001208:	46bd      	mov	sp, r7
 800120a:	bc90      	pop	{r4, r7}
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	08003070 	.word	0x08003070
 8001214:	08003080 	.word	0x08003080
 8001218:	40021000 	.word	0x40021000
 800121c:	007a1200 	.word	0x007a1200
 8001220:	003d0900 	.word	0x003d0900

08001224 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001228:	4b02      	ldr	r3, [pc, #8]	; (8001234 <HAL_RCC_GetHCLKFreq+0x10>)
 800122a:	681b      	ldr	r3, [r3, #0]
}
 800122c:	4618      	mov	r0, r3
 800122e:	46bd      	mov	sp, r7
 8001230:	bc80      	pop	{r7}
 8001232:	4770      	bx	lr
 8001234:	20000008 	.word	0x20000008

08001238 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800123c:	f7ff fff2 	bl	8001224 <HAL_RCC_GetHCLKFreq>
 8001240:	4601      	mov	r1, r0
 8001242:	4b05      	ldr	r3, [pc, #20]	; (8001258 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	0a1b      	lsrs	r3, r3, #8
 8001248:	f003 0307 	and.w	r3, r3, #7
 800124c:	4a03      	ldr	r2, [pc, #12]	; (800125c <HAL_RCC_GetPCLK1Freq+0x24>)
 800124e:	5cd3      	ldrb	r3, [r2, r3]
 8001250:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001254:	4618      	mov	r0, r3
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40021000 	.word	0x40021000
 800125c:	08003094 	.word	0x08003094

08001260 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001264:	f7ff ffde 	bl	8001224 <HAL_RCC_GetHCLKFreq>
 8001268:	4601      	mov	r1, r0
 800126a:	4b05      	ldr	r3, [pc, #20]	; (8001280 <HAL_RCC_GetPCLK2Freq+0x20>)
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	0adb      	lsrs	r3, r3, #11
 8001270:	f003 0307 	and.w	r3, r3, #7
 8001274:	4a03      	ldr	r2, [pc, #12]	; (8001284 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001276:	5cd3      	ldrb	r3, [r2, r3]
 8001278:	fa21 f303 	lsr.w	r3, r1, r3
}
 800127c:	4618      	mov	r0, r3
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40021000 	.word	0x40021000
 8001284:	08003094 	.word	0x08003094

08001288 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001290:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <RCC_Delay+0x34>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a0a      	ldr	r2, [pc, #40]	; (80012c0 <RCC_Delay+0x38>)
 8001296:	fba2 2303 	umull	r2, r3, r2, r3
 800129a:	0a5b      	lsrs	r3, r3, #9
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	fb02 f303 	mul.w	r3, r2, r3
 80012a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80012a4:	bf00      	nop
  }
  while (Delay --);
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	1e5a      	subs	r2, r3, #1
 80012aa:	60fa      	str	r2, [r7, #12]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d1f9      	bne.n	80012a4 <RCC_Delay+0x1c>
}
 80012b0:	bf00      	nop
 80012b2:	3714      	adds	r7, #20
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bc80      	pop	{r7}
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	20000008 	.word	0x20000008
 80012c0:	10624dd3 	.word	0x10624dd3

080012c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d101      	bne.n	80012d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e01d      	b.n	8001312 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d106      	bne.n	80012f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2200      	movs	r2, #0
 80012e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f001 fd3e 	bl	8002d6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2202      	movs	r2, #2
 80012f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	3304      	adds	r3, #4
 8001300:	4619      	mov	r1, r3
 8001302:	4610      	mov	r0, r2
 8001304:	f000 fb48 	bl	8001998 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2201      	movs	r2, #1
 800130c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}

0800131a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800131a:	b480      	push	{r7}
 800131c:	b085      	sub	sp, #20
 800131e:	af00      	add	r7, sp, #0
 8001320:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	68da      	ldr	r2, [r3, #12]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f042 0201 	orr.w	r2, r2, #1
 8001330:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f003 0307 	and.w	r3, r3, #7
 800133c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	2b06      	cmp	r3, #6
 8001342:	d007      	beq.n	8001354 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f042 0201 	orr.w	r2, r2, #1
 8001352:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3714      	adds	r7, #20
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr

08001360 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d101      	bne.n	8001372 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e01d      	b.n	80013ae <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001378:	b2db      	uxtb	r3, r3
 800137a:	2b00      	cmp	r3, #0
 800137c:	d106      	bne.n	800138c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f000 f815 	bl	80013b6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2202      	movs	r2, #2
 8001390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3304      	adds	r3, #4
 800139c:	4619      	mov	r1, r3
 800139e:	4610      	mov	r0, r2
 80013a0:	f000 fafa 	bl	8001998 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2201      	movs	r2, #1
 80013a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80013ac:	2300      	movs	r3, #0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80013b6:	b480      	push	{r7}
 80013b8:	b083      	sub	sp, #12
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80013be:	bf00      	nop
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr

080013c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2201      	movs	r2, #1
 80013d8:	6839      	ldr	r1, [r7, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f000 fd98 	bl	8001f10 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a15      	ldr	r2, [pc, #84]	; (800143c <HAL_TIM_PWM_Start+0x74>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d004      	beq.n	80013f4 <HAL_TIM_PWM_Start+0x2c>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a14      	ldr	r2, [pc, #80]	; (8001440 <HAL_TIM_PWM_Start+0x78>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d101      	bne.n	80013f8 <HAL_TIM_PWM_Start+0x30>
 80013f4:	2301      	movs	r3, #1
 80013f6:	e000      	b.n	80013fa <HAL_TIM_PWM_Start+0x32>
 80013f8:	2300      	movs	r3, #0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d007      	beq.n	800140e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800140c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	f003 0307 	and.w	r3, r3, #7
 8001418:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	2b06      	cmp	r3, #6
 800141e:	d007      	beq.n	8001430 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f042 0201 	orr.w	r2, r2, #1
 800142e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001430:	2300      	movs	r3, #0
}
 8001432:	4618      	mov	r0, r3
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40012c00 	.word	0x40012c00
 8001440:	40013400 	.word	0x40013400

08001444 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	691b      	ldr	r3, [r3, #16]
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b02      	cmp	r3, #2
 8001458:	d122      	bne.n	80014a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	f003 0302 	and.w	r3, r3, #2
 8001464:	2b02      	cmp	r3, #2
 8001466:	d11b      	bne.n	80014a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f06f 0202 	mvn.w	r2, #2
 8001470:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2201      	movs	r2, #1
 8001476:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	699b      	ldr	r3, [r3, #24]
 800147e:	f003 0303 	and.w	r3, r3, #3
 8001482:	2b00      	cmp	r3, #0
 8001484:	d003      	beq.n	800148e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f000 fa6a 	bl	8001960 <HAL_TIM_IC_CaptureCallback>
 800148c:	e005      	b.n	800149a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f000 fa5d 	bl	800194e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f000 fa6c 	bl	8001972 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2200      	movs	r2, #0
 800149e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	691b      	ldr	r3, [r3, #16]
 80014a6:	f003 0304 	and.w	r3, r3, #4
 80014aa:	2b04      	cmp	r3, #4
 80014ac:	d122      	bne.n	80014f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	f003 0304 	and.w	r3, r3, #4
 80014b8:	2b04      	cmp	r3, #4
 80014ba:	d11b      	bne.n	80014f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f06f 0204 	mvn.w	r2, #4
 80014c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2202      	movs	r2, #2
 80014ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	699b      	ldr	r3, [r3, #24]
 80014d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d003      	beq.n	80014e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 fa40 	bl	8001960 <HAL_TIM_IC_CaptureCallback>
 80014e0:	e005      	b.n	80014ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f000 fa33 	bl	800194e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f000 fa42 	bl	8001972 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2200      	movs	r2, #0
 80014f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	691b      	ldr	r3, [r3, #16]
 80014fa:	f003 0308 	and.w	r3, r3, #8
 80014fe:	2b08      	cmp	r3, #8
 8001500:	d122      	bne.n	8001548 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	f003 0308 	and.w	r3, r3, #8
 800150c:	2b08      	cmp	r3, #8
 800150e:	d11b      	bne.n	8001548 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f06f 0208 	mvn.w	r2, #8
 8001518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2204      	movs	r2, #4
 800151e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	69db      	ldr	r3, [r3, #28]
 8001526:	f003 0303 	and.w	r3, r3, #3
 800152a:	2b00      	cmp	r3, #0
 800152c:	d003      	beq.n	8001536 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f000 fa16 	bl	8001960 <HAL_TIM_IC_CaptureCallback>
 8001534:	e005      	b.n	8001542 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f000 fa09 	bl	800194e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f000 fa18 	bl	8001972 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2200      	movs	r2, #0
 8001546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	691b      	ldr	r3, [r3, #16]
 800154e:	f003 0310 	and.w	r3, r3, #16
 8001552:	2b10      	cmp	r3, #16
 8001554:	d122      	bne.n	800159c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	f003 0310 	and.w	r3, r3, #16
 8001560:	2b10      	cmp	r3, #16
 8001562:	d11b      	bne.n	800159c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f06f 0210 	mvn.w	r2, #16
 800156c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2208      	movs	r2, #8
 8001572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800157e:	2b00      	cmp	r3, #0
 8001580:	d003      	beq.n	800158a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f000 f9ec 	bl	8001960 <HAL_TIM_IC_CaptureCallback>
 8001588:	e005      	b.n	8001596 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f000 f9df 	bl	800194e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f000 f9ee 	bl	8001972 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	691b      	ldr	r3, [r3, #16]
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d10e      	bne.n	80015c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	f003 0301 	and.w	r3, r3, #1
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d107      	bne.n	80015c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f06f 0201 	mvn.w	r2, #1
 80015c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f001 fa37 	bl	8002a36 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	691b      	ldr	r3, [r3, #16]
 80015ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015d2:	2b80      	cmp	r3, #128	; 0x80
 80015d4:	d10e      	bne.n	80015f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015e0:	2b80      	cmp	r3, #128	; 0x80
 80015e2:	d107      	bne.n	80015f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80015ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f000 fd50 	bl	8002094 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	691b      	ldr	r3, [r3, #16]
 80015fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015fe:	2b40      	cmp	r3, #64	; 0x40
 8001600:	d10e      	bne.n	8001620 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800160c:	2b40      	cmp	r3, #64	; 0x40
 800160e:	d107      	bne.n	8001620 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f000 f9b2 	bl	8001984 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	691b      	ldr	r3, [r3, #16]
 8001626:	f003 0320 	and.w	r3, r3, #32
 800162a:	2b20      	cmp	r3, #32
 800162c:	d10e      	bne.n	800164c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	f003 0320 	and.w	r3, r3, #32
 8001638:	2b20      	cmp	r3, #32
 800163a:	d107      	bne.n	800164c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f06f 0220 	mvn.w	r2, #32
 8001644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f000 fd1b 	bl	8002082 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800164c:	bf00      	nop
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	60b9      	str	r1, [r7, #8]
 800165e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001666:	2b01      	cmp	r3, #1
 8001668:	d101      	bne.n	800166e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800166a:	2302      	movs	r3, #2
 800166c:	e0b4      	b.n	80017d8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2201      	movs	r2, #1
 8001672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	2202      	movs	r2, #2
 800167a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2b0c      	cmp	r3, #12
 8001682:	f200 809f 	bhi.w	80017c4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8001686:	a201      	add	r2, pc, #4	; (adr r2, 800168c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8001688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800168c:	080016c1 	.word	0x080016c1
 8001690:	080017c5 	.word	0x080017c5
 8001694:	080017c5 	.word	0x080017c5
 8001698:	080017c5 	.word	0x080017c5
 800169c:	08001701 	.word	0x08001701
 80016a0:	080017c5 	.word	0x080017c5
 80016a4:	080017c5 	.word	0x080017c5
 80016a8:	080017c5 	.word	0x080017c5
 80016ac:	08001743 	.word	0x08001743
 80016b0:	080017c5 	.word	0x080017c5
 80016b4:	080017c5 	.word	0x080017c5
 80016b8:	080017c5 	.word	0x080017c5
 80016bc:	08001783 	.word	0x08001783
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	68b9      	ldr	r1, [r7, #8]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 f9e0 	bl	8001a8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	699a      	ldr	r2, [r3, #24]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f042 0208 	orr.w	r2, r2, #8
 80016da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	699a      	ldr	r2, [r3, #24]
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 0204 	bic.w	r2, r2, #4
 80016ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	6999      	ldr	r1, [r3, #24]
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	691a      	ldr	r2, [r3, #16]
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	430a      	orrs	r2, r1
 80016fc:	619a      	str	r2, [r3, #24]
      break;
 80016fe:	e062      	b.n	80017c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	68b9      	ldr	r1, [r7, #8]
 8001706:	4618      	mov	r0, r3
 8001708:	f000 fa30 	bl	8001b6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	699a      	ldr	r2, [r3, #24]
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800171a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	699a      	ldr	r2, [r3, #24]
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800172a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	6999      	ldr	r1, [r3, #24]
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	691b      	ldr	r3, [r3, #16]
 8001736:	021a      	lsls	r2, r3, #8
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	430a      	orrs	r2, r1
 800173e:	619a      	str	r2, [r3, #24]
      break;
 8001740:	e041      	b.n	80017c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	68b9      	ldr	r1, [r7, #8]
 8001748:	4618      	mov	r0, r3
 800174a:	f000 fa83 	bl	8001c54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	69da      	ldr	r2, [r3, #28]
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f042 0208 	orr.w	r2, r2, #8
 800175c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	69da      	ldr	r2, [r3, #28]
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f022 0204 	bic.w	r2, r2, #4
 800176c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	69d9      	ldr	r1, [r3, #28]
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	691a      	ldr	r2, [r3, #16]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	430a      	orrs	r2, r1
 800177e:	61da      	str	r2, [r3, #28]
      break;
 8001780:	e021      	b.n	80017c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	68b9      	ldr	r1, [r7, #8]
 8001788:	4618      	mov	r0, r3
 800178a:	f000 fad7 	bl	8001d3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	69da      	ldr	r2, [r3, #28]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800179c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	69da      	ldr	r2, [r3, #28]
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	69d9      	ldr	r1, [r3, #28]
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	691b      	ldr	r3, [r3, #16]
 80017b8:	021a      	lsls	r2, r3, #8
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	430a      	orrs	r2, r1
 80017c0:	61da      	str	r2, [r3, #28]
      break;
 80017c2:	e000      	b.n	80017c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80017c4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	2201      	movs	r2, #1
 80017ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	2200      	movs	r2, #0
 80017d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d101      	bne.n	80017f8 <HAL_TIM_ConfigClockSource+0x18>
 80017f4:	2302      	movs	r3, #2
 80017f6:	e0a6      	b.n	8001946 <HAL_TIM_ConfigClockSource+0x166>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2202      	movs	r2, #2
 8001804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001816:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800181e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	68fa      	ldr	r2, [r7, #12]
 8001826:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2b40      	cmp	r3, #64	; 0x40
 800182e:	d067      	beq.n	8001900 <HAL_TIM_ConfigClockSource+0x120>
 8001830:	2b40      	cmp	r3, #64	; 0x40
 8001832:	d80b      	bhi.n	800184c <HAL_TIM_ConfigClockSource+0x6c>
 8001834:	2b10      	cmp	r3, #16
 8001836:	d073      	beq.n	8001920 <HAL_TIM_ConfigClockSource+0x140>
 8001838:	2b10      	cmp	r3, #16
 800183a:	d802      	bhi.n	8001842 <HAL_TIM_ConfigClockSource+0x62>
 800183c:	2b00      	cmp	r3, #0
 800183e:	d06f      	beq.n	8001920 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001840:	e078      	b.n	8001934 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001842:	2b20      	cmp	r3, #32
 8001844:	d06c      	beq.n	8001920 <HAL_TIM_ConfigClockSource+0x140>
 8001846:	2b30      	cmp	r3, #48	; 0x30
 8001848:	d06a      	beq.n	8001920 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800184a:	e073      	b.n	8001934 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800184c:	2b70      	cmp	r3, #112	; 0x70
 800184e:	d00d      	beq.n	800186c <HAL_TIM_ConfigClockSource+0x8c>
 8001850:	2b70      	cmp	r3, #112	; 0x70
 8001852:	d804      	bhi.n	800185e <HAL_TIM_ConfigClockSource+0x7e>
 8001854:	2b50      	cmp	r3, #80	; 0x50
 8001856:	d033      	beq.n	80018c0 <HAL_TIM_ConfigClockSource+0xe0>
 8001858:	2b60      	cmp	r3, #96	; 0x60
 800185a:	d041      	beq.n	80018e0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800185c:	e06a      	b.n	8001934 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800185e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001862:	d066      	beq.n	8001932 <HAL_TIM_ConfigClockSource+0x152>
 8001864:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001868:	d017      	beq.n	800189a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800186a:	e063      	b.n	8001934 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6818      	ldr	r0, [r3, #0]
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	6899      	ldr	r1, [r3, #8]
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685a      	ldr	r2, [r3, #4]
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	f000 fb29 	bl	8001ed2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800188e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	68fa      	ldr	r2, [r7, #12]
 8001896:	609a      	str	r2, [r3, #8]
      break;
 8001898:	e04c      	b.n	8001934 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6818      	ldr	r0, [r3, #0]
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	6899      	ldr	r1, [r3, #8]
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685a      	ldr	r2, [r3, #4]
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	f000 fb12 	bl	8001ed2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	689a      	ldr	r2, [r3, #8]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80018bc:	609a      	str	r2, [r3, #8]
      break;
 80018be:	e039      	b.n	8001934 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6818      	ldr	r0, [r3, #0]
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	6859      	ldr	r1, [r3, #4]
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	461a      	mov	r2, r3
 80018ce:	f000 fa89 	bl	8001de4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2150      	movs	r1, #80	; 0x50
 80018d8:	4618      	mov	r0, r3
 80018da:	f000 fae0 	bl	8001e9e <TIM_ITRx_SetConfig>
      break;
 80018de:	e029      	b.n	8001934 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6818      	ldr	r0, [r3, #0]
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	6859      	ldr	r1, [r3, #4]
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	461a      	mov	r2, r3
 80018ee:	f000 faa7 	bl	8001e40 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2160      	movs	r1, #96	; 0x60
 80018f8:	4618      	mov	r0, r3
 80018fa:	f000 fad0 	bl	8001e9e <TIM_ITRx_SetConfig>
      break;
 80018fe:	e019      	b.n	8001934 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6818      	ldr	r0, [r3, #0]
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	6859      	ldr	r1, [r3, #4]
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	461a      	mov	r2, r3
 800190e:	f000 fa69 	bl	8001de4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2140      	movs	r1, #64	; 0x40
 8001918:	4618      	mov	r0, r3
 800191a:	f000 fac0 	bl	8001e9e <TIM_ITRx_SetConfig>
      break;
 800191e:	e009      	b.n	8001934 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4619      	mov	r1, r3
 800192a:	4610      	mov	r0, r2
 800192c:	f000 fab7 	bl	8001e9e <TIM_ITRx_SetConfig>
      break;
 8001930:	e000      	b.n	8001934 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8001932:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2201      	movs	r2, #1
 8001938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800194e:	b480      	push	{r7}
 8001950:	b083      	sub	sp, #12
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr

08001960 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	bc80      	pop	{r7}
 8001970:	4770      	bx	lr

08001972 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001972:	b480      	push	{r7}
 8001974:	b083      	sub	sp, #12
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800197a:	bf00      	nop
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	bc80      	pop	{r7}
 8001982:	4770      	bx	lr

08001984 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800198c:	bf00      	nop
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	bc80      	pop	{r7}
 8001994:	4770      	bx	lr
	...

08001998 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	4a33      	ldr	r2, [pc, #204]	; (8001a78 <TIM_Base_SetConfig+0xe0>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d013      	beq.n	80019d8 <TIM_Base_SetConfig+0x40>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4a32      	ldr	r2, [pc, #200]	; (8001a7c <TIM_Base_SetConfig+0xe4>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d00f      	beq.n	80019d8 <TIM_Base_SetConfig+0x40>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019be:	d00b      	beq.n	80019d8 <TIM_Base_SetConfig+0x40>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4a2f      	ldr	r2, [pc, #188]	; (8001a80 <TIM_Base_SetConfig+0xe8>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d007      	beq.n	80019d8 <TIM_Base_SetConfig+0x40>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	4a2e      	ldr	r2, [pc, #184]	; (8001a84 <TIM_Base_SetConfig+0xec>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d003      	beq.n	80019d8 <TIM_Base_SetConfig+0x40>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4a2d      	ldr	r2, [pc, #180]	; (8001a88 <TIM_Base_SetConfig+0xf0>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d108      	bne.n	80019ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a22      	ldr	r2, [pc, #136]	; (8001a78 <TIM_Base_SetConfig+0xe0>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d013      	beq.n	8001a1a <TIM_Base_SetConfig+0x82>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a21      	ldr	r2, [pc, #132]	; (8001a7c <TIM_Base_SetConfig+0xe4>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d00f      	beq.n	8001a1a <TIM_Base_SetConfig+0x82>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a00:	d00b      	beq.n	8001a1a <TIM_Base_SetConfig+0x82>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a1e      	ldr	r2, [pc, #120]	; (8001a80 <TIM_Base_SetConfig+0xe8>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d007      	beq.n	8001a1a <TIM_Base_SetConfig+0x82>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a1d      	ldr	r2, [pc, #116]	; (8001a84 <TIM_Base_SetConfig+0xec>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d003      	beq.n	8001a1a <TIM_Base_SetConfig+0x82>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a1c      	ldr	r2, [pc, #112]	; (8001a88 <TIM_Base_SetConfig+0xf0>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d108      	bne.n	8001a2c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	68fa      	ldr	r2, [r7, #12]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	695b      	ldr	r3, [r3, #20]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	68fa      	ldr	r2, [r7, #12]
 8001a3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	689a      	ldr	r2, [r3, #8]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	4a09      	ldr	r2, [pc, #36]	; (8001a78 <TIM_Base_SetConfig+0xe0>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d003      	beq.n	8001a60 <TIM_Base_SetConfig+0xc8>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4a08      	ldr	r2, [pc, #32]	; (8001a7c <TIM_Base_SetConfig+0xe4>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d103      	bne.n	8001a68 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	691a      	ldr	r2, [r3, #16]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	615a      	str	r2, [r3, #20]
}
 8001a6e:	bf00      	nop
 8001a70:	3714      	adds	r7, #20
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr
 8001a78:	40012c00 	.word	0x40012c00
 8001a7c:	40013400 	.word	0x40013400
 8001a80:	40000400 	.word	0x40000400
 8001a84:	40000800 	.word	0x40000800
 8001a88:	40000c00 	.word	0x40000c00

08001a8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b087      	sub	sp, #28
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a1b      	ldr	r3, [r3, #32]
 8001a9a:	f023 0201 	bic.w	r2, r3, #1
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a1b      	ldr	r3, [r3, #32]
 8001aa6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	699b      	ldr	r3, [r3, #24]
 8001ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f023 0303 	bic.w	r3, r3, #3
 8001ac2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	68fa      	ldr	r2, [r7, #12]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	f023 0302 	bic.w	r3, r3, #2
 8001ad4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	697a      	ldr	r2, [r7, #20]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	4a20      	ldr	r2, [pc, #128]	; (8001b64 <TIM_OC1_SetConfig+0xd8>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d003      	beq.n	8001af0 <TIM_OC1_SetConfig+0x64>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4a1f      	ldr	r2, [pc, #124]	; (8001b68 <TIM_OC1_SetConfig+0xdc>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d10c      	bne.n	8001b0a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	f023 0308 	bic.w	r3, r3, #8
 8001af6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	f023 0304 	bic.w	r3, r3, #4
 8001b08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a15      	ldr	r2, [pc, #84]	; (8001b64 <TIM_OC1_SetConfig+0xd8>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d003      	beq.n	8001b1a <TIM_OC1_SetConfig+0x8e>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a14      	ldr	r2, [pc, #80]	; (8001b68 <TIM_OC1_SetConfig+0xdc>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d111      	bne.n	8001b3e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001b28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	695b      	ldr	r3, [r3, #20]
 8001b2e:	693a      	ldr	r2, [r7, #16]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	693a      	ldr	r2, [r7, #16]
 8001b42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	68fa      	ldr	r2, [r7, #12]
 8001b48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	685a      	ldr	r2, [r3, #4]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	697a      	ldr	r2, [r7, #20]
 8001b56:	621a      	str	r2, [r3, #32]
}
 8001b58:	bf00      	nop
 8001b5a:	371c      	adds	r7, #28
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bc80      	pop	{r7}
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	40012c00 	.word	0x40012c00
 8001b68:	40013400 	.word	0x40013400

08001b6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b087      	sub	sp, #28
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6a1b      	ldr	r3, [r3, #32]
 8001b7a:	f023 0210 	bic.w	r2, r3, #16
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6a1b      	ldr	r3, [r3, #32]
 8001b86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	699b      	ldr	r3, [r3, #24]
 8001b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ba2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	021b      	lsls	r3, r3, #8
 8001baa:	68fa      	ldr	r2, [r7, #12]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	f023 0320 	bic.w	r3, r3, #32
 8001bb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	011b      	lsls	r3, r3, #4
 8001bbe:	697a      	ldr	r2, [r7, #20]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4a21      	ldr	r2, [pc, #132]	; (8001c4c <TIM_OC2_SetConfig+0xe0>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d003      	beq.n	8001bd4 <TIM_OC2_SetConfig+0x68>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4a20      	ldr	r2, [pc, #128]	; (8001c50 <TIM_OC2_SetConfig+0xe4>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d10d      	bne.n	8001bf0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001bda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	011b      	lsls	r3, r3, #4
 8001be2:	697a      	ldr	r2, [r7, #20]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001bee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4a16      	ldr	r2, [pc, #88]	; (8001c4c <TIM_OC2_SetConfig+0xe0>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d003      	beq.n	8001c00 <TIM_OC2_SetConfig+0x94>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4a15      	ldr	r2, [pc, #84]	; (8001c50 <TIM_OC2_SetConfig+0xe4>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d113      	bne.n	8001c28 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001c06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001c0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	695b      	ldr	r3, [r3, #20]
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	68fa      	ldr	r2, [r7, #12]
 8001c32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685a      	ldr	r2, [r3, #4]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	697a      	ldr	r2, [r7, #20]
 8001c40:	621a      	str	r2, [r3, #32]
}
 8001c42:	bf00      	nop
 8001c44:	371c      	adds	r7, #28
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bc80      	pop	{r7}
 8001c4a:	4770      	bx	lr
 8001c4c:	40012c00 	.word	0x40012c00
 8001c50:	40013400 	.word	0x40013400

08001c54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b087      	sub	sp, #28
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6a1b      	ldr	r3, [r3, #32]
 8001c62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6a1b      	ldr	r3, [r3, #32]
 8001c6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f023 0303 	bic.w	r3, r3, #3
 8001c8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	68fa      	ldr	r2, [r7, #12]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001c9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	021b      	lsls	r3, r3, #8
 8001ca4:	697a      	ldr	r2, [r7, #20]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a21      	ldr	r2, [pc, #132]	; (8001d34 <TIM_OC3_SetConfig+0xe0>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d003      	beq.n	8001cba <TIM_OC3_SetConfig+0x66>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a20      	ldr	r2, [pc, #128]	; (8001d38 <TIM_OC3_SetConfig+0xe4>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d10d      	bne.n	8001cd6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001cc0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	021b      	lsls	r3, r3, #8
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001cd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a16      	ldr	r2, [pc, #88]	; (8001d34 <TIM_OC3_SetConfig+0xe0>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d003      	beq.n	8001ce6 <TIM_OC3_SetConfig+0x92>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a15      	ldr	r2, [pc, #84]	; (8001d38 <TIM_OC3_SetConfig+0xe4>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d113      	bne.n	8001d0e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001cec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001cf4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	695b      	ldr	r3, [r3, #20]
 8001cfa:	011b      	lsls	r3, r3, #4
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	699b      	ldr	r3, [r3, #24]
 8001d06:	011b      	lsls	r3, r3, #4
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685a      	ldr	r2, [r3, #4]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	697a      	ldr	r2, [r7, #20]
 8001d26:	621a      	str	r2, [r3, #32]
}
 8001d28:	bf00      	nop
 8001d2a:	371c      	adds	r7, #28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	40012c00 	.word	0x40012c00
 8001d38:	40013400 	.word	0x40013400

08001d3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b087      	sub	sp, #28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6a1b      	ldr	r3, [r3, #32]
 8001d4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6a1b      	ldr	r3, [r3, #32]
 8001d56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001d6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	021b      	lsls	r3, r3, #8
 8001d7a:	68fa      	ldr	r2, [r7, #12]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001d86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	031b      	lsls	r3, r3, #12
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	4a11      	ldr	r2, [pc, #68]	; (8001ddc <TIM_OC4_SetConfig+0xa0>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d003      	beq.n	8001da4 <TIM_OC4_SetConfig+0x68>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a10      	ldr	r2, [pc, #64]	; (8001de0 <TIM_OC4_SetConfig+0xa4>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d109      	bne.n	8001db8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001daa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	695b      	ldr	r3, [r3, #20]
 8001db0:	019b      	lsls	r3, r3, #6
 8001db2:	697a      	ldr	r2, [r7, #20]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	697a      	ldr	r2, [r7, #20]
 8001dbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	68fa      	ldr	r2, [r7, #12]
 8001dc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685a      	ldr	r2, [r3, #4]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	621a      	str	r2, [r3, #32]
}
 8001dd2:	bf00      	nop
 8001dd4:	371c      	adds	r7, #28
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr
 8001ddc:	40012c00 	.word	0x40012c00
 8001de0:	40013400 	.word	0x40013400

08001de4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b087      	sub	sp, #28
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	60b9      	str	r1, [r7, #8]
 8001dee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6a1b      	ldr	r3, [r3, #32]
 8001df4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6a1b      	ldr	r3, [r3, #32]
 8001dfa:	f023 0201 	bic.w	r2, r3, #1
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	699b      	ldr	r3, [r3, #24]
 8001e06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	011b      	lsls	r3, r3, #4
 8001e14:	693a      	ldr	r2, [r7, #16]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	f023 030a 	bic.w	r3, r3, #10
 8001e20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001e22:	697a      	ldr	r2, [r7, #20]
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	697a      	ldr	r2, [r7, #20]
 8001e34:	621a      	str	r2, [r3, #32]
}
 8001e36:	bf00      	nop
 8001e38:	371c      	adds	r7, #28
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr

08001e40 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b087      	sub	sp, #28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	6a1b      	ldr	r3, [r3, #32]
 8001e50:	f023 0210 	bic.w	r2, r3, #16
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	6a1b      	ldr	r3, [r3, #32]
 8001e62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001e6a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	031b      	lsls	r3, r3, #12
 8001e70:	697a      	ldr	r2, [r7, #20]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001e7c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	011b      	lsls	r3, r3, #4
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	4313      	orrs	r3, r2
 8001e86:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	621a      	str	r2, [r3, #32]
}
 8001e94:	bf00      	nop
 8001e96:	371c      	adds	r7, #28
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr

08001e9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b085      	sub	sp, #20
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
 8001ea6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001eb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001eb6:	683a      	ldr	r2, [r7, #0]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	f043 0307 	orr.w	r3, r3, #7
 8001ec0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	68fa      	ldr	r2, [r7, #12]
 8001ec6:	609a      	str	r2, [r3, #8]
}
 8001ec8:	bf00      	nop
 8001eca:	3714      	adds	r7, #20
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bc80      	pop	{r7}
 8001ed0:	4770      	bx	lr

08001ed2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001ed2:	b480      	push	{r7}
 8001ed4:	b087      	sub	sp, #28
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	60f8      	str	r0, [r7, #12]
 8001eda:	60b9      	str	r1, [r7, #8]
 8001edc:	607a      	str	r2, [r7, #4]
 8001ede:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001eec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	021a      	lsls	r2, r3, #8
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	431a      	orrs	r2, r3
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	697a      	ldr	r2, [r7, #20]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	697a      	ldr	r2, [r7, #20]
 8001f04:	609a      	str	r2, [r3, #8]
}
 8001f06:	bf00      	nop
 8001f08:	371c      	adds	r7, #28
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bc80      	pop	{r7}
 8001f0e:	4770      	bx	lr

08001f10 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b087      	sub	sp, #28
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	f003 031f 	and.w	r3, r3, #31
 8001f22:	2201      	movs	r2, #1
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	6a1a      	ldr	r2, [r3, #32]
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	43db      	mvns	r3, r3
 8001f32:	401a      	ands	r2, r3
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	6a1a      	ldr	r2, [r3, #32]
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	f003 031f 	and.w	r3, r3, #31
 8001f42:	6879      	ldr	r1, [r7, #4]
 8001f44:	fa01 f303 	lsl.w	r3, r1, r3
 8001f48:	431a      	orrs	r2, r3
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	621a      	str	r2, [r3, #32]
}
 8001f4e:	bf00      	nop
 8001f50:	371c      	adds	r7, #28
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bc80      	pop	{r7}
 8001f56:	4770      	bx	lr

08001f58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b085      	sub	sp, #20
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d101      	bne.n	8001f70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	e032      	b.n	8001fd6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001fa8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	68ba      	ldr	r2, [r7, #8]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	68ba      	ldr	r2, [r7, #8]
 8001fc2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3714      	adds	r7, #20
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr

08001fe0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b085      	sub	sp, #20
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8001fea:	2300      	movs	r3, #0
 8001fec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d101      	bne.n	8001ffc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	e03d      	b.n	8002078 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2201      	movs	r2, #1
 8002000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	4313      	orrs	r3, r2
 8002010:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	4313      	orrs	r3, r2
 800201e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	4313      	orrs	r3, r2
 800202c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4313      	orrs	r3, r2
 800203a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	4313      	orrs	r3, r2
 8002048:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	695b      	ldr	r3, [r3, #20]
 8002054:	4313      	orrs	r3, r2
 8002056:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	4313      	orrs	r3, r2
 8002064:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	3714      	adds	r7, #20
 800207c:	46bd      	mov	sp, r7
 800207e:	bc80      	pop	{r7}
 8002080:	4770      	bx	lr

08002082 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002082:	b480      	push	{r7}
 8002084:	b083      	sub	sp, #12
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	bc80      	pop	{r7}
 8002092:	4770      	bx	lr

08002094 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr

080020a6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b082      	sub	sp, #8
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d101      	bne.n	80020b8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e03f      	b.n	8002138 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d106      	bne.n	80020d2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f000 ff1d 	bl	8002f0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2224      	movs	r2, #36	; 0x24
 80020d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68da      	ldr	r2, [r3, #12]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80020e8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 faaa 	bl	8002644 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	691a      	ldr	r2, [r3, #16]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020fe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	695a      	ldr	r2, [r3, #20]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800210e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	68da      	ldr	r2, [r3, #12]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800211e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2220      	movs	r2, #32
 800212a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2220      	movs	r2, #32
 8002132:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002136:	2300      	movs	r3, #0
}
 8002138:	4618      	mov	r0, r3
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	4613      	mov	r3, r2
 800214c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b20      	cmp	r3, #32
 8002158:	d140      	bne.n	80021dc <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d002      	beq.n	8002166 <HAL_UART_Receive_IT+0x26>
 8002160:	88fb      	ldrh	r3, [r7, #6]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d101      	bne.n	800216a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e039      	b.n	80021de <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002170:	2b01      	cmp	r3, #1
 8002172:	d101      	bne.n	8002178 <HAL_UART_Receive_IT+0x38>
 8002174:	2302      	movs	r3, #2
 8002176:	e032      	b.n	80021de <HAL_UART_Receive_IT+0x9e>
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2201      	movs	r2, #1
 800217c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	68ba      	ldr	r2, [r7, #8]
 8002184:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	88fa      	ldrh	r2, [r7, #6]
 800218a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	88fa      	ldrh	r2, [r7, #6]
 8002190:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2200      	movs	r2, #0
 8002196:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2222      	movs	r2, #34	; 0x22
 800219c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	68da      	ldr	r2, [r3, #12]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021b6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	695a      	ldr	r2, [r3, #20]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f042 0201 	orr.w	r2, r2, #1
 80021c6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68da      	ldr	r2, [r3, #12]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f042 0220 	orr.w	r2, r2, #32
 80021d6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80021d8:	2300      	movs	r3, #0
 80021da:	e000      	b.n	80021de <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80021dc:	2302      	movs	r3, #2
  }
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3714      	adds	r7, #20
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bc80      	pop	{r7}
 80021e6:	4770      	bx	lr

080021e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b088      	sub	sp, #32
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	695b      	ldr	r3, [r3, #20]
 8002206:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002208:	2300      	movs	r3, #0
 800220a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800220c:	2300      	movs	r3, #0
 800220e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	f003 030f 	and.w	r3, r3, #15
 8002216:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d10d      	bne.n	800223a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	f003 0320 	and.w	r3, r3, #32
 8002224:	2b00      	cmp	r3, #0
 8002226:	d008      	beq.n	800223a <HAL_UART_IRQHandler+0x52>
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	f003 0320 	and.w	r3, r3, #32
 800222e:	2b00      	cmp	r3, #0
 8002230:	d003      	beq.n	800223a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 f984 	bl	8002540 <UART_Receive_IT>
      return;
 8002238:	e0cc      	b.n	80023d4 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	2b00      	cmp	r3, #0
 800223e:	f000 80ab 	beq.w	8002398 <HAL_UART_IRQHandler+0x1b0>
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	f003 0301 	and.w	r3, r3, #1
 8002248:	2b00      	cmp	r3, #0
 800224a:	d105      	bne.n	8002258 <HAL_UART_IRQHandler+0x70>
 800224c:	69bb      	ldr	r3, [r7, #24]
 800224e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002252:	2b00      	cmp	r3, #0
 8002254:	f000 80a0 	beq.w	8002398 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	2b00      	cmp	r3, #0
 8002260:	d00a      	beq.n	8002278 <HAL_UART_IRQHandler+0x90>
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002268:	2b00      	cmp	r3, #0
 800226a:	d005      	beq.n	8002278 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002270:	f043 0201 	orr.w	r2, r3, #1
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	f003 0304 	and.w	r3, r3, #4
 800227e:	2b00      	cmp	r3, #0
 8002280:	d00a      	beq.n	8002298 <HAL_UART_IRQHandler+0xb0>
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	f003 0301 	and.w	r3, r3, #1
 8002288:	2b00      	cmp	r3, #0
 800228a:	d005      	beq.n	8002298 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002290:	f043 0202 	orr.w	r2, r3, #2
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00a      	beq.n	80022b8 <HAL_UART_IRQHandler+0xd0>
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	f003 0301 	and.w	r3, r3, #1
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d005      	beq.n	80022b8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b0:	f043 0204 	orr.w	r2, r3, #4
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	f003 0308 	and.w	r3, r3, #8
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d00a      	beq.n	80022d8 <HAL_UART_IRQHandler+0xf0>
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d005      	beq.n	80022d8 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022d0:	f043 0208 	orr.w	r2, r3, #8
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d078      	beq.n	80023d2 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	f003 0320 	and.w	r3, r3, #32
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d007      	beq.n	80022fa <HAL_UART_IRQHandler+0x112>
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	f003 0320 	and.w	r3, r3, #32
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d002      	beq.n	80022fa <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f000 f923 	bl	8002540 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	695b      	ldr	r3, [r3, #20]
 8002300:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002304:	2b00      	cmp	r3, #0
 8002306:	bf14      	ite	ne
 8002308:	2301      	movne	r3, #1
 800230a:	2300      	moveq	r3, #0
 800230c:	b2db      	uxtb	r3, r3
 800230e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002314:	f003 0308 	and.w	r3, r3, #8
 8002318:	2b00      	cmp	r3, #0
 800231a:	d102      	bne.n	8002322 <HAL_UART_IRQHandler+0x13a>
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d031      	beq.n	8002386 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f000 f86e 	bl	8002404 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	695b      	ldr	r3, [r3, #20]
 800232e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002332:	2b00      	cmp	r3, #0
 8002334:	d023      	beq.n	800237e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	695a      	ldr	r2, [r3, #20]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002344:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800234a:	2b00      	cmp	r3, #0
 800234c:	d013      	beq.n	8002376 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002352:	4a22      	ldr	r2, [pc, #136]	; (80023dc <HAL_UART_IRQHandler+0x1f4>)
 8002354:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800235a:	4618      	mov	r0, r3
 800235c:	f7fe f8f4 	bl	8000548 <HAL_DMA_Abort_IT>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d016      	beq.n	8002394 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800236a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002370:	4610      	mov	r0, r2
 8002372:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002374:	e00e      	b.n	8002394 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f000 f83b 	bl	80023f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800237c:	e00a      	b.n	8002394 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f000 f837 	bl	80023f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002384:	e006      	b.n	8002394 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	f000 f833 	bl	80023f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2200      	movs	r2, #0
 8002390:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002392:	e01e      	b.n	80023d2 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002394:	bf00      	nop
    return;
 8002396:	e01c      	b.n	80023d2 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d008      	beq.n	80023b4 <HAL_UART_IRQHandler+0x1cc>
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d003      	beq.n	80023b4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f000 f85a 	bl	8002466 <UART_Transmit_IT>
    return;
 80023b2:	e00f      	b.n	80023d4 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d00a      	beq.n	80023d4 <HAL_UART_IRQHandler+0x1ec>
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d005      	beq.n	80023d4 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f000 f8a1 	bl	8002510 <UART_EndTransmit_IT>
    return;
 80023ce:	bf00      	nop
 80023d0:	e000      	b.n	80023d4 <HAL_UART_IRQHandler+0x1ec>
    return;
 80023d2:	bf00      	nop
  }
}
 80023d4:	3720      	adds	r7, #32
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	0800243f 	.word	0x0800243f

080023e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr

080023f2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80023f2:	b480      	push	{r7}
 80023f4:	b083      	sub	sp, #12
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80023fa:	bf00      	nop
 80023fc:	370c      	adds	r7, #12
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr

08002404 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68da      	ldr	r2, [r3, #12]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800241a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	695a      	ldr	r2, [r3, #20]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 0201 	bic.w	r2, r2, #1
 800242a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2220      	movs	r2, #32
 8002430:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	bc80      	pop	{r7}
 800243c:	4770      	bx	lr

0800243e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	b084      	sub	sp, #16
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2200      	movs	r2, #0
 8002450:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2200      	movs	r2, #0
 8002456:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002458:	68f8      	ldr	r0, [r7, #12]
 800245a:	f7ff ffca 	bl	80023f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800245e:	bf00      	nop
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002466:	b480      	push	{r7}
 8002468:	b085      	sub	sp, #20
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b21      	cmp	r3, #33	; 0x21
 8002478:	d144      	bne.n	8002504 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002482:	d11a      	bne.n	80024ba <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a1b      	ldr	r3, [r3, #32]
 8002488:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	881b      	ldrh	r3, [r3, #0]
 800248e:	461a      	mov	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002498:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d105      	bne.n	80024ae <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	1c9a      	adds	r2, r3, #2
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	621a      	str	r2, [r3, #32]
 80024ac:	e00e      	b.n	80024cc <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a1b      	ldr	r3, [r3, #32]
 80024b2:	1c5a      	adds	r2, r3, #1
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	621a      	str	r2, [r3, #32]
 80024b8:	e008      	b.n	80024cc <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a1b      	ldr	r3, [r3, #32]
 80024be:	1c59      	adds	r1, r3, #1
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	6211      	str	r1, [r2, #32]
 80024c4:	781a      	ldrb	r2, [r3, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	3b01      	subs	r3, #1
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	4619      	mov	r1, r3
 80024da:	84d1      	strh	r1, [r2, #38]	; 0x26
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d10f      	bne.n	8002500 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68da      	ldr	r2, [r3, #12]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024ee:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	68da      	ldr	r2, [r3, #12]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024fe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002500:	2300      	movs	r3, #0
 8002502:	e000      	b.n	8002506 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002504:	2302      	movs	r3, #2
  }
}
 8002506:	4618      	mov	r0, r3
 8002508:	3714      	adds	r7, #20
 800250a:	46bd      	mov	sp, r7
 800250c:	bc80      	pop	{r7}
 800250e:	4770      	bx	lr

08002510 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	68da      	ldr	r2, [r3, #12]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002526:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2220      	movs	r2, #32
 800252c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002530:	6878      	ldr	r0, [r7, #4]
 8002532:	f7ff ff55 	bl	80023e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002536:	2300      	movs	r3, #0
}
 8002538:	4618      	mov	r0, r3
 800253a:	3708      	adds	r7, #8
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800254e:	b2db      	uxtb	r3, r3
 8002550:	2b22      	cmp	r3, #34	; 0x22
 8002552:	d171      	bne.n	8002638 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800255c:	d123      	bne.n	80025a6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002562:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10e      	bne.n	800258a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	b29b      	uxth	r3, r3
 8002574:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002578:	b29a      	uxth	r2, r3
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002582:	1c9a      	adds	r2, r3, #2
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	629a      	str	r2, [r3, #40]	; 0x28
 8002588:	e029      	b.n	80025de <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	b29b      	uxth	r3, r3
 8002592:	b2db      	uxtb	r3, r3
 8002594:	b29a      	uxth	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800259e:	1c5a      	adds	r2, r3, #1
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	629a      	str	r2, [r3, #40]	; 0x28
 80025a4:	e01b      	b.n	80025de <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	691b      	ldr	r3, [r3, #16]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10a      	bne.n	80025c4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	6858      	ldr	r0, [r3, #4]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b8:	1c59      	adds	r1, r3, #1
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	6291      	str	r1, [r2, #40]	; 0x28
 80025be:	b2c2      	uxtb	r2, r0
 80025c0:	701a      	strb	r2, [r3, #0]
 80025c2:	e00c      	b.n	80025de <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d0:	1c58      	adds	r0, r3, #1
 80025d2:	6879      	ldr	r1, [r7, #4]
 80025d4:	6288      	str	r0, [r1, #40]	; 0x28
 80025d6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80025da:	b2d2      	uxtb	r2, r2
 80025dc:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	3b01      	subs	r3, #1
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	4619      	mov	r1, r3
 80025ec:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d120      	bne.n	8002634 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68da      	ldr	r2, [r3, #12]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f022 0220 	bic.w	r2, r2, #32
 8002600:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68da      	ldr	r2, [r3, #12]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002610:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	695a      	ldr	r2, [r3, #20]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f022 0201 	bic.w	r2, r2, #1
 8002620:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2220      	movs	r2, #32
 8002626:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f000 fa0c 	bl	8002a48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002630:	2300      	movs	r3, #0
 8002632:	e002      	b.n	800263a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002634:	2300      	movs	r3, #0
 8002636:	e000      	b.n	800263a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002638:	2302      	movs	r3, #2
  }
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	68da      	ldr	r2, [r3, #12]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	430a      	orrs	r2, r1
 8002660:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	689a      	ldr	r2, [r3, #8]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	431a      	orrs	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	4313      	orrs	r3, r2
 8002672:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800267e:	f023 030c 	bic.w	r3, r3, #12
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	6812      	ldr	r2, [r2, #0]
 8002686:	68f9      	ldr	r1, [r7, #12]
 8002688:	430b      	orrs	r3, r1
 800268a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	695b      	ldr	r3, [r3, #20]
 8002692:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	699a      	ldr	r2, [r3, #24]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	430a      	orrs	r2, r1
 80026a0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a52      	ldr	r2, [pc, #328]	; (80027f0 <UART_SetConfig+0x1ac>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d14e      	bne.n	800274a <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80026ac:	f7fe fdd8 	bl	8001260 <HAL_RCC_GetPCLK2Freq>
 80026b0:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026b2:	68ba      	ldr	r2, [r7, #8]
 80026b4:	4613      	mov	r3, r2
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	4413      	add	r3, r2
 80026ba:	009a      	lsls	r2, r3, #2
 80026bc:	441a      	add	r2, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c8:	4a4a      	ldr	r2, [pc, #296]	; (80027f4 <UART_SetConfig+0x1b0>)
 80026ca:	fba2 2303 	umull	r2, r3, r2, r3
 80026ce:	095b      	lsrs	r3, r3, #5
 80026d0:	0119      	lsls	r1, r3, #4
 80026d2:	68ba      	ldr	r2, [r7, #8]
 80026d4:	4613      	mov	r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	4413      	add	r3, r2
 80026da:	009a      	lsls	r2, r3, #2
 80026dc:	441a      	add	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80026e8:	4b42      	ldr	r3, [pc, #264]	; (80027f4 <UART_SetConfig+0x1b0>)
 80026ea:	fba3 0302 	umull	r0, r3, r3, r2
 80026ee:	095b      	lsrs	r3, r3, #5
 80026f0:	2064      	movs	r0, #100	; 0x64
 80026f2:	fb00 f303 	mul.w	r3, r0, r3
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	011b      	lsls	r3, r3, #4
 80026fa:	3332      	adds	r3, #50	; 0x32
 80026fc:	4a3d      	ldr	r2, [pc, #244]	; (80027f4 <UART_SetConfig+0x1b0>)
 80026fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002702:	095b      	lsrs	r3, r3, #5
 8002704:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002708:	4419      	add	r1, r3
 800270a:	68ba      	ldr	r2, [r7, #8]
 800270c:	4613      	mov	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	4413      	add	r3, r2
 8002712:	009a      	lsls	r2, r3, #2
 8002714:	441a      	add	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002720:	4b34      	ldr	r3, [pc, #208]	; (80027f4 <UART_SetConfig+0x1b0>)
 8002722:	fba3 0302 	umull	r0, r3, r3, r2
 8002726:	095b      	lsrs	r3, r3, #5
 8002728:	2064      	movs	r0, #100	; 0x64
 800272a:	fb00 f303 	mul.w	r3, r0, r3
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	011b      	lsls	r3, r3, #4
 8002732:	3332      	adds	r3, #50	; 0x32
 8002734:	4a2f      	ldr	r2, [pc, #188]	; (80027f4 <UART_SetConfig+0x1b0>)
 8002736:	fba2 2303 	umull	r2, r3, r2, r3
 800273a:	095b      	lsrs	r3, r3, #5
 800273c:	f003 020f 	and.w	r2, r3, #15
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	440a      	add	r2, r1
 8002746:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002748:	e04d      	b.n	80027e6 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800274a:	f7fe fd75 	bl	8001238 <HAL_RCC_GetPCLK1Freq>
 800274e:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002750:	68ba      	ldr	r2, [r7, #8]
 8002752:	4613      	mov	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	009a      	lsls	r2, r3, #2
 800275a:	441a      	add	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	fbb2 f3f3 	udiv	r3, r2, r3
 8002766:	4a23      	ldr	r2, [pc, #140]	; (80027f4 <UART_SetConfig+0x1b0>)
 8002768:	fba2 2303 	umull	r2, r3, r2, r3
 800276c:	095b      	lsrs	r3, r3, #5
 800276e:	0119      	lsls	r1, r3, #4
 8002770:	68ba      	ldr	r2, [r7, #8]
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	009a      	lsls	r2, r3, #2
 800277a:	441a      	add	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	fbb2 f2f3 	udiv	r2, r2, r3
 8002786:	4b1b      	ldr	r3, [pc, #108]	; (80027f4 <UART_SetConfig+0x1b0>)
 8002788:	fba3 0302 	umull	r0, r3, r3, r2
 800278c:	095b      	lsrs	r3, r3, #5
 800278e:	2064      	movs	r0, #100	; 0x64
 8002790:	fb00 f303 	mul.w	r3, r0, r3
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	011b      	lsls	r3, r3, #4
 8002798:	3332      	adds	r3, #50	; 0x32
 800279a:	4a16      	ldr	r2, [pc, #88]	; (80027f4 <UART_SetConfig+0x1b0>)
 800279c:	fba2 2303 	umull	r2, r3, r2, r3
 80027a0:	095b      	lsrs	r3, r3, #5
 80027a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027a6:	4419      	add	r1, r3
 80027a8:	68ba      	ldr	r2, [r7, #8]
 80027aa:	4613      	mov	r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4413      	add	r3, r2
 80027b0:	009a      	lsls	r2, r3, #2
 80027b2:	441a      	add	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80027be:	4b0d      	ldr	r3, [pc, #52]	; (80027f4 <UART_SetConfig+0x1b0>)
 80027c0:	fba3 0302 	umull	r0, r3, r3, r2
 80027c4:	095b      	lsrs	r3, r3, #5
 80027c6:	2064      	movs	r0, #100	; 0x64
 80027c8:	fb00 f303 	mul.w	r3, r0, r3
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	011b      	lsls	r3, r3, #4
 80027d0:	3332      	adds	r3, #50	; 0x32
 80027d2:	4a08      	ldr	r2, [pc, #32]	; (80027f4 <UART_SetConfig+0x1b0>)
 80027d4:	fba2 2303 	umull	r2, r3, r2, r3
 80027d8:	095b      	lsrs	r3, r3, #5
 80027da:	f003 020f 	and.w	r2, r3, #15
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	440a      	add	r2, r1
 80027e4:	609a      	str	r2, [r3, #8]
}
 80027e6:	bf00      	nop
 80027e8:	3710      	adds	r7, #16
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	40013800 	.word	0x40013800
 80027f4:	51eb851f 	.word	0x51eb851f

080027f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b088      	sub	sp, #32
 80027fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fe:	f107 0310 	add.w	r3, r7, #16
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	605a      	str	r2, [r3, #4]
 8002808:	609a      	str	r2, [r3, #8]
 800280a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800280c:	4b3b      	ldr	r3, [pc, #236]	; (80028fc <MX_GPIO_Init+0x104>)
 800280e:	699b      	ldr	r3, [r3, #24]
 8002810:	4a3a      	ldr	r2, [pc, #232]	; (80028fc <MX_GPIO_Init+0x104>)
 8002812:	f043 0320 	orr.w	r3, r3, #32
 8002816:	6193      	str	r3, [r2, #24]
 8002818:	4b38      	ldr	r3, [pc, #224]	; (80028fc <MX_GPIO_Init+0x104>)
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	f003 0320 	and.w	r3, r3, #32
 8002820:	60fb      	str	r3, [r7, #12]
 8002822:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002824:	4b35      	ldr	r3, [pc, #212]	; (80028fc <MX_GPIO_Init+0x104>)
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	4a34      	ldr	r2, [pc, #208]	; (80028fc <MX_GPIO_Init+0x104>)
 800282a:	f043 0304 	orr.w	r3, r3, #4
 800282e:	6193      	str	r3, [r2, #24]
 8002830:	4b32      	ldr	r3, [pc, #200]	; (80028fc <MX_GPIO_Init+0x104>)
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	60bb      	str	r3, [r7, #8]
 800283a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800283c:	4b2f      	ldr	r3, [pc, #188]	; (80028fc <MX_GPIO_Init+0x104>)
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	4a2e      	ldr	r2, [pc, #184]	; (80028fc <MX_GPIO_Init+0x104>)
 8002842:	f043 0310 	orr.w	r3, r3, #16
 8002846:	6193      	str	r3, [r2, #24]
 8002848:	4b2c      	ldr	r3, [pc, #176]	; (80028fc <MX_GPIO_Init+0x104>)
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	f003 0310 	and.w	r3, r3, #16
 8002850:	607b      	str	r3, [r7, #4]
 8002852:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8002854:	2200      	movs	r2, #0
 8002856:	2104      	movs	r1, #4
 8002858:	4829      	ldr	r0, [pc, #164]	; (8002900 <MX_GPIO_Init+0x108>)
 800285a:	f7fe f8e7 	bl	8000a2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_WK_Pin;
 800285e:	2301      	movs	r3, #1
 8002860:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002862:	4b28      	ldr	r3, [pc, #160]	; (8002904 <MX_GPIO_Init+0x10c>)
 8002864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002866:	2302      	movs	r3, #2
 8002868:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY_WK_GPIO_Port, &GPIO_InitStruct);
 800286a:	f107 0310 	add.w	r3, r7, #16
 800286e:	4619      	mov	r1, r3
 8002870:	4825      	ldr	r0, [pc, #148]	; (8002908 <MX_GPIO_Init+0x110>)
 8002872:	f7fd ff71 	bl	8000758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY0_Pin;
 8002876:	2320      	movs	r3, #32
 8002878:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800287a:	4b24      	ldr	r3, [pc, #144]	; (800290c <MX_GPIO_Init+0x114>)
 800287c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800287e:	2301      	movs	r3, #1
 8002880:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY0_GPIO_Port, &GPIO_InitStruct);
 8002882:	f107 0310 	add.w	r3, r7, #16
 8002886:	4619      	mov	r1, r3
 8002888:	4821      	ldr	r0, [pc, #132]	; (8002910 <MX_GPIO_Init+0x118>)
 800288a:	f7fd ff65 	bl	8000758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 800288e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002892:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002894:	4b1d      	ldr	r3, [pc, #116]	; (800290c <MX_GPIO_Init+0x114>)
 8002896:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002898:	2301      	movs	r3, #1
 800289a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 800289c:	f107 0310 	add.w	r3, r7, #16
 80028a0:	4619      	mov	r1, r3
 80028a2:	4819      	ldr	r0, [pc, #100]	; (8002908 <MX_GPIO_Init+0x110>)
 80028a4:	f7fd ff58 	bl	8000758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80028a8:	2304      	movs	r3, #4
 80028aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ac:	2301      	movs	r3, #1
 80028ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b0:	2300      	movs	r3, #0
 80028b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b4:	2302      	movs	r3, #2
 80028b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80028b8:	f107 0310 	add.w	r3, r7, #16
 80028bc:	4619      	mov	r1, r3
 80028be:	4810      	ldr	r0, [pc, #64]	; (8002900 <MX_GPIO_Init+0x108>)
 80028c0:	f7fd ff4a 	bl	8000758 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 80028c4:	2200      	movs	r2, #0
 80028c6:	2101      	movs	r1, #1
 80028c8:	2006      	movs	r0, #6
 80028ca:	f7fd fe06 	bl	80004da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80028ce:	2006      	movs	r0, #6
 80028d0:	f7fd fe1f 	bl	8000512 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 1);
 80028d4:	2201      	movs	r2, #1
 80028d6:	2101      	movs	r1, #1
 80028d8:	2017      	movs	r0, #23
 80028da:	f7fd fdfe 	bl	80004da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80028de:	2017      	movs	r0, #23
 80028e0:	f7fd fe17 	bl	8000512 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 2);
 80028e4:	2202      	movs	r2, #2
 80028e6:	2101      	movs	r1, #1
 80028e8:	2028      	movs	r0, #40	; 0x28
 80028ea:	f7fd fdf6 	bl	80004da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80028ee:	2028      	movs	r0, #40	; 0x28
 80028f0:	f7fd fe0f 	bl	8000512 <HAL_NVIC_EnableIRQ>

}
 80028f4:	bf00      	nop
 80028f6:	3720      	adds	r7, #32
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40021000 	.word	0x40021000
 8002900:	40011400 	.word	0x40011400
 8002904:	10110000 	.word	0x10110000
 8002908:	40010800 	.word	0x40010800
 800290c:	10210000 	.word	0x10210000
 8002910:	40011000 	.word	0x40011000

08002914 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002918:	f7fd fc84 	bl	8000224 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800291c:	f000 f83c 	bl	8002998 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002920:	f7ff ff6a 	bl	80027f8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002924:	f000 fac8 	bl	8002eb8 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8002928:	f000 f97e 	bl	8002c28 <MX_TIM1_Init>
//  MX_TIM3_Init();
  /* USER CODE BEGIN 2 */
//  HAL_UART_Receive_IT(&huart1, (uint8_t *)rxBuffer, 1);
//  HAL_TIM_Base_Start_IT(&htim3);
  HAL_TIM_Base_Start_IT(&htim1);
 800292c:	4817      	ldr	r0, [pc, #92]	; (800298c <main+0x78>)
 800292e:	f7fe fcf4 	bl	800131a <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8002932:	2100      	movs	r1, #0
 8002934:	4815      	ldr	r0, [pc, #84]	; (800298c <main+0x78>)
 8002936:	f7fe fd47 	bl	80013c8 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while (dutyCycle < 500)
 800293a:	e00c      	b.n	8002956 <main+0x42>
	  {
		  TIM1->CCR1 = ++dutyCycle;
 800293c:	4b14      	ldr	r3, [pc, #80]	; (8002990 <main+0x7c>)
 800293e:	881b      	ldrh	r3, [r3, #0]
 8002940:	3301      	adds	r3, #1
 8002942:	b29a      	uxth	r2, r3
 8002944:	4b12      	ldr	r3, [pc, #72]	; (8002990 <main+0x7c>)
 8002946:	801a      	strh	r2, [r3, #0]
 8002948:	4b11      	ldr	r3, [pc, #68]	; (8002990 <main+0x7c>)
 800294a:	881a      	ldrh	r2, [r3, #0]
 800294c:	4b11      	ldr	r3, [pc, #68]	; (8002994 <main+0x80>)
 800294e:	635a      	str	r2, [r3, #52]	; 0x34
//		  itoa(dutyCycle, tim3Elapsed, 10);
//		  tim3Elapsed[4]='\0';
//		  tim3Elapsed[5]='\n';
//		  HAL_UART_Transmit(&huart1, tim3Elapsed, 6, 0xffff);
		  HAL_Delay(1);
 8002950:	2001      	movs	r0, #1
 8002952:	f7fd fcc9 	bl	80002e8 <HAL_Delay>
	  while (dutyCycle < 500)
 8002956:	4b0e      	ldr	r3, [pc, #56]	; (8002990 <main+0x7c>)
 8002958:	881b      	ldrh	r3, [r3, #0]
 800295a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800295e:	d3ed      	bcc.n	800293c <main+0x28>
	  }
	  while (dutyCycle>0)
 8002960:	e00c      	b.n	800297c <main+0x68>
	  {
//		  dutyCycle --;
//		  itoa(dutyCycle, tim3Elapsed, 10);
//		  tim3Elapsed[5]='\n';
//		  HAL_UART_Transmit(&huart1, tim3Elapsed, 6, 0xffff);
		  TIM1->CCR1 = --dutyCycle;
 8002962:	4b0b      	ldr	r3, [pc, #44]	; (8002990 <main+0x7c>)
 8002964:	881b      	ldrh	r3, [r3, #0]
 8002966:	3b01      	subs	r3, #1
 8002968:	b29a      	uxth	r2, r3
 800296a:	4b09      	ldr	r3, [pc, #36]	; (8002990 <main+0x7c>)
 800296c:	801a      	strh	r2, [r3, #0]
 800296e:	4b08      	ldr	r3, [pc, #32]	; (8002990 <main+0x7c>)
 8002970:	881a      	ldrh	r2, [r3, #0]
 8002972:	4b08      	ldr	r3, [pc, #32]	; (8002994 <main+0x80>)
 8002974:	635a      	str	r2, [r3, #52]	; 0x34
		  HAL_Delay(1);
 8002976:	2001      	movs	r0, #1
 8002978:	f7fd fcb6 	bl	80002e8 <HAL_Delay>
	  while (dutyCycle>0)
 800297c:	4b04      	ldr	r3, [pc, #16]	; (8002990 <main+0x7c>)
 800297e:	881b      	ldrh	r3, [r3, #0]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d1ee      	bne.n	8002962 <main+0x4e>
	  }
	  HAL_Delay(200);
 8002984:	20c8      	movs	r0, #200	; 0xc8
 8002986:	f7fd fcaf 	bl	80002e8 <HAL_Delay>
	  while (dutyCycle < 500)
 800298a:	e7e4      	b.n	8002956 <main+0x42>
 800298c:	20000084 	.word	0x20000084
 8002990:	20000028 	.word	0x20000028
 8002994:	40012c00 	.word	0x40012c00

08002998 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b090      	sub	sp, #64	; 0x40
 800299c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800299e:	f107 0318 	add.w	r3, r7, #24
 80029a2:	2228      	movs	r2, #40	; 0x28
 80029a4:	2100      	movs	r1, #0
 80029a6:	4618      	mov	r0, r3
 80029a8:	f000 fb4e 	bl	8003048 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029ac:	1d3b      	adds	r3, r7, #4
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	605a      	str	r2, [r3, #4]
 80029b4:	609a      	str	r2, [r3, #8]
 80029b6:	60da      	str	r2, [r3, #12]
 80029b8:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80029ba:	2301      	movs	r3, #1
 80029bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80029be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80029c4:	2300      	movs	r3, #0
 80029c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029c8:	2301      	movs	r3, #1
 80029ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029cc:	2302      	movs	r3, #2
 80029ce:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80029d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80029d6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80029da:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029dc:	f107 0318 	add.w	r3, r7, #24
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fe f853 	bl	8000a8c <HAL_RCC_OscConfig>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80029ec:	f000 f835 	bl	8002a5a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029f0:	230f      	movs	r3, #15
 80029f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029f4:	2302      	movs	r3, #2
 80029f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029f8:	2300      	movs	r3, #0
 80029fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80029fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a02:	2300      	movs	r3, #0
 8002a04:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002a06:	1d3b      	adds	r3, r7, #4
 8002a08:	2102      	movs	r1, #2
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7fe fabe 	bl	8000f8c <HAL_RCC_ClockConfig>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002a16:	f000 f820 	bl	8002a5a <Error_Handler>
  }
}
 8002a1a:	bf00      	nop
 8002a1c:	3740      	adds	r7, #64	; 0x40
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	4603      	mov	r3, r0
 8002a2a:	80fb      	strh	r3, [r7, #6]
//		 break;
//	 default:
//		 break;
//
//	 }
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr

08002a36 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b083      	sub	sp, #12
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
//	if(htim->Instance==TIM1)
//		{
//	//		HAL_UART_Transmit(&huart1, tim3Elapsed, 6, 0xffff);
////			HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
//		}
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr

08002a48 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
//		{
//			uRx_Data[uLength] = rxBuffer[0];
//			uLength++;
//		}
//	}
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bc80      	pop	{r7}
 8002a58:	4770      	bx	lr

08002a5a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002a5e:	bf00      	nop
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bc80      	pop	{r7}
 8002a64:	4770      	bx	lr
	...

08002a68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002a6e:	4b16      	ldr	r3, [pc, #88]	; (8002ac8 <HAL_MspInit+0x60>)
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	4a15      	ldr	r2, [pc, #84]	; (8002ac8 <HAL_MspInit+0x60>)
 8002a74:	f043 0301 	orr.w	r3, r3, #1
 8002a78:	6193      	str	r3, [r2, #24]
 8002a7a:	4b13      	ldr	r3, [pc, #76]	; (8002ac8 <HAL_MspInit+0x60>)
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	60bb      	str	r3, [r7, #8]
 8002a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a86:	4b10      	ldr	r3, [pc, #64]	; (8002ac8 <HAL_MspInit+0x60>)
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	4a0f      	ldr	r2, [pc, #60]	; (8002ac8 <HAL_MspInit+0x60>)
 8002a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a90:	61d3      	str	r3, [r2, #28]
 8002a92:	4b0d      	ldr	r3, [pc, #52]	; (8002ac8 <HAL_MspInit+0x60>)
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a9a:	607b      	str	r3, [r7, #4]
 8002a9c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8002a9e:	2005      	movs	r0, #5
 8002aa0:	f7fd fd10 	bl	80004c4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002aa4:	4b09      	ldr	r3, [pc, #36]	; (8002acc <HAL_MspInit+0x64>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002ab0:	60fb      	str	r3, [r7, #12]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ab8:	60fb      	str	r3, [r7, #12]
 8002aba:	4a04      	ldr	r2, [pc, #16]	; (8002acc <HAL_MspInit+0x64>)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ac0:	bf00      	nop
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	40021000 	.word	0x40021000
 8002acc:	40010000 	.word	0x40010000

08002ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002ad4:	bf00      	nop
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bc80      	pop	{r7}
 8002ada:	4770      	bx	lr

08002adc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ae0:	e7fe      	b.n	8002ae0 <HardFault_Handler+0x4>

08002ae2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ae6:	e7fe      	b.n	8002ae6 <MemManage_Handler+0x4>

08002ae8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002aec:	e7fe      	b.n	8002aec <BusFault_Handler+0x4>

08002aee <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002aee:	b480      	push	{r7}
 8002af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002af2:	e7fe      	b.n	8002af2 <UsageFault_Handler+0x4>

08002af4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002af8:	bf00      	nop
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr

08002b00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b04:	bf00      	nop
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr

08002b0c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b10:	bf00      	nop
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr

08002b18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b1c:	f7fd fbc8 	bl	80002b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b20:	bf00      	nop
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002b28:	2001      	movs	r0, #1
 8002b2a:	f7fd ff97 	bl	8000a5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002b36:	2020      	movs	r0, #32
 8002b38:	f7fd ff90 	bl	8000a5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002b3c:	bf00      	nop
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b44:	4802      	ldr	r0, [pc, #8]	; (8002b50 <TIM1_UP_IRQHandler+0x10>)
 8002b46:	f7fe fc7d 	bl	8001444 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002b4a:	bf00      	nop
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	20000084 	.word	0x20000084

08002b54 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b58:	4802      	ldr	r0, [pc, #8]	; (8002b64 <TIM1_TRG_COM_IRQHandler+0x10>)
 8002b5a:	f7fe fc73 	bl	8001444 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8002b5e:	bf00      	nop
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	20000084 	.word	0x20000084

08002b68 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b6c:	4802      	ldr	r0, [pc, #8]	; (8002b78 <TIM1_CC_IRQHandler+0x10>)
 8002b6e:	f7fe fc69 	bl	8001444 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002b72:	bf00      	nop
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	20000084 	.word	0x20000084

08002b7c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002b80:	4802      	ldr	r0, [pc, #8]	; (8002b8c <TIM3_IRQHandler+0x10>)
 8002b82:	f7fe fc5f 	bl	8001444 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002b86:	bf00      	nop
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	20000044 	.word	0x20000044

08002b90 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b94:	4804      	ldr	r0, [pc, #16]	; (8002ba8 <USART1_IRQHandler+0x18>)
 8002b96:	f7ff fb27 	bl	80021e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)rxBuffer, 1);
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	4903      	ldr	r1, [pc, #12]	; (8002bac <USART1_IRQHandler+0x1c>)
 8002b9e:	4802      	ldr	r0, [pc, #8]	; (8002ba8 <USART1_IRQHandler+0x18>)
 8002ba0:	f7ff face 	bl	8002140 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_IRQn 1 */
}
 8002ba4:	bf00      	nop
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	200000c4 	.word	0x200000c4
 8002bac:	20000030 	.word	0x20000030

08002bb0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002bb4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002bb8:	f7fd ff50 	bl	8000a5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002bbc:	bf00      	nop
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002bc4:	4b15      	ldr	r3, [pc, #84]	; (8002c1c <SystemInit+0x5c>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a14      	ldr	r2, [pc, #80]	; (8002c1c <SystemInit+0x5c>)
 8002bca:	f043 0301 	orr.w	r3, r3, #1
 8002bce:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002bd0:	4b12      	ldr	r3, [pc, #72]	; (8002c1c <SystemInit+0x5c>)
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	4911      	ldr	r1, [pc, #68]	; (8002c1c <SystemInit+0x5c>)
 8002bd6:	4b12      	ldr	r3, [pc, #72]	; (8002c20 <SystemInit+0x60>)
 8002bd8:	4013      	ands	r3, r2
 8002bda:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002bdc:	4b0f      	ldr	r3, [pc, #60]	; (8002c1c <SystemInit+0x5c>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a0e      	ldr	r2, [pc, #56]	; (8002c1c <SystemInit+0x5c>)
 8002be2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002be6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bea:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002bec:	4b0b      	ldr	r3, [pc, #44]	; (8002c1c <SystemInit+0x5c>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a0a      	ldr	r2, [pc, #40]	; (8002c1c <SystemInit+0x5c>)
 8002bf2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bf6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002bf8:	4b08      	ldr	r3, [pc, #32]	; (8002c1c <SystemInit+0x5c>)
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	4a07      	ldr	r2, [pc, #28]	; (8002c1c <SystemInit+0x5c>)
 8002bfe:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002c02:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002c04:	4b05      	ldr	r3, [pc, #20]	; (8002c1c <SystemInit+0x5c>)
 8002c06:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002c0a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002c0c:	4b05      	ldr	r3, [pc, #20]	; (8002c24 <SystemInit+0x64>)
 8002c0e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002c12:	609a      	str	r2, [r3, #8]
#endif 
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	f8ff0000 	.word	0xf8ff0000
 8002c24:	e000ed00 	.word	0xe000ed00

08002c28 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b096      	sub	sp, #88	; 0x58
 8002c2c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c2e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002c32:	2200      	movs	r2, #0
 8002c34:	601a      	str	r2, [r3, #0]
 8002c36:	605a      	str	r2, [r3, #4]
 8002c38:	609a      	str	r2, [r3, #8]
 8002c3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c3c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]
 8002c44:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	601a      	str	r2, [r3, #0]
 8002c4e:	605a      	str	r2, [r3, #4]
 8002c50:	609a      	str	r2, [r3, #8]
 8002c52:	60da      	str	r2, [r3, #12]
 8002c54:	611a      	str	r2, [r3, #16]
 8002c56:	615a      	str	r2, [r3, #20]
 8002c58:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002c5a:	1d3b      	adds	r3, r7, #4
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	2100      	movs	r1, #0
 8002c60:	4618      	mov	r0, r3
 8002c62:	f000 f9f1 	bl	8003048 <memset>

  htim1.Instance = TIM1;
 8002c66:	4b3f      	ldr	r3, [pc, #252]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002c68:	4a3f      	ldr	r2, [pc, #252]	; (8002d68 <MX_TIM1_Init+0x140>)
 8002c6a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 719;
 8002c6c:	4b3d      	ldr	r3, [pc, #244]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002c6e:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002c72:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c74:	4b3b      	ldr	r3, [pc, #236]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8002c7a:	4b3a      	ldr	r3, [pc, #232]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002c7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002c80:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c82:	4b38      	ldr	r3, [pc, #224]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002c88:	4b36      	ldr	r3, [pc, #216]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c8e:	4b35      	ldr	r3, [pc, #212]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002c94:	4833      	ldr	r0, [pc, #204]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002c96:	f7fe fb15 	bl	80012c4 <HAL_TIM_Base_Init>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d001      	beq.n	8002ca4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002ca0:	f7ff fedb 	bl	8002a5a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ca4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ca8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002caa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002cae:	4619      	mov	r1, r3
 8002cb0:	482c      	ldr	r0, [pc, #176]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002cb2:	f7fe fd95 	bl	80017e0 <HAL_TIM_ConfigClockSource>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002cbc:	f7ff fecd 	bl	8002a5a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002cc0:	4828      	ldr	r0, [pc, #160]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002cc2:	f7fe fb4d 	bl	8001360 <HAL_TIM_PWM_Init>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d001      	beq.n	8002cd0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002ccc:	f7ff fec5 	bl	8002a5a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002cd8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4821      	ldr	r0, [pc, #132]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002ce0:	f7ff f93a 	bl	8001f58 <HAL_TIMEx_MasterConfigSynchronization>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8002cea:	f7ff feb6 	bl	8002a5a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002cee:	2360      	movs	r3, #96	; 0x60
 8002cf0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0xAAAA;
 8002cf2:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 8002cf6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d00:	2300      	movs	r3, #0
 8002d02:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d04:	2300      	movs	r3, #0
 8002d06:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d10:	2200      	movs	r2, #0
 8002d12:	4619      	mov	r1, r3
 8002d14:	4813      	ldr	r0, [pc, #76]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002d16:	f7fe fc9d 	bl	8001654 <HAL_TIM_PWM_ConfigChannel>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8002d20:	f7ff fe9b 	bl	8002a5a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d24:	2300      	movs	r3, #0
 8002d26:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d30:	2300      	movs	r3, #0
 8002d32:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d34:	2300      	movs	r3, #0
 8002d36:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d3c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002d42:	1d3b      	adds	r3, r7, #4
 8002d44:	4619      	mov	r1, r3
 8002d46:	4807      	ldr	r0, [pc, #28]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002d48:	f7ff f94a 	bl	8001fe0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8002d52:	f7ff fe82 	bl	8002a5a <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8002d56:	4803      	ldr	r0, [pc, #12]	; (8002d64 <MX_TIM1_Init+0x13c>)
 8002d58:	f000 f85a 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 8002d5c:	bf00      	nop
 8002d5e:	3758      	adds	r7, #88	; 0x58
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	20000084 	.word	0x20000084
 8002d68:	40012c00 	.word	0x40012c00

08002d6c <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim3);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a22      	ldr	r2, [pc, #136]	; (8002e04 <HAL_TIM_Base_MspInit+0x98>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d124      	bne.n	8002dc8 <HAL_TIM_Base_MspInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d7e:	4b22      	ldr	r3, [pc, #136]	; (8002e08 <HAL_TIM_Base_MspInit+0x9c>)
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	4a21      	ldr	r2, [pc, #132]	; (8002e08 <HAL_TIM_Base_MspInit+0x9c>)
 8002d84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002d88:	6193      	str	r3, [r2, #24]
 8002d8a:	4b1f      	ldr	r3, [pc, #124]	; (8002e08 <HAL_TIM_Base_MspInit+0x9c>)
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d92:	60fb      	str	r3, [r7, #12]
 8002d94:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002d96:	2200      	movs	r2, #0
 8002d98:	2100      	movs	r1, #0
 8002d9a:	2019      	movs	r0, #25
 8002d9c:	f7fd fb9d 	bl	80004da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002da0:	2019      	movs	r0, #25
 8002da2:	f7fd fbb6 	bl	8000512 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8002da6:	2200      	movs	r2, #0
 8002da8:	2100      	movs	r1, #0
 8002daa:	201a      	movs	r0, #26
 8002dac:	f7fd fb95 	bl	80004da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8002db0:	201a      	movs	r0, #26
 8002db2:	f7fd fbae 	bl	8000512 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002db6:	2200      	movs	r2, #0
 8002db8:	2100      	movs	r1, #0
 8002dba:	201b      	movs	r0, #27
 8002dbc:	f7fd fb8d 	bl	80004da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002dc0:	201b      	movs	r0, #27
 8002dc2:	f7fd fba6 	bl	8000512 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002dc6:	e018      	b.n	8002dfa <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a0f      	ldr	r2, [pc, #60]	; (8002e0c <HAL_TIM_Base_MspInit+0xa0>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d113      	bne.n	8002dfa <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002dd2:	4b0d      	ldr	r3, [pc, #52]	; (8002e08 <HAL_TIM_Base_MspInit+0x9c>)
 8002dd4:	69db      	ldr	r3, [r3, #28]
 8002dd6:	4a0c      	ldr	r2, [pc, #48]	; (8002e08 <HAL_TIM_Base_MspInit+0x9c>)
 8002dd8:	f043 0302 	orr.w	r3, r3, #2
 8002ddc:	61d3      	str	r3, [r2, #28]
 8002dde:	4b0a      	ldr	r3, [pc, #40]	; (8002e08 <HAL_TIM_Base_MspInit+0x9c>)
 8002de0:	69db      	ldr	r3, [r3, #28]
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	60bb      	str	r3, [r7, #8]
 8002de8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002dea:	2200      	movs	r2, #0
 8002dec:	2100      	movs	r1, #0
 8002dee:	201d      	movs	r0, #29
 8002df0:	f7fd fb73 	bl	80004da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002df4:	201d      	movs	r0, #29
 8002df6:	f7fd fb8c 	bl	8000512 <HAL_NVIC_EnableIRQ>
}
 8002dfa:	bf00      	nop
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	40012c00 	.word	0x40012c00
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	40000400 	.word	0x40000400

08002e10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b088      	sub	sp, #32
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e18:	f107 0310 	add.w	r3, r7, #16
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	605a      	str	r2, [r3, #4]
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a1f      	ldr	r2, [pc, #124]	; (8002ea8 <HAL_TIM_MspPostInit+0x98>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d119      	bne.n	8002e64 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e30:	4b1e      	ldr	r3, [pc, #120]	; (8002eac <HAL_TIM_MspPostInit+0x9c>)
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	4a1d      	ldr	r2, [pc, #116]	; (8002eac <HAL_TIM_MspPostInit+0x9c>)
 8002e36:	f043 0304 	orr.w	r3, r3, #4
 8002e3a:	6193      	str	r3, [r2, #24]
 8002e3c:	4b1b      	ldr	r3, [pc, #108]	; (8002eac <HAL_TIM_MspPostInit+0x9c>)
 8002e3e:	699b      	ldr	r3, [r3, #24]
 8002e40:	f003 0304 	and.w	r3, r3, #4
 8002e44:	60fb      	str	r3, [r7, #12]
 8002e46:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = LED0_Pin;
 8002e48:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e4c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e4e:	2302      	movs	r3, #2
 8002e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e52:	2302      	movs	r3, #2
 8002e54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8002e56:	f107 0310 	add.w	r3, r7, #16
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4814      	ldr	r0, [pc, #80]	; (8002eb0 <HAL_TIM_MspPostInit+0xa0>)
 8002e5e:	f7fd fc7b 	bl	8000758 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002e62:	e01c      	b.n	8002e9e <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM3)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a12      	ldr	r2, [pc, #72]	; (8002eb4 <HAL_TIM_MspPostInit+0xa4>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d117      	bne.n	8002e9e <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e6e:	4b0f      	ldr	r3, [pc, #60]	; (8002eac <HAL_TIM_MspPostInit+0x9c>)
 8002e70:	699b      	ldr	r3, [r3, #24]
 8002e72:	4a0e      	ldr	r2, [pc, #56]	; (8002eac <HAL_TIM_MspPostInit+0x9c>)
 8002e74:	f043 0304 	orr.w	r3, r3, #4
 8002e78:	6193      	str	r3, [r2, #24]
 8002e7a:	4b0c      	ldr	r3, [pc, #48]	; (8002eac <HAL_TIM_MspPostInit+0x9c>)
 8002e7c:	699b      	ldr	r3, [r3, #24]
 8002e7e:	f003 0304 	and.w	r3, r3, #4
 8002e82:	60bb      	str	r3, [r7, #8]
 8002e84:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002e86:	2380      	movs	r3, #128	; 0x80
 8002e88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e8e:	2302      	movs	r3, #2
 8002e90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e92:	f107 0310 	add.w	r3, r7, #16
 8002e96:	4619      	mov	r1, r3
 8002e98:	4805      	ldr	r0, [pc, #20]	; (8002eb0 <HAL_TIM_MspPostInit+0xa0>)
 8002e9a:	f7fd fc5d 	bl	8000758 <HAL_GPIO_Init>
}
 8002e9e:	bf00      	nop
 8002ea0:	3720      	adds	r7, #32
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	40012c00 	.word	0x40012c00
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	40010800 	.word	0x40010800
 8002eb4:	40000400 	.word	0x40000400

08002eb8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002ebc:	4b11      	ldr	r3, [pc, #68]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ebe:	4a12      	ldr	r2, [pc, #72]	; (8002f08 <MX_USART1_UART_Init+0x50>)
 8002ec0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002ec2:	4b10      	ldr	r3, [pc, #64]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ec4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ec8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002eca:	4b0e      	ldr	r3, [pc, #56]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ed0:	4b0c      	ldr	r3, [pc, #48]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ed6:	4b0b      	ldr	r3, [pc, #44]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002edc:	4b09      	ldr	r3, [pc, #36]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ede:	220c      	movs	r2, #12
 8002ee0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ee2:	4b08      	ldr	r3, [pc, #32]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ee8:	4b06      	ldr	r3, [pc, #24]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002eee:	4805      	ldr	r0, [pc, #20]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ef0:	f7ff f8d9 	bl	80020a6 <HAL_UART_Init>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002efa:	f7ff fdae 	bl	8002a5a <Error_Handler>
  }

}
 8002efe:	bf00      	nop
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	200000c4 	.word	0x200000c4
 8002f08:	40013800 	.word	0x40013800

08002f0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b088      	sub	sp, #32
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f14:	f107 0310 	add.w	r3, r7, #16
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]
 8002f1c:	605a      	str	r2, [r3, #4]
 8002f1e:	609a      	str	r2, [r3, #8]
 8002f20:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a20      	ldr	r2, [pc, #128]	; (8002fa8 <HAL_UART_MspInit+0x9c>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d139      	bne.n	8002fa0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f2c:	4b1f      	ldr	r3, [pc, #124]	; (8002fac <HAL_UART_MspInit+0xa0>)
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	4a1e      	ldr	r2, [pc, #120]	; (8002fac <HAL_UART_MspInit+0xa0>)
 8002f32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f36:	6193      	str	r3, [r2, #24]
 8002f38:	4b1c      	ldr	r3, [pc, #112]	; (8002fac <HAL_UART_MspInit+0xa0>)
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f44:	4b19      	ldr	r3, [pc, #100]	; (8002fac <HAL_UART_MspInit+0xa0>)
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	4a18      	ldr	r2, [pc, #96]	; (8002fac <HAL_UART_MspInit+0xa0>)
 8002f4a:	f043 0304 	orr.w	r3, r3, #4
 8002f4e:	6193      	str	r3, [r2, #24]
 8002f50:	4b16      	ldr	r3, [pc, #88]	; (8002fac <HAL_UART_MspInit+0xa0>)
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	f003 0304 	and.w	r3, r3, #4
 8002f58:	60bb      	str	r3, [r7, #8]
 8002f5a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f62:	2302      	movs	r3, #2
 8002f64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f66:	2303      	movs	r3, #3
 8002f68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f6a:	f107 0310 	add.w	r3, r7, #16
 8002f6e:	4619      	mov	r1, r3
 8002f70:	480f      	ldr	r0, [pc, #60]	; (8002fb0 <HAL_UART_MspInit+0xa4>)
 8002f72:	f7fd fbf1 	bl	8000758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f80:	2300      	movs	r3, #0
 8002f82:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f84:	f107 0310 	add.w	r3, r7, #16
 8002f88:	4619      	mov	r1, r3
 8002f8a:	4809      	ldr	r0, [pc, #36]	; (8002fb0 <HAL_UART_MspInit+0xa4>)
 8002f8c:	f7fd fbe4 	bl	8000758 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 1);
 8002f90:	2201      	movs	r2, #1
 8002f92:	2100      	movs	r1, #0
 8002f94:	2025      	movs	r0, #37	; 0x25
 8002f96:	f7fd faa0 	bl	80004da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f9a:	2025      	movs	r0, #37	; 0x25
 8002f9c:	f7fd fab9 	bl	8000512 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002fa0:	bf00      	nop
 8002fa2:	3720      	adds	r7, #32
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	40013800 	.word	0x40013800
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	40010800 	.word	0x40010800

08002fb4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002fb4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002fb6:	e003      	b.n	8002fc0 <LoopCopyDataInit>

08002fb8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002fb8:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002fba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002fbc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002fbe:	3104      	adds	r1, #4

08002fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002fc0:	480a      	ldr	r0, [pc, #40]	; (8002fec <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002fc2:	4b0b      	ldr	r3, [pc, #44]	; (8002ff0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002fc4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002fc6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002fc8:	d3f6      	bcc.n	8002fb8 <CopyDataInit>
  ldr r2, =_sbss
 8002fca:	4a0a      	ldr	r2, [pc, #40]	; (8002ff4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002fcc:	e002      	b.n	8002fd4 <LoopFillZerobss>

08002fce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002fce:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002fd0:	f842 3b04 	str.w	r3, [r2], #4

08002fd4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002fd4:	4b08      	ldr	r3, [pc, #32]	; (8002ff8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002fd6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002fd8:	d3f9      	bcc.n	8002fce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002fda:	f7ff fdf1 	bl	8002bc0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002fde:	f000 f80f 	bl	8003000 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002fe2:	f7ff fc97 	bl	8002914 <main>
  bx lr
 8002fe6:	4770      	bx	lr
  ldr r3, =_sidata
 8002fe8:	080030a4 	.word	0x080030a4
  ldr r0, =_sdata
 8002fec:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002ff0:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8002ff4:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8002ff8:	20000104 	.word	0x20000104

08002ffc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ffc:	e7fe      	b.n	8002ffc <ADC1_2_IRQHandler>
	...

08003000 <__libc_init_array>:
 8003000:	b570      	push	{r4, r5, r6, lr}
 8003002:	2500      	movs	r5, #0
 8003004:	4e0c      	ldr	r6, [pc, #48]	; (8003038 <__libc_init_array+0x38>)
 8003006:	4c0d      	ldr	r4, [pc, #52]	; (800303c <__libc_init_array+0x3c>)
 8003008:	1ba4      	subs	r4, r4, r6
 800300a:	10a4      	asrs	r4, r4, #2
 800300c:	42a5      	cmp	r5, r4
 800300e:	d109      	bne.n	8003024 <__libc_init_array+0x24>
 8003010:	f000 f822 	bl	8003058 <_init>
 8003014:	2500      	movs	r5, #0
 8003016:	4e0a      	ldr	r6, [pc, #40]	; (8003040 <__libc_init_array+0x40>)
 8003018:	4c0a      	ldr	r4, [pc, #40]	; (8003044 <__libc_init_array+0x44>)
 800301a:	1ba4      	subs	r4, r4, r6
 800301c:	10a4      	asrs	r4, r4, #2
 800301e:	42a5      	cmp	r5, r4
 8003020:	d105      	bne.n	800302e <__libc_init_array+0x2e>
 8003022:	bd70      	pop	{r4, r5, r6, pc}
 8003024:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003028:	4798      	blx	r3
 800302a:	3501      	adds	r5, #1
 800302c:	e7ee      	b.n	800300c <__libc_init_array+0xc>
 800302e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003032:	4798      	blx	r3
 8003034:	3501      	adds	r5, #1
 8003036:	e7f2      	b.n	800301e <__libc_init_array+0x1e>
 8003038:	0800309c 	.word	0x0800309c
 800303c:	0800309c 	.word	0x0800309c
 8003040:	0800309c 	.word	0x0800309c
 8003044:	080030a0 	.word	0x080030a0

08003048 <memset>:
 8003048:	4603      	mov	r3, r0
 800304a:	4402      	add	r2, r0
 800304c:	4293      	cmp	r3, r2
 800304e:	d100      	bne.n	8003052 <memset+0xa>
 8003050:	4770      	bx	lr
 8003052:	f803 1b01 	strb.w	r1, [r3], #1
 8003056:	e7f9      	b.n	800304c <memset+0x4>

08003058 <_init>:
 8003058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800305a:	bf00      	nop
 800305c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800305e:	bc08      	pop	{r3}
 8003060:	469e      	mov	lr, r3
 8003062:	4770      	bx	lr

08003064 <_fini>:
 8003064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003066:	bf00      	nop
 8003068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800306a:	bc08      	pop	{r3}
 800306c:	469e      	mov	lr, r3
 800306e:	4770      	bx	lr
