
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010657                       # Number of seconds simulated
sim_ticks                                 10657343000                       # Number of ticks simulated
final_tick                                10657343000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 105903                       # Simulator instruction rate (inst/s)
host_op_rate                                   212692                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               87075329                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449380                       # Number of bytes of host memory used
host_seconds                                   122.39                       # Real time elapsed on the host
sim_insts                                    12961650                       # Number of instructions simulated
sim_ops                                      26031891                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10657343000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          96256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27262272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27358528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       582016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          582016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          425973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              427477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         9094                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9094                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           9031895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2558073996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2567105891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      9031895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9031895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       54611736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             54611736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       54611736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9031895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2558073996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2621717627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    421942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002347106250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          387                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          387                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              846835                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6042                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      427478                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10086                       # Number of write requests accepted
system.mem_ctrls.readBursts                    427478                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10086                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               27098432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  260160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  408768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27358592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               645504                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4065                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3672                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             48902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             95591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            56234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            80523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              166                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10657341000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                427478                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10086                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  130794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   99685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        33297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    826.047272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   691.874635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.449219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1268      3.81%      3.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2628      7.89%     11.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1379      4.14%     15.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1206      3.62%     19.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          987      2.96%     22.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1062      3.19%     25.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1238      3.72%     29.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1773      5.32%     34.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21756     65.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        33297                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1094.059432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    228.260403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1165.588434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           198     51.16%     51.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      1.03%     52.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.26%     52.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      1.03%     53.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.26%     53.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.26%     54.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.52%     54.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.78%     55.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            8      2.07%     57.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.52%     57.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      1.03%     58.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      1.03%     59.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.78%     60.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            5      1.29%     62.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      2.07%     64.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           29      7.49%     71.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           27      6.98%     78.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           29      7.49%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           36      9.30%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           11      2.84%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            6      1.55%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           387                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.503876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.481873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.870864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              287     74.16%     74.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      2.07%     76.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               89     23.00%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           387                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        94144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27004288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       408768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 8833721.500753048807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2533866837.165699005127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 38355526.325839377940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       425973                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10086                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56605750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13706600000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 261730032750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37611.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32177.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25949834.70                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   5824212000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             13763205750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2117065000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13755.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32505.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2542.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2567.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   390897                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5593                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      24356.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 63453180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33703395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               649168800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               26167860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         835295760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1069517790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             21723360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3604849860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       108371040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         19573440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6431824485                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            603.511071                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           8254434000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10297000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     353340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     67750500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    282039500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2039122750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7904793250                       # Time in different power states
system.mem_ctrls_1.actEnergy                174380220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 92658720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2373992880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7172280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         838983600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2490248490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             17639040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2282246370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        45685920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          9106200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             8332113720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            781.819044                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5150552750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7557500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     354900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     26437250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    118965750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5144332750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5005149750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10657343000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  585613                       # Number of BP lookups
system.cpu.branchPred.condPredicted            585613                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17804                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               354707                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91483                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                346                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          354707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             323379                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            31328                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1721                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10657343000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     6213869                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      499171                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           650                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           146                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10657343000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10657343000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1236871                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           460                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10657343000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         21314687                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1289938                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13392884                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      585613                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             414862                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      19923091                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36246                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  449                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2466                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          564                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1236522                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3690                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           21234747                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.269911                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.781103                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 17189440     80.95%     80.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    84425      0.40%     81.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   294183      1.39%     82.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   232458      1.09%     83.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   108978      0.51%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   324985      1.53%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   125539      0.59%     86.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   215908      1.02%     87.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2658831     12.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21234747                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.027475                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.628341                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   972406                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16659536                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2616597                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                968085                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18123                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26547409                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18123                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1357136                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11055803                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6813                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3113634                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5683238                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26452457                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3997                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2094806                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3753871                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 195828                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            29182956                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55478311                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19182065                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27131258                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   501265                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                154                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            116                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5698270                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5073961                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              503837                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            212100                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            61132                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26353947                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 260                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  27292259                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5848                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          322315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       534243                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            196                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      21234747                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.285264                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.245140                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14321953     67.45%     67.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              946099      4.46%     71.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1494507      7.04%     78.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              796708      3.75%     82.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1143616      5.39%     88.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              729086      3.43%     91.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              621936      2.93%     94.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              431224      2.03%     96.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              749618      3.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21234747                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29518      3.60%      3.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 14878      1.81%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.00%      5.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                152324     18.57%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            263350     32.10%     56.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           130434     15.90%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1047      0.13%     72.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   564      0.07%     72.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            228155     27.81%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               54      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15413      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8891262     32.58%     32.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40080      0.15%     32.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1973      0.01%     32.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282510     15.69%     48.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     48.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  619      0.00%     48.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81378      0.30%     48.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1531      0.01%     48.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960913     10.85%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                671      0.00%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310001      8.46%     68.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30009      0.11%     68.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080003      7.62%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               850184      3.12%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              349282      1.28%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5245617     19.22%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150749      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               27292259                       # Type of FU issued
system.cpu.iq.rate                           1.280444                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      820362                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.030058                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           33916576                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6685524                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6301028                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            42728899                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           19991118                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19890710                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6336892                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21760316                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           428728                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        80843                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9263                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10009                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1043557                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18123                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 8676797                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                790721                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26354207                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             22571                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5073961                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               503837                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                157                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 208713                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                473789                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            126                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12691                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6976                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                19667                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              27257003                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6073546                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35256                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6572706                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   546639                       # Number of branches executed
system.cpu.iew.exec_stores                     499160                       # Number of stores executed
system.cpu.iew.exec_rate                     1.278790                       # Inst execution rate
system.cpu.iew.wb_sent                       26195369                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26191738                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16264843                       # num instructions producing a value
system.cpu.iew.wb_consumers                  25970840                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.228812                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.626273                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          323260                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18021                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     21179611                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.229101                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.661720                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     16491873     77.87%     77.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       488887      2.31%     80.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       815760      3.85%     84.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227929      1.08%     85.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       229678      1.08%     86.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       267792      1.26%     87.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        77776      0.37%     87.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       135959      0.64%     88.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2443957     11.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21179611                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961650                       # Number of instructions committed
system.cpu.commit.committedOps               26031891                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487692                       # Number of memory references committed
system.cpu.commit.loads                       4993118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456289                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746725     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821880      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031891                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2443957                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45090805                       # The number of ROB reads
system.cpu.rob.rob_writes                    52765912                       # The number of ROB writes
system.cpu.timesIdled                             819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961650                       # Number of Instructions Simulated
system.cpu.committedOps                      26031891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.644442                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.644442                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.608109                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.608109                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 20831283                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5439497                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27112866                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19739453                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2284829                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3688744                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7650924                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10657343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.792620                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4763036                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            425461                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.195000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.792620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10874829                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10874829                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10657343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3896482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3896482                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       491397                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         491397                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4387879                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4387879                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4387879                       # number of overall hits
system.cpu.dcache.overall_hits::total         4387879                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       833368                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        833368                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3181                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       836549                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         836549                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       836549                       # number of overall misses
system.cpu.dcache.overall_misses::total        836549                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  47432460500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47432460500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    195642955                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    195642955                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  47628103455                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47628103455                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  47628103455                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47628103455                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4729850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4729850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5224428                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5224428                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5224428                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5224428                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.176193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.176193                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006432                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006432                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.160123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.160123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.160123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.160123                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56916.584870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56916.584870                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61503.601069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61503.601069                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56934.027122                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56934.027122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56934.027122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56934.027122                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7829807                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          857                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            169663                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.149172                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    85.700000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9094                       # number of writebacks
system.cpu.dcache.writebacks::total              9094                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       409894                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       409894                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          682                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       410576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       410576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       410576                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       410576                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       423474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       423474                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2499                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2499                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       425973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       425973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       425973                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       425973                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  27048157500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27048157500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    163048496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    163048496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27211205996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27211205996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27211205996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27211205996                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.089532                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.089532                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.081535                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.081535                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.081535                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.081535                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63872.061803                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63872.061803                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65245.496599                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65245.496599                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63880.119153                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63880.119153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63880.119153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63880.119153                       # average overall mshr miss latency
system.cpu.dcache.replacements                 425461                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10657343000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.319097                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              409703                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               992                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            413.007056                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.319097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996717                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996717                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          157                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2474540                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2474540                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10657343000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1234417                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1234417                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1234417                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1234417                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1234417                       # number of overall hits
system.cpu.icache.overall_hits::total         1234417                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2101                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2101                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2101                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2101                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2101                       # number of overall misses
system.cpu.icache.overall_misses::total          2101                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136602999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136602999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    136602999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136602999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136602999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136602999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1236518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1236518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1236518                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1236518                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1236518                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1236518                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001699                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001699                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001699                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001699                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001699                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001699                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65018.086149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65018.086149                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65018.086149                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65018.086149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65018.086149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65018.086149                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1828                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.307692                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          992                       # number of writebacks
system.cpu.icache.writebacks::total               992                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          596                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          596                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          596                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          596                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          596                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          596                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1505                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1505                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1505                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1505                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1505                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1505                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104978499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104978499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104978499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104978499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104978499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104978499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001217                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001217                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001217                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001217                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69753.155482                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69753.155482                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69753.155482                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69753.155482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69753.155482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69753.155482                       # average overall mshr miss latency
system.cpu.icache.replacements                    992                       # number of replacements
system.membus.snoop_filter.tot_requests        853931                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       426455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10657343000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             424978                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9094                       # Transaction distribution
system.membus.trans_dist::WritebackClean          992                       # Transaction distribution
system.membus.trans_dist::CleanEvict           416367                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2499                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2499                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1505                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        423474                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1277407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1277407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1281408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       159744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       159744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     27844288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     27844288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28004032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            427478                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000030                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005515                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  427465    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              427478                       # Request fanout histogram
system.membus.reqLayer2.occupancy           975945000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               9.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7988748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2217146750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             20.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
