<stg><name>buildDoGPyramid</name>


<trans_list>

<trans id="103" from="1" to="2">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="2">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %dog_pyr_4_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_4_cols_read)

]]></Node>
<StgValue><ssdm name="dog_pyr_4_cols_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %dog_pyr_3_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_3_cols_read)

]]></Node>
<StgValue><ssdm name="dog_pyr_3_cols_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %dog_pyr_2_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_2_cols_read)

]]></Node>
<StgValue><ssdm name="dog_pyr_2_cols_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %dog_pyr_1_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_1_cols_read)

]]></Node>
<StgValue><ssdm name="dog_pyr_1_cols_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %dog_pyr_0_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_0_cols_read)

]]></Node>
<StgValue><ssdm name="dog_pyr_0_cols_read_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %dog_pyr_4_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_4_rows_read)

]]></Node>
<StgValue><ssdm name="dog_pyr_4_rows_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %dog_pyr_3_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_3_rows_read)

]]></Node>
<StgValue><ssdm name="dog_pyr_3_rows_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %dog_pyr_2_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_2_rows_read)

]]></Node>
<StgValue><ssdm name="dog_pyr_2_rows_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %dog_pyr_1_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_1_rows_read)

]]></Node>
<StgValue><ssdm name="dog_pyr_1_rows_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %dog_pyr_0_rows_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_0_rows_read)

]]></Node>
<StgValue><ssdm name="dog_pyr_0_rows_read_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %gauss_pyr_5_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_5_cols_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_cols_re"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %gauss_pyr_4_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_4_cols_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_cols_re"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %gauss_pyr_3_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_3_cols_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_cols_re"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %gauss_pyr_2_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_2_cols_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_cols_re"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %gauss_pyr_1_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_1_cols_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_cols_re"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %gauss_pyr_5_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_5_rows_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_rows_re"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %gauss_pyr_4_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_4_rows_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_rows_re"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %gauss_pyr_3_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_3_rows_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_rows_re"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %gauss_pyr_2_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_2_rows_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_rows_re"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %gauss_pyr_1_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_1_rows_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_rows_re"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %branch17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch17:0  %write_flag2 = phi i1 [ false, %0 ], [ %write_flag18_1, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch17:1  %dog_pyr_rows22_s = phi i32 [ undef, %0 ], [ %dog_pyr_rows22_1, %branch1 ]

]]></Node>
<StgValue><ssdm name="dog_pyr_rows22_s"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch17:2  %write_flag3 = phi i1 [ false, %0 ], [ %write_flag21_1, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch17:3  %dog_pyr_rows21_s = phi i32 [ undef, %0 ], [ %dog_pyr_rows21_1, %branch1 ]

]]></Node>
<StgValue><ssdm name="dog_pyr_rows21_s"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch17:4  %dog_pyr_rows23_s = phi i32 [ undef, %0 ], [ %dog_pyr_rows23_1, %branch1 ]

]]></Node>
<StgValue><ssdm name="dog_pyr_rows23_s"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch17:5  %write_flag4 = phi i1 [ false, %0 ], [ %write_flag24_be, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag4"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch17:6  %write_flag5 = phi i1 [ false, %0 ], [ %write_flag15_1, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch17:7  %dog_pyr_cols_s = phi i32 [ undef, %0 ], [ %dog_pyr_cols_be, %branch1 ]

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_s"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch17:8  %write_flag6 = phi i1 [ false, %0 ], [ %write_flag27_be, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag6"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch17:9  %dog_pyr_rows20_s = phi i32 [ undef, %0 ], [ %dog_pyr_rows20_1, %branch1 ]

]]></Node>
<StgValue><ssdm name="dog_pyr_rows20_s"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch17:10  %dog_pyr_cols24_s = phi i32 [ undef, %0 ], [ %dog_pyr_cols24_be, %branch1 ]

]]></Node>
<StgValue><ssdm name="dog_pyr_cols24_s"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch17:11  %write_flag7 = phi i1 [ false, %0 ], [ %write_flag31_be, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch17:12  %write_flag8 = phi i1 [ false, %0 ], [ %write_flag12_1, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag8"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch17:13  %dog_pyr_cols2533_s = phi i32 [ undef, %0 ], [ %dog_pyr_cols2533_be, %branch1 ]

]]></Node>
<StgValue><ssdm name="dog_pyr_cols2533_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch17:14  %write_flag9 = phi i1 [ false, %0 ], [ %write_flag35_be, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag9"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch17:15  %dog_pyr_rows_s = phi i32 [ undef, %0 ], [ %dog_pyr_rows_1, %branch1 ]

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_s"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch17:16  %dog_pyr_cols26_s = phi i32 [ undef, %0 ], [ %dog_pyr_cols26_be, %branch1 ]

]]></Node>
<StgValue><ssdm name="dog_pyr_cols26_s"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch17:17  %write_flag1 = phi i1 [ false, %0 ], [ %write_flag38_be, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch17:18  %write_flag = phi i1 [ false, %0 ], [ %write_flag_1, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch17:19  %dog_pyr_cols27_s = phi i32 [ undef, %0 ], [ %dog_pyr_cols27_be, %branch1 ]

]]></Node>
<StgValue><ssdm name="dog_pyr_cols27_s"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
branch17:20  %i = phi i3 [ 0, %0 ], [ %i_19, %branch1 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch17:21  %exitcond = icmp eq i3 %i, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch17:22  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch17:23  %i_19 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch17:24  br i1 %exitcond, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:0  switch i3 %i, label %branch5 [
    i3 0, label %branch1
    i3 1, label %branch2
    i3 2, label %branch3
    i3 3, label %branch4
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch4:0  br label %branch1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch3:0  br label %branch1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
branch2:0  br label %branch1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch5:0  br label %branch1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
branch1:0  %gauss_pyr_rows_addr6 = phi i32 [ %gauss_pyr_2_rows_re, %branch2 ], [ %gauss_pyr_3_rows_re, %branch3 ], [ %gauss_pyr_4_rows_re, %branch4 ], [ %gauss_pyr_5_rows_re, %branch5 ], [ %gauss_pyr_1_rows_re, %1 ]

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows_addr6"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch1:1  %gauss_pyr_cols_addr9 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_5_cols_re, i32 %gauss_pyr_1_cols_re, i32 %gauss_pyr_2_cols_re, i32 %gauss_pyr_3_cols_re, i32 %gauss_pyr_4_cols_re, i32 %gauss_pyr_5_cols_re, i32 %gauss_pyr_5_cols_re, i32 %gauss_pyr_5_cols_re, i3 %i_19)

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols_addr9"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="3" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="3" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
branch1:2  %tmp_s = call fastcc { i32, i32 } @SubArray2D([65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i3 %i_19, i32 %gauss_pyr_rows_addr6, i32 %gauss_pyr_cols_addr9, [65536 x i32]* %gauss_pyr_0_val_V, i3 %i, [65536 x i32]* %dog_pyr_0_val_V, [65536 x i32]* %dog_pyr_1_val_V, [65536 x i32]* %dog_pyr_2_val_V, [65536 x i32]* %dog_pyr_3_val_V, [65536 x i32]* %dog_pyr_4_val_V)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
branch1:4  %write_flag_1 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 true, i1 %write_flag, i1 %write_flag, i1 %write_flag, i1 %write_flag, i1 %write_flag, i1 %write_flag, i1 %write_flag, i3 %i)

]]></Node>
<StgValue><ssdm name="write_flag_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
branch1:6  %write_flag12_1 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag8, i1 true, i1 %write_flag8, i1 %write_flag8, i1 %write_flag8, i1 %write_flag8, i1 %write_flag8, i1 %write_flag8, i3 %i)

]]></Node>
<StgValue><ssdm name="write_flag12_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
branch1:8  %write_flag15_1 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag5, i1 %write_flag5, i1 true, i1 %write_flag5, i1 %write_flag5, i1 %write_flag5, i1 %write_flag5, i1 %write_flag5, i3 %i)

]]></Node>
<StgValue><ssdm name="write_flag15_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
branch1:11  %write_flag21_1 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag3, i1 %write_flag3, i1 %write_flag3, i1 %write_flag3, i1 true, i1 true, i1 true, i1 true, i3 %i)

]]></Node>
<StgValue><ssdm name="write_flag21_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
branch1:13  %write_flag18_1 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag2, i1 %write_flag2, i1 %write_flag2, i1 true, i1 %write_flag2, i1 %write_flag2, i1 %write_flag2, i1 %write_flag2, i3 %i)

]]></Node>
<StgValue><ssdm name="write_flag18_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
branch1:16  %write_flag38_be = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag1, i1 %write_flag1, i1 %write_flag1, i1 %write_flag1, i1 true, i1 true, i1 true, i1 true, i3 %i)

]]></Node>
<StgValue><ssdm name="write_flag38_be"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
branch1:18  %write_flag35_be = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag9, i1 %write_flag9, i1 %write_flag9, i1 true, i1 %write_flag9, i1 %write_flag9, i1 %write_flag9, i1 %write_flag9, i3 %i)

]]></Node>
<StgValue><ssdm name="write_flag35_be"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
branch1:20  %write_flag31_be = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag7, i1 %write_flag7, i1 true, i1 %write_flag7, i1 %write_flag7, i1 %write_flag7, i1 %write_flag7, i1 %write_flag7, i3 %i)

]]></Node>
<StgValue><ssdm name="write_flag31_be"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
branch1:22  %write_flag27_be = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag6, i1 true, i1 %write_flag6, i1 %write_flag6, i1 %write_flag6, i1 %write_flag6, i1 %write_flag6, i1 %write_flag6, i3 %i)

]]></Node>
<StgValue><ssdm name="write_flag27_be"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
branch1:24  %write_flag24_be = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 true, i1 %write_flag4, i1 %write_flag4, i1 %write_flag4, i1 %write_flag4, i1 %write_flag4, i1 %write_flag4, i1 %write_flag4, i3 %i)

]]></Node>
<StgValue><ssdm name="write_flag24_be"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %dog_pyr_0_rows_writ = select i1 %write_flag, i32 %dog_pyr_rows_s, i32 %dog_pyr_0_rows_read_2

]]></Node>
<StgValue><ssdm name="dog_pyr_0_rows_writ"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %dog_pyr_1_rows_writ = select i1 %write_flag8, i32 %dog_pyr_rows20_s, i32 %dog_pyr_1_rows_read_1

]]></Node>
<StgValue><ssdm name="dog_pyr_1_rows_writ"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %dog_pyr_2_rows_writ = select i1 %write_flag5, i32 %dog_pyr_rows21_s, i32 %dog_pyr_2_rows_read_1

]]></Node>
<StgValue><ssdm name="dog_pyr_2_rows_writ"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %dog_pyr_3_rows_writ = select i1 %write_flag2, i32 %dog_pyr_rows22_s, i32 %dog_pyr_3_rows_read_1

]]></Node>
<StgValue><ssdm name="dog_pyr_3_rows_writ"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %dog_pyr_4_rows_writ = select i1 %write_flag3, i32 %dog_pyr_rows23_s, i32 %dog_pyr_4_rows_read_1

]]></Node>
<StgValue><ssdm name="dog_pyr_4_rows_writ"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %dog_pyr_0_cols_writ = select i1 %write_flag4, i32 %dog_pyr_cols_s, i32 %dog_pyr_0_cols_read_2

]]></Node>
<StgValue><ssdm name="dog_pyr_0_cols_writ"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %dog_pyr_1_cols_writ = select i1 %write_flag6, i32 %dog_pyr_cols24_s, i32 %dog_pyr_1_cols_read_1

]]></Node>
<StgValue><ssdm name="dog_pyr_1_cols_writ"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %dog_pyr_2_cols_writ = select i1 %write_flag7, i32 %dog_pyr_cols2533_s, i32 %dog_pyr_2_cols_read_1

]]></Node>
<StgValue><ssdm name="dog_pyr_2_cols_writ"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %dog_pyr_3_cols_writ = select i1 %write_flag9, i32 %dog_pyr_cols26_s, i32 %dog_pyr_3_cols_read_1

]]></Node>
<StgValue><ssdm name="dog_pyr_3_cols_writ"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %dog_pyr_4_cols_writ = select i1 %write_flag1, i32 %dog_pyr_cols27_s, i32 %dog_pyr_4_cols_read_1

]]></Node>
<StgValue><ssdm name="dog_pyr_4_cols_writ"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:10  %mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %dog_pyr_0_rows_writ, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:11  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %dog_pyr_1_rows_writ, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:12  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %dog_pyr_2_rows_writ, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:13  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %dog_pyr_3_rows_writ, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:14  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %dog_pyr_4_rows_writ, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:15  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %dog_pyr_0_cols_writ, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:16  %mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %dog_pyr_1_cols_writ, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:17  %mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %dog_pyr_2_cols_writ, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:18  %mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %dog_pyr_3_cols_writ, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:19  %mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %dog_pyr_4_cols_writ, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="320">
<![CDATA[
:20  ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="3" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="3" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
branch1:2  %tmp_s = call fastcc { i32, i32 } @SubArray2D([65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i3 %i_19, i32 %gauss_pyr_rows_addr6, i32 %gauss_pyr_cols_addr9, [65536 x i32]* %gauss_pyr_0_val_V, i3 %i, [65536 x i32]* %dog_pyr_0_val_V, [65536 x i32]* %dog_pyr_1_val_V, [65536 x i32]* %dog_pyr_2_val_V, [65536 x i32]* %dog_pyr_3_val_V, [65536 x i32]* %dog_pyr_4_val_V)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
branch1:3  %dog_pyr_rows = extractvalue { i32, i32 } %tmp_s, 0

]]></Node>
<StgValue><ssdm name="dog_pyr_rows"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch1:5  %dog_pyr_rows_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows, i32 %dog_pyr_rows_s, i32 %dog_pyr_rows_s, i32 %dog_pyr_rows_s, i32 %dog_pyr_rows_s, i32 %dog_pyr_rows_s, i32 %dog_pyr_rows_s, i32 %dog_pyr_rows_s, i3 %i)

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch1:7  %dog_pyr_rows20_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows20_s, i32 %dog_pyr_rows, i32 %dog_pyr_rows20_s, i32 %dog_pyr_rows20_s, i32 %dog_pyr_rows20_s, i32 %dog_pyr_rows20_s, i32 %dog_pyr_rows20_s, i32 %dog_pyr_rows20_s, i3 %i)

]]></Node>
<StgValue><ssdm name="dog_pyr_rows20_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch1:9  %dog_pyr_rows23_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows23_s, i32 %dog_pyr_rows23_s, i32 %dog_pyr_rows23_s, i32 %dog_pyr_rows23_s, i32 %dog_pyr_rows, i32 %dog_pyr_rows, i32 %dog_pyr_rows, i32 %dog_pyr_rows, i3 %i)

]]></Node>
<StgValue><ssdm name="dog_pyr_rows23_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch1:10  %dog_pyr_rows21_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows21_s, i32 %dog_pyr_rows21_s, i32 %dog_pyr_rows, i32 %dog_pyr_rows21_s, i32 %dog_pyr_rows21_s, i32 %dog_pyr_rows21_s, i32 %dog_pyr_rows21_s, i32 %dog_pyr_rows21_s, i3 %i)

]]></Node>
<StgValue><ssdm name="dog_pyr_rows21_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch1:12  %dog_pyr_rows22_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows22_s, i32 %dog_pyr_rows22_s, i32 %dog_pyr_rows22_s, i32 %dog_pyr_rows, i32 %dog_pyr_rows22_s, i32 %dog_pyr_rows22_s, i32 %dog_pyr_rows22_s, i32 %dog_pyr_rows22_s, i3 %i)

]]></Node>
<StgValue><ssdm name="dog_pyr_rows22_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="64">
<![CDATA[
branch1:14  %dog_pyr_cols = extractvalue { i32, i32 } %tmp_s, 1

]]></Node>
<StgValue><ssdm name="dog_pyr_cols"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch1:15  %dog_pyr_cols27_be = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols27_s, i32 %dog_pyr_cols27_s, i32 %dog_pyr_cols27_s, i32 %dog_pyr_cols27_s, i32 %dog_pyr_cols, i32 %dog_pyr_cols, i32 %dog_pyr_cols, i32 %dog_pyr_cols, i3 %i)

]]></Node>
<StgValue><ssdm name="dog_pyr_cols27_be"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch1:17  %dog_pyr_cols26_be = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols26_s, i32 %dog_pyr_cols26_s, i32 %dog_pyr_cols26_s, i32 %dog_pyr_cols, i32 %dog_pyr_cols26_s, i32 %dog_pyr_cols26_s, i32 %dog_pyr_cols26_s, i32 %dog_pyr_cols26_s, i3 %i)

]]></Node>
<StgValue><ssdm name="dog_pyr_cols26_be"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch1:19  %dog_pyr_cols2533_be = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols2533_s, i32 %dog_pyr_cols2533_s, i32 %dog_pyr_cols, i32 %dog_pyr_cols2533_s, i32 %dog_pyr_cols2533_s, i32 %dog_pyr_cols2533_s, i32 %dog_pyr_cols2533_s, i32 %dog_pyr_cols2533_s, i3 %i)

]]></Node>
<StgValue><ssdm name="dog_pyr_cols2533_be"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch1:21  %dog_pyr_cols24_be = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols24_s, i32 %dog_pyr_cols, i32 %dog_pyr_cols24_s, i32 %dog_pyr_cols24_s, i32 %dog_pyr_cols24_s, i32 %dog_pyr_cols24_s, i32 %dog_pyr_cols24_s, i32 %dog_pyr_cols24_s, i3 %i)

]]></Node>
<StgValue><ssdm name="dog_pyr_cols24_be"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch1:23  %dog_pyr_cols_be = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols, i32 %dog_pyr_cols_s, i32 %dog_pyr_cols_s, i32 %dog_pyr_cols_s, i32 %dog_pyr_cols_s, i32 %dog_pyr_cols_s, i32 %dog_pyr_cols_s, i32 %dog_pyr_cols_s, i3 %i)

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_be"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch1:25  br label %branch17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
