# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do display_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src {C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src/display.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:21:20 on Jan 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src" C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src/display.v 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 03:21:20 on Jan 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src {C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src/BCDtoSSeg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:21:20 on Jan 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src" C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src/BCDtoSSeg.v 
# -- Compiling module BCDtoSSeg
# 
# Top level modules:
# 	BCDtoSSeg
# End time: 03:21:20 on Jan 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src {C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src/TestBench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:21:21 on Jan 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src" C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src/TestBench.v 
# -- Compiling module TestBench
# 
# Top level modules:
# 	TestBench
# End time: 03:21:21 on Jan 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  test_bench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" test_bench 
# Start time: 03:21:21 on Jan 17,2022
# ** Error: (vsim-3170) Could not find 'test_bench'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src/simulation/modelsim/rtl_work
#             C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/src/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./display_run_msim_rtl_verilog.do PAUSED at line 13
# End time: 03:33:43 on Jan 17,2022, Elapsed time: 0:12:22
# Errors: 1, Warnings: 0
