$date
	Sun Oct 23 05:46:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#684356
b100 !
1"
#684358
b100 &
b100 %
1$
#684359
0"
#684362
b10 &
b10 %
#684366
b1 &
1#
b1 %
#684370
b0 &
b0 %
0#
0$
#1741407
b11010 !
1"
#1741410
b11010 &
b11010 %
1$
#1741411
0"
#1741414
b1101 &
b1101 %
#1741418
b101000 &
b101000 %
#1741422
b10100 &
b10100 %
#1741426
b1010 &
b1010 %
#1741430
b101 &
b101 %
#1741434
b10000 &
b10000 %
#1741438
b1000 &
b1000 %
#1741442
b100 &
b100 %
#1741446
b10 &
b10 %
#1741450
b1 &
b1 %
1#
#1741454
b0 &
0#
b0 %
0$
#2736983
b1 !
1"
#2736986
b1 &
b1 %
1$
#2736987
0"
#2736990
1#
#2736994
b0 &
b0 %
0#
0$
#4500012
