<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml mcs_top.twx mcs_top.ncd -o mcs_top.twr mcs_top.pcf -ucf
mcs_top.ucf -ucf dp_dram.ucf -ucf hdmi.ucf

</twCmdLine><twDesign>mcs_top.ncd</twDesign><twDesignPath>mcs_top.ncd</twDesignPath><twPCF>mcs_top.pcf</twPCF><twPcfPath>mcs_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="clkRst/CLK_500"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="clkRst/CLK_500_n"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clkRst/CLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X29Y90.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.268</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>16.898</twDel><twSUTime>0.321</twSUTime><twTotPathDel>17.219</twTotPathDel><twClkSkew dest = "5.118" src = "1.745">-3.373</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X17Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">5.456</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.846</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.025</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut71808_14730</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>][IN_virtPIBox_10921_14731</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>2.584</twLogDel><twRouteDel>14.635</twRouteDel><twTotDel>17.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.307</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>7.937</twDel><twSUTime>0.321</twSUTime><twTotPathDel>8.258</twTotPathDel><twClkSkew dest = "5.118" src = "1.745">-3.373</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X17Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">5.456</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut71808_14730</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>][IN_virtPIBox_10921_14731</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.284</twLogDel><twRouteDel>6.974</twRouteDel><twTotDel>8.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X29Y90.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>2.454</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>4.269</twDel><twSUTime>-0.179</twSUTime><twTotPathDel>4.448</twTotPathDel><twClkSkew dest = "2.273" src = "0.701">-1.572</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X17Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.040</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut71808_14730</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>][IN_virtPIBox_10921_14731</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y90.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>0.702</twLogDel><twRouteDel>3.746</twRouteDel><twTotDel>4.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMinDelay" ><twTotDel>7.144</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>8.959</twDel><twSUTime>-0.179</twSUTime><twTotPathDel>9.138</twTotPathDel><twClkSkew dest = "2.273" src = "0.701">-1.572</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X17Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.040</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.037</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.167</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut71808_14730</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>][IN_virtPIBox_10921_14731</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y90.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.243</twLogDel><twRouteDel>7.895</twRouteDel><twTotDel>9.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset2_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X22Y75.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.259</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r0</twDest><twDel>7.009</twDel><twSUTime>0.230</twSUTime><twTotPathDel>7.239</twTotPathDel><twClkSkew dest = "5.147" src = "1.745">-3.402</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X17Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">5.456</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y75.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r0</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>6.344</twRouteDel><twTotDel>7.239</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X22Y75.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMinDelay" ><twTotDel>1.710</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r0</twDest><twDel>6.639</twDel><twSUTime>-0.157</twSUTime><twTotPathDel>6.796</twTotPathDel><twClkSkew dest = "6.062" src = "1.398">-4.664</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X17Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">5.173</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y75.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r0</twBEL></twPathDel><twLogDel>0.784</twLogDel><twRouteDel>6.012</twRouteDel><twTotDel>6.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="25" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset3_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X22Y75.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.281</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r1</twDest><twDel>7.009</twDel><twSUTime>0.252</twSUTime><twTotPathDel>7.261</twTotPathDel><twClkSkew dest = "5.147" src = "1.745">-3.402</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X17Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">5.456</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y75.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r1</twBEL></twPathDel><twLogDel>0.917</twLogDel><twRouteDel>6.344</twRouteDel><twTotDel>7.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset3_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X22Y75.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMinDelay" ><twTotDel>1.730</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r1</twDest><twDel>6.639</twDel><twSUTime>-0.177</twSUTime><twTotPathDel>6.816</twTotPathDel><twClkSkew dest = "6.062" src = "1.398">-4.664</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X17Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">5.173</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y75.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r1</twBEL></twPathDel><twLogDel>0.804</twLogDel><twRouteDel>6.012</twRouteDel><twTotDel>6.816</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="30" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_hdmiRxClk = PERIOD &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" ScopeName="">TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.052</twMinPer></twConstHead><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tbufper_I" slack="10.948" period="12.000" constraintValue="12.000" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" locationPin="BUFIO2_X3Y10.I" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_hdmiRx_n_3_ = PERIOD &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH 50%;" ScopeName="">TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.052</twMinPer></twConstHead><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="Tbufper_I" slack="10.948" period="12.000" constraintValue="12.000" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" locationPin="BUFIO2_X3Y10.I" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;</twConstName><twItemCnt>936</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>392</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.776</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_5 (OLOGIC_X1Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.224</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twSrc><twDest BELType="FF">GPO1_5</twDest><twTotPathDel>8.634</twTotPathDel><twClkSkew dest = "2.657" src = "2.580">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twSrc><twDest BELType='FF'>GPO1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X38Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>GPO1_i&lt;7&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.931</twDelInfo><twComp>GPO1_i&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y119.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_5</twComp><twBEL>GPO1_5</twBEL></twPathDel><twLogDel>1.703</twLogDel><twRouteDel>6.931</twRouteDel><twTotDel>8.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_6 (OLOGIC_X27Y4.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.203</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType="FF">GPO1_6</twDest><twTotPathDel>6.646</twTotPathDel><twClkSkew dest = "2.648" src = "2.580">-0.068</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType='FF'>GPO1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X38Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>GPO1_i&lt;7&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.943</twDelInfo><twComp>GPO1_i&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X27Y4.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_6</twComp><twBEL>GPO1_6</twBEL></twPathDel><twLogDel>1.703</twLogDel><twRouteDel>4.943</twRouteDel><twTotDel>6.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.edidRom/rstPipe_1 (SLICE_X54Y48.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.403</twSlack><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.edidRom/rstPipe_1</twDest><twTotPathDel>6.466</twTotPathDel><twClkSkew dest = "0.616" src = "0.648">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.edidRom/rstPipe_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X17Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">5.634</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe&lt;1&gt;</twComp><twBEL>withHdmiTx.edidRom/rstPipe_1</twBEL></twPathDel><twLogDel>0.832</twLogDel><twRouteDel>5.634</twRouteDel><twTotDel>6.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.edidRom/sdaDelayed_3 (SLICE_X54Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.359</twSlack><twSrc BELType="FF">withHdmiTx.edidRom/rstPipe_1</twSrc><twDest BELType="FF">withHdmiTx.edidRom/sdaDelayed_3</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew dest = "0.194" src = "0.211">0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.edidRom/rstPipe_1</twSrc><twDest BELType='FF'>withHdmiTx.edidRom/sdaDelayed_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X54Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe&lt;1&gt;</twComp><twBEL>withHdmiTx.edidRom/rstPipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y47.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.006</twDelInfo><twComp>withHdmiTx.edidRom/sdaDelayed&lt;3&gt;</twComp><twBEL>withHdmiTx.edidRom/sdaDelayed_3</twBEL></twPathDel><twLogDel>0.206</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.edidRom/sdaDelayed_2 (SLICE_X54Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.372</twSlack><twSrc BELType="FF">withHdmiTx.edidRom/rstPipe_1</twSrc><twDest BELType="FF">withHdmiTx.edidRom/sdaDelayed_2</twDest><twTotPathDel>0.355</twTotPathDel><twClkSkew dest = "0.194" src = "0.211">0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.edidRom/rstPipe_1</twSrc><twDest BELType='FF'>withHdmiTx.edidRom/sdaDelayed_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X54Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe&lt;1&gt;</twComp><twBEL>withHdmiTx.edidRom/rstPipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y47.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.019</twDelInfo><twComp>withHdmiTx.edidRom/sdaDelayed&lt;3&gt;</twComp><twBEL>withHdmiTx.edidRom/sdaDelayed_2</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.edidRom/sdaDelayed_0 (SLICE_X54Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.383</twSlack><twSrc BELType="FF">withHdmiTx.edidRom/rstPipe_1</twSrc><twDest BELType="FF">withHdmiTx.edidRom/sdaDelayed_0</twDest><twTotPathDel>0.366</twTotPathDel><twClkSkew dest = "0.194" src = "0.211">0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.edidRom/rstPipe_1</twSrc><twDest BELType='FF'>withHdmiTx.edidRom/sdaDelayed_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X54Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe&lt;1&gt;</twComp><twBEL>withHdmiTx.edidRom/rstPipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y47.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>withHdmiTx.edidRom/sdaDelayed&lt;3&gt;</twComp><twBEL>withHdmiTx.edidRom/sdaDelayed_0</twBEL></twPathDel><twLogDel>0.230</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.486" period="1.538" constraintValue="1.538" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_650"/><twPinLimit anchorID="51" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK" logResource="withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK" locationPin="RAMB8_X3Y22.CLKAWRCLK" clockNet="sysClk"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="6.640" period="7.692" constraintValue="7.692" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE
        0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="clkMem2x180"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5         HIGH 50%;</twConstName><twItemCnt>18349</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1630</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.814</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (ILOGIC_X0Y37.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.186</twSlack><twSrc BELType="FF">clkRst/localRst</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twTotPathDel>12.175</twTotPathDel><twClkSkew dest = "1.145" src = "0.673">-0.472</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/localRst</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X28Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/localRst</twComp><twBEL>clkRst/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.352</twDelInfo><twComp>clkRst/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">5.876</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twBEL></twPathDel><twLogDel>1.712</twLogDel><twRouteDel>10.463</twRouteDel><twTotDel>12.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.929</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twTotPathDel>9.456</twTotPathDel><twClkSkew dest = "1.237" src = "0.741">-0.496</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X0Y83.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">5.876</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twBEL></twPathDel><twLogDel>1.771</twLogDel><twRouteDel>7.685</twRouteDel><twTotDel>9.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.978</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twTotPathDel>9.409</twTotPathDel><twClkSkew dest = "1.237" src = "0.739">-0.498</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X1Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X1Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y83.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">5.876</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twBEL></twPathDel><twLogDel>1.666</twLogDel><twRouteDel>7.743</twRouteDel><twTotDel>9.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (ILOGIC_X0Y117.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.901</twSlack><twSrc BELType="FF">clkRst/localRst</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twTotPathDel>11.475</twTotPathDel><twClkSkew dest = "1.257" src = "0.770">-0.487</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/localRst</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X28Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/localRst</twComp><twBEL>clkRst/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.352</twDelInfo><twComp>clkRst/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">5.176</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twBEL></twPathDel><twLogDel>1.712</twLogDel><twRouteDel>9.763</twRouteDel><twTotDel>11.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.654</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twTotPathDel>8.756</twTotPathDel><twClkSkew dest = "1.165" src = "0.644">-0.521</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X0Y83.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">5.176</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twBEL></twPathDel><twLogDel>1.771</twLogDel><twRouteDel>6.985</twRouteDel><twTotDel>8.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.703</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twTotPathDel>8.709</twTotPathDel><twClkSkew dest = "1.165" src = "0.642">-0.523</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X1Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X1Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y83.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">5.176</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twBEL></twPathDel><twLogDel>1.666</twLogDel><twRouteDel>7.043</twRouteDel><twTotDel>8.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="92" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0 (SLICE_X22Y100.CE), 92 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.198</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twDest><twTotPathDel>10.688</twTotPathDel><twClkSkew dest = "0.192" src = "0.195">0.003</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X23Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y101.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.250</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y101.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twComp><twBEL>lut32412_6169</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>lut32412_6169</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>lut32413_6170</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>][46736_6171</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21</twComp><twBEL>lut32434_6190</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y100.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>lut32434_6190</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>lut32488_6223</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y100.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>][46768_6224</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y100.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;3&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twBEL></twPathDel><twLogDel>1.857</twLogDel><twRouteDel>8.831</twRouteDel><twTotDel>10.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.244</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twDest><twTotPathDel>8.601</twTotPathDel><twClkSkew dest = "0.596" src = "0.640">0.044</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X14Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twComp><twBEL>lut32431_6187</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>lut32431_6187</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y93.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21</twComp><twBEL>lut32433_6189</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>lut32433_6189</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21</twComp><twBEL>lut32434_6190</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y100.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>lut32434_6190</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>lut32488_6223</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y100.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>][46768_6224</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y100.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;3&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twBEL></twPathDel><twLogDel>1.952</twLogDel><twRouteDel>6.649</twRouteDel><twTotDel>8.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.268</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twDest><twTotPathDel>8.613</twTotPathDel><twClkSkew dest = "0.292" src = "0.300">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X8Y104.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>lut31379_5812</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y101.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y101.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45</twComp><twBEL>lut32412_6169</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>lut32412_6169</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>lut32413_6170</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>][46736_6171</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21</twComp><twBEL>lut32434_6190</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y100.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>lut32434_6190</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>lut32488_6223</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y100.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>][46768_6224</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y100.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;3&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twBEL></twPathDel><twLogDel>1.962</twLogDel><twRouteDel>6.651</twRouteDel><twTotDel>8.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5 (SLICE_X26Y103.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.346</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5</twDest><twTotPathDel>0.350</twTotPathDel><twClkSkew dest = "0.065" src = "0.061">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X23Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.260</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y103.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s&lt;5&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.260</twRouteDel><twTotDel>0.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4 (SLICE_X26Y103.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.350</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4</twDest><twTotPathDel>0.354</twTotPathDel><twClkSkew dest = "0.065" src = "0.061">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X23Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.260</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y103.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s&lt;5&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.260</twRouteDel><twTotDel>0.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3 (SLICE_X26Y103.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.352</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3</twDest><twTotPathDel>0.356</twTotPathDel><twClkSkew dest = "0.065" src = "0.061">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X23Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.260</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y103.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s&lt;5&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.260</twRouteDel><twTotDel>0.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="82" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clkRst/clkGen/clkout6_buf/I0" logResource="clkRst/clkGen/clkout6_buf/I0" locationPin="BUFGMUX_X3Y15.I0" clockNet="clkRst/clkGen/clkout5"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0" locationPin="ILOGIC_X0Y117.CLK0" clockNet="clkDrp"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Tispwh" slack="18.134" period="20.000" constraintValue="10.000" deviceLimit="0.933" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR" locationPin="ILOGIC_X0Y117.SR" clockNet="][63622_1"/></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="87" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="clkMem2x"/></twPinLimitRpt></twConst><twConst anchorID="88" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;</twConstName><twItemCnt>30791775</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14418</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.797</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1 (SLICE_X28Y58.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="FF">GPI1_r_1</twSrc><twDest BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1</twDest><twTotPathDel>8.595</twTotPathDel><twClkSkew dest = "2.173" src = "3.156">0.983</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GPI1_r_1</twSrc><twDest BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X26Y119.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysClk</twSrcClk><twPathDel><twSite>ILOGIC_X26Y119.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>GPI1_1_IBUF</twComp><twBEL>GPI1_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.703</twDelInfo><twComp>GPI1_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In&lt;2&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1</twBEL></twPathDel><twLogDel>1.892</twLogDel><twRouteDel>6.703</twRouteDel><twTotDel>8.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_2 (SLICE_X28Y58.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.226</twSlack><twSrc BELType="FF">GPI1_r_2</twSrc><twDest BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_2</twDest><twTotPathDel>8.572</twTotPathDel><twClkSkew dest = "2.173" src = "3.156">0.983</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GPI1_r_2</twSrc><twDest BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X26Y118.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysClk</twSrcClk><twPathDel><twSite>ILOGIC_X26Y118.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>GPI1_2_IBUF</twComp><twBEL>GPI1_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.680</twDelInfo><twComp>GPI1_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In&lt;2&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_2</twBEL></twPathDel><twLogDel>1.892</twLogDel><twRouteDel>6.680</twRouteDel><twTotDel>8.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="90" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1 (RAMB16_X0Y18.ADDRA1), 90 paths
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="FF">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I</twSrc><twDest BELType="RAM">mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1</twDest><twTotPathDel>9.503</twTotPathDel><twClkSkew dest = "0.698" src = "0.772">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I</twSrc><twDest BELType='RAM'>mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X21Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y65.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y60.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I</twBEL><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_Sum</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y18.ADDRA1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.998</twDelInfo><twComp>mcs_0/U0/ilmb_M_ABus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y18.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1</twComp><twBEL>mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.660</twRouteDel><twTotDel>9.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I</twSrc><twDest BELType="RAM">mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1</twDest><twTotPathDel>9.426</twTotPathDel><twClkSkew dest = "0.698" src = "0.772">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I</twSrc><twDest BELType='RAM'>mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X21Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y65.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y60.BMUX</twSite><twDelType>Taxb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_Sum</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y18.ADDRA1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.998</twDelInfo><twComp>mcs_0/U0/ilmb_M_ABus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y18.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1</twComp><twBEL>mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>7.792</twRouteDel><twTotDel>9.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch</twSrc><twDest BELType="RAM">mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1</twDest><twTotPathDel>9.412</twTotPathDel><twClkSkew dest = "0.698" src = "0.770">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch</twSrc><twDest BELType='RAM'>mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X20Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y60.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I</twBEL><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_Sum</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y18.ADDRA1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.998</twDelInfo><twComp>mcs_0/U0/ilmb_M_ABus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y18.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1</twComp><twBEL>mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1</twBEL></twPathDel><twLogDel>1.889</twLogDel><twRouteDel>7.523</twRouteDel><twTotDel>9.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (SLICE_X22Y59.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.338</twSlack><twSrc BELType="FF">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1</twSrc><twDest BELType="RAM">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1</twSrc><twDest BELType='RAM'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X20Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I&lt;4&gt;</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twFalling">0.437</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data&lt;20&gt;</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.437</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>-27.8</twPctLog><twPctRoute>127.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (SLICE_X22Y59.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.338</twSlack><twSrc BELType="FF">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1</twSrc><twDest BELType="RAM">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1</twSrc><twDest BELType='RAM'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X20Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I&lt;4&gt;</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twFalling">0.437</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data&lt;20&gt;</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.437</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>-27.8</twPctLog><twPctRoute>127.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (SLICE_X22Y59.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.338</twSlack><twSrc BELType="FF">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1</twSrc><twDest BELType="RAM">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1</twSrc><twDest BELType='RAM'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X20Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I&lt;4&gt;</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twFalling">0.437</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data&lt;20&gt;</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.437</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>-27.8</twPctLog><twPctRoute>127.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="105"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="106" type="MINPERIOD" name="Tdspper_AREG_PREG" slack="5.148" period="10.000" constraintValue="10.000" deviceLimit="4.852" freqLimit="206.101" physResource="withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK" logResource="withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK" locationPin="DSP48_X1Y6.CLK" clockNet="cpuClk"/><twPinLimit anchorID="107" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA" logResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="cpuClk"/><twPinLimit anchorID="108" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB" logResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB" locationPin="RAMB16_X0Y22.CLKB" clockNet="cpuClk"/></twPinLimitRpt></twConst><twConst anchorID="109" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_hdmiRxClk = PERIOD &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRxClk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="110"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRxClk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="111" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.148" period="1.200" constraintValue="1.200" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0"/><twPinLimit anchorID="112" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/><twPinLimit anchorID="113" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="114" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_hdmiRx_n_3_ = PERIOD &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH 50%;" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRx_n_3_ HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="115"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRx_n_3_ HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="116" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.148" period="1.200" constraintValue="1.200" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0"/><twPinLimit anchorID="117" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/><twPinLimit anchorID="118" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="119" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRst_CLK_100s / 1.3 HIGH 50%;</twConstName><twItemCnt>106</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>106</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.445</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (OLOGIC_X4Y118.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.247</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_0</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave</twDest><twTotPathDel>5.333</twTotPathDel><twClkSkew dest = "0.628" src = "0.624">-0.004</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_0</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twSrcClk><twPathDel><twSite>SLICE_X37Y107.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFastPipe&lt;4&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.818</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>4.818</twRouteDel><twTotDel>5.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB1 (SLICE_X13Y110.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.630</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/redEncoder/q_9</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB1</twDest><twTotPathDel>4.363</twTotPathDel><twClkSkew dest = "2.279" src = "2.723">0.444</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_9</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X30Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;9&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y110.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.574</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;9&gt;_rt</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB1</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>3.574</twRouteDel><twTotDel>4.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_2 (SLICE_X13Y110.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.701</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_2</twDest><twTotPathDel>4.848</twTotPathDel><twClkSkew dest = "0.599" src = "0.626">0.027</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twSrcClk><twPathDel><twSite>SLICE_X38Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.950</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB2</twComp><twBEL>lut33862_6746</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_2</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>3.950</twRouteDel><twTotDel>4.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1 (SLICE_X38Y108.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_5</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1</twDest><twTotPathDel>0.470</twTotPathDel><twClkSkew dest = "1.047" src = "0.997">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_5</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X41Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.231</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.231</twRouteDel><twTotDel>0.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2 (SLICE_X38Y108.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_0</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twDest><twTotPathDel>0.508</twTotPathDel><twClkSkew dest = "1.047" src = "0.997">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_0</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X41Y108.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y108.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.223</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twBEL></twPathDel><twLogDel>0.285</twLogDel><twRouteDel>0.223</twRouteDel><twTotDel>0.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB1 (SLICE_X38Y107.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.234</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_5</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB1</twDest><twTotPathDel>0.545</twTotPathDel><twClkSkew dest = "1.045" src = "0.989">-0.056</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_5</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X38Y105.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q&lt;6&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y107.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB1</twBEL></twPathDel><twLogDel>0.307</twLogDel><twRouteDel>0.238</twRouteDel><twTotDel>0.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="132"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="133" type="MINPERIOD" name="Tbcper_I" slack="5.026" period="7.692" constraintValue="7.692" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/><twPinLimit anchorID="134" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB2/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1/CK" locationPin="SLICE_X38Y106.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/><twPinLimit anchorID="135" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB2/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1/CK" locationPin="SLICE_X38Y106.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/></twPinLimitRpt></twConst><twConst anchorID="136" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="137"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="138" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRst_CLK_100s / 0.65 HIGH 50%;</twConstName><twItemCnt>6245</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>916</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.702</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5EN), 6 paths
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.682</twSlack><twSrc BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>11.567</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P5CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>MCB_X0Y1.P5EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">4.524</twDelInfo><twComp>c3_p5_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2</twComp><twBEL>lut5836_47</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P5EN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.006</twDelInfo><twComp>lut5836_47</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P5CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.037</twLogDel><twRouteDel>8.530</twRouteDel><twTotDel>11.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.679</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>8.540</twTotPathDel><twClkSkew dest = "0.693" src = "0.723">0.030</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X37Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>lut5824_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>lut5824_43</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2</twComp><twBEL>lut5836_47</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P5EN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.006</twDelInfo><twComp>lut5836_47</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P5CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.432</twLogDel><twRouteDel>7.108</twRouteDel><twTotDel>8.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.471</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>7.737</twTotPathDel><twClkSkew dest = "0.693" src = "0.734">0.041</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X26Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp><twBEL>withHdmiTx.Inst_dram_reader/hsync_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>lut5824_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>lut5824_43</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2</twComp><twBEL>lut5836_47</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P5EN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.006</twDelInfo><twComp>lut5836_47</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P5CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.527</twLogDel><twRouteDel>6.210</twRouteDel><twTotDel>7.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rowAddr_17 (SLICE_X7Y82.D1), 13 paths
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.247</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rowAddr_17</twDest><twTotPathDel>8.986</twTotPathDel><twClkSkew dest = "0.610" src = "0.626">0.016</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rowAddr_17</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X37Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X37Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>lut5824_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>lut5824_43</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut36106_7469</twComp><twBEL>lut35805_7344</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>lut35805_7344</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut36106_7469</twComp><twBEL>lut35806_7345</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.908</twDelInfo><twComp>lut35806_7345</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_889_o_add_4_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut35807_7346</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>lut35807_7346</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rowAddr&lt;17&gt;</twComp><twBEL>lut35872_7377</twBEL><twBEL>withHdmiTx.Inst_dram_reader/rowAddr_17</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>7.195</twRouteDel><twTotDel>8.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.055</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rowAddr_17</twDest><twTotPathDel>8.183</twTotPathDel><twClkSkew dest = "0.294" src = "0.305">0.011</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rowAddr_17</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X26Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp><twBEL>withHdmiTx.Inst_dram_reader/hsync_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>lut5824_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>lut5824_43</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut36106_7469</twComp><twBEL>lut35805_7344</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>lut35805_7344</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut36106_7469</twComp><twBEL>lut35806_7345</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.908</twDelInfo><twComp>lut35806_7345</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_889_o_add_4_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut35807_7346</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>lut35807_7346</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rowAddr&lt;17&gt;</twComp><twBEL>lut35872_7377</twBEL><twBEL>withHdmiTx.Inst_dram_reader/rowAddr_17</twBEL></twPathDel><twLogDel>1.886</twLogDel><twRouteDel>6.297</twRouteDel><twTotDel>8.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.494</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rowAddr_17</twDest><twTotPathDel>5.746</twTotPathDel><twClkSkew dest = "0.294" src = "0.303">0.009</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rowAddr_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X26Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut36106_7469</twComp><twBEL>lut35805_7344</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>lut35805_7344</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut36106_7469</twComp><twBEL>lut35806_7345</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.908</twDelInfo><twComp>lut35806_7345</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_889_o_add_4_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut35807_7346</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>lut35807_7346</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rowAddr&lt;17&gt;</twComp><twBEL>lut35872_7377</twBEL><twBEL>withHdmiTx.Inst_dram_reader/rowAddr_17</twBEL></twPathDel><twLogDel>1.651</twLogDel><twRouteDel>4.095</twRouteDel><twTotDel>5.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rowAddr_16 (SLICE_X7Y82.D1), 13 paths
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.356</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rowAddr_16</twDest><twTotPathDel>8.877</twTotPathDel><twClkSkew dest = "0.610" src = "0.626">0.016</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rowAddr_16</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X37Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X37Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>lut5824_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>lut5824_43</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut36106_7469</twComp><twBEL>lut35805_7344</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>lut35805_7344</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut36106_7469</twComp><twBEL>lut35806_7345</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.908</twDelInfo><twComp>lut35806_7345</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_889_o_add_4_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut35807_7346</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>lut35807_7346</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rowAddr&lt;17&gt;</twComp><twBEL>lut35881_7381</twBEL><twBEL>withHdmiTx.Inst_dram_reader/rowAddr_16</twBEL></twPathDel><twLogDel>1.682</twLogDel><twRouteDel>7.195</twRouteDel><twTotDel>8.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.164</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rowAddr_16</twDest><twTotPathDel>8.074</twTotPathDel><twClkSkew dest = "0.294" src = "0.305">0.011</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rowAddr_16</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X26Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp><twBEL>withHdmiTx.Inst_dram_reader/hsync_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>lut5824_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>lut5824_43</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut36106_7469</twComp><twBEL>lut35805_7344</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>lut35805_7344</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut36106_7469</twComp><twBEL>lut35806_7345</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.908</twDelInfo><twComp>lut35806_7345</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_889_o_add_4_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut35807_7346</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>lut35807_7346</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rowAddr&lt;17&gt;</twComp><twBEL>lut35881_7381</twBEL><twBEL>withHdmiTx.Inst_dram_reader/rowAddr_16</twBEL></twPathDel><twLogDel>1.777</twLogDel><twRouteDel>6.297</twRouteDel><twTotDel>8.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.603</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rowAddr_16</twDest><twTotPathDel>5.637</twTotPathDel><twClkSkew dest = "0.294" src = "0.303">0.009</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rowAddr_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X26Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut36106_7469</twComp><twBEL>lut35805_7344</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>lut35805_7344</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut36106_7469</twComp><twBEL>lut35806_7345</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.908</twDelInfo><twComp>lut35806_7345</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_889_o_add_4_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut35807_7346</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>lut35807_7346</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rowAddr&lt;17&gt;</twComp><twBEL>lut35881_7381</twBEL><twBEL>withHdmiTx.Inst_dram_reader/rowAddr_16</twBEL></twPathDel><twLogDel>1.542</twLogDel><twRouteDel>4.095</twRouteDel><twTotDel>5.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (SLICE_X16Y84.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X16Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.CX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.110</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3-In14</twBEL><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.306</twLogDel><twRouteDel>0.110</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (SLICE_X51Y110.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.458</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twDest><twTotPathDel>0.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X51Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt&lt;4&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y110.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt&lt;4&gt;</twComp><twBEL>lut33943_6794</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.045</twRouteDel><twTotDel>0.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>90.2</twPctLog><twPctRoute>9.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/redEncoder/cnt_1 (SLICE_X29Y109.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_870_o_GND_870_o_mux_39_OUT_B_rs_lut&lt;1&gt;1_FRB</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/redEncoder/cnt_1</twDest><twTotPathDel>0.481</twTotPathDel><twClkSkew dest = "0.042" src = "0.040">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_870_o_GND_870_o_mux_39_OUT_B_rs_lut&lt;1&gt;1_FRB</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/redEncoder/cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X28Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_870_o_GND_870_o_mux_39_OUT_B_rs_lut&lt;1&gt;1_FRB</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_870_o_GND_870_o_mux_39_OUT_B_rs_lut&lt;1&gt;1_FRB</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.126</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_870_o_GND_870_o_mux_39_OUT_B_rs_lut&lt;1&gt;1_FRB</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y109.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/cnt&lt;4&gt;</twComp><twBEL>lut34521_7061</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/redEncoder/cnt_1</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.126</twRouteDel><twTotDel>0.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>73.8</twPctLog><twPctRoute>26.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="163"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="164" type="MINPERIOD" name="Tbcper_I" slack="12.718" period="15.384" constraintValue="15.384" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2"/><twPinLimit anchorID="165" type="MINPERIOD" name="Tmcbcper_P5CMDCLK" slack="13.884" period="15.384" constraintValue="15.384" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK" locationPin="MCB_X0Y1.P5CMDCLK" clockNet="clkHdmiTx"/><twPinLimit anchorID="166" type="MINPERIOD" name="Tcp" slack="13.985" period="15.384" constraintValue="15.384" deviceLimit="1.399" freqLimit="714.796" physResource="withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg/CLK" logResource="Mshreg_hdmiVsyncTxIn_BRB3/CLK" locationPin="SLICE_X38Y101.CLK" clockNet="clkHdmiTx"/></twPinLimitRpt></twConst><twConst anchorID="167" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="168"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="169" type="MINPERIOD" name="Tbcper_I" slack="9.334" period="12.000" constraintValue="12.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1"/><twPinLimit anchorID="170" type="MINPERIOD" name="Tmcbcper_P4CMDCLK" slack="10.500" period="12.000" constraintValue="12.000" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" locationPin="MCB_X0Y1.P4CMDCLK" clockNet="hdmiRxClk"/><twPinLimit anchorID="171" type="MINPERIOD" name="Tcp" slack="10.743" period="12.000" constraintValue="12.000" deviceLimit="1.257" freqLimit="795.545" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata&lt;1&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK" locationPin="SLICE_X44Y69.CLK" clockNet="hdmiRxClk"/></twPinLimitRpt></twConst><twConst anchorID="172" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="173"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="174" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="175"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="176" type="MINPERIOD" name="Tbcper_I" slack="3.334" period="6.000" constraintValue="6.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2"/><twPinLimit anchorID="177" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2/CK" locationPin="SLICE_X52Y64.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/><twPinLimit anchorID="178" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;7&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4/CK" locationPin="SLICE_X52Y66.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/></twPinLimitRpt></twConst><twConst anchorID="179" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;</twConstName><twItemCnt>4627</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1800</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.372</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X53Y67.C6), 7 paths
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.314</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_7</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>3.046</twTotPathDel><twClkSkew dest = "2.020" src = "2.436">0.416</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_7</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;3&gt;</twComp><twBEL>lut30439_5553</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y67.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>lut30439_5553</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30440_5554</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y67.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut30440_5554</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30441_5555</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>1.630</twRouteDel><twTotDel>3.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.813</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_6</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.547</twTotPathDel><twClkSkew dest = "2.020" src = "2.436">0.416</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_6</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;3&gt;</twComp><twBEL>lut30439_5553</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y67.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>lut30439_5553</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30440_5554</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y67.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut30440_5554</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30441_5555</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>1.131</twRouteDel><twTotDel>2.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.216</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_1</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.144</twTotPathDel><twClkSkew dest = "2.020" src = "2.436">0.416</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_1</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30440_5554</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y67.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut30440_5554</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30441_5555</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.082</twRouteDel><twTotDel>2.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X53Y59.C1), 6 paths
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.381</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_4</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.986</twTotPathDel><twClkSkew dest = "2.018" src = "2.427">0.409</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_4</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30078_5460</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>lut30078_5460</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30080_5462</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.924</twRouteDel><twTotDel>2.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.603</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_2</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.761</twTotPathDel><twClkSkew dest = "2.018" src = "2.430">0.412</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_2</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30078_5460</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>lut30078_5460</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30080_5462</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.699</twRouteDel><twTotDel>2.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.624</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_7</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.743</twTotPathDel><twClkSkew dest = "2.018" src = "2.427">0.409</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_7</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30078_5460</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>lut30078_5460</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30080_5462</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.681</twRouteDel><twTotDel>2.743</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X53Y67.C1), 6 paths
</twPathRptBanner><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.682</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.678</twTotPathDel><twClkSkew dest = "2.020" src = "2.436">0.416</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>lut30438_5552</twComp><twBEL>lut30438_5552</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>lut30438_5552</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30441_5555</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>1.526</twRouteDel><twTotDel>2.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.006</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_0</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.354</twTotPathDel><twClkSkew dest = "2.020" src = "2.436">0.416</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_0</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>lut30438_5552</twComp><twBEL>lut30438_5552</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>lut30438_5552</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30441_5555</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.057</twLogDel><twRouteDel>1.297</twRouteDel><twTotDel>2.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.176</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_5</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.184</twTotPathDel><twClkSkew dest = "2.020" src = "2.436">0.416</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_5</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y67.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>lut30438_5552</twComp><twBEL>lut30438_5552</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>lut30438_5552</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30441_5555</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>1.032</twRouteDel><twTotDel>2.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X52Y57.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.659</twTotPathDel><twClkSkew dest = "2.427" src = "2.016">-0.411</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.469</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y57.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.215</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.469</twRouteDel><twTotDel>0.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (SLICE_X52Y57.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.045</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.680</twTotPathDel><twClkSkew dest = "2.427" src = "2.016">-0.411</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.478</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y57.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.203</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.478</twRouteDel><twTotDel>0.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP (SLICE_X52Y57.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.063</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP</twDest><twTotPathDel>0.324</twTotPathDel><twClkSkew dest = "0.919" src = "0.882">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.DI</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y57.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="204"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="205" type="MINPERIOD" name="Tbcper_I" slack="9.334" period="12.000" constraintValue="12.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1"/><twPinLimit anchorID="206" type="MINPERIOD" name="Tmcbcper_P4CMDCLK" slack="10.500" period="12.000" constraintValue="12.000" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" locationPin="MCB_X0Y1.P4CMDCLK" clockNet="hdmiRxClk"/><twPinLimit anchorID="207" type="MINPERIOD" name="Tcp" slack="10.743" period="12.000" constraintValue="12.000" deviceLimit="1.257" freqLimit="795.545" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata&lt;1&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK" locationPin="SLICE_X44Y69.CLK" clockNet="hdmiRxClk"/></twPinLimitRpt></twConst><twConst anchorID="208" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="209"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="210" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;</twConstName><twItemCnt>1204</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>536</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.682</twMinPer></twConstHead><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta (SLICE_X55Y87.B6), 13 paths
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.318</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twDest><twTotPathDel>4.520</twTotPathDel><twClkSkew dest = "0.578" src = "0.647">0.069</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/rst_data</twComp><twBEL>lut29401_5288</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>lut29401_5288</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp><twBEL>lut36353_7562</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>lut36353_7562</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp><twBEL>lut36354_7563</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twBEL></twPathDel><twLogDel>1.411</twLogDel><twRouteDel>3.109</twRouteDel><twTotDel>4.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.573</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twDest><twTotPathDel>4.269</twTotPathDel><twClkSkew dest = "0.578" src = "0.643">0.065</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/cal_data_sint</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/rst_data</twComp><twBEL>lut29401_5288</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>lut29401_5288</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp><twBEL>lut36353_7562</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>lut36353_7562</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp><twBEL>lut36354_7563</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twBEL></twPathDel><twLogDel>1.411</twLogDel><twRouteDel>2.858</twRouteDel><twTotDel>4.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.783</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twDest><twTotPathDel>4.095</twTotPathDel><twClkSkew dest = "0.283" src = "0.312">0.029</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/inc_data_int</twComp><twBEL>lut29402_5289</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>lut29402_5289</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp><twBEL>lut36353_7562</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>lut36353_7562</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp><twBEL>lut36354_7563</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>2.683</twRouteDel><twTotDel>4.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2 (SLICE_X56Y92.A2), 6 paths
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.396</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>4.459</twTotPathDel><twClkSkew dest = "0.589" src = "0.641">0.052</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.694</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>lut29419_5303</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>lut29419_5303</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>lut29420_5304</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>3.390</twRouteDel><twTotDel>4.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.611</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>3.290</twTotPathDel><twClkSkew dest = "0.294" src = "0.300">0.006</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>lut29419_5303</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>lut29419_5303</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>lut29420_5304</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.023</twLogDel><twRouteDel>2.267</twRouteDel><twTotDel>3.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.072</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>2.834</twTotPathDel><twClkSkew dest = "0.193" src = "0.194">0.001</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>lut29419_5303</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>lut29419_5303</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>lut29420_5304</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.118</twLogDel><twRouteDel>1.716</twRouteDel><twTotDel>2.834</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 (SLICE_X56Y93.CE), 16 paths
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.401</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twDest><twTotPathDel>4.449</twTotPathDel><twClkSkew dest = "0.590" src = "0.647">0.057</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.588</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut29407_5294</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>][45326_5295</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.093</twLogDel><twRouteDel>3.356</twRouteDel><twTotDel>4.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.527</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twDest><twTotPathDel>4.380</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/inc_data_int</twComp><twBEL>lut29402_5289</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>lut29402_5289</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut29406_5293</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y88.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut29406_5293</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut29407_5294</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>][45326_5295</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>2.778</twRouteDel><twTotDel>4.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.886</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twDest><twTotPathDel>4.011</twTotPathDel><twClkSkew dest = "0.194" src = "0.204">0.010</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/inc_data_int</twComp><twBEL>lut29402_5289</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>lut29402_5289</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut29406_5293</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y88.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut29406_5293</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut29407_5294</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>][45326_5295</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>2.409</twRouteDel><twTotDel>4.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle (SLICE_X50Y74.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X50Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twComp><twBEL>][45048_5169_INV_0</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data (SLICE_X54Y71.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y71.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y71.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data</twComp><twBEL>lut36619_7694</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>93.3</twPctLog><twPctRoute>6.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2 (SLICE_X50Y63.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X50Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter&lt;3&gt;</twComp><twBEL>lut29149_5256</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="235"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="236" type="MINPERIOD" name="Tbcper_I" slack="3.334" period="6.000" constraintValue="6.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2"/><twPinLimit anchorID="237" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2/CK" locationPin="SLICE_X52Y64.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/><twPinLimit anchorID="238" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;7&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4/CK" locationPin="SLICE_X52Y66.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="239"><twConstRollup name="TS_Clk" fullName="TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.797" errors="0" errorRollup="0" items="0" itemsRollup="30817411"/><twConstRollup name="TS_clkRst_CLK_100s" fullName="TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.776" actualRollup="7.606" errors="0" errorRollup="0" items="936" itemsRollup="6351"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRst_CLK_100s / 1.3 HIGH 50%;" type="child" depth="2" requirement="7.692" prefType="period" actual="5.445" actualRollup="N/A" errors="0" errorRollup="0" items="106" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_clk_650" fullName="TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;" type="child" depth="2" requirement="1.538" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRst_CLK_100s / 0.65 HIGH 50%;" type="child" depth="2" requirement="15.385" prefType="period" actual="11.702" actualRollup="N/A" errors="0" errorRollup="0" items="6245" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_500_n" fullName="TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clkRst_clkGen_clkout5" fullName="TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="11.814" actualRollup="N/A" errors="0" errorRollup="0" items="18349" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_500" fullName="TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_100c" fullName="TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.797" actualRollup="N/A" errors="0" errorRollup="0" items="30791775" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="5" anchorID="240"><twConstRollup name="TS_hdmiRxClk" fullName="TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" type="origin" depth="0" requirement="12.000" prefType="period" actual="1.052" actualRollup="9.364" errors="0" errorRollup="0" items="0" itemsRollup="5831"/><twConstRollup name="TS_hdmiRx_n_3_" fullName="TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH         50%;" type="child" depth="1" requirement="12.000" prefType="period" actual="1.052" actualRollup="9.364" errors="0" errorRollup="0" items="0" itemsRollup="5831"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRx_n_3_ HIGH 50%;" type="child" depth="2" requirement="12.000" prefType="period" actual="5.000" actualRollup="9.364" errors="0" errorRollup="0" items="0" itemsRollup="5831"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;" type="child" depth="3" requirement="12.000" prefType="period" actual="7.372" actualRollup="N/A" errors="0" errorRollup="0" items="4627" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;" type="child" depth="3" requirement="1.200" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;" type="child" depth="3" requirement="6.000" prefType="period" actual="4.682" actualRollup="N/A" errors="0" errorRollup="0" items="1204" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRxClk HIGH 50%;" type="child" depth="1" requirement="12.000" prefType="period" actual="5.000" actualRollup="5.332" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;" type="child" depth="2" requirement="12.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;" type="child" depth="2" requirement="1.200" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;" type="child" depth="2" requirement="6.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="241">0</twUnmetConstCnt><twDataSheet anchorID="242" twNameLen="15"><twClk2SUList anchorID="243" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>14.268</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="244" twDestWidth="11"><twDest>hdmiRx_n&lt;3&gt;</twDest><twClk2SU><twSrc>hdmiRx_n&lt;3&gt;</twSrc><twRiseRise>7.320</twRiseRise></twClk2SU><twClk2SU><twSrc>hdmiRx_p&lt;3&gt;</twSrc><twRiseRise>7.320</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="245" twDestWidth="11"><twDest>hdmiRx_p&lt;3&gt;</twDest><twClk2SU><twSrc>hdmiRx_n&lt;3&gt;</twSrc><twRiseRise>7.320</twRiseRise></twClk2SU><twClk2SU><twSrc>hdmiRx_p&lt;3&gt;</twSrc><twRiseRise>7.320</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="246"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>30823246</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28274</twConnCnt></twConstCov><twStats anchorID="247"><twMinPer>11.814</twMinPer><twFootnote number="1" /><twMaxFreq>84.645</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 24 12:01:20 2014 </twTimestamp></twFoot><twClientInfo anchorID="248"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 252 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
