/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/common/include/p10_scom_omi_2.H $            */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2019                                                         */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_omi_2_H_
#define __p10_scom_omi_2_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace omi
{
#endif


static const uint64_t RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL = 0x8003c84010012c3full;

static const uint32_t RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
// omi/reg00004.H

static const uint64_t RXCTL_DATASM_14_PLREGS_RX_CNTL1_PL = 0x8003c04110012c3full;

static const uint32_t RXCTL_DATASM_14_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
// omi/reg00004.H

static const uint64_t RXCTL_DATASM_14_PLREGS_RX_STAT1_PL = 0x8003e04110012c3full;

static const uint32_t RXCTL_DATASM_14_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
// omi/reg00004.H

static const uint64_t RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL = 0x8003c84310012c3full;

static const uint32_t RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
// omi/reg00004.H

static const uint64_t RXCTL_DATASM_2_PLREGS_RX_MODE1_PL = 0x8003d04210012c3full;

static const uint32_t RXCTL_DATASM_2_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t RXCTL_DATASM_2_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t RXCTL_DATASM_2_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t RXCTL_DATASM_2_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t RXCTL_DATASM_2_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
// omi/reg00004.H

static const uint64_t RXCTL_DATASM_22_PLREGS_RX_CNTL1_PL = 0x8003c04610012c3full;

static const uint32_t RXCTL_DATASM_22_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
// omi/reg00004.H

static const uint64_t RXCTL_DATASM_22_PLREGS_RX_STAT1_PL = 0x8003e04610012c3full;

static const uint32_t RXCTL_DATASM_22_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
// omi/reg00004.H

static const uint64_t RXCTL_DATASM_4_PLREGS_RX_CNTL3_PL = 0x8003d84410012c3full;

static const uint32_t RXCTL_DATASM_4_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t RXCTL_DATASM_4_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL3_PL = 0x8003704010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL3_PL_IORESET = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL3_PL_IODOM_IORESET = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_A = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_B = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_A = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_B = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL3_PL_BERPL_PRBS_SEED_MODE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_EN = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR = 61;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR_LEN = 3;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE5_PL = 0x8003404010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE_LEN = 7;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_STAT3_PL = 0x8003a04010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL_LEN = 15;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX20_PL = 0x8000a04010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX30_PL = 0x8000f04010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX40_PL = 0x8001404010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX50_PL = 0x8001904010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX87_PL = 0x8002b84010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL11_PL = 0x8000584010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL11_PL_TERM_PD = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL11_PL_OFF_CM = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL11_PL_OFF_CM_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL11_PL_OFF_DM = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL11_PL_OFF_DM_LEN = 6;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX67_PL = 0x8002184110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX77_PL = 0x8002684110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL17_PL = 0x8000884110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL17_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL17_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL17_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL17_PL_EDGE_LEN = 5;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_DATA_SPARE_MODE_PL = 0x8000004110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_DATA_SPARE_MODE_PL_0 = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_DATA_SPARE_MODE_PL_1 = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_DATA_SPARE_MODE_PL_2 = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_DATA_SPARE_MODE_PL_3 = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_DATA_SPARE_MODE_PL_4 = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_DATA_SPARE_MODE_PL_5 = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_DATA_SPARE_MODE_PL_6 = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_DATA_SPARE_MODE_PL_7 = 55;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL = 0x8003604210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_PIPE_FORMAT = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_PIPE_DATA_SRC = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_CAL_LANE_SEL = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_PIPE_MARGIN = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_BANK_SEL_A = 59;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_RLM_CLK_SEL_A = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_DL_CLK_SEL_A = 61;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX1_PL_DL_CLK_EN = 62;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_FIR_MASK_PL = 0x8003104210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK_LEN = 3;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX35_PL = 0x8001184210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX45_PL = 0x8001684210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX55_PL = 0x8001b84210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX59_PL = 0x8001d84210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX69_PL = 0x8002284210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX79_PL = 0x8002784210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX82_PL = 0x8002904210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL16_PL = 0x8000804210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL16_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL16_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL16_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL16_PL_EDGE_LEN = 5;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL4_PL = 0x8003784310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A_LEN = 7;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B_LEN = 7;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE2_PL = 0x8003284310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_EN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_DIR = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE2_PL_COARSE_MODE_EN = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE2_PL_COARSE_UNLOCK_EN = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE2_PL_LOCK_INVALID_EN = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE2_PL_LOCK_RATIO = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE2_PL_LOCK_RATIO_LEN = 10;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT4_PL = 0x8003a84310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL_LEN = 12;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_RO_SIGNAL = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_B_RO_SIGNAL = 61;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT4_PL_ERR_TRAPPED_RO_SIGNAL = 62;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX62_PL = 0x8001f04310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX72_PL = 0x8002404310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX89_PL = 0x8002c84310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL10_PL = 0x8000504310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL10_PL_IF_BLEED_CMFB = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL10_PL_IF_EXT_BIAS = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL10_PL_IF_LPF_500M = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL10_PL_SIGDET_PD = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL10_PL_A_CLKSLIP = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL10_PL_B_CLKSLIP = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL10_PL_A_HOLD_DIV_CLKS = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL10_PL_B_HOLD_DIV_CLKS = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP_LEN = 2;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL5_PL = 0x8000284310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL5_PL_NS_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL5_PL_NS_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL5_PL_EW_DATA = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL5_PL_EW_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL5_PL_NS_EDGE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL5_PL_NS_EDGE_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL5_PL_EW_EDGE = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL5_PL_EW_EDGE_LEN = 4;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL6_PL = 0x8003884410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL6_PL_SAVE_FW_VAL_SEL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL6_PL_SAVE_FW_VAL_SEL_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL6_PL_R_PSAVE_PH_FORCE_A = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL6_PL_R_PSAVE_PH_FORCE_B = 51;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_STAT6_PL = 0x8003b84410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_STAT6_PL_RX_ERROR_VEC_16_31_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_STAT6_PL_RX_ERROR_VEC_16_31_RO_SIGNAL_LEN = 16;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX21_PL = 0x8000a84410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX31_PL = 0x8000f84410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX41_PL = 0x8001484410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX51_PL = 0x8001984410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX86_PL = 0x8002b04410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL6_PL = 0x8000304410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL6_PL_GAIN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL6_PL_GAIN_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL6_PL_PEAK1 = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL6_PL_PEAK1_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL6_PL_PEAK2 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL6_PL_PEAK2_LEN = 4;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTLX9_PL = 0x8000484410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL_LEN = 7;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL_LEN = 7;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX26_PL = 0x8000d04510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX66_PL = 0x8002104510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111_LEN = 8;
// omi/reg00004.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX76_PL = 0x8002604510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001_LEN = 8;
// omi/reg00005.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL3_PL = 0x8000184510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL3_PL_GAIN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL3_PL_GAIN_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL3_PL_ZERO = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL3_PL_ZERO_LEN = 3;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL4_PL = 0x8003784710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A = 49;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A_LEN = 7;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B = 57;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B_LEN = 7;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE2_PL = 0x8003284710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_EN = 48;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_DIR = 49;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE2_PL_COARSE_MODE_EN = 50;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE2_PL_COARSE_UNLOCK_EN = 51;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE2_PL_LOCK_INVALID_EN = 52;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE2_PL_LOCK_RATIO = 53;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE2_PL_LOCK_RATIO_LEN = 10;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_STAT4_PL = 0x8003a84710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL = 48;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL_LEN = 12;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_RO_SIGNAL = 60;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_B_RO_SIGNAL = 61;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_STAT4_PL_ERR_TRAPPED_RO_SIGNAL = 62;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX33_PL = 0x8001084710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110_LEN = 8;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX43_PL = 0x8001584710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000_LEN = 8;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX53_PL = 0x8001a84710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010_LEN = 8;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX84_PL = 0x8002a04710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001_LEN = 8;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL11_PL = 0x8000584710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL11_PL_TERM_PD = 48;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST = 49;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST_LEN = 5;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL11_PL_OFF_CM = 54;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL11_PL_OFF_CM_LEN = 4;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL11_PL_OFF_DM = 58;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL11_PL_OFF_DM_LEN = 6;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL2_PL = 0x8000104710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL2_PL_NS_DATA = 48;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL2_PL_NS_DATA_LEN = 4;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL2_PL_EW_DATA = 52;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL2_PL_EW_DATA_LEN = 4;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL2_PL_NS_EDGE = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL2_PL_NS_EDGE_LEN = 4;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL2_PL_EW_EDGE = 60;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL2_PL_EW_EDGE_LEN = 4;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX28_PL = 0x8000e04610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001_LEN = 8;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX38_PL = 0x8001304610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011_LEN = 8;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX48_PL = 0x8001804610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101_LEN = 8;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX58_PL = 0x8001d04610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111_LEN = 8;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX24_PL = 0x8000c04610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E_LEN = 8;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX64_PL = 0x8002004610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101_LEN = 8;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX74_PL = 0x8002504610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111_LEN = 8;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL17_PL = 0x8000884610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL17_PL_DATA = 48;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL17_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL17_PL_EDGE = 54;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL17_PL_EDGE_LEN = 5;
// omi/reg00005.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL7_PL = 0x8000384610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL7_PL_EN_DC = 48;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL7_PL_PR_POS = 49;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL7_PL_PR_POS_LEN = 5;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL7_PL_PR_GRAY_ENCODE_DIS = 54;
// omi/reg00005.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL19_PL = 0x8004c44010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL19_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL19_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL19_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL19_PL_SEL_LEN = 5;
// omi/reg00005.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL29_PL = 0x8005144010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN_LEN = 16;
// omi/reg00005.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8004144010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ_LEN = 2;
// omi/reg00005.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_STAT1_PL = 0x8005244010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_STAT1_PL_TX_BIST_PRBS_ERR_DET_RO_SIGNAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_STAT1_PL_TX_BIST_PRBS_ACTIVITY_DET_RO_SIGNAL = 49;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_STAT1_PL_TX_SEG_TEST_STATUS = 50;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_STAT1_PL_TX_SEG_TEST_STATUS_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_STAT1_PL_TX_TDR_CAPT_VAL_RO_SIGNAL = 63;
// omi/reg00005.H

static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL23_PL = 0x8004e44110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN_LEN = 16;
// omi/reg00005.H

static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL15_PL = 0x8004a44210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL_LEN = 4;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_DOUBLE_MODE = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL15_PL_ISABLE_PL_SM = 53;
// omi/reg00005.H

static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL25_PL = 0x8004f44210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN_LEN = 16;
// omi/reg00005.H

static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL8_PL = 0x80046c4210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN_LEN = 16;
// omi/reg00005.H

static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL5_PL = 0x8004544310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL5_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL5_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL5_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL5_PL_SEL_LEN = 5;
// omi/reg00005.H

static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE3_PL = 0x80042c4310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE3_PL_D2_CTRL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE3_PL_D2_CTRL_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL = 50;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE3_PL_FFE_BOOST_EN = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE3_PL_SEG_TEST_LEAKAGE_CTRL = 53;
// omi/reg00005.H

static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL22_PL = 0x8004dc4410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL22_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL22_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL22_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL22_PL_SEL_LEN = 5;
// omi/reg00005.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL18_PL = 0x8004bc4510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL18_PL_TX_ATTEN_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL18_PL_TX_ATTEN_HS_EN_LEN = 16;
// omi/reg00005.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL6_PL = 0x80045c4510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL6_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL6_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL6_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL6_PL_SEL_LEN = 5;
// omi/reg00005.H

static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL14_PL = 0x80049c4610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS = 48;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS_LEN = 6;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL = 54;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL_LEN = 3;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE = 57;
// omi/reg00005.H

static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL24_PL = 0x8004ec4610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN_LEN = 9;
// omi/reg00005.H

static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL2_PL = 0x80043c4610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL2_PL_RESET = 48;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL2_PL_DOM_IORESET = 49;
// omi/reg00005.H

static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_FIR_MASK_PL = 0x80040c4610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK = 48;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK_LEN = 2;
// omi/reg00005.H

static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_STAT2_PL = 0x80052c4610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_STAT2_PL_TX_DCC_OUT_VEC_RO_SIGNAL = 48;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_STAT2_PL_TX_DCC_OUT_VEC_RO_SIGNAL_LEN = 16;
// omi/reg00005.H

#ifndef __PPE_HCODE__
}
}
#include "omi/reg00004.H"
#include "omi/reg00005.H"
#endif
#endif
