{
  "module_name": "cs89x0.h",
  "hash_id": "a629dd11dbf37596b885b4884c40c9a7d25f0c3649f648f99d6469c160ad3546",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/cirrus/cs89x0.h",
  "human_readable_source": " \n\n\n#define PP_ChipID 0x0000\t \n\t\t\t\t \n\t\t\t\t \n\n#define PP_ISAIOB 0x0020\t \n#define PP_CS8900_ISAINT 0x0022\t \n#define PP_CS8920_ISAINT 0x0370\t \n#define PP_CS8900_ISADMA 0x0024\t \n#define PP_CS8920_ISADMA 0x0374\t \n#define PP_ISASOF 0x0026\t \n#define PP_DmaFrameCnt 0x0028\t \n#define PP_DmaByteCnt 0x002A\t \n#define PP_CS8900_ISAMemB 0x002C\t \n#define PP_CS8920_ISAMemB 0x0348  \n\n#define PP_ISABootBase 0x0030\t \n#define PP_ISABootMask 0x0034\t \n\n \n#define PP_EECMD 0x0040\t\t \n#define PP_EEData 0x0042\t \n#define PP_DebugReg 0x0044\t \n\n#define PP_RxCFG 0x0102\t\t \n#define PP_RxCTL 0x0104\t\t \n#define PP_TxCFG 0x0106\t\t \n#define PP_TxCMD 0x0108\t\t \n#define PP_BufCFG 0x010A\t \n#define PP_LineCTL 0x0112\t \n#define PP_SelfCTL 0x0114\t \n#define PP_BusCTL 0x0116\t \n#define PP_TestCTL 0x0118\t \n#define PP_AutoNegCTL 0x011C\t \n\n#define PP_ISQ 0x0120\t\t \n#define PP_RxEvent 0x0124\t \n#define PP_TxEvent 0x0128\t \n#define PP_BufEvent 0x012C\t \n#define PP_RxMiss 0x0130\t \n#define PP_TxCol 0x0132\t\t \n#define PP_LineST 0x0134\t \n#define PP_SelfST 0x0136\t \n#define PP_BusST 0x0138\t\t \n#define PP_TDR 0x013C\t\t \n#define PP_AutoNegST 0x013E\t \n#define PP_TxCommand 0x0144\t \n#define PP_TxLength 0x0146\t \n#define PP_LAF 0x0150\t\t \n#define PP_IA 0x0158\t\t \n\n#define PP_RxStatus 0x0400\t \n#define PP_RxLength 0x0402\t \n#define PP_RxFrame 0x0404\t \n#define PP_TxFrame 0x0A00\t \n\n \n \n#define DEFAULTIOBASE 0x0300\n#define FIRST_IO 0x020C\t\t \n#define LAST_IO 0x037C\t\t \n#define ADD_MASK 0x3000\t\t \n#define ADD_SIG 0x3000\t\t \n\n \n#ifdef CONFIG_MAC\n#define LCSLOTBASE 0xfee00000\n#define MMIOBASE 0x40000\n#endif\n\n#define CHIP_EISA_ID_SIG 0x630E    \n#define CHIP_EISA_ID_SIG_STR \"0x630E\"\n\n#ifdef IBMEIPKT\n#define EISA_ID_SIG 0x4D24\t \n#define PART_NO_SIG 0x1010\t \n#define MONGOOSE_BIT 0x0000\t \n#else\n#define EISA_ID_SIG 0x630E\t \n#define PART_NO_SIG 0x4000\t \n#define MONGOOSE_BIT 0x2000\t \n#endif\n\n#define PRODUCT_ID_ADD 0x0002    \n\n \n#define REG_TYPE_MASK 0x001F\n\n \n#define ERSE_WR_ENBL 0x00F0\n#define ERSE_WR_DISABLE 0x0000\n\n \n#define RX_BUF_CFG 0x0003\n#define RX_CONTROL 0x0005\n#define TX_CFG 0x0007\n#define TX_COMMAND 0x0009\n#define BUF_CFG 0x000B\n#define LINE_CONTROL 0x0013\n#define SELF_CONTROL 0x0015\n#define BUS_CONTROL 0x0017\n#define TEST_CONTROL 0x0019\n\n \n#define RX_EVENT 0x0004\n#define TX_EVENT 0x0008\n#define BUF_EVENT 0x000C\n#define RX_MISS_COUNT 0x0010\n#define TX_COL_COUNT 0x0012\n#define LINE_STATUS 0x0014\n#define SELF_STATUS 0x0016\n#define BUS_STATUS 0x0018\n#define TDR 0x001C\n\n \n#define SKIP_1 0x0040\n#define RX_STREAM_ENBL 0x0080\n#define RX_OK_ENBL 0x0100\n#define RX_DMA_ONLY 0x0200\n#define AUTO_RX_DMA 0x0400\n#define BUFFER_CRC 0x0800\n#define RX_CRC_ERROR_ENBL 0x1000\n#define RX_RUNT_ENBL 0x2000\n#define RX_EXTRA_DATA_ENBL 0x4000\n\n \n#define RX_IA_HASH_ACCEPT 0x0040\n#define RX_PROM_ACCEPT 0x0080\n#define RX_OK_ACCEPT 0x0100\n#define RX_MULTCAST_ACCEPT 0x0200\n#define RX_IA_ACCEPT 0x0400\n#define RX_BROADCAST_ACCEPT 0x0800\n#define RX_BAD_CRC_ACCEPT 0x1000\n#define RX_RUNT_ACCEPT 0x2000\n#define RX_EXTRA_DATA_ACCEPT 0x4000\n#define RX_ALL_ACCEPT (RX_PROM_ACCEPT|RX_BAD_CRC_ACCEPT|RX_RUNT_ACCEPT|RX_EXTRA_DATA_ACCEPT)\n \n#define DEF_RX_ACCEPT (RX_IA_ACCEPT | RX_BROADCAST_ACCEPT | RX_OK_ACCEPT)\n\n \n#define TX_LOST_CRS_ENBL 0x0040\n#define TX_SQE_ERROR_ENBL 0x0080\n#define TX_OK_ENBL 0x0100\n#define TX_LATE_COL_ENBL 0x0200\n#define TX_JBR_ENBL 0x0400\n#define TX_ANY_COL_ENBL 0x0800\n#define TX_16_COL_ENBL 0x8000\n\n \n#define TX_START_4_BYTES 0x0000\n#define TX_START_64_BYTES 0x0040\n#define TX_START_128_BYTES 0x0080\n#define TX_START_ALL_BYTES 0x00C0\n#define TX_FORCE 0x0100\n#define TX_ONE_COL 0x0200\n#define TX_TWO_PART_DEFF_DISABLE 0x0400\n#define TX_NO_CRC 0x1000\n#define TX_RUNT 0x2000\n\n \n#define GENERATE_SW_INTERRUPT 0x0040\n#define RX_DMA_ENBL 0x0080\n#define READY_FOR_TX_ENBL 0x0100\n#define TX_UNDERRUN_ENBL 0x0200\n#define RX_MISS_ENBL 0x0400\n#define RX_128_BYTE_ENBL 0x0800\n#define TX_COL_COUNT_OVRFLOW_ENBL 0x1000\n#define RX_MISS_COUNT_OVRFLOW_ENBL 0x2000\n#define RX_DEST_MATCH_ENBL 0x8000\n\n \n#define SERIAL_RX_ON 0x0040\n#define SERIAL_TX_ON 0x0080\n#define AUI_ONLY 0x0100\n#define AUTO_AUI_10BASET 0x0200\n#define MODIFIED_BACKOFF 0x0800\n#define NO_AUTO_POLARITY 0x1000\n#define TWO_PART_DEFDIS 0x2000\n#define LOW_RX_SQUELCH 0x4000\n\n \n#define POWER_ON_RESET 0x0040\n#define SW_STOP 0x0100\n#define SLEEP_ON 0x0200\n#define AUTO_WAKEUP 0x0400\n#define HCB0_ENBL 0x1000\n#define HCB1_ENBL 0x2000\n#define HCB0 0x4000\n#define HCB1 0x8000\n\n \n#define RESET_RX_DMA 0x0040\n#define MEMORY_ON 0x0400\n#define DMA_BURST_MODE 0x0800\n#define IO_CHANNEL_READY_ON 0x1000\n#define RX_DMA_SIZE_64K 0x2000\n#define ENABLE_IRQ 0x8000\n\n \n#define LINK_OFF 0x0080\n#define ENDEC_LOOPBACK 0x0200\n#define AUI_LOOPBACK 0x0400\n#define BACKOFF_OFF 0x0800\n#define FDX_8900 0x4000\n#define FAST_TEST 0x8000\n\n \n#define RX_IA_HASHED 0x0040\n#define RX_DRIBBLE 0x0080\n#define RX_OK 0x0100\n#define RX_HASHED 0x0200\n#define RX_IA 0x0400\n#define RX_BROADCAST 0x0800\n#define RX_CRC_ERROR 0x1000\n#define RX_RUNT 0x2000\n#define RX_EXTRA_DATA 0x4000\n\n#define HASH_INDEX_MASK 0x0FC00\n\n \n#define TX_LOST_CRS 0x0040\n#define TX_SQE_ERROR 0x0080\n#define TX_OK 0x0100\n#define TX_LATE_COL 0x0200\n#define TX_JBR 0x0400\n#define TX_16_COL 0x8000\n#define TX_SEND_OK_BITS (TX_OK|TX_LOST_CRS)\n#define TX_COL_COUNT_MASK 0x7800\n\n \n#define SW_INTERRUPT 0x0040\n#define RX_DMA 0x0080\n#define READY_FOR_TX 0x0100\n#define TX_UNDERRUN 0x0200\n#define RX_MISS 0x0400\n#define RX_128_BYTE 0x0800\n#define TX_COL_OVRFLW 0x1000\n#define RX_MISS_OVRFLW 0x2000\n#define RX_DEST_MATCH 0x8000\n\n \n#define LINK_OK 0x0080\n#define AUI_ON 0x0100\n#define TENBASET_ON 0x0200\n#define POLARITY_OK 0x1000\n#define CRS_OK 0x4000\n\n \n#define ACTIVE_33V 0x0040\n#define INIT_DONE 0x0080\n#define SI_BUSY 0x0100\n#define EEPROM_PRESENT 0x0200\n#define EEPROM_OK 0x0400\n#define EL_PRESENT 0x0800\n#define EE_SIZE_64 0x1000\n\n \n#define TX_BID_ERROR 0x0080\n#define READY_FOR_TX_NOW 0x0100\n\n \n#define RE_NEG_NOW 0x0040\n#define ALLOW_FDX 0x0080\n#define AUTO_NEG_ENABLE 0x0100\n#define NLP_ENABLE 0x0200\n#define FORCE_FDX 0x8000\n#define AUTO_NEG_BITS (FORCE_FDX|NLP_ENABLE|AUTO_NEG_ENABLE)\n#define AUTO_NEG_MASK (FORCE_FDX|NLP_ENABLE|AUTO_NEG_ENABLE|ALLOW_FDX|RE_NEG_NOW)\n\n \n#define AUTO_NEG_BUSY 0x0080\n#define FLP_LINK 0x0100\n#define FLP_LINK_GOOD 0x0800\n#define LINK_FAULT 0x1000\n#define HDX_ACTIVE 0x4000\n#define FDX_ACTIVE 0x8000\n\n \n#define ISQ_RECEIVER_EVENT 0x04\n#define ISQ_TRANSMITTER_EVENT 0x08\n#define ISQ_BUFFER_EVENT 0x0c\n#define ISQ_RX_MISS_EVENT 0x10\n#define ISQ_TX_COL_EVENT 0x12\n\n#define ISQ_EVENT_MASK 0x003F    \n#define ISQ_HIST 16\t\t \n#define AUTOINCREMENT 0x8000\t \n\n#define TXRXBUFSIZE 0x0600\n#define RXDMABUFSIZE 0x8000\n#define RXDMASIZE 0x4000\n#define TXRX_LENGTH_MASK 0x07FF\n\n \n#define RCV_WITH_RXON\t1        \n#define RCV_COUNTS\t2        \n#define RCV_PONG\t4        \n#define RCV_DONG\t8        \n#define RCV_POLLING\t0x10\t \n#define RCV_ISQ\t\t0x20\t \n#define RCV_AUTO_DMA\t0x100\t \n#define RCV_DMA\t\t0x200\t \n#define RCV_DMA_ALL\t0x400\t \n#define RCV_FIXED_DATA\t0x800\t \n#define RCV_IO\t\t0x1000\t \n#define RCV_MEMORY\t0x2000\t \n\n#define RAM_SIZE\t0x1000        \n#define PKT_START PP_TxFrame   \n\n#define RX_FRAME_PORT\t0x0000\n#define TX_FRAME_PORT RX_FRAME_PORT\n#define TX_CMD_PORT\t0x0004\n#define TX_NOW\t\t0x0000        \n#define TX_AFTER_381\t0x0040        \n#define TX_AFTER_ALL\t0x00c0        \n#define TX_LEN_PORT\t0x0006\n#define ISQ_PORT\t0x0008\n#define ADD_PORT\t0x000A\n#define DATA_PORT\t0x000C\n\n#define EEPROM_WRITE_EN\t\t0x00F0\n#define EEPROM_WRITE_DIS\t0x0000\n#define EEPROM_WRITE_CMD\t0x0100\n#define EEPROM_READ_CMD\t\t0x0200\n\n \n \n#define RBUF_EVENT_LOW\t0    \n#define RBUF_EVENT_HIGH\t1    \n#define RBUF_LEN_LOW\t2    \n#define RBUF_LEN_HI\t3    \n#define RBUF_HEAD_LEN\t4    \n\n#define CHIP_READ 0x1    \n#define DMA_READ 0x2    \n\n \n \n#ifdef CSDEBUG\n \n#define BIOS_START_SEG 0x00000\n#define BIOS_OFFSET_INC 0x0010\n#else\n#define BIOS_START_SEG 0x0c000\n#define BIOS_OFFSET_INC 0x0200\n#endif\n\n#define BIOS_LAST_OFFSET 0x0fc00\n\n \n#define ISA_CNF_OFFSET 0x6\n#define TX_CTL_OFFSET (ISA_CNF_OFFSET + 8)\t\t\t \n#define AUTO_NEG_CNF_OFFSET (ISA_CNF_OFFSET + 8)\t\t \n\n   \n   \n   \n   \n#define EE_FORCE_FDX  0x8000\n#define EE_NLP_ENABLE 0x0200\n#define EE_AUTO_NEG_ENABLE 0x0100\n#define EE_ALLOW_FDX 0x0080\n#define EE_AUTO_NEG_CNF_MASK (EE_FORCE_FDX|EE_NLP_ENABLE|EE_AUTO_NEG_ENABLE|EE_ALLOW_FDX)\n\n#define IMM_BIT 0x0040\t\t \n\n#define ADAPTER_CNF_OFFSET (AUTO_NEG_CNF_OFFSET + 2)\n#define A_CNF_10B_T 0x0001\n#define A_CNF_AUI 0x0002\n#define A_CNF_10B_2 0x0004\n#define A_CNF_MEDIA_TYPE 0x0070\n#define A_CNF_MEDIA_AUTO 0x0070\n#define A_CNF_MEDIA_10B_T 0x0020\n#define A_CNF_MEDIA_AUI 0x0040\n#define A_CNF_MEDIA_10B_2 0x0010\n#define A_CNF_DC_DC_POLARITY 0x0080\n#define A_CNF_NO_AUTO_POLARITY 0x2000\n#define A_CNF_LOW_RX_SQUELCH 0x4000\n#define A_CNF_EXTND_10B_2 0x8000\n\n#define PACKET_PAGE_OFFSET 0x8\n\n \n#define INT_NO_MASK 0x000F\n#define DMA_NO_MASK 0x0070\n#define ISA_DMA_SIZE 0x0200\n#define ISA_AUTO_RxDMA 0x0400\n#define ISA_RxDMA 0x0800\n#define DMA_BURST 0x1000\n#define STREAM_TRANSFER 0x2000\n#define ANY_ISA_DMA (ISA_AUTO_RxDMA | ISA_RxDMA)\n\n \n#define DMA_BASE 0x00      \n#define DMA_BASE_2 0x0C0     \n\n#define DMA_STAT 0x0D0     \n#define DMA_MASK 0x0D4     \n#define DMA_MODE 0x0D6     \n#define DMA_RESETFF 0x0D8     \n\n \n#define DMA_DISABLE 0x04      \n#define DMA_ENABLE 0x00      \n \n#define DMA_RX_MODE 0x14\n \n#define DMA_TX_MODE 0x18\n\n#define DMA_SIZE (16*1024)  \n\n#define CS8900 0x0000\n#define CS8920 0x4000\n#define CS8920M 0x6000\n#define REVISON_BITS 0x1F00\n#define EEVER_NUMBER 0x12\n#define CHKSUM_LEN 0x14\n#define CHKSUM_VAL 0x0000\n#define START_EEPROM_DATA 0x001c  \n#define IRQ_MAP_EEPROM_DATA 0x0046  \n#define IRQ_MAP_LEN 0x0004  \n#define PNP_IRQ_FRMT 0x0022  \n#define CS8900_IRQ_MAP 0x1c20  \n\n#define CS8920_NO_INTS 0x0F    \n\n#define PNP_ADD_PORT 0x0279\n#define PNP_WRITE_PORT 0x0A79\n\n#define GET_PNP_ISA_STRUCT 0x40\n#define PNP_ISA_STRUCT_LEN 0x06\n#define PNP_CSN_CNT_OFF 0x01\n#define PNP_RD_PORT_OFF 0x02\n#define PNP_FUNCTION_OK 0x00\n#define PNP_WAKE 0x03\n#define PNP_RSRC_DATA 0x04\n#define PNP_RSRC_READY 0x01\n#define PNP_STATUS 0x05\n#define PNP_ACTIVATE 0x30\n#define PNP_CNF_IO_H 0x60\n#define PNP_CNF_IO_L 0x61\n#define PNP_CNF_INT 0x70\n#define PNP_CNF_DMA 0x74\n#define PNP_CNF_MEM 0x48\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}