// Seed: 379884822
`resetall
`define pp_11 0
`define pp_12 0
module module_0 (
    output logic id_0
    , id_11,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    output id_4,
    input id_5,
    input id_6,
    output logic id_7,
    input logic id_8,
    input id_9,
    output logic id_10
);
  always @(posedge {id_1, 1 ? 1 : 1, 1 == id_8} - id_5);
  logic id_12;
endmodule
