[05/04 15:07:49      0s] 
[05/04 15:07:49      0s] Cadence Innovus(TM) Implementation System.
[05/04 15:07:49      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/04 15:07:49      0s] 
[05/04 15:07:49      0s] Version:	v19.16-s053_1, built Mon Aug 31 13:16:01 PDT 2020
[05/04 15:07:49      0s] Options:	
[05/04 15:07:49      0s] Date:		Thu May  4 15:07:49 2023
[05/04 15:07:49      0s] Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (1core*60cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
[05/04 15:07:49      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/04 15:07:49      0s] 
[05/04 15:07:49      0s] License:
[05/04 15:07:49      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[05/04 15:07:49      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/04 15:08:04     14s] @(#)CDS: Innovus v19.16-s053_1 (64bit) 08/31/2020 13:16 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/04 15:08:04     14s] @(#)CDS: NanoRoute 19.16-s053_1 NR200827-1939/19_16-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[05/04 15:08:04     14s] @(#)CDS: AAE 19.16-s019 (64bit) 08/31/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/04 15:08:04     14s] @(#)CDS: CTE 19.16-s019_1 () Aug 22 2020 00:37:42 ( )
[05/04 15:08:04     14s] @(#)CDS: SYNTECH 19.16-s010_1 () Aug 17 2020 09:10:13 ( )
[05/04 15:08:04     14s] @(#)CDS: CPE v19.16-s038
[05/04 15:08:04     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/04 15:08:04     14s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[05/04 15:08:04     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/04 15:08:04     14s] @(#)CDS: RCDB 11.14.18
[05/04 15:08:04     14s] @(#)CDS: STYLUS 19.10-s018_1 (06/12/2020 04:43 PDT)
[05/04 15:08:04     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ.

[05/04 15:08:04     14s] Change the soft stacksize limit to 0.2%RAM (170 mbytes). Set global soft_stack_size_limit to change the value.
[05/04 15:08:05     15s] Sourcing startup file ./enc.tcl
[05/04 15:08:05     15s] <CMD> alias fs set top_design fifo1_sram
[05/04 15:08:05     15s] <CMD> alias f set top_design fifo1
[05/04 15:08:05     15s] <CMD> alias o set top_design ORCA_TOP
[05/04 15:08:05     15s] <CMD> alias e set top_design ExampleRocketSystem
[05/04 15:08:05     15s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[05/04 15:08:05     15s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[05/04 15:08:05     15s] <CMD> set_global report_timing_format  {delay arrival slew load fanout cell hpin}
[05/04 15:08:05     15s] 
[05/04 15:08:05     15s] **INFO:  MMMC transition support version v31-84 
[05/04 15:08:05     15s] 
[05/04 15:08:05     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/04 15:08:05     15s] <CMD> suppressMessage ENCEXT-2799
[05/04 15:08:05     15s] <CMD> win
[05/04 15:09:19     31s] <CMD> o
[05/04 15:09:42     36s] ### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
[05/04 15:09:42     36s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
# set top_design ORCA_TOP
# set FCL 1
# set add_ios 0
# set pad_design 0
# set design_size {1000 800}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft 1
# set innovus_enable_manual_macro_placement 1
# set split_constraints 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set slow_metal 1p9m_Cmax_-40
# set fast_metal 1p9m_Cmax_-40
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
[05/04 15:09:42     36s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/04 15:09:42     36s] <CMD> set search_path {}
[05/04 15:09:42     36s] <CMD> set init_lef_file {../../cadence_cap_tech/tech.lef saed32sram.lef saed32nm_lvt_1p9m.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef}
[05/04 15:09:42     36s] <CMD> set init_mmmc_file mmmc.tcl
[05/04 15:09:42     36s] <CMD> set init_design_netlisttype Verilog
[05/04 15:09:42     36s] <CMD> set init_verilog ../../syn/outputs/ORCA_TOP.genus_phys.vg
[05/04 15:09:42     36s] <CMD> set init_top_cell ORCA_TOP
[05/04 15:09:42     36s] <CMD> set init_pwr_net VDD
[05/04 15:09:42     36s] <CMD> set init_gnd_net VSS
[05/04 15:09:42     36s] <CMD> init_design
[05/04 15:09:42     36s] #% Begin Load MMMC data ... (date=05/04 15:09:42, mem=486.9M)
[05/04 15:09:42     36s] #% End Load MMMC data ... (date=05/04 15:09:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=487.1M, current mem=487.1M)
[05/04 15:09:42     36s] 
[05/04 15:09:42     36s] Loading LEF file ../../cadence_cap_tech/tech.lef ...
[05/04 15:09:42     36s] 
[05/04 15:09:42     36s] Loading LEF file saed32sram.lef ...
[05/04 15:09:42     36s] Set DBUPerIGU to M2 pitch 152.
[05/04 15:09:43     37s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/04 15:09:43     37s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/04 15:09:43     37s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.
[05/04 15:09:43     37s] 
[05/04 15:09:43     37s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[05/04 15:09:43     37s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/04 15:09:43     37s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/04 15:09:43     37s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[05/04 15:09:43     37s] 
[05/04 15:09:43     37s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[05/04 15:09:43     37s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/04 15:09:43     37s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/04 15:09:43     37s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[05/04 15:09:43     37s] 
[05/04 15:09:43     37s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[05/04 15:09:44     38s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/04 15:09:44     38s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/04 15:09:44     38s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[05/04 15:09:44     38s] 
[05/04 15:09:44     38s] viaInitial starts at Thu May  4 15:09:44 2023
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[05/04 15:09:44     38s] Type 'man IMPPP-543' for more detail.
[05/04 15:09:44     38s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[05/04 15:09:44     38s] To increase the message display limit, refer to the product command reference manual.
[05/04 15:09:44     38s] viaInitial ends at Thu May  4 15:09:44 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/04 15:09:44     38s] Loading view definition file from mmmc.tcl
[05/04 15:09:44     38s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib' ...
[05/04 15:09:44     38s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
[05/04 15:09:44     38s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
[05/04 15:09:44     38s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84815)
[05/04 15:09:44     38s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120153)
[05/04 15:09:44     38s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120204)
[05/04 15:09:44     38s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120255)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226791 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226792 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226793 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/04 15:09:45     39s] Read 294 cells in library 'saed32hvt_ss0p75vn40c' 
[05/04 15:09:45     39s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[05/04 15:09:45     39s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/04 15:09:45     39s] Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v' 
[05/04 15:09:45     39s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[05/04 15:09:45     39s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/04 15:09:45     39s] Read 12 cells in library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v' 
[05/04 15:09:45     39s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[05/04 15:09:45     39s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/04 15:09:45     39s] Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v' 
[05/04 15:09:45     39s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib' ...
[05/04 15:09:45     39s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84613)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84664)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84715)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120053)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120104)
[05/04 15:09:45     39s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120155)
[05/04 15:09:46     40s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/04 15:09:46     40s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226349 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/04 15:09:46     40s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226350 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/04 15:09:46     40s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/04 15:09:46     40s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/04 15:09:46     40s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/04 15:09:46     40s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/04 15:09:46     40s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/04 15:09:46     40s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/04 15:09:46     40s] Read 294 cells in library 'saed32hvt_ss0p95vn40c' 
[05/04 15:09:46     40s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[05/04 15:09:46     40s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/04 15:09:46     40s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/04 15:09:46     40s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/04 15:09:46     40s] Read 12 cells in library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v' 
[05/04 15:09:46     40s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib' ...
[05/04 15:09:46     40s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
[05/04 15:09:46     40s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
[05/04 15:09:46     40s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
[05/04 15:09:46     40s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
[05/04 15:09:46     40s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
[05/04 15:09:46     40s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
[05/04 15:09:46     40s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226658 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/04 15:09:46     40s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226659 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/04 15:09:46     40s] Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/04 15:09:46     41s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/04 15:09:46     41s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/04 15:09:46     41s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/04 15:09:46     41s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/04 15:09:46     41s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/04 15:09:46     41s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/04 15:09:46     41s] Read 294 cells in library 'saed32rvt_ss0p75vn40c' 
[05/04 15:09:46     41s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[05/04 15:09:46     41s] Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v' 
[05/04 15:09:46     41s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[05/04 15:09:47     41s] Read 12 cells in library 'saed32rvt_ulvl_ss0p75vn40c_i0p75v' 
[05/04 15:09:47     41s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[05/04 15:09:47     41s] Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v' 
[05/04 15:09:47     41s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib' ...
[05/04 15:09:47     41s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
[05/04 15:09:47     41s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
[05/04 15:09:47     41s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/04 15:09:47     42s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/04 15:09:47     42s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/04 15:09:47     42s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/04 15:09:47     42s] Read 294 cells in library 'saed32rvt_ss0p95vn40c' 
[05/04 15:09:47     42s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[05/04 15:09:47     42s] Read 12 cells in library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v' 
[05/04 15:09:47     42s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib' ...
[05/04 15:09:48     42s] Read 294 cells in library 'saed32lvt_ss0p75vn40c' 
[05/04 15:09:48     42s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[05/04 15:09:48     43s] Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v' 
[05/04 15:09:48     43s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[05/04 15:09:48     43s] Read 12 cells in library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v' 
[05/04 15:09:48     43s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[05/04 15:09:48     43s] Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v' 
[05/04 15:09:48     43s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib' ...
[05/04 15:09:49     43s] Read 294 cells in library 'saed32lvt_ss0p95vn40c' 
[05/04 15:09:49     43s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[05/04 15:09:49     43s] Read 12 cells in library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v' 
[05/04 15:09:49     43s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib' ...
[05/04 15:09:49     44s] Read 35 cells in library 'saed32sram_ss0p95vn40c' 
[05/04 15:09:49     44s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
[05/04 15:09:50     45s] Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
[05/04 15:09:50     45s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[05/04 15:09:50     45s] Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i1p16v' 
[05/04 15:09:50     45s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[05/04 15:09:50     45s] Read 12 cells in library 'saed32hvt_ulvl_ff0p95vn40c_i0p95v' 
[05/04 15:09:50     45s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[05/04 15:09:50     45s] Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i0p95v' 
[05/04 15:09:50     45s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
[05/04 15:09:51     46s] Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
[05/04 15:09:51     46s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[05/04 15:09:51     46s] Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i1p16v' 
[05/04 15:09:51     46s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[05/04 15:09:51     46s] Read 24 cells in library 'saed32hvt_dlvl_ff1p16vn40c_i1p16v' 
[05/04 15:09:51     46s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[05/04 15:09:51     46s] Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i0p95v' 
[05/04 15:09:51     46s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
[05/04 15:09:52     46s] Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
[05/04 15:09:52     46s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[05/04 15:09:52     47s] Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i1p16v' 
[05/04 15:09:52     47s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[05/04 15:09:52     47s] Read 12 cells in library 'saed32rvt_ulvl_ff0p95vn40c_i0p95v' 
[05/04 15:09:52     47s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[05/04 15:09:52     47s] Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i0p95v' 
[05/04 15:09:52     47s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
[05/04 15:09:53     47s] Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
[05/04 15:09:53     47s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[05/04 15:09:53     47s] Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i1p16v' 
[05/04 15:09:53     47s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[05/04 15:09:53     47s] Read 24 cells in library 'saed32rvt_dlvl_ff1p16vn40c_i1p16v' 
[05/04 15:09:53     47s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[05/04 15:09:53     48s] Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i0p95v' 
[05/04 15:09:53     48s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib' ...
[05/04 15:09:53     48s] Read 294 cells in library 'saed32lvt_ff0p95vn40c' 
[05/04 15:09:53     48s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[05/04 15:09:54     48s] Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i1p16v' 
[05/04 15:09:54     48s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[05/04 15:09:54     48s] Read 12 cells in library 'saed32lvt_ulvl_ff0p95vn40c_i0p95v' 
[05/04 15:09:54     48s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[05/04 15:09:54     48s] Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i0p95v' 
[05/04 15:09:54     48s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib' ...
[05/04 15:09:54     49s] Read 294 cells in library 'saed32lvt_ff1p16vn40c' 
[05/04 15:09:54     49s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[05/04 15:09:54     49s] Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i1p16v' 
[05/04 15:09:54     49s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[05/04 15:09:54     49s] Read 24 cells in library 'saed32lvt_dlvl_ff1p16vn40c_i1p16v' 
[05/04 15:09:54     49s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[05/04 15:09:54     49s] Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i0p95v' 
[05/04 15:09:54     49s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
[05/04 15:09:55     50s] Read 35 cells in library 'saed32sram_ff1p16vn40c' 
[05/04 15:09:55     50s] Ending "PreSetAnalysisView" (total cpu=0:00:12.0, real=0:00:11.0, peak res=719.2M, current mem=558.2M)
[05/04 15:09:55     50s] *** End library_loading (cpu=0.20min, real=0.18min, mem=56.4M, fe_cpu=0.84min, fe_real=2.10min, fe_mem=852.4M) ***
[05/04 15:09:55     50s] #% Begin Load netlist data ... (date=05/04 15:09:55, mem=558.2M)
[05/04 15:09:55     50s] *** Begin netlist parsing (mem=852.4M) ***
[05/04 15:09:55     50s] Created 1025 new cells from 44 timing libraries.
[05/04 15:09:55     50s] Reading netlist ...
[05/04 15:09:55     50s] Backslashed names will retain backslash and a trailing blank character.
[05/04 15:09:55     50s] Reading verilog netlist '../../syn/outputs/ORCA_TOP.genus_phys.vg'
[05/04 15:09:55     50s] 
[05/04 15:09:55     50s] *** Memory Usage v#1 (Current mem = 865.383M, initial mem = 297.684M) ***
[05/04 15:09:55     50s] *** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=865.4M) ***
[05/04 15:09:55     50s] #% End Load netlist data ... (date=05/04 15:09:55, total cpu=0:00:00.4, real=0:00:00.0, peak res=611.1M, current mem=611.1M)
[05/04 15:09:55     50s] Set top cell to ORCA_TOP.
[05/04 15:09:56     51s] Hooked 4138 DB cells to tlib cells.
[05/04 15:09:56     51s] Ending "BindLib:" (total cpu=0:00:00.8, real=0:00:01.0, peak res=736.7M, current mem=736.7M)
[05/04 15:09:56     51s] Starting recursive module instantiation check.
[05/04 15:09:56     51s] No recursion found.
[05/04 15:09:56     51s] Building hierarchical netlist for Cell ORCA_TOP ...
[05/04 15:09:56     52s] *** Netlist is unique.
[05/04 15:09:56     52s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[05/04 15:09:56     52s] ** info: there are 4263 modules.
[05/04 15:09:56     52s] ** info: there are 45560 stdCell insts.
[05/04 15:09:56     52s] ** info: there are 40 macros.
[05/04 15:09:56     52s] ** info: there are 35 multi-height stdCell insts (7 stdCells)
[05/04 15:09:56     52s] 
[05/04 15:09:56     52s] *** Memory Usage v#1 (Current mem = 993.809M, initial mem = 297.684M) ***
[05/04 15:09:57     52s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:09:57     52s] Type 'man IMPFP-3961' for more detail.
[05/04 15:09:57     52s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:09:57     52s] Type 'man IMPFP-3961' for more detail.
[05/04 15:09:57     52s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:09:57     52s] Type 'man IMPFP-3961' for more detail.
[05/04 15:09:57     52s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:09:57     52s] Type 'man IMPFP-3961' for more detail.
[05/04 15:09:57     52s] Horizontal Layer M1 offset = 0 (derived)
[05/04 15:09:57     52s] Vertical Layer M2 offset = 0 (derived)
[05/04 15:09:57     52s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[05/04 15:09:57     52s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[05/04 15:09:57     52s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[05/04 15:09:57     52s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[05/04 15:09:57     52s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[05/04 15:09:57     52s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[05/04 15:09:57     52s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[05/04 15:09:57     52s] Set Default Net Delay as 1000 ps.
[05/04 15:09:57     52s] Set Default Net Load as 0.5 pF. 
[05/04 15:09:57     52s] Set Default Input Pin Transition as 0.1 ps.
[05/04 15:09:58     53s] Extraction setup Started 
[05/04 15:09:58     53s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/04 15:09:58     53s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[05/04 15:09:58     53s] Process name: saed32nm_1p9m_Cmax.
[05/04 15:09:58     53s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[05/04 15:09:58     53s] Process name: saed32nm_1p9m_Cmin.
[05/04 15:09:58     53s] Importing multi-corner RC tables ... 
[05/04 15:09:58     53s] Summary of Active RC-Corners : 
[05/04 15:09:58     53s]  
[05/04 15:09:58     53s]  Analysis View: test_worst_scenario
[05/04 15:09:58     53s]     RC-Corner Name        : cmax
[05/04 15:09:58     53s]     RC-Corner Index       : 0
[05/04 15:09:58     53s]     RC-Corner Temperature : -40 Celsius
[05/04 15:09:58     53s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[05/04 15:09:58     53s]     RC-Corner PreRoute Res Factor         : 1
[05/04 15:09:58     53s]     RC-Corner PreRoute Cap Factor         : 1
[05/04 15:09:58     53s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/04 15:09:58     53s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/04 15:09:58     53s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/04 15:09:58     53s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/04 15:09:58     53s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/04 15:09:58     53s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/04 15:09:58     53s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/04 15:09:58     53s]  
[05/04 15:09:58     53s]  Analysis View: func_worst_scenario
[05/04 15:09:58     53s]     RC-Corner Name        : cmax
[05/04 15:09:58     53s]     RC-Corner Index       : 0
[05/04 15:09:58     53s]     RC-Corner Temperature : -40 Celsius
[05/04 15:09:58     53s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[05/04 15:09:58     53s]     RC-Corner PreRoute Res Factor         : 1
[05/04 15:09:58     53s]     RC-Corner PreRoute Cap Factor         : 1
[05/04 15:09:58     53s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/04 15:09:58     53s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/04 15:09:58     53s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/04 15:09:58     53s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/04 15:09:58     53s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/04 15:09:58     53s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/04 15:09:58     53s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/04 15:09:58     53s]  
[05/04 15:09:58     53s]  Analysis View: test_best_scenario
[05/04 15:09:58     53s]     RC-Corner Name        : cmin
[05/04 15:09:58     53s]     RC-Corner Index       : 1
[05/04 15:09:58     53s]     RC-Corner Temperature : -40 Celsius
[05/04 15:09:58     53s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[05/04 15:09:58     53s]     RC-Corner PreRoute Res Factor         : 1
[05/04 15:09:58     53s]     RC-Corner PreRoute Cap Factor         : 1
[05/04 15:09:58     53s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/04 15:09:58     53s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/04 15:09:58     53s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/04 15:09:58     53s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/04 15:09:58     53s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/04 15:09:58     53s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/04 15:09:58     53s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/04 15:09:58     53s]  
[05/04 15:09:58     53s]  Analysis View: func_best_scenario
[05/04 15:09:58     53s]     RC-Corner Name        : cmin
[05/04 15:09:58     53s]     RC-Corner Index       : 1
[05/04 15:09:58     53s]     RC-Corner Temperature : -40 Celsius
[05/04 15:09:58     53s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[05/04 15:09:58     53s]     RC-Corner PreRoute Res Factor         : 1
[05/04 15:09:58     53s]     RC-Corner PreRoute Cap Factor         : 1
[05/04 15:09:58     53s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/04 15:09:58     53s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/04 15:09:58     53s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/04 15:09:58     53s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/04 15:09:58     53s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/04 15:09:58     53s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/04 15:09:58     53s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/04 15:09:58     53s] LayerId::1 widthSet size::4
[05/04 15:09:58     53s] LayerId::2 widthSet size::4
[05/04 15:09:58     53s] LayerId::3 widthSet size::4
[05/04 15:09:58     53s] LayerId::4 widthSet size::4
[05/04 15:09:58     53s] LayerId::5 widthSet size::4
[05/04 15:09:58     53s] LayerId::6 widthSet size::4
[05/04 15:09:58     53s] LayerId::7 widthSet size::4
[05/04 15:09:58     53s] LayerId::8 widthSet size::4
[05/04 15:09:58     53s] LayerId::9 widthSet size::4
[05/04 15:09:58     53s] LayerId::10 widthSet size::2
[05/04 15:09:58     53s] Updating RC grid for preRoute extraction ...
[05/04 15:09:58     53s] Initializing multi-corner capacitance tables ... 
[05/04 15:09:58     53s] Initializing multi-corner resistance tables ...
[05/04 15:09:58     53s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[05/04 15:09:58     53s] *Info: initialize multi-corner CTS.
[05/04 15:09:58     53s] Ending "SetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=953.5M, current mem=707.2M)
[05/04 15:09:59     53s] Reading timing constraints file '../../constraints/ORCA_TOP_func_best.sdc' ...
[05/04 15:09:59     53s] Current (total cpu=0:00:53.9, real=0:02:10, peak res=953.5M, current mem=925.8M)
[05/04 15:09:59     53s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_func_best.sdc, Line 8).
[05/04 15:09:59     53s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 261).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 286).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 289).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 292).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 786).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 787).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:09:59     54s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:09:59     54s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:09:59     54s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_best.sdc completed, with 7 WARNING
[05/04 15:09:59     54s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=948.5M, current mem=948.5M)
[05/04 15:09:59     54s] Current (total cpu=0:00:54.1, real=0:02:10, peak res=953.5M, current mem=948.5M)
[05/04 15:09:59     54s] Reading timing constraints file '../../constraints/ORCA_TOP_test_best.sdc' ...
[05/04 15:09:59     54s] Current (total cpu=0:00:54.2, real=0:02:10, peak res=953.5M, current mem=948.6M)
[05/04 15:09:59     54s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_best.sdc, Line 8).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 265).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 290).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 293).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 296).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 822).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 823).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:09:59     54s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:09:59     54s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:09:59     54s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_best.sdc completed, with 7 WARNING
[05/04 15:09:59     54s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=971.3M, current mem=971.3M)
[05/04 15:09:59     54s] Current (total cpu=0:00:54.3, real=0:02:10, peak res=971.3M, current mem=971.3M)
[05/04 15:09:59     54s] Reading timing constraints file '../../constraints/ORCA_TOP_func_worst.sdc' ...
[05/04 15:09:59     54s] Current (total cpu=0:00:54.4, real=0:02:10, peak res=971.3M, current mem=971.3M)
[05/04 15:09:59     54s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 263).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 288).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 291).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 298).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_worst.sdc completed, with 4 WARNING
[05/04 15:09:59     54s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=971.8M, current mem=971.8M)
[05/04 15:09:59     54s] Current (total cpu=0:00:54.4, real=0:02:10, peak res=971.8M, current mem=971.8M)
[05/04 15:09:59     54s] Reading timing constraints file '../../constraints/ORCA_TOP_test_worst.sdc' ...
[05/04 15:09:59     54s] Current (total cpu=0:00:54.5, real=0:02:10, peak res=971.8M, current mem=971.8M)
[05/04 15:09:59     54s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 8).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 9).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 266).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 291).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 294).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 301).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 831).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 832).
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:09:59     54s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:09:59     54s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:09:59     54s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_worst.sdc completed, with 8 WARNING
[05/04 15:09:59     54s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=972.3M, current mem=972.3M)
[05/04 15:09:59     54s] Current (total cpu=0:00:54.6, real=0:02:10, peak res=972.3M, current mem=972.3M)
[05/04 15:09:59     54s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/04 15:09:59     54s] Creating Cell Server ...(0, 1, 1, 1)
[05/04 15:09:59     54s] Summary for sequential cells identification: 
[05/04 15:09:59     54s]   Identified SBFF number: 138
[05/04 15:09:59     54s]   Identified MBFF number: 0
[05/04 15:09:59     54s]   Identified SB Latch number: 0
[05/04 15:09:59     54s]   Identified MB Latch number: 0
[05/04 15:09:59     54s]   Not identified SBFF number: 180
[05/04 15:09:59     54s]   Not identified MBFF number: 0
[05/04 15:09:59     54s]   Not identified SB Latch number: 0
[05/04 15:09:59     54s]   Not identified MB Latch number: 0
[05/04 15:09:59     54s]   Number of sequential cells which are not FFs: 78
[05/04 15:09:59     54s] Total number of combinational cells: 402
[05/04 15:09:59     54s] Total number of sequential cells: 396
[05/04 15:09:59     54s] Total number of tristate cells: 18
[05/04 15:09:59     54s] Total number of level shifter cells: 108
[05/04 15:09:59     54s] Total number of power gating cells: 0
[05/04 15:09:59     54s] Total number of isolation cells: 48
[05/04 15:09:59     54s] Total number of power switch cells: 0
[05/04 15:09:59     54s] Total number of pulse generator cells: 0
[05/04 15:09:59     54s] Total number of always on buffers: 0
[05/04 15:09:59     54s] Total number of retention cells: 0
[05/04 15:09:59     54s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[05/04 15:09:59     54s] Total number of usable buffers: 5
[05/04 15:09:59     54s] List of unusable buffers:
[05/04 15:09:59     54s] Total number of unusable buffers: 0
[05/04 15:09:59     54s] List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
[05/04 15:09:59     54s] Total number of usable inverters: 36
[05/04 15:09:59     54s] List of unusable inverters:
[05/04 15:09:59     54s] Total number of unusable inverters: 0
[05/04 15:09:59     54s] List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
[05/04 15:09:59     54s] Total number of identified usable delay cells: 19
[05/04 15:09:59     54s] List of identified unusable delay cells:
[05/04 15:09:59     54s] Total number of identified unusable delay cells: 0
[05/04 15:09:59     54s] Creating Cell Server, finished. 
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] Deleting Cell Server ...
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] *** Summary of all messages that are not suppressed in this session:
[05/04 15:09:59     54s] Severity  ID               Count  Summary                                  
[05/04 15:09:59     54s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/04 15:09:59     54s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[05/04 15:09:59     54s] ERROR     DMMMC-271            9  The software does not currently support ...
[05/04 15:09:59     54s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/04 15:09:59     54s] WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
[05/04 15:09:59     54s] WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
[05/04 15:09:59     54s] WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
[05/04 15:09:59     54s] WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
[05/04 15:09:59     54s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[05/04 15:09:59     54s] WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
[05/04 15:09:59     54s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[05/04 15:09:59     54s] *** Message Summary: 334 warning(s), 9 error(s)
[05/04 15:09:59     54s] 
[05/04 15:09:59     54s] <CMD> defIn ../outputs/ORCA_TOP.floorplan.innovus.def
[05/04 15:09:59     54s] Reading DEF file '../outputs/ORCA_TOP.floorplan.innovus.def', current time is Thu May  4 15:09:59 2023 ...
[05/04 15:09:59     54s] --- DIVIDERCHAR '/'
[05/04 15:09:59     54s] --- UnitsPerDBU = 1.0000
[05/04 15:09:59     54s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:09:59     54s] Type 'man IMPFP-3961' for more detail.
[05/04 15:09:59     54s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:09:59     54s] Type 'man IMPFP-3961' for more detail.
[05/04 15:09:59     54s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:09:59     54s] Type 'man IMPFP-3961' for more detail.
[05/04 15:09:59     54s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:09:59     54s] Type 'man IMPFP-3961' for more detail.
[05/04 15:09:59     54s] Horizontal Layer M1 offset = 0 (derived)
[05/04 15:09:59     54s] Vertical Layer M2 offset = 0 (derived)
[05/04 15:09:59     54s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[05/04 15:09:59     54s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[05/04 15:09:59     54s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[05/04 15:09:59     54s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[05/04 15:09:59     54s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[05/04 15:09:59     54s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[05/04 15:09:59     54s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[05/04 15:09:59     54s] --- DIEAREA (0 0) (820040 740088)
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[05/04 15:10:00     54s] **WARN: (EMS-27):	Message (IMPDF-141) has exceeded the current message display limit of 20.
[05/04 15:10:00     54s] To increase the message display limit, refer to the product command reference manual.
[05/04 15:10:00     54s] defIn read 10000 lines...
[05/04 15:10:00     54s] defIn read 20000 lines...
[05/04 15:10:00     54s] defIn read 30000 lines...
[05/04 15:10:00     55s] defIn read 40000 lines...
[05/04 15:10:00     55s] defIn read 50000 lines...
[05/04 15:10:00     55s] defIn read 60000 lines...
[05/04 15:10:00     55s] DEF file '../outputs/ORCA_TOP.floorplan.innovus.def' is parsed, current time is Thu May  4 15:10:00 2023.
[05/04 15:10:00     55s] Extracting standard cell pins and blockage ...... 
[05/04 15:10:00     55s] Pin and blockage extraction finished
[05/04 15:10:00     55s] Updating the floorplan ...
[05/04 15:10:00     55s] <CMD> add_tracks -honor_pitch
[05/04 15:10:00     55s] Extracting standard cell pins and blockage ...... 
[05/04 15:10:00     55s] Pin and blockage extraction finished
[05/04 15:10:00     55s] <CMD> defIn ../../syn/outputs/ORCA_TOP.genus.scan.def
[05/04 15:10:00     55s] Reading DEF file '../../syn/outputs/ORCA_TOP.genus.scan.def', current time is Thu May  4 15:10:00 2023 ...
[05/04 15:10:00     55s] --- CASESENSITIVE ON
[05/04 15:10:00     55s] --- DIVIDERCHAR '/'
[05/04 15:10:00     55s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:10:00     55s] Summary for sequential cells identification: 
[05/04 15:10:00     55s]   Identified SBFF number: 138
[05/04 15:10:00     55s]   Identified MBFF number: 0
[05/04 15:10:00     55s]   Identified SB Latch number: 0
[05/04 15:10:00     55s]   Identified MB Latch number: 0
[05/04 15:10:00     55s]   Not identified SBFF number: 180
[05/04 15:10:00     55s]   Not identified MBFF number: 0
[05/04 15:10:00     55s]   Not identified SB Latch number: 0
[05/04 15:10:00     55s]   Not identified MB Latch number: 0
[05/04 15:10:00     55s]   Number of sequential cells which are not FFs: 78
[05/04 15:10:00     55s]  Visiting view : test_worst_scenario
[05/04 15:10:00     55s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:10:00     55s]    : PowerDomain = none : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:10:00     55s]  Visiting view : func_worst_scenario
[05/04 15:10:00     55s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:10:00     55s]    : PowerDomain = none : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:10:00     55s]  Visiting view : test_best_scenario
[05/04 15:10:00     55s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:10:00     55s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:10:00     55s]  Visiting view : func_best_scenario
[05/04 15:10:00     55s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:10:00     55s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:10:00     55s]  Setting StdDelay to 18.40
[05/04 15:10:00     55s] Creating Cell Server, finished. 
[05/04 15:10:00     55s] 
[05/04 15:10:00     55s] DEF file '../../syn/outputs/ORCA_TOP.genus.scan.def' is parsed, current time is Thu May  4 15:10:00 2023.
[05/04 15:10:00     55s] <CMD> read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
[05/04 15:10:00     55s] Reading power intent file ../../syn/outputs/ORCA_TOP.genus.upf ...
[05/04 15:10:00     55s] Checking power intent
[05/04 15:10:00     55s] Checking scoped supply_net connected to top-level supply_net
[05/04 15:10:00     55s] IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/04 15:10:00     55s] Checking supply_set/supply_net
[05/04 15:10:00     55s] IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.00 real=0:00:00.00
[05/04 15:10:00     55s] Setting boundaryports(3) from port_attr
[05/04 15:10:00     55s] IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
[05/04 15:10:00     55s] IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/04 15:10:00     55s] <CMD> commit_power_intent
[05/04 15:10:01     55s] IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.19 real=0:00:01.00
[05/04 15:10:01     55s] IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.00 real=0:00:00.00
[05/04 15:10:01     55s] IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/04 15:10:01     56s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:01     56s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:01     56s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:01     56s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:01     56s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:01     56s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:01     56s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:01     56s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:01     56s] INFO: restore power domain PD_RISC_CORE fence = 435.328 10.032 740.254 265.032
[05/04 15:10:01     56s] IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.29 real=0:00:00.00
[05/04 15:10:01     56s] IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.07 real=0:00:00.00
[05/04 15:10:01     56s] IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
[05/04 15:10:01     56s] IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.08 real=0:00:00.00
[05/04 15:10:01     56s] Current (total cpu=0:00:56.6, real=0:02:12, peak res=1046.5M, current mem=1036.2M)
[05/04 15:10:01     56s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:10:01     56s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:10:01     56s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:10:01     56s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1052.5M, current mem=1052.5M)
[05/04 15:10:02     56s] Current (total cpu=0:00:56.8, real=0:02:13, peak res=1052.5M, current mem=1052.5M)
[05/04 15:10:02     56s] Current (total cpu=0:00:56.8, real=0:02:13, peak res=1052.5M, current mem=1052.5M)
[05/04 15:10:02     56s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:10:02     56s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:10:02     56s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:10:02     56s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1055.0M, current mem=1055.0M)
[05/04 15:10:02     56s] Current (total cpu=0:00:56.9, real=0:02:13, peak res=1055.0M, current mem=1055.0M)
[05/04 15:10:02     56s] Current (total cpu=0:00:56.9, real=0:02:13, peak res=1055.0M, current mem=1055.0M)
[05/04 15:10:02     57s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1055.3M, current mem=1055.3M)
[05/04 15:10:02     57s] Current (total cpu=0:00:57.0, real=0:02:13, peak res=1055.3M, current mem=1055.3M)
[05/04 15:10:02     57s] Current (total cpu=0:00:57.0, real=0:02:13, peak res=1055.3M, current mem=1055.3M)
[05/04 15:10:02     57s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:10:02     57s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:10:02     57s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/04 15:10:02     57s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1055.6M, current mem=1055.6M)
[05/04 15:10:02     57s] Current (total cpu=0:00:57.1, real=0:02:13, peak res=1055.6M, current mem=1055.6M)
[05/04 15:10:02     57s] IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:00.78 real=0:00:01.00
[05/04 15:10:02     57s] Cell 'LSUPX8_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/04 15:10:02     57s] Cell 'LSUPX1_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/04 15:10:02     57s] Cell 'LSUPX8_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/04 15:10:02     57s] Cell 'LSUPX4_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/04 15:10:02     57s] Cell 'LSUPX2_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/04 15:10:02     57s] Cell 'LSUPX4_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/04 15:10:02     57s] Cell 'LSUPX2_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/04 15:10:02     57s] IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.32 real=0:00:00.00
[05/04 15:10:02     57s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[05/04 15:10:02     57s] IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
[05/04 15:10:02     57s] IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
[05/04 15:10:02     57s] IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[05/04 15:10:02     57s] IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
[05/04 15:10:02     57s] INFO: level_shifter strategy ls_out: added 0 level_shifter insts
[05/04 15:10:02     57s] INFO: level_shifter strategy ls_in: added 1 level_shifter insts
[05/04 15:10:02     57s] IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.02 real=0:00:00.00
[05/04 15:10:02     57s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[05/04 15:10:02     57s] Deleting Cell Server ...
[05/04 15:10:02     57s] Creating Cell Server ...(0, 1, 1, 1)
[05/04 15:10:02     57s] Summary for sequential cells identification: 
[05/04 15:10:02     57s]   Identified SBFF number: 126
[05/04 15:10:02     57s]   Identified MBFF number: 0
[05/04 15:10:02     57s]   Identified SB Latch number: 0
[05/04 15:10:02     57s]   Identified MB Latch number: 0
[05/04 15:10:02     57s]   Not identified SBFF number: 180
[05/04 15:10:02     57s]   Not identified MBFF number: 0
[05/04 15:10:02     57s]   Not identified SB Latch number: 0
[05/04 15:10:02     57s]   Not identified MB Latch number: 0
[05/04 15:10:02     57s]   Number of sequential cells which are not FFs: 78
[05/04 15:10:02     57s] Total number of combinational cells: 384
[05/04 15:10:02     57s] Total number of sequential cells: 204
[05/04 15:10:02     57s] Total number of tristate cells: 18
[05/04 15:10:02     57s] Total number of level shifter cells: 108
[05/04 15:10:02     57s] Total number of power gating cells: 0
[05/04 15:10:02     57s] Total number of isolation cells: 48
[05/04 15:10:02     57s] Total number of power switch cells: 0
[05/04 15:10:02     57s] Total number of pulse generator cells: 0
[05/04 15:10:02     57s] Total number of always on buffers: 30
[05/04 15:10:02     57s] Total number of retention cells: 180
[05/04 15:10:02     57s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[05/04 15:10:02     57s] Total number of usable buffers: 5
[05/04 15:10:02     57s] List of unusable buffers:
[05/04 15:10:02     57s] Total number of unusable buffers: 0
[05/04 15:10:02     57s] List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
[05/04 15:10:02     57s] Total number of usable inverters: 36
[05/04 15:10:02     57s] List of unusable inverters:
[05/04 15:10:02     57s] Total number of unusable inverters: 0
[05/04 15:10:02     57s] List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
[05/04 15:10:02     57s] Total number of identified usable delay cells: 19
[05/04 15:10:02     57s] List of identified unusable delay cells:
[05/04 15:10:02     57s] Total number of identified unusable delay cells: 0
[05/04 15:10:02     57s] Creating Cell Server, finished. 
[05/04 15:10:02     57s] 
[05/04 15:10:02     57s] Deleting Cell Server ...
[05/04 15:10:03     57s] <CMD> modifyPowerDomainAttr PD_RISC_CORE -box 505 10 810 265
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] Power Domain 'PD_RISC_CORE'.
[05/04 15:10:03     57s] 	  Boundary = 504.9440 10.0320 809.9440 265.0320
[05/04 15:10:03     57s] 	   minGaps = T:0.0560 B:0.0560 L:0.0560 R:0.0560
[05/04 15:10:03     57s] 	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[05/04 15:10:03     57s] 	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[05/04 15:10:03     57s] 	   rowSpaceType = 0
[05/04 15:10:03     57s] 	   rowSpacing = 0.0000
[05/04 15:10:03     57s] 	   rowFlip = first
[05/04 15:10:03     57s] 	   site = unit
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 15:10:03     57s] Type 'man IMPFP-3961' for more detail.
[05/04 15:10:03     57s] **WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
[05/04 15:10:03     57s] To increase the message display limit, refer to the product command reference manual.
[05/04 15:10:03     57s] <CMD> setNanoRouteMode -drouteEndIteration 10
[05/04 15:10:03     57s] <CMD> set_ccopt_property target_max_trans 0.3ns
[05/04 15:10:03     57s] <CMD> setNanoRouteMode -drouteEndIteration 5
[05/04 15:10:03     57s] <CMD> setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
[05/04 15:10:03     57s] <CMD> setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
[05/04 15:10:03     57s] <CMD> setOptMode -usefulSkew false
[05/04 15:10:03     57s] <CMD> setOptMode -usefulSkewCCOpt none
[05/04 15:10:03     57s] <CMD> setOptMode -usefulSkewPostRoute false
[05/04 15:10:03     57s] <CMD> setOptMode -usefulSkewPreCTS false
[05/04 15:10:03     57s] <CMD> all_constraint_modes -active
[05/04 15:10:03     57s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[05/04 15:10:03     57s] <CMD> set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
[05/04 15:10:03     57s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
[05/04 15:10:03     57s] <CMD> setDontUse *DELLN* true
[05/04 15:10:03     57s] <CMD> createBasicPathGroups -expanded
[05/04 15:10:03     57s] Created reg2reg path group
[05/04 15:10:03     57s] Effort level <high> specified for reg2reg path_group
[05/04 15:10:05     60s] Created reg2cgate path group
[05/04 15:10:05     60s] Effort level <high> specified for reg2cgate path_group
[05/04 15:10:05     60s] <CMD> saveDesign ORCA_TOP_floorplan.innovus
[05/04 15:10:05     60s] #% Begin save design ... (date=05/04 15:10:05, mem=1115.1M)
[05/04 15:10:05     60s] % Begin Save ccopt configuration ... (date=05/04 15:10:05, mem=1118.1M)
[05/04 15:10:05     60s] % End Save ccopt configuration ... (date=05/04 15:10:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1119.8M, current mem=1119.8M)
[05/04 15:10:05     60s] % Begin Save netlist data ... (date=05/04 15:10:05, mem=1119.8M)
[05/04 15:10:05     60s] Writing Binary DB to ORCA_TOP_floorplan.innovus.dat/ORCA_TOP.v.bin in single-threaded mode...
[05/04 15:10:06     60s] % End Save netlist data ... (date=05/04 15:10:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=1123.7M, current mem=1121.2M)
[05/04 15:10:06     60s] Saving congestion map file ORCA_TOP_floorplan.innovus.dat/ORCA_TOP.route.congmap.gz ...
[05/04 15:10:06     60s] % Begin Save AAE data ... (date=05/04 15:10:06, mem=1122.4M)
[05/04 15:10:06     60s] Saving AAE Data ...
[05/04 15:10:06     60s] % End Save AAE data ... (date=05/04 15:10:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1122.4M, current mem=1122.4M)
[05/04 15:10:08     62s] % Begin Save clock tree data ... (date=05/04 15:10:08, mem=1122.9M)
[05/04 15:10:08     62s] % End Save clock tree data ... (date=05/04 15:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1122.9M, current mem=1122.9M)
[05/04 15:10:08     62s] Saving preference file ORCA_TOP_floorplan.innovus.dat/gui.pref.tcl ...
[05/04 15:10:08     62s] Saving mode setting ...
[05/04 15:10:08     62s] Saving global file ...
[05/04 15:10:08     62s] % Begin Save floorplan data ... (date=05/04 15:10:08, mem=1123.3M)
[05/04 15:10:08     62s] Saving floorplan file ...
[05/04 15:10:09     62s] % End Save floorplan data ... (date=05/04 15:10:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=1124.3M, current mem=1124.0M)
[05/04 15:10:09     62s] Saving PG file ORCA_TOP_floorplan.innovus.dat/ORCA_TOP.pg.gz
[05/04 15:10:09     62s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1329.0M) ***
[05/04 15:10:09     62s] Saving Drc markers ...
[05/04 15:10:09     62s] ... No Drc file written since there is no markers found.
[05/04 15:10:09     62s] % Begin Save placement data ... (date=05/04 15:10:09, mem=1125.4M)
[05/04 15:10:09     62s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/04 15:10:09     62s] Save Adaptive View Pruing View Names to Binary file
[05/04 15:10:09     62s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1332.0M) ***
[05/04 15:10:09     62s] % End Save placement data ... (date=05/04 15:10:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.5M, current mem=1125.5M)
[05/04 15:10:09     62s] % Begin Save routing data ... (date=05/04 15:10:09, mem=1125.5M)
[05/04 15:10:09     62s] Saving route file ...
[05/04 15:10:09     63s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1329.0M) ***
[05/04 15:10:09     63s] % End Save routing data ... (date=05/04 15:10:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1126.9M, current mem=1125.9M)
[05/04 15:10:09     63s] Saving SCANDEF file ...
[05/04 15:10:10     63s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:10:10     63s] Summary for sequential cells identification: 
[05/04 15:10:10     63s]   Identified SBFF number: 126
[05/04 15:10:10     63s]   Identified MBFF number: 0
[05/04 15:10:10     63s]   Identified SB Latch number: 0
[05/04 15:10:10     63s]   Identified MB Latch number: 0
[05/04 15:10:10     63s]   Not identified SBFF number: 180
[05/04 15:10:10     63s]   Not identified MBFF number: 0
[05/04 15:10:10     63s]   Not identified SB Latch number: 0
[05/04 15:10:10     63s]   Not identified MB Latch number: 0
[05/04 15:10:10     63s]   Number of sequential cells which are not FFs: 78
[05/04 15:10:10     63s]  Visiting view : test_worst_scenario
[05/04 15:10:10     63s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:10:10     63s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:10:10     63s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:10:10     63s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:10:10     63s]  Visiting view : func_worst_scenario
[05/04 15:10:10     63s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:10:10     63s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:10:10     63s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:10:10     63s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:10:10     63s]  Visiting view : test_best_scenario
[05/04 15:10:10     63s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:10:10     63s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:10:10     63s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:10:10     63s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:10:10     63s]  Visiting view : func_best_scenario
[05/04 15:10:10     63s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:10:10     63s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:10:10     63s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:10:10     63s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:10:10     63s]  Setting StdDelay to 18.40
[05/04 15:10:10     63s] Creating Cell Server, finished. 
[05/04 15:10:10     63s] 
[05/04 15:10:10     63s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:01.0): 
[05/04 15:10:10     63s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:10:10     63s] Start applying DEF ordered sections ...
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_24_" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_26_" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_80" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_95" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_110" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_571" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_78" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_27_" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_30_" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_21_" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_20_" are corrected to match the netlist.
[05/04 15:10:10     63s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:10     63s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/04 15:10:10     63s] To increase the message display limit, refer to the product command reference manual.
[05/04 15:10:10     63s] Successfully applied all DEF ordered sections.
[05/04 15:10:10     63s] *** Scan Sanity Check Summary:
[05/04 15:10:10     63s] *** 5 scan chains passed sanity check.
[05/04 15:10:10     63s] Saving property file ORCA_TOP_floorplan.innovus.dat/ORCA_TOP.prop
[05/04 15:10:10     63s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1525.0M) ***
[05/04 15:10:10     63s] Saving power intent database ...
[05/04 15:10:10     63s] % Begin Save power constraints data ... (date=05/04 15:10:10, mem=1129.9M)
[05/04 15:10:10     63s] % End Save power constraints data ... (date=05/04 15:10:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1130.0M, current mem=1130.0M)
[05/04 15:10:13     64s] Generated self-contained design ORCA_TOP_floorplan.innovus.dat
[05/04 15:10:13     64s] #% End save design ... (date=05/04 15:10:13, total cpu=0:00:04.3, real=0:00:08.0, peak res=1134.5M, current mem=1134.1M)
[05/04 15:10:13     64s] 
[05/04 15:10:13     64s] *** Summary of all messages that are not suppressed in this session:
[05/04 15:10:13     64s] Severity  ID               Count  Summary                                  
[05/04 15:10:13     64s] WARNING   IMPSC-1138          41  In scan chain "%s" DEF ordered section, ...
[05/04 15:10:13     64s] *** Message Summary: 41 warning(s), 0 error(s)
[05/04 15:10:13     64s] 
[05/04 15:10:13     64s] <CMD> setOptMode -usefulSkew false
[05/04 15:10:13     64s] <CMD> setOptMode -usefulSkewCCOpt none
[05/04 15:10:13     64s] <CMD> setOptMode -usefulSkewPostRoute false
[05/04 15:10:13     64s] <CMD> setOptMode -usefulSkewPreCTS false
[05/04 15:10:13     64s] ### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.place.tcl' ...
[05/04 15:10:13     64s] # if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
    echo FINISHED READING SCANDEF

    # Creating seperate voltage area for core area. 
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  setEcoMode -batchMode true

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
      ecoChangeCell -inst [get_db $i .name ] -cell $vt  
  }
  setEcoMode -batchMode false
}
<CMD> create_library_set -name worst_libs_vddh -timing {
[05/04 15:10:13     64s] <CMD> update_delay_corner -name worst_corner -power_domain PD_RISC_CORE -library_set worst_libs_vddh
[05/04 15:10:13     65s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/reset_n_UPF_LS', cell 'LSUPX8_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/04 15:10:13     65s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/test_si1_UPF_LS', cell 'LSUPX4_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/04 15:10:13     65s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/scan_enable_UPF_LS', cell 'LSUPX2_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/04 15:10:13     65s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/reset_n_UPF_LS', cell 'LSUPX8_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/04 15:10:13     65s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/test_si1_UPF_LS', cell 'LSUPX4_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/04 15:10:13     65s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/scan_enable_UPF_LS', cell 'LSUPX2_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/04 15:10:13     65s] **ERROR: (IMPTS-424):	 Missing library for some instance found in view(s). Please check the library binding of instances in active views and set the missing library in corresponding views.
<CMD> setEcoMode -batchMode true
[05/04 15:10:13     65s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[05/04 15:10:13     65s] Type 'man IMPOPT-6115' for more detail.
[05/04 15:10:13     65s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[05/04 15:10:13     65s] <CMD> ecoChangeCell -inst Xecutng_Instrn_0__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:13     65s] ### Creating TopoMgr, started
[05/04 15:10:13     65s] ### Creating TopoMgr, finished
[05/04 15:10:14     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1520.8M
[05/04 15:10:14     65s] z: 2, totalTracks: 1
[05/04 15:10:14     65s] z: 4, totalTracks: 1
[05/04 15:10:14     65s] z: 6, totalTracks: 1
[05/04 15:10:14     65s] z: 8, totalTracks: 1
[05/04 15:10:14     66s] #spOpts: N=32 
[05/04 15:10:14     66s] Built tsite-size lookup (1), and llgObj-siteIdx map (1)
[05/04 15:10:14     66s] # Building Core llgBox search-tree for 2 Llgs.
[05/04 15:10:14     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1520.8M
[05/04 15:10:14     66s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1520.8M
[05/04 15:10:14     66s] **WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
[05/04 15:10:14     66s] Type 'man IMPSP-362' for more detail.
[05/04 15:10:14     66s] Core basic site is unit
[05/04 15:10:15     66s] Use non-trimmed site array because memory saving is not enough.
[05/04 15:10:15     66s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:10:15     66s] SiteArray: use 9,248,768 bytes
[05/04 15:10:15     66s] SiteArray: current memory after site array memory allocation 1529.6M
[05/04 15:10:15     66s] SiteArray: FP blocked sites are writable
[05/04 15:10:15     66s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:10:15     66s] SiteArray: use 1,245,184 bytes
[05/04 15:10:15     66s] SiteArray: current memory after site array memory allocation 1530.8M
[05/04 15:10:15     66s] SiteArray: FP blocked sites are writable
[05/04 15:10:15     66s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:10:15     66s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:10:15     66s] Estimated cell power/ground rail width = 0.104 um
[05/04 15:10:15     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:10:15     66s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1530.8M
[05/04 15:10:15     66s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:10:15     66s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.082, MEM:1530.8M
[05/04 15:10:15     66s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1530.8M
[05/04 15:10:15     66s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:10:15     66s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1530.8M
[05/04 15:10:15     66s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.270, REAL:0.266, MEM:1530.8M
[05/04 15:10:15     66s] OPERPROF:     Starting CMU at level 3, MEM:1530.8M
[05/04 15:10:15     66s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:1530.8M
[05/04 15:10:15     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.310, REAL:0.308, MEM:1530.8M
[05/04 15:10:15     66s] 
[05/04 15:10:15     66s] [CPU] DPlace-Init (cpu=0:00:01.1, real=0:00:01.0, mem=1530.8MB).
[05/04 15:10:15     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.110, REAL:1.119, MEM:1530.8M
[05/04 15:10:15     66s] #################################################################################
[05/04 15:10:15     66s] # Design Stage: PreRoute
[05/04 15:10:15     66s] # Design Name: ORCA_TOP
[05/04 15:10:15     66s] # Design Mode: 90nm
[05/04 15:10:15     66s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:10:15     66s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:10:15     66s] # Signoff Settings: SI Off 
[05/04 15:10:15     66s] #################################################################################
[05/04 15:10:15     67s] AAE DB initialization (MEM=1530.8 CPU=0:00:00.3 REAL=0:00:00.0) 
[05/04 15:10:15     67s] #################################################################################
[05/04 15:10:15     67s] # Design Stage: PreRoute
[05/04 15:10:15     67s] # Design Name: ORCA_TOP
[05/04 15:10:15     67s] # Design Mode: 90nm
[05/04 15:10:15     67s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:10:15     67s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:10:15     67s] # Signoff Settings: SI Off 
[05/04 15:10:15     67s] #################################################################################
[05/04 15:10:15     67s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1530.80 MB )
[05/04 15:10:15     67s] (I)       Started Loading and Dumping File ( Curr Mem: 1530.80 MB )
[05/04 15:10:15     67s] (I)       Reading DB...
[05/04 15:10:15     67s] (I)       Read data from FE... (mem=1530.8M)
[05/04 15:10:15     67s] (I)       Read nodes and places... (mem=1530.8M)
[05/04 15:10:16     67s] (I)       Done Read nodes and places (cpu=0.080s, mem=1530.8M)
[05/04 15:10:16     67s] (I)       Read nets... (mem=1530.8M)
[05/04 15:10:16     67s] (I)       Done Read nets (cpu=0.180s, mem=1538.8M)
[05/04 15:10:16     67s] (I)       Done Read data from FE (cpu=0.260s, mem=1538.8M)
[05/04 15:10:16     67s] (I)       before initializing RouteDB syMemory usage = 1538.8 MB
[05/04 15:10:16     67s] (I)       Honor MSV route constraint: false
[05/04 15:10:16     67s] (I)       Maximum routing layer  : 127
[05/04 15:10:16     67s] (I)       Minimum routing layer  : 2
[05/04 15:10:16     67s] (I)       Supply scale factor H  : 1.00
[05/04 15:10:16     67s] (I)       Supply scale factor V  : 1.00
[05/04 15:10:16     67s] (I)       Tracks used by clock wire: 0
[05/04 15:10:16     67s] (I)       Reverse direction      : 
[05/04 15:10:16     67s] (I)       Honor partition pin guides: true
[05/04 15:10:16     67s] (I)       Route selected nets only: false
[05/04 15:10:16     67s] (I)       Route secondary PG pins: false
[05/04 15:10:16     67s] (I)       Second PG max fanout   : 2147483647
[05/04 15:10:16     67s] (I)       Apply function for special wires: true
[05/04 15:10:16     67s] (I)       Layer by layer blockage reading: true
[05/04 15:10:16     67s] (I)       Offset calculation fix : true
[05/04 15:10:16     67s] (I)       Route stripe layer range: 
[05/04 15:10:16     67s] (I)       Honor partition fences : 
[05/04 15:10:16     67s] (I)       Honor partition pin    : 
[05/04 15:10:16     67s] (I)       Honor partition fences with feedthrough: 
[05/04 15:10:16     67s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:10:16     67s] (I)       Use row-based GCell size
[05/04 15:10:16     67s] (I)       Use row-based GCell align
[05/04 15:10:16     67s] (I)       GCell unit size   : 1672
[05/04 15:10:16     67s] (I)       GCell multiplier  : 1
[05/04 15:10:16     67s] (I)       GCell row height  : 1672
[05/04 15:10:16     67s] (I)       Actual row height : 1672
[05/04 15:10:16     67s] (I)       GCell align ref   : 10032 10032
[05/04 15:10:16     67s] [NR-eGR] Track table information for default rule: 
[05/04 15:10:16     67s] [NR-eGR] M1 has no routable track
[05/04 15:10:16     67s] [NR-eGR] M2 has single uniform track structure
[05/04 15:10:16     67s] [NR-eGR] M3 has single uniform track structure
[05/04 15:10:16     67s] [NR-eGR] M4 has single uniform track structure
[05/04 15:10:16     67s] [NR-eGR] M5 has single uniform track structure
[05/04 15:10:16     67s] [NR-eGR] M6 has single uniform track structure
[05/04 15:10:16     67s] [NR-eGR] M7 has single uniform track structure
[05/04 15:10:16     67s] [NR-eGR] M8 has single uniform track structure
[05/04 15:10:16     67s] [NR-eGR] M9 has single uniform track structure
[05/04 15:10:16     67s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:10:16     67s] (I)       ===========================================================================
[05/04 15:10:16     67s] (I)       == Report All Rule Vias ==
[05/04 15:10:16     67s] (I)       ===========================================================================
[05/04 15:10:16     67s] (I)        Via Rule : (Default)
[05/04 15:10:16     67s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:10:16     67s] (I)       ---------------------------------------------------------------------------
[05/04 15:10:16     67s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/04 15:10:16     67s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:10:16     67s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:10:16     67s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:10:16     67s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:10:16     67s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:10:16     67s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:10:16     67s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:10:16     67s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:10:16     67s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:10:16     67s] (I)       ===========================================================================
[05/04 15:10:16     67s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1538.80 MB )
[05/04 15:10:16     67s] [NR-eGR] Read 96879 PG shapes
[05/04 15:10:16     67s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1538.80 MB )
[05/04 15:10:16     67s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:10:16     67s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:10:16     67s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:10:16     67s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:10:16     67s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:10:16     67s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:10:16     67s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:10:16     67s] [NR-eGR] There are 48198 nets connecting to unplaced instances which will not be routed.
[05/04 15:10:16     67s] (I)       readDataFromPlaceDB
[05/04 15:10:16     67s] (I)       Read net information..
[05/04 15:10:16     67s] [NR-eGR] Read numTotalNets=48198  numIgnoredNets=48198
[05/04 15:10:16     67s] (I)       Read testcase time = 0.000 seconds
[05/04 15:10:16     67s] 
[05/04 15:10:16     67s] (I)       early_global_route_priority property id does not exist.
[05/04 15:10:16     67s] (I)       Start initializing grid graph
[05/04 15:10:16     67s] (I)       End initializing grid graph
[05/04 15:10:16     67s] (I)       Model blockages into capacity
[05/04 15:10:16     67s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:10:16     67s] (I)       Started Modeling ( Curr Mem: 1544.80 MB )
[05/04 15:10:16     67s] (I)       Started Modeling Layer 1 ( Curr Mem: 1544.80 MB )
[05/04 15:10:16     67s] (I)       Started Modeling Layer 2 ( Curr Mem: 1544.80 MB )
[05/04 15:10:16     67s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:10:16     67s] (I)       Finished Modeling Layer 2 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1554.80 MB )
[05/04 15:10:16     67s] (I)       Started Modeling Layer 3 ( Curr Mem: 1554.80 MB )
[05/04 15:10:16     67s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:10:16     67s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1554.80 MB )
[05/04 15:10:16     67s] (I)       Started Modeling Layer 4 ( Curr Mem: 1554.80 MB )
[05/04 15:10:16     67s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:10:16     67s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       Started Modeling Layer 5 ( Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:10:16     67s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       Started Modeling Layer 6 ( Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:10:16     67s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       Started Modeling Layer 7 ( Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:10:16     67s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       Started Modeling Layer 8 ( Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:10:16     67s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       Started Modeling Layer 9 ( Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:10:16     67s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       Started Modeling Layer 10 ( Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:10:16     67s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       Finished Modeling ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1555.80 MB )
[05/04 15:10:16     67s] (I)       -- layer congestion ratio --
[05/04 15:10:16     67s] (I)       Layer 1 : 0.100000
[05/04 15:10:16     67s] (I)       Layer 2 : 0.700000
[05/04 15:10:16     67s] (I)       Layer 3 : 0.700000
[05/04 15:10:16     67s] (I)       Layer 4 : 0.700000
[05/04 15:10:16     67s] (I)       Layer 5 : 0.700000
[05/04 15:10:16     67s] (I)       Layer 6 : 0.700000
[05/04 15:10:16     67s] (I)       Layer 7 : 0.700000
[05/04 15:10:16     67s] (I)       Layer 8 : 0.700000
[05/04 15:10:16     67s] (I)       Layer 9 : 0.700000
[05/04 15:10:16     67s] (I)       Layer 10 : 0.700000
[05/04 15:10:16     67s] (I)       ----------------------------
[05/04 15:10:16     67s] (I)       Number of ignored nets = 0
[05/04 15:10:16     67s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:10:16     67s] (I)       Number of clock nets = 0.  Ignored: No
[05/04 15:10:16     67s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:10:16     67s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:10:16     67s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:10:16     67s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:10:16     67s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:10:16     67s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:10:16     67s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:10:16     67s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1555.8 MB
[05/04 15:10:16     67s] (I)       Ndr track 0 does not exist
[05/04 15:10:16     67s] (I)       Layer1  viaCost=300.00
[05/04 15:10:16     67s] (I)       Layer2  viaCost=200.00
[05/04 15:10:16     67s] (I)       Layer3  viaCost=100.00
[05/04 15:10:16     67s] (I)       Layer4  viaCost=100.00
[05/04 15:10:16     67s] (I)       Layer5  viaCost=100.00
[05/04 15:10:16     67s] (I)       Layer6  viaCost=100.00
[05/04 15:10:16     67s] (I)       Layer7  viaCost=100.00
[05/04 15:10:16     67s] (I)       Layer8  viaCost=100.00
[05/04 15:10:16     67s] (I)       Layer9  viaCost=300.00
[05/04 15:10:16     67s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:10:16     67s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:10:16     67s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:10:16     67s] (I)       Site width          :   152  (dbu)
[05/04 15:10:16     67s] (I)       Row height          :  1672  (dbu)
[05/04 15:10:16     67s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:10:16     67s] (I)       GCell width         :  1672  (dbu)
[05/04 15:10:16     67s] (I)       GCell height        :  1672  (dbu)
[05/04 15:10:16     67s] (I)       Grid                :   491   443    10
[05/04 15:10:16     67s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:10:16     67s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:10:16     67s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:10:16     67s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:10:16     67s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:10:16     67s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:10:16     67s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:10:16     67s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:10:16     67s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:10:16     67s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:10:16     67s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:10:16     67s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:10:16     67s] (I)       --------------------------------------------------------
[05/04 15:10:16     67s] 
[05/04 15:10:16     67s] [NR-eGR] ============ Routing rule table ============
[05/04 15:10:16     67s] [NR-eGR] Rule id: 0  Nets: 0 
[05/04 15:10:16     67s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:10:16     67s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:10:16     67s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:10:16     67s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:10:16     67s] [NR-eGR] ========================================
[05/04 15:10:16     67s] [NR-eGR] 
[05/04 15:10:16     67s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:10:16     67s] (I)       blocked tracks on layer2 : = 1002989 / 2389542 (41.97%)
[05/04 15:10:16     67s] (I)       blocked tracks on layer3 : = 475585 / 1195094 (39.79%)
[05/04 15:10:16     67s] (I)       blocked tracks on layer4 : = 501940 / 1194771 (42.01%)
[05/04 15:10:16     67s] (I)       blocked tracks on layer5 : = 246092 / 597056 (41.22%)
[05/04 15:10:16     67s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:10:16     67s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:10:16     67s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:10:16     67s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:10:16     67s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:10:16     67s] (I)       After initializing earlyGlobalRoute syMemory usage = 1567.8 MB
[05/04 15:10:16     67s] (I)       Finished Loading and Dumping File ( CPU: 0.47 sec, Real: 0.48 sec, Curr Mem: 1567.85 MB )
[05/04 15:10:16     67s] [NR-eGR] No Net to Route
[05/04 15:10:16     67s] (I)       total 2D Cap : 4581757 = (1501944 H, 3079813 V)
[05/04 15:10:16     68s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/04 15:10:16     68s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/04 15:10:16     68s] [NR-eGR] No Net to Route
[05/04 15:10:16     68s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:10:16     68s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 0
[05/04 15:10:16     68s] [NR-eGR]     M2  (2V) length: 0.000000e+00um, number of vias: 0
[05/04 15:10:16     68s] [NR-eGR]     M3  (3H) length: 0.000000e+00um, number of vias: 0
[05/04 15:10:16     68s] [NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[05/04 15:10:16     68s] [NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[05/04 15:10:16     68s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[05/04 15:10:16     68s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[05/04 15:10:16     68s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[05/04 15:10:16     68s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[05/04 15:10:16     68s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/04 15:10:16     68s] [NR-eGR] Total length: 0.000000e+00um, number of vias: 0
[05/04 15:10:16     68s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:10:16     68s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/04 15:10:16     68s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:10:16     68s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.59 sec, Curr Mem: 1546.85 MB )
[05/04 15:10:16     68s] Extraction called for design 'ORCA_TOP' of instances=45601 and nets=49127 using extraction engine 'preRoute' .
[05/04 15:10:16     68s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/04 15:10:16     68s] Type 'man IMPEXT-3530' for more detail.
[05/04 15:10:16     68s] PreRoute RC Extraction called for design ORCA_TOP.
[05/04 15:10:16     68s] RC Extraction called in multi-corner(2) mode.
[05/04 15:10:16     68s] RCMode: PreRoute
[05/04 15:10:16     68s]       RC Corner Indexes            0       1   
[05/04 15:10:16     68s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/04 15:10:16     68s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/04 15:10:16     68s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/04 15:10:16     68s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/04 15:10:16     68s] Shrink Factor                : 1.00000
[05/04 15:10:16     68s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:10:16     68s] Using capacitance table file ...
[05/04 15:10:16     68s] LayerId::1 widthSet size::4
[05/04 15:10:16     68s] LayerId::2 widthSet size::4
[05/04 15:10:16     68s] LayerId::3 widthSet size::4
[05/04 15:10:16     68s] LayerId::4 widthSet size::4
[05/04 15:10:16     68s] LayerId::5 widthSet size::4
[05/04 15:10:16     68s] LayerId::6 widthSet size::4
[05/04 15:10:16     68s] LayerId::7 widthSet size::4
[05/04 15:10:16     68s] LayerId::8 widthSet size::4
[05/04 15:10:16     68s] LayerId::9 widthSet size::4
[05/04 15:10:16     68s] LayerId::10 widthSet size::2
[05/04 15:10:16     68s] Updating RC grid for preRoute extraction ...
[05/04 15:10:16     68s] Initializing multi-corner capacitance tables ... 
[05/04 15:10:16     68s] Initializing multi-corner resistance tables ...
[05/04 15:10:16     68s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.353123 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[05/04 15:10:16     68s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1546.848M)
[05/04 15:10:19     70s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
[05/04 15:10:19     70s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
[05/04 15:10:19     70s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
[05/04 15:10:19     70s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
[05/04 15:10:19     70s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
[05/04 15:10:19     70s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
[05/04 15:10:19     70s] Calculate delays in BcWc mode...
[05/04 15:10:19     70s] Calculate delays in BcWc mode...
[05/04 15:10:19     70s] Topological Sorting (REAL = 0:00:00.0, MEM = 1567.1M, InitMEM = 1560.1M)
[05/04 15:10:19     70s] Start delay calculation (fullDC) (1 T). (MEM=1567.1)
[05/04 15:10:19     71s] Start AAE Lib Loading. (MEM=1578.71)
[05/04 15:10:20     71s] End AAE Lib Loading. (MEM=1626.4 CPU=0:00:00.3 Real=0:00:01.0)
[05/04 15:10:20     71s] End AAE Lib Interpolated Model. (MEM=1626.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:10:20     71s] First Iteration Infinite Tw... 
[05/04 15:10:29     81s] Total number of fetched objects 53369
[05/04 15:10:30     81s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/04 15:10:30     81s] End delay calculation. (MEM=1729.78 CPU=0:00:08.5 REAL=0:00:09.0)
[05/04 15:10:30     82s] End delay calculation (fullDC). (MEM=1664.55 CPU=0:00:11.5 REAL=0:00:11.0)
[05/04 15:10:30     82s] *** CDM Built up (cpu=0:00:14.8  real=0:00:15.0  mem= 1664.5M) ***
[05/04 15:10:33     84s]    _____________________________________________________________
[05/04 15:10:33     84s]   /  Design State
[05/04 15:10:33     84s]  +--------------------------------------------------------------
[05/04 15:10:33     84s]  | unconnected nets:      341
[05/04 15:10:33     84s]  | signal nets: 
[05/04 15:10:33     84s]  |    routed nets:        0 (0.0% routed)
[05/04 15:10:33     84s]  |     total nets:    48091
[05/04 15:10:33     84s]  | clock nets: 
[05/04 15:10:33     84s]  |    routed nets:        0 (0.0% routed)
[05/04 15:10:33     84s]  |     total nets:      107
[05/04 15:10:33     84s]  +--------------------------------------------------------------
[05/04 15:10:33     84s] **INFO: Less than half the nets are routed, this design is not in postRoute stage
[05/04 15:10:33     84s] Resize Xecutng_Instrn_0__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_1__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_1__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_2__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_2__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_3__UPF_LS -cell LSDNSSX4_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_3__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_4__UPF_LS -cell LSDNSSX4_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_4__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_5__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_5__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_6__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_6__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_7__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_7__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_8__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_8__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_9__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_9__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_10__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_10__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_11__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_11__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_12__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_12__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_14__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_14__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_15__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_15__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_16__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_16__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_17__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_17__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_18__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_18__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_19__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_19__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_20__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_20__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_21__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_21__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_22__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_22__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_23__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_23__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_24__UPF_LS -cell LSDNSSX4_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_24__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_25__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_25__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_26__UPF_LS -cell LSDNSSX4_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_26__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_27__UPF_LS -cell LSDNSSX4_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_27__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_28__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_28__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_30__UPF_LS -cell LSDNSSX4_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_30__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_31__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_31__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst PSW_2__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize PSW_2__UPF_LS (LSDNSSX8_HVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst PSW_3__UPF_LS -cell LSDNSSX2_LVT
[05/04 15:10:33     84s] Resize PSW_3__UPF_LS (LSDNSSX2_HVT) to LSDNSSX2_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst PSW_4__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize PSW_4__UPF_LS (LSDNSSX8_HVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst PSW_6__UPF_LS -cell LSDNSSX4_LVT
[05/04 15:10:33     84s] Resize PSW_6__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst PSW_8__UPF_LS -cell LSDNSSX4_LVT
[05/04 15:10:33     84s] Resize PSW_8__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst PSW_9__UPF_LS -cell LSDNSSX4_LVT
[05/04 15:10:33     84s] Resize PSW_9__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst PSW_10__UPF_LS -cell LSDNSSX4_LVT
[05/04 15:10:33     84s] Resize PSW_10__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_0__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_0__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_1__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_1__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_2__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_2__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_3__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_3__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_4__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_4__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_5__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_5__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_6__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_6__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_7__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_7__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_8__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_8__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_9__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_9__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_10__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_10__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_11__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_11__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_12__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_12__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_13__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_13__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_14__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_14__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst RESULT_DATA_15__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize RESULT_DATA_15__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst EndOfInstrn_UPF_LS -cell LSDNSSX2_LVT
[05/04 15:10:33     84s] Resize EndOfInstrn_UPF_LS (LSDNSSX2_HVT) to LSDNSSX2_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst OUT_VALID_UPF_LS -cell LSDNSSX4_LVT
[05/04 15:10:33     84s] Resize OUT_VALID_UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst PSW_7__UPF_LS -cell LSDNSSX4_LVT
[05/04 15:10:33     84s] Resize PSW_7__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_13__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_13__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Xecutng_Instrn_29__UPF_LS -cell LSDNSSX8_LVT
[05/04 15:10:33     84s] Resize Xecutng_Instrn_29__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst STACK_FULL_UPF_LS -cell LSDNSSX2_LVT
[05/04 15:10:33     84s] Resize STACK_FULL_UPF_LS (LSDNSSX2_LVT) to LSDNSSX2_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst Rd_Instr_UPF_LS -cell LSDNSSX2_LVT
[05/04 15:10:33     84s] Resize Rd_Instr_UPF_LS (LSDNSSX2_LVT) to LSDNSSX2_LVT.
[05/04 15:10:33     84s] <CMD> ecoChangeCell -inst PSW_5__UPF_LS -cell LSDNSSX4_LVT
[05/04 15:10:33     84s] Resize PSW_5__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/04 15:10:33     84s] <CMD> setEcoMode -batchMode false
[05/04 15:10:33     84s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1664.5M
[05/04 15:10:33     84s] OPERPROF:   Starting spSiteCleanup(false) at level 2, MEM:1664.5M
[05/04 15:10:33     84s] OPERPROF:   Finished spSiteCleanup(false) at level 2, CPU:0.010, REAL:0.003, MEM:1654.5M
[05/04 15:10:33     84s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.061, MEM:1654.5M
[05/04 15:10:33     84s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1654.5M
[05/04 15:10:33     84s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1654.5M
[05/04 15:10:33     84s] z: 2, totalTracks: 1
[05/04 15:10:33     84s] z: 4, totalTracks: 1
[05/04 15:10:33     84s] z: 6, totalTracks: 1
[05/04 15:10:33     84s] z: 8, totalTracks: 1
[05/04 15:10:33     84s] #spOpts: N=32 mergeVia=F 
[05/04 15:10:33     84s] All LLGs are deleted
[05/04 15:10:33     84s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1654.5M
[05/04 15:10:33     84s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1654.5M
[05/04 15:10:33     84s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1654.5M
[05/04 15:10:33     84s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1654.5M
[05/04 15:10:33     84s] Core basic site is unit
[05/04 15:10:33     84s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:10:33     84s] SiteArray: use 9,248,768 bytes
[05/04 15:10:33     84s] SiteArray: current memory after site array memory allocation 1663.4M
[05/04 15:10:33     84s] SiteArray: FP blocked sites are writable
[05/04 15:10:33     84s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:10:33     84s] SiteArray: use 1,245,184 bytes
[05/04 15:10:33     84s] SiteArray: current memory after site array memory allocation 1664.5M
[05/04 15:10:33     84s] SiteArray: FP blocked sites are writable
[05/04 15:10:33     84s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:10:33     84s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:10:33     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:10:33     84s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1664.5M
[05/04 15:10:33     84s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:10:33     84s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.090, REAL:0.086, MEM:1664.5M
[05/04 15:10:33     84s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1664.5M
[05/04 15:10:33     84s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:10:33     84s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.002, MEM:1664.5M
[05/04 15:10:33     84s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.240, REAL:0.237, MEM:1664.5M
[05/04 15:10:33     84s] # Found 4 fixed insts to be non-legal.
[05/04 15:10:33     84s] OPERPROF:       Starting CMU at level 4, MEM:1664.5M
[05/04 15:10:33     84s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:1664.5M
[05/04 15:10:33     84s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.290, REAL:0.282, MEM:1664.5M
[05/04 15:10:33     84s] 
[05/04 15:10:33     84s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1664.5MB).
[05/04 15:10:33     84s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.370, REAL:0.371, MEM:1664.5M
[05/04 15:10:33     84s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.370, REAL:0.372, MEM:1664.5M
[05/04 15:10:33     84s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.1
[05/04 15:10:33     84s] OPERPROF: Starting RefinePlace at level 1, MEM:1664.5M
[05/04 15:10:33     84s] *** Starting refinePlace (0:01:25 mem=1664.5M) ***
[05/04 15:10:33     84s] Total net bbox length = 7.797e+05 (3.794e+05 4.003e+05) (ext = 2.231e+05)
[05/04 15:10:33     84s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[05/04 15:10:33     84s] Type 'man IMPSP-2022' for more detail.
[05/04 15:10:33     84s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:10:33     84s] Found at least one IPOed Level-Shifter I_RISC_CORE/ls_in_0_clk.
[05/04 15:10:33     85s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:10:33     85s] Total net bbox length = 7.797e+05 (3.794e+05 4.003e+05) (ext = 2.231e+05)
[05/04 15:10:33     85s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1664.5MB
[05/04 15:10:33     85s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1664.5MB) @(0:01:25 - 0:01:25).
[05/04 15:10:33     85s] *** Finished refinePlace (0:01:25 mem=1664.5M) ***
[05/04 15:10:33     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.1
[05/04 15:10:33     85s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.129, MEM:1664.5M
[05/04 15:10:33     85s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1664.5M
[05/04 15:10:33     85s] OPERPROF:   Starting spSiteCleanup(false) at level 2, MEM:1664.5M
[05/04 15:10:33     85s] OPERPROF:   Finished spSiteCleanup(false) at level 2, CPU:0.000, REAL:0.003, MEM:1654.5M
[05/04 15:10:33     85s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.057, MEM:1654.5M
[05/04 15:10:33     85s] ### End verbose source output for '../scripts/ORCA_TOP.pre.place.tcl'.
[05/04 15:10:33     85s] <CMD> place_opt_design
[05/04 15:10:33     85s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/04 15:10:33     85s] *** Starting GigaPlace ***
[05/04 15:10:33     85s] **INFO: user set placement options
[05/04 15:10:33     85s] **INFO: user set opt options
[05/04 15:10:33     85s] setOptMode -usefulSkew false -usefulSkewCCOpt none -usefulSkewPostRoute false -usefulSkewPreCTS false
[05/04 15:10:33     85s] #optDebug: fT-E <X 2 3 1 0>
[05/04 15:10:33     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:1673.6M
[05/04 15:10:33     85s] z: 2, totalTracks: 1
[05/04 15:10:33     85s] z: 4, totalTracks: 1
[05/04 15:10:33     85s] z: 6, totalTracks: 1
[05/04 15:10:33     85s] z: 8, totalTracks: 1
[05/04 15:10:33     85s] #spOpts: N=32 mergeVia=F 
[05/04 15:10:33     85s] All LLGs are deleted
[05/04 15:10:33     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1673.6M
[05/04 15:10:33     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1673.6M
[05/04 15:10:33     85s] # Building Core llgBox search-tree for 2 Llgs.
[05/04 15:10:33     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1673.6M
[05/04 15:10:33     85s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1673.6M
[05/04 15:10:33     85s] Core basic site is unit
[05/04 15:10:33     85s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:10:33     85s] SiteArray: use 9,248,768 bytes
[05/04 15:10:33     85s] SiteArray: current memory after site array memory allocation 1682.4M
[05/04 15:10:33     85s] SiteArray: FP blocked sites are writable
[05/04 15:10:33     85s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:10:33     85s] SiteArray: use 1,245,184 bytes
[05/04 15:10:33     85s] SiteArray: current memory after site array memory allocation 1683.6M
[05/04 15:10:33     85s] SiteArray: FP blocked sites are writable
[05/04 15:10:33     85s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:10:33     85s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:10:33     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:10:33     85s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1683.6M
[05/04 15:10:34     85s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:10:34     85s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.089, MEM:1683.6M
[05/04 15:10:34     85s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1683.6M
[05/04 15:10:34     85s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:10:34     85s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1683.6M
[05/04 15:10:34     85s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.260, REAL:0.247, MEM:1683.6M
[05/04 15:10:34     85s] OPERPROF:     Starting CMU at level 3, MEM:1683.6M
[05/04 15:10:34     85s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.009, MEM:1683.6M
[05/04 15:10:34     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.300, REAL:0.293, MEM:1683.6M
[05/04 15:10:34     85s] 
[05/04 15:10:34     85s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1683.6MB).
[05/04 15:10:34     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.400, REAL:0.392, MEM:1683.6M
[05/04 15:10:34     85s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1683.6M
[05/04 15:10:34     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1683.6M
[05/04 15:10:34     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1673.6M
[05/04 15:10:34     85s] All LLGs are deleted
[05/04 15:10:34     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1673.6M
[05/04 15:10:34     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1673.6M
[05/04 15:10:34     85s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.072, MEM:1673.6M
[05/04 15:10:34     85s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/04 15:10:34     85s] -place_design_floorplan_mode false         # bool, default=false
[05/04 15:10:34     85s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/04 15:10:34     85s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:10:34     85s] Start applying DEF ordered sections ...
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_24_" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_26_" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_80" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_95" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_110" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_571" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_78" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_27_" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_30_" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_21_" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_20_" are corrected to match the netlist.
[05/04 15:10:34     85s] Type 'man IMPSC-1138' for more detail.
[05/04 15:10:34     85s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/04 15:10:34     85s] To increase the message display limit, refer to the product command reference manual.
[05/04 15:10:34     85s] Successfully applied all DEF ordered sections.
[05/04 15:10:34     85s] *** Scan Sanity Check Summary:
[05/04 15:10:34     85s] *** 5 scan chains passed sanity check.
[05/04 15:10:34     85s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 4819, number of sequential = 5162, percentage of missing scan cell = 0.00% (0 / 5162)
[05/04 15:10:34     85s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/04 15:10:34     85s] Type 'man IMPEXT-3493' for more detail.
[05/04 15:10:34     86s] no activity file in design. spp won't run.
[05/04 15:10:34     86s] ### Time Record (colorize_geometry) is installed.
[05/04 15:10:34     86s] #Start colorize_geometry on Thu May  4 15:10:34 2023
[05/04 15:10:34     86s] #
[05/04 15:10:34     86s] ### Time Record (Pre Callback) is installed.
[05/04 15:10:34     86s] ### Time Record (Pre Callback) is uninstalled.
[05/04 15:10:34     86s] ### Time Record (DB Import) is installed.
[05/04 15:10:37     90s] ### Time Record (DB Import) is uninstalled.
[05/04 15:10:37     90s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
[05/04 15:10:37     90s] ### Time Record (Post Callback) is installed.
[05/04 15:10:37     90s] ### Time Record (Post Callback) is uninstalled.
[05/04 15:10:37     90s] #Cpu time = 00:00:04
[05/04 15:10:37     90s] #Elapsed time = 00:00:03
[05/04 15:10:37     90s] #Increased memory = 28.66 (MB)
[05/04 15:10:37     90s] #Total memory = 1382.55 (MB)
[05/04 15:10:37     90s] #Peak memory = 1385.14 (MB)
[05/04 15:10:37     90s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Thu May  4 15:10:37 2023
[05/04 15:10:37     90s] #
[05/04 15:10:37     90s] ### Time Record (colorize_geometry) is uninstalled.
[05/04 15:10:37     90s] ### 
[05/04 15:10:37     90s] ###   Scalability Statistics
[05/04 15:10:37     90s] ### 
[05/04 15:10:37     90s] ### ------------------------+----------------+----------------+----------------+
[05/04 15:10:37     90s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/04 15:10:37     90s] ### ------------------------+----------------+----------------+----------------+
[05/04 15:10:37     90s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/04 15:10:37     90s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/04 15:10:37     90s] ###   DB Import             |        00:00:04|        00:00:03|             1.4|
[05/04 15:10:37     90s] ###   Entire Command        |        00:00:04|        00:00:03|             1.4|
[05/04 15:10:37     90s] ### ------------------------+----------------+----------------+----------------+
[05/04 15:10:37     90s] ### 
[05/04 15:10:38     90s] ### Creating LA Mngr. totSessionCpu=0:01:31 mem=1663.0M
[05/04 15:10:38     90s] ### Creating LA Mngr, finished. totSessionCpu=0:01:31 mem=1663.0M
[05/04 15:10:38     90s] *** Start deleteBufferTree ***
[05/04 15:10:40     93s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
[05/04 15:10:40     93s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
[05/04 15:10:40     93s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
[05/04 15:10:40     93s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
[05/04 15:10:40     93s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
[05/04 15:10:40     93s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
[05/04 15:10:40     93s] Turning on -handlePartition option for MSV flow
[05/04 15:10:40     93s] Info: Detect buffers to remove automatically.
[05/04 15:10:40     93s] Analyzing netlist ...
[05/04 15:10:40     93s] 
[05/04 15:10:40     93s] Creating Lib Analyzer ...
[05/04 15:10:41     93s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:10:41     93s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:10:41     93s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:10:41     93s] 
[05/04 15:10:41     94s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:34 mem=1703.2M
[05/04 15:10:41     94s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:34 mem=1703.2M
[05/04 15:10:41     94s] Creating Lib Analyzer, finished. 
[05/04 15:10:42     95s] Updating netlist
[05/04 15:10:42     95s] 
[05/04 15:10:43     96s] *summary: 3296 instances (buffers/inverters) removed
[05/04 15:10:43     96s] *** Finish deleteBufferTree (0:00:05.4) ***
[05/04 15:10:43     96s] Deleting Cell Server ...
[05/04 15:10:43     96s] Deleting Lib Analyzer.
[05/04 15:10:43     96s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1706.2M
[05/04 15:10:43     96s] Deleted 0 physical inst  (cell - / prefix -).
[05/04 15:10:43     96s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.002, MEM:1706.2M
[05/04 15:10:43     96s] INFO: #ExclusiveGroups=0
[05/04 15:10:43     96s] INFO: There are no Exclusive Groups.
[05/04 15:10:43     96s] No user-set net weight.
[05/04 15:10:43     96s] Net fanout histogram:
[05/04 15:10:43     96s] 2		: 26052 (57.8%) nets
[05/04 15:10:43     96s] 3		: 9498 (21.1%) nets
[05/04 15:10:43     96s] 4     -	14	: 8838 (19.6%) nets
[05/04 15:10:43     96s] 15    -	39	: 621 (1.4%) nets
[05/04 15:10:43     96s] 40    -	79	: 10 (0.0%) nets
[05/04 15:10:43     96s] 80    -	159	: 1 (0.0%) nets
[05/04 15:10:43     96s] 160   -	319	: 2 (0.0%) nets
[05/04 15:10:43     96s] 320   -	639	: 18 (0.0%) nets
[05/04 15:10:43     96s] 640   -	1279	: 5 (0.0%) nets
[05/04 15:10:43     96s] 1280  -	2559	: 6 (0.0%) nets
[05/04 15:10:43     96s] 2560  -	5119	: 3 (0.0%) nets
[05/04 15:10:43     96s] 5120+		: 0 (0.0%) nets
[05/04 15:10:43     96s] no activity file in design. spp won't run.
[05/04 15:10:43     96s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/04 15:10:43     96s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/04 15:10:43     96s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:10:43     96s] Summary for sequential cells identification: 
[05/04 15:10:43     96s]   Identified SBFF number: 126
[05/04 15:10:43     96s]   Identified MBFF number: 0
[05/04 15:10:43     96s]   Identified SB Latch number: 0
[05/04 15:10:43     96s]   Identified MB Latch number: 0
[05/04 15:10:43     96s]   Not identified SBFF number: 180
[05/04 15:10:43     96s]   Not identified MBFF number: 0
[05/04 15:10:43     96s]   Not identified SB Latch number: 0
[05/04 15:10:43     96s]   Not identified MB Latch number: 0
[05/04 15:10:43     96s]   Number of sequential cells which are not FFs: 78
[05/04 15:10:43     96s]  Visiting view : test_worst_scenario
[05/04 15:10:43     96s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:10:43     96s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:10:43     96s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:10:43     96s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:10:43     96s]  Visiting view : func_worst_scenario
[05/04 15:10:43     96s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:10:43     96s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:10:43     96s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:10:43     96s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:10:43     96s]  Visiting view : test_best_scenario
[05/04 15:10:43     96s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:10:43     96s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:10:43     96s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:10:43     96s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:10:43     96s]  Visiting view : func_best_scenario
[05/04 15:10:43     96s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:10:43     96s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:10:43     96s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:10:43     96s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:10:43     96s]  Setting StdDelay to 10.90
[05/04 15:10:43     96s] Creating Cell Server, finished. 
[05/04 15:10:43     96s] 
[05/04 15:10:43     96s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/04 15:10:43     96s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:10:43     96s] Start applying DEF ordered sections ...
[05/04 15:10:43     96s] Successfully applied all DEF ordered sections.
[05/04 15:10:43     96s] *** Scan Sanity Check Summary:
[05/04 15:10:43     96s] *** 5 scan chains passed sanity check.
[05/04 15:10:43     96s] z: 2, totalTracks: 1
[05/04 15:10:43     96s] z: 4, totalTracks: 1
[05/04 15:10:43     96s] z: 6, totalTracks: 1
[05/04 15:10:43     96s] z: 8, totalTracks: 1
[05/04 15:10:43     96s] #spOpts: N=32 minPadR=1.1 
[05/04 15:10:43     96s] #std cell=42417 (0 fixed + 42417 movable) #buf cell=32 #inv cell=3967 #block=40 (0 floating + 40 preplaced)
[05/04 15:10:43     96s] #ioInst=0 #net=44717 #term=167037 #term/net=3.74, #fixedIo=0, #floatIo=0, #fixedPin=199, #floatPin=0
[05/04 15:10:43     96s] stdCell: 42381 single + 36 double + 0 multi
[05/04 15:10:43     96s] Total standard cell length = 84.0821 (mm), area = 0.1408 (mm^2)
[05/04 15:10:43     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1898.2M
[05/04 15:10:43     96s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1898.2M
[05/04 15:10:43     96s] Core basic site is unit
[05/04 15:10:43     96s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:10:43     96s] SiteArray: use 9,248,768 bytes
[05/04 15:10:43     96s] SiteArray: current memory after site array memory allocation 1907.0M
[05/04 15:10:43     96s] SiteArray: FP blocked sites are writable
[05/04 15:10:43     96s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:10:43     96s] SiteArray: use 1,245,184 bytes
[05/04 15:10:43     96s] SiteArray: current memory after site array memory allocation 1908.2M
[05/04 15:10:43     96s] SiteArray: FP blocked sites are writable
[05/04 15:10:44     96s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:10:44     96s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:10:44     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:10:44     96s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1908.2M
[05/04 15:10:44     96s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:10:44     96s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.090, REAL:0.083, MEM:1908.2M
[05/04 15:10:44     96s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1908.2M
[05/04 15:10:44     96s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:10:44     96s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1908.2M
[05/04 15:10:44     96s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.260, REAL:0.264, MEM:1908.2M
[05/04 15:10:44     96s] 
[05/04 15:10:44     96s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.460, REAL:0.461, MEM:1908.2M
[05/04 15:10:44     96s] OPERPROF: Starting pre-place ADS at level 1, MEM:1908.2M
[05/04 15:10:44     96s] 
[05/04 15:10:44     96s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1908.2M
[05/04 15:10:44     96s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1908.2M
[05/04 15:10:44     96s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1908.2M
[05/04 15:10:44     96s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1908.2M
[05/04 15:10:44     96s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1908.2M
[05/04 15:10:44     96s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.040, REAL:0.035, MEM:1908.2M
[05/04 15:10:44     96s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1908.2M
[05/04 15:10:44     96s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.008, MEM:1908.2M
[05/04 15:10:44     96s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.050, REAL:0.044, MEM:1908.2M
[05/04 15:10:44     96s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.050, REAL:0.045, MEM:1908.2M
[05/04 15:10:44     97s] 
[05/04 15:10:44     97s] ADSU 0.531 -> 0.619. GS 13.376
[05/04 15:10:44     97s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.180, REAL:0.184, MEM:1908.2M
[05/04 15:10:44     97s] 
[05/04 15:10:44     97s] Average module density = 0.628.
[05/04 15:10:44     97s] Density for module 'PD_RISC_CORE' = 0.351.
[05/04 15:10:44     97s]        = stdcell_area 22532 sites (5726 um^2) / alloc_area 64186 sites (16313 um^2).
[05/04 15:10:44     97s] Density for the rest of the design = 0.640.
[05/04 15:10:44     97s]        = stdcell_area 531348 sites (135039 um^2) / alloc_area 830109 sites (210967 um^2).
[05/04 15:10:44     97s] Density for the design = 0.619.
[05/04 15:10:44     97s]        = stdcell_area 553880 sites (140765 um^2) / alloc_area 894295 sites (227280 um^2).
[05/04 15:10:44     97s] Pin Density = 0.07381.
[05/04 15:10:44     97s]             = total # of pins 167037 / total area 2263090.
[05/04 15:10:44     97s] OPERPROF: Starting spMPad at level 1, MEM:1908.2M
[05/04 15:10:44     97s] OPERPROF:   Starting spContextMPad at level 2, MEM:1908.2M
[05/04 15:10:44     97s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1908.2M
[05/04 15:10:44     97s] OPERPROF: Finished spMPad at level 1, CPU:0.010, REAL:0.004, MEM:1908.2M
[05/04 15:10:44     97s] 
[05/04 15:10:44     97s] 
[05/04 15:10:44     97s] 
[05/04 15:10:44     97s] Initial padding reaches pin density 0.143 for PD_RISC_CORE
[05/04 15:10:44     97s] InitPadU 0.351 -> 0.650 for PD_RISC_CORE
[05/04 15:10:44     97s] Initial padding reaches pin density 0.304 for top
[05/04 15:10:44     97s] InitPadU 0.640 -> 0.795 for top
[05/04 15:10:44     97s] Identified 426 spare or floating instances, with no clusters.
[05/04 15:10:44     97s] 
[05/04 15:10:44     97s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1908.2M
[05/04 15:10:44     97s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.030, REAL:0.025, MEM:1908.2M
[05/04 15:10:44     97s] === lastAutoLevel = 10 
[05/04 15:10:44     97s] Init WL Bound For Global Placement... 
[05/04 15:10:44     97s] OPERPROF: Starting spInitNetWt at level 1, MEM:1908.2M
[05/04 15:10:44     97s] 0 delay mode for cte enabled initNetWt.
[05/04 15:10:44     97s] no activity file in design. spp won't run.
[05/04 15:10:44     97s] [spp] 0
[05/04 15:10:44     97s] [adp] 0:1:1:3
[05/04 15:10:49    102s] 0 delay mode for cte disabled initNetWt.
[05/04 15:10:49    102s] OPERPROF: Finished spInitNetWt at level 1, CPU:5.060, REAL:5.011, MEM:1906.2M
[05/04 15:10:49    102s] Clock gating cells determined by native netlist tracing.
[05/04 15:10:49    102s] no activity file in design. spp won't run.
[05/04 15:10:49    102s] no activity file in design. spp won't run.
[05/04 15:10:49    102s] OPERPROF: Starting npMain at level 1, MEM:1906.2M
[05/04 15:10:51    102s] OPERPROF:   Starting npPlace at level 2, MEM:1914.2M
[05/04 15:10:53    104s] Iteration  1: Total net bbox = 5.328e+05 (2.77e+05 2.56e+05)
[05/04 15:10:53    104s]               Est.  stn bbox = 5.807e+05 (3.01e+05 2.80e+05)
[05/04 15:10:53    104s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1825.2M
[05/04 15:10:53    104s] Iteration  2: Total net bbox = 5.328e+05 (2.77e+05 2.56e+05)
[05/04 15:10:53    104s]               Est.  stn bbox = 5.807e+05 (3.01e+05 2.80e+05)
[05/04 15:10:53    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1826.2M
[05/04 15:10:53    105s] OPERPROF:     Starting InitSKP at level 3, MEM:1867.5M
[05/04 15:11:14    126s] *** Finished SKP initialization (cpu=0:00:21.5, real=0:00:21.0)***
[05/04 15:11:14    126s] OPERPROF:     Finished InitSKP at level 3, CPU:21.540, REAL:21.540, MEM:2166.9M
[05/04 15:11:16    128s] 
[05/04 15:11:16    128s] Active views After View pruning: 
[05/04 15:11:16    128s] func_worst_scenario
[05/04 15:11:17    129s] exp_mt_sequential is set from setPlaceMode option to 1
[05/04 15:11:17    129s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/04 15:11:17    129s] place_exp_mt_interval set to default 32
[05/04 15:11:17    129s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/04 15:11:39    150s] Iteration  3: Total net bbox = 4.821e+05 (2.26e+05 2.56e+05)
[05/04 15:11:39    150s]               Est.  stn bbox = 5.788e+05 (2.68e+05 3.11e+05)
[05/04 15:11:39    150s]               cpu = 0:00:46.0 real = 0:00:46.0 mem = 2151.4M
[05/04 15:12:19    190s] Iteration  4: Total net bbox = 5.482e+05 (2.59e+05 2.89e+05)
[05/04 15:12:19    190s]               Est.  stn bbox = 6.715e+05 (3.16e+05 3.55e+05)
[05/04 15:12:19    190s]               cpu = 0:00:39.8 real = 0:00:40.0 mem = 2249.9M
[05/04 15:12:19    190s] Iteration  5: Total net bbox = 5.482e+05 (2.59e+05 2.89e+05)
[05/04 15:12:19    190s]               Est.  stn bbox = 6.715e+05 (3.16e+05 3.55e+05)
[05/04 15:12:19    190s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2249.9M
[05/04 15:12:19    190s] OPERPROF:   Finished npPlace at level 2, CPU:87.820, REAL:87.828, MEM:2249.9M
[05/04 15:12:19    190s] OPERPROF: Finished npMain at level 1, CPU:88.250, REAL:89.262, MEM:2249.9M
[05/04 15:12:19    190s] OPERPROF: Starting npMain at level 1, MEM:2249.9M
[05/04 15:12:19    191s] OPERPROF:   Starting npPlace at level 2, MEM:2249.9M
[05/04 15:12:59    231s] Iteration  6: Total net bbox = 6.386e+05 (3.23e+05 3.16e+05)
[05/04 15:12:59    231s]               Est.  stn bbox = 7.778e+05 (3.91e+05 3.87e+05)
[05/04 15:12:59    231s]               cpu = 0:00:39.6 real = 0:00:39.0 mem = 2136.5M
[05/04 15:12:59    231s] OPERPROF:   Finished npPlace at level 2, CPU:40.100, REAL:40.099, MEM:2136.5M
[05/04 15:13:00    231s] OPERPROF: Finished npMain at level 1, CPU:40.870, REAL:40.819, MEM:2136.5M
[05/04 15:13:00    231s] Iteration  7: Total net bbox = 6.575e+05 (3.32e+05 3.25e+05)
[05/04 15:13:00    231s]               Est.  stn bbox = 7.972e+05 (4.01e+05 3.97e+05)
[05/04 15:13:00    231s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2136.5M
[05/04 15:13:00    231s] Iteration  8: Total net bbox = 6.575e+05 (3.32e+05 3.25e+05)
[05/04 15:13:00    231s]               Est.  stn bbox = 7.972e+05 (4.01e+05 3.97e+05)
[05/04 15:13:00    231s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2136.5M
[05/04 15:13:00    231s] OPERPROF: Starting npMain at level 1, MEM:2136.5M
[05/04 15:13:00    232s] OPERPROF:   Starting npPlace at level 2, MEM:2136.5M
[05/04 15:13:40    272s] OPERPROF:   Finished npPlace at level 2, CPU:39.860, REAL:39.841, MEM:2122.1M
[05/04 15:13:40    272s] OPERPROF: Finished npMain at level 1, CPU:40.550, REAL:40.540, MEM:2122.1M
[05/04 15:13:40    272s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2122.1M
[05/04 15:13:40    272s] Starting Early Global Route rough congestion estimation: mem = 2122.1M
[05/04 15:13:40    272s] (I)       Started Loading and Dumping File ( Curr Mem: 2122.07 MB )
[05/04 15:13:40    272s] (I)       Reading DB...
[05/04 15:13:40    272s] (I)       Read data from FE... (mem=2122.1M)
[05/04 15:13:40    272s] (I)       Read nodes and places... (mem=2122.1M)
[05/04 15:13:40    272s] (I)       Done Read nodes and places (cpu=0.040s, mem=2122.1M)
[05/04 15:13:40    272s] (I)       Read nets... (mem=2122.1M)
[05/04 15:13:40    272s] (I)       Done Read nets (cpu=0.130s, mem=2122.1M)
[05/04 15:13:40    272s] (I)       Done Read data from FE (cpu=0.170s, mem=2122.1M)
[05/04 15:13:40    272s] (I)       before initializing RouteDB syMemory usage = 2122.1 MB
[05/04 15:13:40    272s] (I)       Print mode             : 2
[05/04 15:13:40    272s] (I)       Stop if highly congested: false
[05/04 15:13:40    272s] (I)       Honor MSV route constraint: false
[05/04 15:13:40    272s] (I)       Maximum routing layer  : 127
[05/04 15:13:40    272s] (I)       Minimum routing layer  : 2
[05/04 15:13:40    272s] (I)       Supply scale factor H  : 1.00
[05/04 15:13:40    272s] (I)       Supply scale factor V  : 1.00
[05/04 15:13:40    272s] (I)       Tracks used by clock wire: 0
[05/04 15:13:40    272s] (I)       Reverse direction      : 
[05/04 15:13:40    272s] (I)       Honor partition pin guides: true
[05/04 15:13:40    272s] (I)       Route selected nets only: false
[05/04 15:13:40    272s] (I)       Route secondary PG pins: false
[05/04 15:13:40    272s] (I)       Second PG max fanout   : 2147483647
[05/04 15:13:40    272s] (I)       Assign partition pins  : false
[05/04 15:13:40    272s] (I)       Support large GCell    : true
[05/04 15:13:40    272s] (I)       Number of rows per GCell: 15
[05/04 15:13:40    272s] (I)       Max num rows per GCell : 32
[05/04 15:13:40    272s] (I)       Apply function for special wires: true
[05/04 15:13:40    272s] (I)       Layer by layer blockage reading: true
[05/04 15:13:40    272s] (I)       Offset calculation fix : true
[05/04 15:13:40    272s] (I)       Route stripe layer range: 
[05/04 15:13:40    272s] (I)       Honor partition fences : 
[05/04 15:13:40    272s] (I)       Honor partition pin    : 
[05/04 15:13:40    272s] (I)       Honor partition fences with feedthrough: 
[05/04 15:13:40    272s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:13:40    272s] (I)       Use row-based GCell size
[05/04 15:13:40    272s] (I)       Use row-based GCell align
[05/04 15:13:40    272s] (I)       GCell unit size   : 1672
[05/04 15:13:40    272s] (I)       GCell multiplier  : 15
[05/04 15:13:40    272s] (I)       GCell row height  : 1672
[05/04 15:13:40    272s] (I)       Actual row height : 1672
[05/04 15:13:40    272s] (I)       GCell align ref   : 10032 10032
[05/04 15:13:40    272s] [NR-eGR] Track table information for default rule: 
[05/04 15:13:40    272s] [NR-eGR] M1 has no routable track
[05/04 15:13:40    272s] [NR-eGR] M2 has single uniform track structure
[05/04 15:13:40    272s] [NR-eGR] M3 has single uniform track structure
[05/04 15:13:40    272s] [NR-eGR] M4 has single uniform track structure
[05/04 15:13:40    272s] [NR-eGR] M5 has single uniform track structure
[05/04 15:13:40    272s] [NR-eGR] M6 has single uniform track structure
[05/04 15:13:40    272s] [NR-eGR] M7 has single uniform track structure
[05/04 15:13:40    272s] [NR-eGR] M8 has single uniform track structure
[05/04 15:13:40    272s] [NR-eGR] M9 has single uniform track structure
[05/04 15:13:40    272s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:13:40    272s] (I)       ===========================================================================
[05/04 15:13:40    272s] (I)       == Report All Rule Vias ==
[05/04 15:13:40    272s] (I)       ===========================================================================
[05/04 15:13:40    272s] (I)        Via Rule : (Default)
[05/04 15:13:40    272s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:13:40    272s] (I)       ---------------------------------------------------------------------------
[05/04 15:13:40    272s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/04 15:13:40    272s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:13:40    272s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:13:40    272s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:13:40    272s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:13:40    272s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:13:40    272s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:13:40    272s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:13:40    272s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:13:40    272s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:13:40    272s] (I)       ===========================================================================
[05/04 15:13:40    272s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2122.07 MB )
[05/04 15:13:40    272s] [NR-eGR] Read 96879 PG shapes
[05/04 15:13:40    272s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:40    272s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:13:40    272s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:13:40    272s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:13:40    272s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:13:40    272s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:13:40    272s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:13:40    272s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:13:40    272s] (I)       readDataFromPlaceDB
[05/04 15:13:40    272s] (I)       Read net information..
[05/04 15:13:41    272s] [NR-eGR] Read numTotalNets=44717  numIgnoredNets=0
[05/04 15:13:41    272s] (I)       Read testcase time = 0.020 seconds
[05/04 15:13:41    272s] 
[05/04 15:13:41    272s] (I)       early_global_route_priority property id does not exist.
[05/04 15:13:41    272s] (I)       Start initializing grid graph
[05/04 15:13:41    272s] (I)       End initializing grid graph
[05/04 15:13:41    272s] (I)       Model blockages into capacity
[05/04 15:13:41    272s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:13:41    272s] (I)       Started Modeling ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Started Modeling Layer 1 ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Started Modeling Layer 2 ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:13:41    272s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Started Modeling Layer 3 ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:13:41    272s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Started Modeling Layer 4 ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:13:41    272s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Started Modeling Layer 5 ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:13:41    272s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Started Modeling Layer 6 ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:13:41    272s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Started Modeling Layer 7 ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:13:41    272s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Started Modeling Layer 8 ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:13:41    272s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Started Modeling Layer 9 ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:13:41    272s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Started Modeling Layer 10 ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:13:41    272s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       -- layer congestion ratio --
[05/04 15:13:41    272s] (I)       Layer 1 : 0.100000
[05/04 15:13:41    272s] (I)       Layer 2 : 0.700000
[05/04 15:13:41    272s] (I)       Layer 3 : 0.700000
[05/04 15:13:41    272s] (I)       Layer 4 : 0.700000
[05/04 15:13:41    272s] (I)       Layer 5 : 0.700000
[05/04 15:13:41    272s] (I)       Layer 6 : 0.700000
[05/04 15:13:41    272s] (I)       Layer 7 : 0.700000
[05/04 15:13:41    272s] (I)       Layer 8 : 0.700000
[05/04 15:13:41    272s] (I)       Layer 9 : 0.700000
[05/04 15:13:41    272s] (I)       Layer 10 : 0.700000
[05/04 15:13:41    272s] (I)       ----------------------------
[05/04 15:13:41    272s] (I)       Number of ignored nets = 0
[05/04 15:13:41    272s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:13:41    272s] (I)       Number of clock nets = 107.  Ignored: No
[05/04 15:13:41    272s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:13:41    272s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:13:41    272s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:13:41    272s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:13:41    272s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:13:41    272s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:13:41    272s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:13:41    272s] [NR-eGR] There are 107 clock nets ( 0 with NDR ).
[05/04 15:13:41    272s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2122.1 MB
[05/04 15:13:41    272s] (I)       Ndr track 0 does not exist
[05/04 15:13:41    272s] (I)       Layer1  viaCost=300.00
[05/04 15:13:41    272s] (I)       Layer2  viaCost=200.00
[05/04 15:13:41    272s] (I)       Layer3  viaCost=100.00
[05/04 15:13:41    272s] (I)       Layer4  viaCost=100.00
[05/04 15:13:41    272s] (I)       Layer5  viaCost=100.00
[05/04 15:13:41    272s] (I)       Layer6  viaCost=100.00
[05/04 15:13:41    272s] (I)       Layer7  viaCost=100.00
[05/04 15:13:41    272s] (I)       Layer8  viaCost=100.00
[05/04 15:13:41    272s] (I)       Layer9  viaCost=300.00
[05/04 15:13:41    272s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:13:41    272s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:13:41    272s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:13:41    272s] (I)       Site width          :   152  (dbu)
[05/04 15:13:41    272s] (I)       Row height          :  1672  (dbu)
[05/04 15:13:41    272s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:13:41    272s] (I)       GCell width         : 25080  (dbu)
[05/04 15:13:41    272s] (I)       GCell height        : 25080  (dbu)
[05/04 15:13:41    272s] (I)       Grid                :    33    30    10
[05/04 15:13:41    272s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:13:41    272s] (I)       Vertical capacity   :     0 25080     0 25080     0 25080     0 25080     0 25080
[05/04 15:13:41    272s] (I)       Horizontal capacity :     0     0 25080     0 25080     0 25080     0 25080     0
[05/04 15:13:41    272s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:13:41    272s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:13:41    272s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:13:41    272s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:13:41    272s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:13:41    272s] (I)       Num tracks per GCell: 250.80 165.00 82.50 82.50 41.25 41.25 20.62 20.62 10.31  5.16
[05/04 15:13:41    272s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:13:41    272s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:13:41    272s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:13:41    272s] (I)       --------------------------------------------------------
[05/04 15:13:41    272s] 
[05/04 15:13:41    272s] [NR-eGR] ============ Routing rule table ============
[05/04 15:13:41    272s] [NR-eGR] Rule id: 0  Nets: 44717 
[05/04 15:13:41    272s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:13:41    272s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:13:41    272s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:13:41    272s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:13:41    272s] [NR-eGR] ========================================
[05/04 15:13:41    272s] [NR-eGR] 
[05/04 15:13:41    272s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:13:41    272s] (I)       blocked tracks on layer2 : = 81833 / 161820 (50.57%)
[05/04 15:13:41    272s] (I)       blocked tracks on layer3 : = 40688 / 80322 (50.66%)
[05/04 15:13:41    272s] (I)       blocked tracks on layer4 : = 40935 / 80910 (50.59%)
[05/04 15:13:41    272s] (I)       blocked tracks on layer5 : = 21078 / 40128 (52.53%)
[05/04 15:13:41    272s] (I)       blocked tracks on layer6 : = 3822 / 40440 (9.45%)
[05/04 15:13:41    272s] (I)       blocked tracks on layer7 : = 2375 / 20064 (11.84%)
[05/04 15:13:41    272s] (I)       blocked tracks on layer8 : = 1760 / 20220 (8.70%)
[05/04 15:13:41    272s] (I)       blocked tracks on layer9 : = 0 / 10032 (0.00%)
[05/04 15:13:41    272s] (I)       blocked tracks on layer10 : = 0 / 5040 (0.00%)
[05/04 15:13:41    272s] (I)       After initializing earlyGlobalRoute syMemory usage = 2122.1 MB
[05/04 15:13:41    272s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       ============= Initialization =============
[05/04 15:13:41    272s] (I)       numLocalWires=202775  numGlobalNetBranches=52380  numLocalNetBranches=49203
[05/04 15:13:41    272s] (I)       totalPins=167037  totalGlobalPin=33934 (20.32%)
[05/04 15:13:41    272s] (I)       Started Build MST ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Generate topology with single threads
[05/04 15:13:41    272s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       total 2D Cap : 282366 = (92318 H, 190048 V)
[05/04 15:13:41    272s] (I)       ============  Phase 1a Route ============
[05/04 15:13:41    272s] (I)       Started Phase 1a ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:13:41    272s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Usage: 32741 = (16281 H, 16460 V) = (17.64% H, 8.66% V) = (4.083e+05um H, 4.128e+05um V)
[05/04 15:13:41    272s] (I)       
[05/04 15:13:41    272s] (I)       ============  Phase 1b Route ============
[05/04 15:13:41    272s] (I)       Started Phase 1b ( Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.07 MB )
[05/04 15:13:41    272s] (I)       Usage: 32750 = (16281 H, 16469 V) = (17.64% H, 8.67% V) = (4.083e+05um H, 4.130e+05um V)
[05/04 15:13:41    272s] (I)       
[05/04 15:13:41    272s] (I)       earlyGlobalRoute overflow: 0.61% H + 0.00% V
[05/04 15:13:41    272s] 
[05/04 15:13:41    272s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.30% H + 0.00% V
[05/04 15:13:41    272s] Finished Early Global Route rough congestion estimation: mem = 2122.1M
[05/04 15:13:41    272s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.310, REAL:0.309, MEM:2122.1M
[05/04 15:13:41    272s] earlyGlobalRoute rough estimation gcell size 15 row height
[05/04 15:13:41    272s] OPERPROF: Starting CDPad at level 1, MEM:2122.1M
[05/04 15:13:41    272s] CDPadU 0.784 -> 0.784. R=0.618, N=42013, GS=25.080
[05/04 15:13:41    272s] OPERPROF: Finished CDPad at level 1, CPU:0.200, REAL:0.202, MEM:2122.1M
[05/04 15:13:41    272s] OPERPROF: Starting npMain at level 1, MEM:2122.1M
[05/04 15:13:41    273s] OPERPROF:   Starting npPlace at level 2, MEM:2122.1M
[05/04 15:13:42    274s] OPERPROF:   Finished npPlace at level 2, CPU:0.810, REAL:0.806, MEM:2105.1M
[05/04 15:13:42    274s] OPERPROF: Finished npMain at level 1, CPU:1.450, REAL:1.452, MEM:2105.1M
[05/04 15:13:42    274s] Global placement CDP skipped at cutLevel 9.
[05/04 15:13:42    274s] Iteration  9: Total net bbox = 7.206e+05 (3.68e+05 3.53e+05)
[05/04 15:13:42    274s]               Est.  stn bbox = 8.769e+05 (4.45e+05 4.32e+05)
[05/04 15:13:42    274s]               cpu = 0:00:42.6 real = 0:00:42.0 mem = 2105.1M
[05/04 15:13:42    274s] Iteration 10: Total net bbox = 7.206e+05 (3.68e+05 3.53e+05)
[05/04 15:13:42    274s]               Est.  stn bbox = 8.769e+05 (4.45e+05 4.32e+05)
[05/04 15:13:42    274s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2105.1M
[05/04 15:13:42    274s] OPERPROF: Starting npMain at level 1, MEM:2105.1M
[05/04 15:13:43    275s] OPERPROF:   Starting npPlace at level 2, MEM:2105.1M
[05/04 15:14:17    308s] OPERPROF:   Finished npPlace at level 2, CPU:33.630, REAL:33.623, MEM:2111.5M
[05/04 15:14:17    308s] OPERPROF: Finished npMain at level 1, CPU:34.270, REAL:34.263, MEM:2111.5M
[05/04 15:14:17    308s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2111.5M
[05/04 15:14:17    308s] Starting Early Global Route rough congestion estimation: mem = 2111.5M
[05/04 15:14:17    308s] (I)       Started Loading and Dumping File ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    308s] (I)       Reading DB...
[05/04 15:14:17    308s] (I)       Read data from FE... (mem=2111.5M)
[05/04 15:14:17    308s] (I)       Read nodes and places... (mem=2111.5M)
[05/04 15:14:17    308s] (I)       Done Read nodes and places (cpu=0.040s, mem=2111.5M)
[05/04 15:14:17    308s] (I)       Read nets... (mem=2111.5M)
[05/04 15:14:17    308s] (I)       Done Read nets (cpu=0.120s, mem=2111.5M)
[05/04 15:14:17    308s] (I)       Done Read data from FE (cpu=0.160s, mem=2111.5M)
[05/04 15:14:17    308s] (I)       before initializing RouteDB syMemory usage = 2111.5 MB
[05/04 15:14:17    308s] (I)       Print mode             : 2
[05/04 15:14:17    308s] (I)       Stop if highly congested: false
[05/04 15:14:17    308s] (I)       Honor MSV route constraint: false
[05/04 15:14:17    308s] (I)       Maximum routing layer  : 127
[05/04 15:14:17    308s] (I)       Minimum routing layer  : 2
[05/04 15:14:17    308s] (I)       Supply scale factor H  : 1.00
[05/04 15:14:17    308s] (I)       Supply scale factor V  : 1.00
[05/04 15:14:17    308s] (I)       Tracks used by clock wire: 0
[05/04 15:14:17    308s] (I)       Reverse direction      : 
[05/04 15:14:17    308s] (I)       Honor partition pin guides: true
[05/04 15:14:17    308s] (I)       Route selected nets only: false
[05/04 15:14:17    308s] (I)       Route secondary PG pins: false
[05/04 15:14:17    308s] (I)       Second PG max fanout   : 2147483647
[05/04 15:14:17    308s] (I)       Assign partition pins  : false
[05/04 15:14:17    308s] (I)       Support large GCell    : true
[05/04 15:14:17    308s] (I)       Number of rows per GCell: 8
[05/04 15:14:17    308s] (I)       Max num rows per GCell : 32
[05/04 15:14:17    308s] (I)       Apply function for special wires: true
[05/04 15:14:17    308s] (I)       Layer by layer blockage reading: true
[05/04 15:14:17    308s] (I)       Offset calculation fix : true
[05/04 15:14:17    308s] (I)       Route stripe layer range: 
[05/04 15:14:17    308s] (I)       Honor partition fences : 
[05/04 15:14:17    308s] (I)       Honor partition pin    : 
[05/04 15:14:17    308s] (I)       Honor partition fences with feedthrough: 
[05/04 15:14:17    308s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:14:17    308s] (I)       Use row-based GCell size
[05/04 15:14:17    308s] (I)       Use row-based GCell align
[05/04 15:14:17    308s] (I)       GCell unit size   : 1672
[05/04 15:14:17    308s] (I)       GCell multiplier  : 8
[05/04 15:14:17    308s] (I)       GCell row height  : 1672
[05/04 15:14:17    308s] (I)       Actual row height : 1672
[05/04 15:14:17    308s] (I)       GCell align ref   : 10032 10032
[05/04 15:14:17    308s] [NR-eGR] Track table information for default rule: 
[05/04 15:14:17    308s] [NR-eGR] M1 has no routable track
[05/04 15:14:17    308s] [NR-eGR] M2 has single uniform track structure
[05/04 15:14:17    308s] [NR-eGR] M3 has single uniform track structure
[05/04 15:14:17    308s] [NR-eGR] M4 has single uniform track structure
[05/04 15:14:17    308s] [NR-eGR] M5 has single uniform track structure
[05/04 15:14:17    308s] [NR-eGR] M6 has single uniform track structure
[05/04 15:14:17    308s] [NR-eGR] M7 has single uniform track structure
[05/04 15:14:17    308s] [NR-eGR] M8 has single uniform track structure
[05/04 15:14:17    308s] [NR-eGR] M9 has single uniform track structure
[05/04 15:14:17    308s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:14:17    308s] (I)       ===========================================================================
[05/04 15:14:17    308s] (I)       == Report All Rule Vias ==
[05/04 15:14:17    308s] (I)       ===========================================================================
[05/04 15:14:17    308s] (I)        Via Rule : (Default)
[05/04 15:14:17    308s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:14:17    308s] (I)       ---------------------------------------------------------------------------
[05/04 15:14:17    308s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/04 15:14:17    309s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:14:17    309s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:14:17    309s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:14:17    309s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:14:17    309s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:14:17    309s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:14:17    309s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:14:17    309s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:14:17    309s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:14:17    309s] (I)       ===========================================================================
[05/04 15:14:17    309s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] [NR-eGR] Read 96879 PG shapes
[05/04 15:14:17    309s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:14:17    309s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:14:17    309s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:14:17    309s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:14:17    309s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:14:17    309s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:14:17    309s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:14:17    309s] (I)       readDataFromPlaceDB
[05/04 15:14:17    309s] (I)       Read net information..
[05/04 15:14:17    309s] [NR-eGR] Read numTotalNets=44717  numIgnoredNets=0
[05/04 15:14:17    309s] (I)       Read testcase time = 0.020 seconds
[05/04 15:14:17    309s] 
[05/04 15:14:17    309s] (I)       early_global_route_priority property id does not exist.
[05/04 15:14:17    309s] (I)       Start initializing grid graph
[05/04 15:14:17    309s] (I)       End initializing grid graph
[05/04 15:14:17    309s] (I)       Model blockages into capacity
[05/04 15:14:17    309s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:14:17    309s] (I)       Started Modeling ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Started Modeling Layer 1 ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Started Modeling Layer 2 ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:14:17    309s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Started Modeling Layer 3 ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:14:17    309s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Started Modeling Layer 4 ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:14:17    309s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Started Modeling Layer 5 ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:14:17    309s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Started Modeling Layer 6 ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:14:17    309s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Started Modeling Layer 7 ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:14:17    309s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Started Modeling Layer 8 ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:14:17    309s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Started Modeling Layer 9 ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:14:17    309s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Started Modeling Layer 10 ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:14:17    309s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       -- layer congestion ratio --
[05/04 15:14:17    309s] (I)       Layer 1 : 0.100000
[05/04 15:14:17    309s] (I)       Layer 2 : 0.700000
[05/04 15:14:17    309s] (I)       Layer 3 : 0.700000
[05/04 15:14:17    309s] (I)       Layer 4 : 0.700000
[05/04 15:14:17    309s] (I)       Layer 5 : 0.700000
[05/04 15:14:17    309s] (I)       Layer 6 : 0.700000
[05/04 15:14:17    309s] (I)       Layer 7 : 0.700000
[05/04 15:14:17    309s] (I)       Layer 8 : 0.700000
[05/04 15:14:17    309s] (I)       Layer 9 : 0.700000
[05/04 15:14:17    309s] (I)       Layer 10 : 0.700000
[05/04 15:14:17    309s] (I)       ----------------------------
[05/04 15:14:17    309s] (I)       Number of ignored nets = 0
[05/04 15:14:17    309s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:14:17    309s] (I)       Number of clock nets = 107.  Ignored: No
[05/04 15:14:17    309s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:14:17    309s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:14:17    309s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:14:17    309s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:14:17    309s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:14:17    309s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:14:17    309s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:14:17    309s] [NR-eGR] There are 107 clock nets ( 0 with NDR ).
[05/04 15:14:17    309s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2111.5 MB
[05/04 15:14:17    309s] (I)       Ndr track 0 does not exist
[05/04 15:14:17    309s] (I)       Layer1  viaCost=300.00
[05/04 15:14:17    309s] (I)       Layer2  viaCost=200.00
[05/04 15:14:17    309s] (I)       Layer3  viaCost=100.00
[05/04 15:14:17    309s] (I)       Layer4  viaCost=100.00
[05/04 15:14:17    309s] (I)       Layer5  viaCost=100.00
[05/04 15:14:17    309s] (I)       Layer6  viaCost=100.00
[05/04 15:14:17    309s] (I)       Layer7  viaCost=100.00
[05/04 15:14:17    309s] (I)       Layer8  viaCost=100.00
[05/04 15:14:17    309s] (I)       Layer9  viaCost=300.00
[05/04 15:14:17    309s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:14:17    309s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:14:17    309s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:14:17    309s] (I)       Site width          :   152  (dbu)
[05/04 15:14:17    309s] (I)       Row height          :  1672  (dbu)
[05/04 15:14:17    309s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:14:17    309s] (I)       GCell width         : 13376  (dbu)
[05/04 15:14:17    309s] (I)       GCell height        : 13376  (dbu)
[05/04 15:14:17    309s] (I)       Grid                :    62    56    10
[05/04 15:14:17    309s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:14:17    309s] (I)       Vertical capacity   :     0 13376     0 13376     0 13376     0 13376     0 13376
[05/04 15:14:17    309s] (I)       Horizontal capacity :     0     0 13376     0 13376     0 13376     0 13376     0
[05/04 15:14:17    309s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:14:17    309s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:14:17    309s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:14:17    309s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:14:17    309s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:14:17    309s] (I)       Num tracks per GCell: 133.76 88.00 44.00 44.00 22.00 22.00 11.00 11.00  5.50  2.75
[05/04 15:14:17    309s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:14:17    309s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:14:17    309s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:14:17    309s] (I)       --------------------------------------------------------
[05/04 15:14:17    309s] 
[05/04 15:14:17    309s] [NR-eGR] ============ Routing rule table ============
[05/04 15:14:17    309s] [NR-eGR] Rule id: 0  Nets: 44717 
[05/04 15:14:17    309s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:14:17    309s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:14:17    309s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:14:17    309s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:14:17    309s] [NR-eGR] ========================================
[05/04 15:14:17    309s] [NR-eGR] 
[05/04 15:14:17    309s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:14:17    309s] (I)       blocked tracks on layer2 : = 145622 / 302064 (48.21%)
[05/04 15:14:17    309s] (I)       blocked tracks on layer3 : = 71108 / 150908 (47.12%)
[05/04 15:14:17    309s] (I)       blocked tracks on layer4 : = 72838 / 151032 (48.23%)
[05/04 15:14:17    309s] (I)       blocked tracks on layer5 : = 36709 / 75392 (48.69%)
[05/04 15:14:17    309s] (I)       blocked tracks on layer6 : = 5216 / 75488 (6.91%)
[05/04 15:14:17    309s] (I)       blocked tracks on layer7 : = 4090 / 37696 (10.85%)
[05/04 15:14:17    309s] (I)       blocked tracks on layer8 : = 3208 / 37744 (8.50%)
[05/04 15:14:17    309s] (I)       blocked tracks on layer9 : = 0 / 18848 (0.00%)
[05/04 15:14:17    309s] (I)       blocked tracks on layer10 : = 0 / 9408 (0.00%)
[05/04 15:14:17    309s] (I)       After initializing earlyGlobalRoute syMemory usage = 2111.5 MB
[05/04 15:14:17    309s] (I)       Finished Loading and Dumping File ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       ============= Initialization =============
[05/04 15:14:17    309s] (I)       numLocalWires=173808  numGlobalNetBranches=51148  numLocalNetBranches=35923
[05/04 15:14:17    309s] (I)       totalPins=167037  totalGlobalPin=55274 (33.09%)
[05/04 15:14:17    309s] (I)       Started Build MST ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Generate topology with single threads
[05/04 15:14:17    309s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       total 2D Cap : 543717 = (179230 H, 364487 V)
[05/04 15:14:17    309s] (I)       ============  Phase 1a Route ============
[05/04 15:14:17    309s] (I)       Started Phase 1a ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:14:17    309s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Usage: 64561 = (32209 H, 32352 V) = (17.97% H, 8.88% V) = (4.308e+05um H, 4.327e+05um V)
[05/04 15:14:17    309s] (I)       
[05/04 15:14:17    309s] (I)       ============  Phase 1b Route ============
[05/04 15:14:17    309s] (I)       Started Phase 1b ( Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.51 MB )
[05/04 15:14:17    309s] (I)       Usage: 64575 = (32210 H, 32365 V) = (17.97% H, 8.88% V) = (4.308e+05um H, 4.329e+05um V)
[05/04 15:14:17    309s] (I)       
[05/04 15:14:17    309s] (I)       earlyGlobalRoute overflow: 1.08% H + 0.00% V
[05/04 15:14:17    309s] 
[05/04 15:14:17    309s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.46% H + 0.00% V
[05/04 15:14:17    309s] Finished Early Global Route rough congestion estimation: mem = 2111.5M
[05/04 15:14:17    309s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.330, REAL:0.332, MEM:2111.5M
[05/04 15:14:17    309s] earlyGlobalRoute rough estimation gcell size 8 row height
[05/04 15:14:17    309s] OPERPROF: Starting CDPad at level 1, MEM:2111.5M
[05/04 15:14:17    309s] CDPadU 0.784 -> 0.785. R=0.618, N=42013, GS=13.376
[05/04 15:14:17    309s] OPERPROF: Finished CDPad at level 1, CPU:0.210, REAL:0.215, MEM:2111.5M
[05/04 15:14:17    309s] OPERPROF: Starting npMain at level 1, MEM:2111.5M
[05/04 15:14:18    309s] OPERPROF:   Starting npPlace at level 2, MEM:2111.5M
[05/04 15:14:19    310s] OPERPROF:   Finished npPlace at level 2, CPU:0.800, REAL:0.800, MEM:2102.5M
[05/04 15:14:19    310s] OPERPROF: Finished npMain at level 1, CPU:1.430, REAL:1.431, MEM:2102.5M
[05/04 15:14:19    310s] Global placement CDP skipped at cutLevel 11.
[05/04 15:14:19    310s] Iteration 11: Total net bbox = 7.451e+05 (3.80e+05 3.65e+05)
[05/04 15:14:19    310s]               Est.  stn bbox = 9.053e+05 (4.61e+05 4.45e+05)
[05/04 15:14:19    310s]               cpu = 0:00:36.4 real = 0:00:37.0 mem = 2102.5M
[05/04 15:14:19    310s] Iteration 12: Total net bbox = 7.451e+05 (3.80e+05 3.65e+05)
[05/04 15:14:19    310s]               Est.  stn bbox = 9.053e+05 (4.61e+05 4.45e+05)
[05/04 15:14:19    310s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2102.5M
[05/04 15:14:19    310s] OPERPROF: Starting npMain at level 1, MEM:2102.5M
[05/04 15:14:19    311s] OPERPROF:   Starting npPlace at level 2, MEM:2102.5M
[05/04 15:14:54    346s] OPERPROF:   Finished npPlace at level 2, CPU:34.820, REAL:34.797, MEM:2090.1M
[05/04 15:14:54    346s] OPERPROF: Finished npMain at level 1, CPU:35.490, REAL:35.428, MEM:2090.1M
[05/04 15:14:54    346s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2090.1M
[05/04 15:14:54    346s] Starting Early Global Route rough congestion estimation: mem = 2090.1M
[05/04 15:14:54    346s] (I)       Started Loading and Dumping File ( Curr Mem: 2090.09 MB )
[05/04 15:14:54    346s] (I)       Reading DB...
[05/04 15:14:54    346s] (I)       Read data from FE... (mem=2090.1M)
[05/04 15:14:54    346s] (I)       Read nodes and places... (mem=2090.1M)
[05/04 15:14:54    346s] (I)       Done Read nodes and places (cpu=0.040s, mem=2090.1M)
[05/04 15:14:54    346s] (I)       Read nets... (mem=2090.1M)
[05/04 15:14:54    346s] (I)       Done Read nets (cpu=0.130s, mem=2090.1M)
[05/04 15:14:54    346s] (I)       Done Read data from FE (cpu=0.170s, mem=2090.1M)
[05/04 15:14:54    346s] (I)       before initializing RouteDB syMemory usage = 2090.1 MB
[05/04 15:14:54    346s] (I)       Print mode             : 2
[05/04 15:14:54    346s] (I)       Stop if highly congested: false
[05/04 15:14:54    346s] (I)       Honor MSV route constraint: false
[05/04 15:14:54    346s] (I)       Maximum routing layer  : 127
[05/04 15:14:54    346s] (I)       Minimum routing layer  : 2
[05/04 15:14:54    346s] (I)       Supply scale factor H  : 1.00
[05/04 15:14:54    346s] (I)       Supply scale factor V  : 1.00
[05/04 15:14:54    346s] (I)       Tracks used by clock wire: 0
[05/04 15:14:54    346s] (I)       Reverse direction      : 
[05/04 15:14:54    346s] (I)       Honor partition pin guides: true
[05/04 15:14:54    346s] (I)       Route selected nets only: false
[05/04 15:14:54    346s] (I)       Route secondary PG pins: false
[05/04 15:14:54    346s] (I)       Second PG max fanout   : 2147483647
[05/04 15:14:54    346s] (I)       Assign partition pins  : false
[05/04 15:14:54    346s] (I)       Support large GCell    : true
[05/04 15:14:54    346s] (I)       Number of rows per GCell: 4
[05/04 15:14:54    346s] (I)       Max num rows per GCell : 32
[05/04 15:14:54    346s] (I)       Apply function for special wires: true
[05/04 15:14:54    346s] (I)       Layer by layer blockage reading: true
[05/04 15:14:54    346s] (I)       Offset calculation fix : true
[05/04 15:14:54    346s] (I)       Route stripe layer range: 
[05/04 15:14:54    346s] (I)       Honor partition fences : 
[05/04 15:14:54    346s] (I)       Honor partition pin    : 
[05/04 15:14:54    346s] (I)       Honor partition fences with feedthrough: 
[05/04 15:14:54    346s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:14:54    346s] (I)       Use row-based GCell size
[05/04 15:14:54    346s] (I)       Use row-based GCell align
[05/04 15:14:54    346s] (I)       GCell unit size   : 1672
[05/04 15:14:54    346s] (I)       GCell multiplier  : 4
[05/04 15:14:54    346s] (I)       GCell row height  : 1672
[05/04 15:14:54    346s] (I)       Actual row height : 1672
[05/04 15:14:54    346s] (I)       GCell align ref   : 10032 10032
[05/04 15:14:54    346s] [NR-eGR] Track table information for default rule: 
[05/04 15:14:54    346s] [NR-eGR] M1 has no routable track
[05/04 15:14:54    346s] [NR-eGR] M2 has single uniform track structure
[05/04 15:14:54    346s] [NR-eGR] M3 has single uniform track structure
[05/04 15:14:54    346s] [NR-eGR] M4 has single uniform track structure
[05/04 15:14:54    346s] [NR-eGR] M5 has single uniform track structure
[05/04 15:14:54    346s] [NR-eGR] M6 has single uniform track structure
[05/04 15:14:54    346s] [NR-eGR] M7 has single uniform track structure
[05/04 15:14:54    346s] [NR-eGR] M8 has single uniform track structure
[05/04 15:14:54    346s] [NR-eGR] M9 has single uniform track structure
[05/04 15:14:54    346s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:14:54    346s] (I)       ===========================================================================
[05/04 15:14:54    346s] (I)       == Report All Rule Vias ==
[05/04 15:14:54    346s] (I)       ===========================================================================
[05/04 15:14:54    346s] (I)        Via Rule : (Default)
[05/04 15:14:54    346s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:14:54    346s] (I)       ---------------------------------------------------------------------------
[05/04 15:14:54    346s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/04 15:14:54    346s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:14:54    346s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:14:54    346s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:14:54    346s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:14:54    346s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:14:54    346s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:14:54    346s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:14:54    346s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:14:54    346s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:14:54    346s] (I)       ===========================================================================
[05/04 15:14:54    346s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2090.09 MB )
[05/04 15:14:54    346s] [NR-eGR] Read 96879 PG shapes
[05/04 15:14:54    346s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2090.09 MB )
[05/04 15:14:54    346s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:14:54    346s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:14:54    346s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:14:54    346s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:14:54    346s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:14:54    346s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:14:54    346s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:14:54    346s] (I)       readDataFromPlaceDB
[05/04 15:14:54    346s] (I)       Read net information..
[05/04 15:14:55    346s] [NR-eGR] Read numTotalNets=44717  numIgnoredNets=0
[05/04 15:14:55    346s] (I)       Read testcase time = 0.010 seconds
[05/04 15:14:55    346s] 
[05/04 15:14:55    346s] (I)       early_global_route_priority property id does not exist.
[05/04 15:14:55    346s] (I)       Start initializing grid graph
[05/04 15:14:55    346s] (I)       End initializing grid graph
[05/04 15:14:55    346s] (I)       Model blockages into capacity
[05/04 15:14:55    346s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:14:55    346s] (I)       Started Modeling ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Started Modeling Layer 1 ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Started Modeling Layer 2 ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:14:55    346s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Started Modeling Layer 3 ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:14:55    346s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Started Modeling Layer 4 ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:14:55    346s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Started Modeling Layer 5 ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:14:55    346s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Started Modeling Layer 6 ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:14:55    346s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Started Modeling Layer 7 ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:14:55    346s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Started Modeling Layer 8 ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:14:55    346s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Started Modeling Layer 9 ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:14:55    346s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Started Modeling Layer 10 ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:14:55    346s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       -- layer congestion ratio --
[05/04 15:14:55    346s] (I)       Layer 1 : 0.100000
[05/04 15:14:55    346s] (I)       Layer 2 : 0.700000
[05/04 15:14:55    346s] (I)       Layer 3 : 0.700000
[05/04 15:14:55    346s] (I)       Layer 4 : 0.700000
[05/04 15:14:55    346s] (I)       Layer 5 : 0.700000
[05/04 15:14:55    346s] (I)       Layer 6 : 0.700000
[05/04 15:14:55    346s] (I)       Layer 7 : 0.700000
[05/04 15:14:55    346s] (I)       Layer 8 : 0.700000
[05/04 15:14:55    346s] (I)       Layer 9 : 0.700000
[05/04 15:14:55    346s] (I)       Layer 10 : 0.700000
[05/04 15:14:55    346s] (I)       ----------------------------
[05/04 15:14:55    346s] (I)       Number of ignored nets = 0
[05/04 15:14:55    346s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:14:55    346s] (I)       Number of clock nets = 107.  Ignored: No
[05/04 15:14:55    346s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:14:55    346s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:14:55    346s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:14:55    346s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:14:55    346s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:14:55    346s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:14:55    346s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:14:55    346s] [NR-eGR] There are 107 clock nets ( 0 with NDR ).
[05/04 15:14:55    346s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2100.0 MB
[05/04 15:14:55    346s] (I)       Ndr track 0 does not exist
[05/04 15:14:55    346s] (I)       Layer1  viaCost=300.00
[05/04 15:14:55    346s] (I)       Layer2  viaCost=200.00
[05/04 15:14:55    346s] (I)       Layer3  viaCost=100.00
[05/04 15:14:55    346s] (I)       Layer4  viaCost=100.00
[05/04 15:14:55    346s] (I)       Layer5  viaCost=100.00
[05/04 15:14:55    346s] (I)       Layer6  viaCost=100.00
[05/04 15:14:55    346s] (I)       Layer7  viaCost=100.00
[05/04 15:14:55    346s] (I)       Layer8  viaCost=100.00
[05/04 15:14:55    346s] (I)       Layer9  viaCost=300.00
[05/04 15:14:55    346s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:14:55    346s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:14:55    346s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:14:55    346s] (I)       Site width          :   152  (dbu)
[05/04 15:14:55    346s] (I)       Row height          :  1672  (dbu)
[05/04 15:14:55    346s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:14:55    346s] (I)       GCell width         :  6688  (dbu)
[05/04 15:14:55    346s] (I)       GCell height        :  6688  (dbu)
[05/04 15:14:55    346s] (I)       Grid                :   123   111    10
[05/04 15:14:55    346s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:14:55    346s] (I)       Vertical capacity   :     0  6688     0  6688     0  6688     0  6688     0  6688
[05/04 15:14:55    346s] (I)       Horizontal capacity :     0     0  6688     0  6688     0  6688     0  6688     0
[05/04 15:14:55    346s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:14:55    346s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:14:55    346s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:14:55    346s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:14:55    346s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:14:55    346s] (I)       Num tracks per GCell: 66.88 44.00 22.00 22.00 11.00 11.00  5.50  5.50  2.75  1.38
[05/04 15:14:55    346s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:14:55    346s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:14:55    346s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:14:55    346s] (I)       --------------------------------------------------------
[05/04 15:14:55    346s] 
[05/04 15:14:55    346s] [NR-eGR] ============ Routing rule table ============
[05/04 15:14:55    346s] [NR-eGR] Rule id: 0  Nets: 44717 
[05/04 15:14:55    346s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:14:55    346s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:14:55    346s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:14:55    346s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:14:55    346s] [NR-eGR] ========================================
[05/04 15:14:55    346s] [NR-eGR] 
[05/04 15:14:55    346s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:14:55    346s] (I)       blocked tracks on layer2 : = 267311 / 598734 (44.65%)
[05/04 15:14:55    346s] (I)       blocked tracks on layer3 : = 129544 / 299382 (43.27%)
[05/04 15:14:55    346s] (I)       blocked tracks on layer4 : = 133729 / 299367 (44.67%)
[05/04 15:14:55    346s] (I)       blocked tracks on layer5 : = 66946 / 149568 (44.76%)
[05/04 15:14:55    346s] (I)       blocked tracks on layer6 : = 7387 / 149628 (4.94%)
[05/04 15:14:55    346s] (I)       blocked tracks on layer7 : = 7591 / 74784 (10.15%)
[05/04 15:14:55    346s] (I)       blocked tracks on layer8 : = 6348 / 74814 (8.49%)
[05/04 15:14:55    346s] (I)       blocked tracks on layer9 : = 0 / 37392 (0.00%)
[05/04 15:14:55    346s] (I)       blocked tracks on layer10 : = 0 / 18648 (0.00%)
[05/04 15:14:55    346s] (I)       After initializing earlyGlobalRoute syMemory usage = 2100.0 MB
[05/04 15:14:55    346s] (I)       Finished Loading and Dumping File ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       ============= Initialization =============
[05/04 15:14:55    346s] (I)       numLocalWires=122439  numGlobalNetBranches=44273  numLocalNetBranches=17097
[05/04 15:14:55    346s] (I)       totalPins=167037  totalGlobalPin=91644 (54.86%)
[05/04 15:14:55    346s] (I)       Started Build MST ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Generate topology with single threads
[05/04 15:14:55    346s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       total 2D Cap : 1119591 = (365411 H, 754180 V)
[05/04 15:14:55    346s] (I)       ============  Phase 1a Route ============
[05/04 15:14:55    346s] (I)       Started Phase 1a ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:14:55    346s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Usage: 138123 = (69753 H, 68370 V) = (19.09% H, 9.07% V) = (4.665e+05um H, 4.573e+05um V)
[05/04 15:14:55    346s] (I)       
[05/04 15:14:55    346s] (I)       ============  Phase 1b Route ============
[05/04 15:14:55    346s] (I)       Started Phase 1b ( Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2099.98 MB )
[05/04 15:14:55    346s] (I)       Usage: 138147 = (69760 H, 68387 V) = (19.09% H, 9.07% V) = (4.666e+05um H, 4.574e+05um V)
[05/04 15:14:55    346s] (I)       
[05/04 15:14:55    346s] (I)       earlyGlobalRoute overflow: 1.92% H + 0.00% V
[05/04 15:14:55    346s] 
[05/04 15:14:55    346s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.95% H + 0.00% V
[05/04 15:14:55    346s] Finished Early Global Route rough congestion estimation: mem = 2100.0M
[05/04 15:14:55    346s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.430, REAL:0.432, MEM:2100.0M
[05/04 15:14:55    346s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/04 15:14:55    346s] OPERPROF: Starting CDPad at level 1, MEM:2100.0M
[05/04 15:14:55    347s] CDPadU 0.784 -> 0.785. R=0.618, N=42013, GS=6.688
[05/04 15:14:55    347s] OPERPROF: Finished CDPad at level 1, CPU:0.280, REAL:0.275, MEM:2100.0M
[05/04 15:14:55    347s] OPERPROF: Starting npMain at level 1, MEM:2100.0M
[05/04 15:14:56    347s] OPERPROF:   Starting npPlace at level 2, MEM:2100.0M
[05/04 15:14:56    348s] AB param 73.3% (30869/42124).
[05/04 15:14:56    348s] OPERPROF:   Finished npPlace at level 2, CPU:0.880, REAL:0.887, MEM:2086.0M
[05/04 15:14:57    348s] OPERPROF: Finished npMain at level 1, CPU:1.590, REAL:1.600, MEM:2086.0M
[05/04 15:14:57    348s] Global placement CDP is working on the full area.
[05/04 15:14:57    348s] OPERPROF: Starting npMain at level 1, MEM:2086.0M
[05/04 15:14:57    349s] OPERPROF:   Starting npPlace at level 2, MEM:2086.0M
[05/04 15:15:16    367s] OPERPROF:   Finished npPlace at level 2, CPU:18.480, REAL:18.497, MEM:2094.6M
[05/04 15:15:16    367s] OPERPROF: Finished npMain at level 1, CPU:19.150, REAL:19.160, MEM:2094.6M
[05/04 15:15:16    368s] Iteration 13: Total net bbox = 7.934e+05 (4.07e+05 3.87e+05)
[05/04 15:15:16    368s]               Est.  stn bbox = 9.553e+05 (4.88e+05 4.67e+05)
[05/04 15:15:16    368s]               cpu = 0:00:57.1 real = 0:00:57.0 mem = 2094.6M
[05/04 15:15:16    368s] Iteration 14: Total net bbox = 7.934e+05 (4.07e+05 3.87e+05)
[05/04 15:15:16    368s]               Est.  stn bbox = 9.553e+05 (4.88e+05 4.67e+05)
[05/04 15:15:16    368s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2094.6M
[05/04 15:15:16    368s] OPERPROF: Starting npMain at level 1, MEM:2094.6M
[05/04 15:15:17    368s] OPERPROF:   Starting npPlace at level 2, MEM:2094.6M
[05/04 15:16:01    413s] OPERPROF:   Finished npPlace at level 2, CPU:44.770, REAL:44.733, MEM:2106.4M
[05/04 15:16:01    413s] OPERPROF: Finished npMain at level 1, CPU:45.450, REAL:45.409, MEM:2106.4M
[05/04 15:16:01    413s] Iteration 15: Total net bbox = 8.029e+05 (4.09e+05 3.94e+05)
[05/04 15:16:01    413s]               Est.  stn bbox = 9.609e+05 (4.88e+05 4.73e+05)
[05/04 15:16:01    413s]               cpu = 0:00:45.6 real = 0:00:45.0 mem = 2106.4M
[05/04 15:16:02    413s] Iteration 16: Total net bbox = 8.029e+05 (4.09e+05 3.94e+05)
[05/04 15:16:02    413s]               Est.  stn bbox = 9.609e+05 (4.88e+05 4.73e+05)
[05/04 15:16:02    413s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2106.4M
[05/04 15:16:02    413s] [adp] clock
[05/04 15:16:02    413s] [adp] weight, nr nets, wire length
[05/04 15:16:02    413s] [adp]      0      107  15851.055000
[05/04 15:16:02    413s] [adp] data
[05/04 15:16:02    413s] [adp] weight, nr nets, wire length
[05/04 15:16:02    413s] [adp]      0    44707  786765.721000
[05/04 15:16:02    413s] [adp] 0.000000|0.000000|0.000000
[05/04 15:16:02    413s] Iteration 17: Total net bbox = 8.029e+05 (4.09e+05 3.94e+05)
[05/04 15:16:02    413s]               Est.  stn bbox = 9.609e+05 (4.88e+05 4.73e+05)
[05/04 15:16:02    413s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2106.4M
[05/04 15:16:02    413s] Clear WL Bound Manager after Global Placement... 
[05/04 15:16:02    413s] Finished Global Placement (cpu=0:05:11, real=0:05:13, mem=2106.4M)
[05/04 15:16:02    413s] 0 delay mode for cte disabled.
[05/04 15:16:02    413s] SKP cleared!
[05/04 15:16:02    413s] Info: 37 clock gating cells identified, 35 (on average) moved 281/8
[05/04 15:16:02    414s] net ignore based on current view = 0
[05/04 15:16:02    414s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2106.4M
[05/04 15:16:02    414s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2096.4M
[05/04 15:16:02    414s] Solver runtime cpu: 0:04:21 real: 0:04:21
[05/04 15:16:02    414s] Core Placement runtime cpu: 0:05:08 real: 0:05:10
[05/04 15:16:02    414s] **WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
[05/04 15:16:02    414s] INFO: Running scanReorder auto flow in placeOpt: using -reGroupingScan and -skipTwoPinCell
[05/04 15:16:02    414s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/04 15:16:02    414s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:16:02    414s] *** Scan Skip Mode Summary:
[05/04 15:16:02    414s] Begin flexRegrouping ...
[05/04 15:16:02    414s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/04 15:16:02    414s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:16:02    414s] Start applying DEF ordered sections ...
[05/04 15:16:02    414s] Successfully applied all DEF ordered sections.
[05/04 15:16:02    414s] *** Scan Sanity Check Summary:
[05/04 15:16:02    414s] *** 5 scan chains passed sanity check.
[05/04 15:16:02    414s] INFO: running scan reGrouping ...
[05/04 15:16:02    414s] SC-INFO: saving current scan group ...
[05/04 15:16:02    414s] Regrouping fail in 0 partitions (total 5 partitions).
[05/04 15:16:02    414s] ReGrouping: total 5 chains and success 5 chains
[05/04 15:16:02    414s] INFO: finish scan reGrouping 
[05/04 15:16:02    414s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/04 15:16:02    414s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:16:02    414s] Start applying DEF ordered sections ...
[05/04 15:16:02    414s] Successfully applied all DEF ordered sections.
[05/04 15:16:02    414s] *** Scan Sanity Check Summary:
[05/04 15:16:02    414s] *** 5 scan chains passed sanity check.
[05/04 15:16:02    414s] INFO: Auto effort scan reorder.
[05/04 15:16:03    414s] *** Summary: Scan Reorder within scan chain
[05/04 15:16:03    414s]         Total scan reorder time: cpu: 0:00:00.7 , real: 0:00:01.0
[05/04 15:16:03    414s] Successfully reordered 5 scan chains.
[05/04 15:16:03    414s] Initial total scan wire length:   226087.883 (floating:   215409.986)
[05/04 15:16:03    414s] Final   total scan wire length:    54224.309 (floating:    43546.412)
[05/04 15:16:03    414s] Improvement:   171863.574   percent 76.02 (floating improvement:   171863.574   percent 79.78)
[05/04 15:16:03    414s] Current max long connection 424.529
[05/04 15:16:03    414s] Base max long connection 424.529
[05/04 15:16:03    414s] Base total floating scan len 43546.412
[05/04 15:16:03    414s] *** End of ScanReorder (cpu=0:00:00.9, real=0:00:01.0, mem=2288.4M) ***
[05/04 15:16:03    414s] Total net length = 8.086e+05 (4.121e+05 3.965e+05) (ext = 5.497e+04)
[05/04 15:16:03    414s] Running long connection bin pre-assignment, iteration 1
[05/04 15:16:03    415s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/04 15:16:03    415s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:16:03    415s] Start applying DEF ordered sections ...
[05/04 15:16:03    415s] Successfully applied all DEF ordered sections.
[05/04 15:16:03    415s] *** Scan Sanity Check Summary:
[05/04 15:16:03    415s] *** 5 scan chains passed sanity check.
[05/04 15:16:03    415s] INFO: running scan reGrouping ...
[05/04 15:16:03    415s] Regrouping fail in 0 partitions (total 5 partitions).
[05/04 15:16:03    415s] ReGrouping: total 5 chains and success 5 chains
[05/04 15:16:03    415s] INFO: finish scan reGrouping 
[05/04 15:16:03    415s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/04 15:16:03    415s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:16:03    415s] Start applying DEF ordered sections ...
[05/04 15:16:03    415s] Successfully applied all DEF ordered sections.
[05/04 15:16:03    415s] *** Scan Sanity Check Summary:
[05/04 15:16:03    415s] *** 5 scan chains passed sanity check.
[05/04 15:16:03    415s] INFO: Auto effort scan reorder.
[05/04 15:16:04    415s] *** Summary: Scan Reorder within scan chain
[05/04 15:16:04    415s]         Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:01.0
[05/04 15:16:04    415s] Successfully reordered 5 scan chains.
[05/04 15:16:04    415s] Initial total scan wire length:    54224.309 (floating:    43546.412)
[05/04 15:16:04    415s] Final   total scan wire length:    54975.173 (floating:    44297.276)
[05/04 15:16:04    415s] Improvement:     -750.864   percent -1.38 (floating improvement:     -750.864   percent -1.72)
[05/04 15:16:04    415s] Current max long connection 424.529
[05/04 15:16:04    415s] From the base to this iteration, long connection reduced  0.00%, total floating scan length reduced -1.72%
[05/04 15:16:04    415s] *** End of ScanReorder (cpu=0:00:00.8, real=0:00:01.0, mem=2288.4M) ***
[05/04 15:16:04    415s] Running long connection bin pre-assignment, iteration 2
[05/04 15:16:04    415s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/04 15:16:04    415s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:16:04    415s] Start applying DEF ordered sections ...
[05/04 15:16:04    415s] Successfully applied all DEF ordered sections.
[05/04 15:16:04    415s] *** Scan Sanity Check Summary:
[05/04 15:16:04    415s] *** 5 scan chains passed sanity check.
[05/04 15:16:04    415s] INFO: running scan reGrouping ...
[05/04 15:16:04    415s] SC-INFO: saving current scan group ...
[05/04 15:16:04    415s] Regrouping fail in 0 partitions (total 5 partitions).
[05/04 15:16:04    415s] ReGrouping: total 5 chains and success 5 chains
[05/04 15:16:04    415s] INFO: finish scan reGrouping 
[05/04 15:16:04    415s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/04 15:16:04    415s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:16:04    415s] Start applying DEF ordered sections ...
[05/04 15:16:04    415s] Successfully applied all DEF ordered sections.
[05/04 15:16:04    415s] *** Scan Sanity Check Summary:
[05/04 15:16:04    415s] *** 5 scan chains passed sanity check.
[05/04 15:16:04    415s] INFO: Auto effort scan reorder.
[05/04 15:16:04    416s] *** Summary: Scan Reorder within scan chain
[05/04 15:16:04    416s]         Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:00.0
[05/04 15:16:04    416s] Successfully reordered 5 scan chains.
[05/04 15:16:04    416s] Initial total scan wire length:    54975.173 (floating:    44297.276)
[05/04 15:16:04    416s] Final   total scan wire length:    54257.565 (floating:    43579.668)
[05/04 15:16:04    416s] Improvement:      717.608   percent  1.31 (floating improvement:      717.608   percent  1.62)
[05/04 15:16:04    416s] Current max long connection 418.543
[05/04 15:16:04    416s] From the base to this iteration, long connection reduced  1.41%, total floating scan length reduced -0.08%
[05/04 15:16:04    416s] The best result is iteration 2
[05/04 15:16:04    416s] *info: starting wep ...
[05/04 15:16:04    416s] ........heap done
[05/04 15:16:04    416s] INFO: Finished netlist update for 5 scan groups.
[05/04 15:16:04    416s]   ........
[05/04 15:16:04    416s] INFO: Auto effort scan reorder.
[05/04 15:16:04    416s]       scan wire length bound is 380.00
[05/04 15:16:06    418s] *** Summary: Scan Reorder within scan chain
[05/04 15:16:06    418s]         Total scan reorder time: cpu: 0:00:01.8 , real: 0:00:02.0
[05/04 15:16:06    418s] Successfully reordered 5 scan chains.
[05/04 15:16:06    418s] Final   total scan wire length:    54076.707 (floating:    43398.810)
[05/04 15:16:06    418s] Current max long connection 396.514
[05/04 15:16:06    418s] Input  to flexRegrouping total scan wire length:   226087.883 (floating:   215409.986)
[05/04 15:16:06    418s] Output of flexRegrouping total scan wire length:    54076.707 (floating:    43398.810)
[05/04 15:16:06    418s] Improvement:   172011.176   percent 76.08 (floating improvement:   172011.176   percent 79.85)
[05/04 15:16:06    418s] Input  to flexRegrouping max long connection:     1092.883
[05/04 15:16:06    418s] Output of flexRegrouping max long connection:      396.514
[05/04 15:16:06    418s] Improvement:      696.369   percent 63.72
[05/04 15:16:06    418s] *info: wep done.
[05/04 15:16:06    418s] *** End of ScanReorder (cpu=0:00:02.7, real=0:00:02.0, mem=2288.4M) ***
[05/04 15:16:06    418s] Total net length = 8.088e+05 (4.122e+05 3.966e+05) (ext = 5.497e+04)
[05/04 15:16:06    418s] Finished flexRegrouping
[05/04 15:16:06    418s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2288.4M
[05/04 15:16:06    418s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2288.4M
[05/04 15:16:06    418s] z: 2, totalTracks: 1
[05/04 15:16:06    418s] z: 4, totalTracks: 1
[05/04 15:16:06    418s] z: 6, totalTracks: 1
[05/04 15:16:06    418s] z: 8, totalTracks: 1
[05/04 15:16:06    418s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:16:06    418s] All LLGs are deleted
[05/04 15:16:06    418s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2288.4M
[05/04 15:16:06    418s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.002, MEM:2288.4M
[05/04 15:16:06    418s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2288.4M
[05/04 15:16:06    418s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2288.4M
[05/04 15:16:06    418s] Core basic site is unit
[05/04 15:16:06    418s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:16:06    418s] SiteArray: use 9,248,768 bytes
[05/04 15:16:06    418s] SiteArray: current memory after site array memory allocation 2297.2M
[05/04 15:16:06    418s] SiteArray: FP blocked sites are writable
[05/04 15:16:06    418s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:16:06    418s] SiteArray: use 1,245,184 bytes
[05/04 15:16:06    418s] SiteArray: current memory after site array memory allocation 2298.4M
[05/04 15:16:06    418s] SiteArray: FP blocked sites are writable
[05/04 15:16:06    418s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:16:06    418s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:16:06    418s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:16:06    418s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2298.4M
[05/04 15:16:06    418s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:16:06    418s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.080, REAL:0.080, MEM:2298.4M
[05/04 15:16:06    418s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2298.4M
[05/04 15:16:06    418s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:16:06    418s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.002, MEM:2298.4M
[05/04 15:16:06    418s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.210, REAL:0.222, MEM:2298.4M
[05/04 15:16:07    418s] # Found 8 fixed insts to be non-legal.
[05/04 15:16:07    418s] OPERPROF:       Starting CMU at level 4, MEM:2298.4M
[05/04 15:16:07    418s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.010, MEM:2298.4M
[05/04 15:16:07    418s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.270, REAL:0.268, MEM:2298.4M
[05/04 15:16:07    418s] 
[05/04 15:16:07    418s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2298.4MB).
[05/04 15:16:07    418s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.360, REAL:0.360, MEM:2298.4M
[05/04 15:16:07    418s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.360, REAL:0.360, MEM:2298.4M
[05/04 15:16:07    418s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.2
[05/04 15:16:07    418s] OPERPROF: Starting RefinePlace at level 1, MEM:2298.4M
[05/04 15:16:07    418s] *** Starting refinePlace (0:06:59 mem=2298.4M) ***
[05/04 15:16:07    418s] Total net bbox length = 8.284e+05 (4.245e+05 4.039e+05) (ext = 4.680e+04)
[05/04 15:16:07    418s] # spcSbClkGt: 36
[05/04 15:16:07    418s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/04 15:16:07    418s] Found at least one Level-Shifter 'I_RISC_CORE/ls_in_0_clk' to be placed in gplace mode
[05/04 15:16:07    418s] 97 shifters have been successfully placed.
[05/04 15:16:07    418s] 97 shifters were given a new location.
[05/04 15:16:07    418s] Move report: placeLevelShifters moves 97 insts, mean move: 36.15 um, max move: 159.89 um
[05/04 15:16:07    418s] 	Max move on inst (I_RISC_CORE/Instrn_21__UPF_LS): (505.09, 99.12) --> (511.63, 252.47)
[05/04 15:16:07    418s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2298.4M
[05/04 15:16:07    418s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.005, MEM:2298.4M
[05/04 15:16:07    418s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2298.4M
[05/04 15:16:07    418s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2298.4M
[05/04 15:16:07    418s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2298.4M
[05/04 15:16:07    418s] Starting refinePlace ...
[05/04 15:16:07    419s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:16:07    419s]  ** Cut row section cpu time 0:00:00.0.
[05/04 15:16:07    419s]    Spread Effort: high, standalone mode, useDDP on.
[05/04 15:16:08    420s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=2298.4MB) @(0:06:59 - 0:07:00).
[05/04 15:16:08    420s] Move report: preRPlace moves 42320 insts, mean move: 0.48 um, max move: 7.86 um
[05/04 15:16:08    420s] 	Max move on inst (I_PARSER/U779): (230.68, 347.22) --> (230.74, 339.42)
[05/04 15:16:08    420s] 	Length: 11 sites, height: 1 rows, site name: unit, cell type: AND2X4_LVT
[05/04 15:16:08    420s] 	Violation at original loc: Placement Blockage Violation
[05/04 15:16:08    420s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 15:16:08    420s] Placement tweakage begins.
[05/04 15:16:08    420s] wire length = 1.040e+06
[05/04 15:16:14    426s] wire length = 1.007e+06
[05/04 15:16:14    426s] Placement tweakage ends.
[05/04 15:16:14    426s] Move report: tweak moves 9279 insts, mean move: 3.20 um, max move: 39.52 um
[05/04 15:16:14    426s] 	Max move on inst (I_CONTEXT_MEM/U134): (204.44, 488.22) --> (201.70, 451.44)
[05/04 15:16:14    426s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:06.3, real=0:00:06.0, mem=2298.4MB) @(0:07:00 - 0:07:06).
[05/04 15:16:14    426s] 
[05/04 15:16:14    426s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:16:14    426s] 
[05/04 15:16:14    426s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:16:15    427s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:16:15    427s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=2298.4MB) @(0:07:06 - 0:07:08).
[05/04 15:16:15    427s] Move report: Detail placement moves 42320 insts, mean move: 1.10 um, max move: 39.01 um
[05/04 15:16:15    427s] 	Max move on inst (I_CONTEXT_MEM/U134): (204.38, 487.78) --> (201.70, 451.44)
[05/04 15:16:15    427s] 	Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 2298.4MB
[05/04 15:16:15    427s] Statistics of distance of Instance movement in refine placement:
[05/04 15:16:15    427s]   maximum (X+Y) =       159.89 um
[05/04 15:16:15    427s]   inst (I_RISC_CORE/Instrn_21__UPF_LS) with max move: (505.094, 99.121) -> (511.632, 252.472)
[05/04 15:16:15    427s]   mean    (X+Y) =         1.18 um
[05/04 15:16:15    427s] Summary Report:
[05/04 15:16:15    427s] Instances move: 42417 (out of 42417 movable)
[05/04 15:16:15    427s] Instances flipped: 0
[05/04 15:16:15    427s] Mean displacement: 1.18 um
[05/04 15:16:15    427s] Max displacement: 159.89 um (Instance: I_RISC_CORE/Instrn_21__UPF_LS) (505.094, 99.121) -> (511.632, 252.472)
[05/04 15:16:15    427s] 	Length: 22 sites, height: 2 rows, site name: unit, cell type: LSUPX8_LVT, constraint:Fence
[05/04 15:16:15    427s] Total instances moved : 42417
[05/04 15:16:15    427s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.710, REAL:8.719, MEM:2298.4M
[05/04 15:16:15    427s] Total net bbox length = 7.988e+05 (3.923e+05 4.065e+05) (ext = 4.664e+04)
[05/04 15:16:15    427s] Runtime: CPU: 0:00:08.9 REAL: 0:00:08.0 MEM: 2298.4MB
[05/04 15:16:15    427s] [CPU] RefinePlace/total (cpu=0:00:08.9, real=0:00:08.0, mem=2298.4MB) @(0:06:59 - 0:07:08).
[05/04 15:16:15    427s] *** Finished refinePlace (0:07:08 mem=2298.4M) ***
[05/04 15:16:15    427s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.2
[05/04 15:16:15    427s] OPERPROF: Finished RefinePlace at level 1, CPU:8.890, REAL:8.893, MEM:2298.4M
[05/04 15:16:15    427s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2298.4M
[05/04 15:16:16    427s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2298.4M
[05/04 15:16:16    427s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.019, MEM:2288.4M
[05/04 15:16:16    427s] All LLGs are deleted
[05/04 15:16:16    427s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2288.4M
[05/04 15:16:16    427s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2288.4M
[05/04 15:16:16    427s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.068, MEM:2288.4M
[05/04 15:16:16    427s] *** Finished Initial Placement (cpu=0:05:32, real=0:05:33, mem=2288.4M) ***
[05/04 15:16:16    427s] z: 2, totalTracks: 1
[05/04 15:16:16    427s] z: 4, totalTracks: 1
[05/04 15:16:16    427s] z: 6, totalTracks: 1
[05/04 15:16:16    427s] z: 8, totalTracks: 1
[05/04 15:16:16    427s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:16:16    427s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2288.4M
[05/04 15:16:16    427s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2288.4M
[05/04 15:16:16    427s] Core basic site is unit
[05/04 15:16:16    427s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:16:16    427s] SiteArray: use 9,248,768 bytes
[05/04 15:16:16    427s] SiteArray: current memory after site array memory allocation 2297.2M
[05/04 15:16:16    427s] SiteArray: FP blocked sites are writable
[05/04 15:16:16    427s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:16:16    427s] SiteArray: use 1,245,184 bytes
[05/04 15:16:16    427s] SiteArray: current memory after site array memory allocation 2298.4M
[05/04 15:16:16    427s] SiteArray: FP blocked sites are writable
[05/04 15:16:16    427s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:16:16    427s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:16:16    427s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:16:16    427s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2298.4M
[05/04 15:16:16    428s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:16:16    428s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.090, REAL:0.082, MEM:2298.4M
[05/04 15:16:16    428s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2298.4M
[05/04 15:16:16    428s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:16:16    428s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2298.4M
[05/04 15:16:16    428s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.220, REAL:0.227, MEM:2298.4M
[05/04 15:16:16    428s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.250, REAL:0.260, MEM:2298.4M
[05/04 15:16:16    428s] 
[05/04 15:16:16    428s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2298.4M
[05/04 15:16:16    428s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.050, REAL:0.048, MEM:2298.4M
[05/04 15:16:16    428s] powerDomain PD_ORCA_TOP: bins with density > 0.750 = 25.24 % ( 521 / 2064 )
[05/04 15:16:16    428s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2298.4M
[05/04 15:16:16    428s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.009, MEM:2298.4M
[05/04 15:16:16    428s] powerDomain PD_RISC_CORE: bins with density > 0.750 = 52.96 % ( 161 / 304 )
[05/04 15:16:16    428s] Density distribution unevenness ratio = 16.670%
[05/04 15:16:16    428s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2298.4M
[05/04 15:16:16    428s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2298.4M
[05/04 15:16:16    428s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.003, MEM:2288.4M
[05/04 15:16:16    428s] All LLGs are deleted
[05/04 15:16:16    428s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2288.4M
[05/04 15:16:16    428s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2288.4M
[05/04 15:16:16    428s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.053, MEM:2288.4M
[05/04 15:16:16    428s] 
[05/04 15:16:16    428s] *** Start incrementalPlace ***
[05/04 15:16:16    428s] User Input Parameters:
[05/04 15:16:16    428s] - Congestion Driven    : On
[05/04 15:16:16    428s] - Timing Driven        : On
[05/04 15:16:16    428s] - Area-Violation Based : On
[05/04 15:16:16    428s] - Start Rollback Level : -5
[05/04 15:16:16    428s] - Legalized            : On
[05/04 15:16:16    428s] - Window Based         : Off
[05/04 15:16:16    428s] - eDen incr mode       : Off
[05/04 15:16:16    428s] - Small incr mode      : Off
[05/04 15:16:16    428s] 
[05/04 15:16:16    428s] Init WL Bound for IncrIp in placeDesign ... 
[05/04 15:16:16    428s] SKP will enable view:
[05/04 15:16:16    428s]   func_worst_scenario
[05/04 15:16:16    428s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2288.4M
[05/04 15:16:16    428s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.018, MEM:2288.4M
[05/04 15:16:16    428s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2288.4M
[05/04 15:16:16    428s] Starting Early Global Route congestion estimation: mem = 2288.4M
[05/04 15:16:16    428s] (I)       Started Loading and Dumping File ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Reading DB...
[05/04 15:16:16    428s] (I)       Read data from FE... (mem=2288.4M)
[05/04 15:16:16    428s] (I)       Read nodes and places... (mem=2288.4M)
[05/04 15:16:16    428s] (I)       Done Read nodes and places (cpu=0.040s, mem=2288.4M)
[05/04 15:16:16    428s] (I)       Read nets... (mem=2288.4M)
[05/04 15:16:16    428s] (I)       Done Read nets (cpu=0.130s, mem=2288.4M)
[05/04 15:16:16    428s] (I)       Done Read data from FE (cpu=0.170s, mem=2288.4M)
[05/04 15:16:16    428s] (I)       before initializing RouteDB syMemory usage = 2288.4 MB
[05/04 15:16:16    428s] (I)       Honor MSV route constraint: false
[05/04 15:16:16    428s] (I)       Maximum routing layer  : 127
[05/04 15:16:16    428s] (I)       Minimum routing layer  : 2
[05/04 15:16:16    428s] (I)       Supply scale factor H  : 1.00
[05/04 15:16:16    428s] (I)       Supply scale factor V  : 1.00
[05/04 15:16:16    428s] (I)       Tracks used by clock wire: 0
[05/04 15:16:16    428s] (I)       Reverse direction      : 
[05/04 15:16:16    428s] (I)       Honor partition pin guides: true
[05/04 15:16:16    428s] (I)       Route selected nets only: false
[05/04 15:16:16    428s] (I)       Route secondary PG pins: false
[05/04 15:16:16    428s] (I)       Second PG max fanout   : 2147483647
[05/04 15:16:16    428s] (I)       Apply function for special wires: true
[05/04 15:16:16    428s] (I)       Layer by layer blockage reading: true
[05/04 15:16:16    428s] (I)       Offset calculation fix : true
[05/04 15:16:16    428s] (I)       Route stripe layer range: 
[05/04 15:16:16    428s] (I)       Honor partition fences : 
[05/04 15:16:16    428s] (I)       Honor partition pin    : 
[05/04 15:16:16    428s] (I)       Honor partition fences with feedthrough: 
[05/04 15:16:16    428s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:16:16    428s] (I)       Use row-based GCell size
[05/04 15:16:16    428s] (I)       Use row-based GCell align
[05/04 15:16:16    428s] (I)       GCell unit size   : 1672
[05/04 15:16:16    428s] (I)       GCell multiplier  : 1
[05/04 15:16:16    428s] (I)       GCell row height  : 1672
[05/04 15:16:16    428s] (I)       Actual row height : 1672
[05/04 15:16:16    428s] (I)       GCell align ref   : 10032 10032
[05/04 15:16:16    428s] [NR-eGR] Track table information for default rule: 
[05/04 15:16:16    428s] [NR-eGR] M1 has no routable track
[05/04 15:16:16    428s] [NR-eGR] M2 has single uniform track structure
[05/04 15:16:16    428s] [NR-eGR] M3 has single uniform track structure
[05/04 15:16:16    428s] [NR-eGR] M4 has single uniform track structure
[05/04 15:16:16    428s] [NR-eGR] M5 has single uniform track structure
[05/04 15:16:16    428s] [NR-eGR] M6 has single uniform track structure
[05/04 15:16:16    428s] [NR-eGR] M7 has single uniform track structure
[05/04 15:16:16    428s] [NR-eGR] M8 has single uniform track structure
[05/04 15:16:16    428s] [NR-eGR] M9 has single uniform track structure
[05/04 15:16:16    428s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:16:16    428s] (I)       ===========================================================================
[05/04 15:16:16    428s] (I)       == Report All Rule Vias ==
[05/04 15:16:16    428s] (I)       ===========================================================================
[05/04 15:16:16    428s] (I)        Via Rule : (Default)
[05/04 15:16:16    428s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:16:16    428s] (I)       ---------------------------------------------------------------------------
[05/04 15:16:16    428s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/04 15:16:16    428s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:16:16    428s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:16:16    428s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:16:16    428s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:16:16    428s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:16:16    428s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:16:16    428s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:16:16    428s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:16:16    428s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:16:16    428s] (I)       ===========================================================================
[05/04 15:16:16    428s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] [NR-eGR] Read 96879 PG shapes
[05/04 15:16:16    428s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:16:16    428s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:16:16    428s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:16:16    428s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:16:16    428s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:16:16    428s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:16:16    428s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:16:16    428s] (I)       readDataFromPlaceDB
[05/04 15:16:16    428s] (I)       Read net information..
[05/04 15:16:16    428s] [NR-eGR] Read numTotalNets=45054  numIgnoredNets=0
[05/04 15:16:16    428s] (I)       Read testcase time = 0.010 seconds
[05/04 15:16:16    428s] 
[05/04 15:16:16    428s] (I)       early_global_route_priority property id does not exist.
[05/04 15:16:16    428s] (I)       Start initializing grid graph
[05/04 15:16:16    428s] (I)       End initializing grid graph
[05/04 15:16:16    428s] (I)       Model blockages into capacity
[05/04 15:16:16    428s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:16:16    428s] (I)       Started Modeling ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Started Modeling Layer 1 ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Started Modeling Layer 2 ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:16:16    428s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Started Modeling Layer 3 ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:16:16    428s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Started Modeling Layer 4 ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:16:16    428s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Started Modeling Layer 5 ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:16:16    428s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Started Modeling Layer 6 ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:16:16    428s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Started Modeling Layer 7 ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:16:16    428s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Started Modeling Layer 8 ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:16:16    428s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Started Modeling Layer 9 ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:16:16    428s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Started Modeling Layer 10 ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:16:16    428s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       -- layer congestion ratio --
[05/04 15:16:16    428s] (I)       Layer 1 : 0.100000
[05/04 15:16:16    428s] (I)       Layer 2 : 0.700000
[05/04 15:16:16    428s] (I)       Layer 3 : 0.700000
[05/04 15:16:16    428s] (I)       Layer 4 : 0.700000
[05/04 15:16:16    428s] (I)       Layer 5 : 0.700000
[05/04 15:16:16    428s] (I)       Layer 6 : 0.700000
[05/04 15:16:16    428s] (I)       Layer 7 : 0.700000
[05/04 15:16:16    428s] (I)       Layer 8 : 0.700000
[05/04 15:16:16    428s] (I)       Layer 9 : 0.700000
[05/04 15:16:16    428s] (I)       Layer 10 : 0.700000
[05/04 15:16:16    428s] (I)       ----------------------------
[05/04 15:16:16    428s] (I)       Number of ignored nets = 0
[05/04 15:16:16    428s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:16:16    428s] (I)       Number of clock nets = 107.  Ignored: No
[05/04 15:16:16    428s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:16:16    428s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:16:16    428s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:16:16    428s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:16:16    428s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:16:16    428s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:16:16    428s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:16:16    428s] [NR-eGR] There are 107 clock nets ( 0 with NDR ).
[05/04 15:16:16    428s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2288.4 MB
[05/04 15:16:16    428s] (I)       Ndr track 0 does not exist
[05/04 15:16:16    428s] (I)       Layer1  viaCost=300.00
[05/04 15:16:16    428s] (I)       Layer2  viaCost=200.00
[05/04 15:16:16    428s] (I)       Layer3  viaCost=100.00
[05/04 15:16:16    428s] (I)       Layer4  viaCost=100.00
[05/04 15:16:16    428s] (I)       Layer5  viaCost=100.00
[05/04 15:16:16    428s] (I)       Layer6  viaCost=100.00
[05/04 15:16:16    428s] (I)       Layer7  viaCost=100.00
[05/04 15:16:16    428s] (I)       Layer8  viaCost=100.00
[05/04 15:16:16    428s] (I)       Layer9  viaCost=300.00
[05/04 15:16:16    428s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:16:16    428s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:16:16    428s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:16:16    428s] (I)       Site width          :   152  (dbu)
[05/04 15:16:16    428s] (I)       Row height          :  1672  (dbu)
[05/04 15:16:16    428s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:16:16    428s] (I)       GCell width         :  1672  (dbu)
[05/04 15:16:16    428s] (I)       GCell height        :  1672  (dbu)
[05/04 15:16:16    428s] (I)       Grid                :   491   443    10
[05/04 15:16:16    428s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:16:16    428s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:16:16    428s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:16:16    428s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:16:16    428s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:16:16    428s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:16:16    428s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:16:16    428s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:16:16    428s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:16:16    428s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:16:16    428s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:16:16    428s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:16:16    428s] (I)       --------------------------------------------------------
[05/04 15:16:16    428s] 
[05/04 15:16:16    428s] [NR-eGR] ============ Routing rule table ============
[05/04 15:16:16    428s] [NR-eGR] Rule id: 0  Nets: 45054 
[05/04 15:16:16    428s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:16:16    428s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:16:16    428s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:16:16    428s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:16:16    428s] [NR-eGR] ========================================
[05/04 15:16:16    428s] [NR-eGR] 
[05/04 15:16:16    428s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:16:16    428s] (I)       blocked tracks on layer2 : = 1002989 / 2389542 (41.97%)
[05/04 15:16:16    428s] (I)       blocked tracks on layer3 : = 475585 / 1195094 (39.79%)
[05/04 15:16:16    428s] (I)       blocked tracks on layer4 : = 501940 / 1194771 (42.01%)
[05/04 15:16:16    428s] (I)       blocked tracks on layer5 : = 246092 / 597056 (41.22%)
[05/04 15:16:16    428s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:16:16    428s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:16:16    428s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:16:16    428s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:16:16    428s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:16:16    428s] (I)       After initializing earlyGlobalRoute syMemory usage = 2288.4 MB
[05/04 15:16:16    428s] (I)       Finished Loading and Dumping File ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Started Global Routing ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       ============= Initialization =============
[05/04 15:16:16    428s] (I)       totalPins=172183  totalGlobalPin=170508 (99.03%)
[05/04 15:16:16    428s] (I)       Started Build MST ( Curr Mem: 2288.42 MB )
[05/04 15:16:16    428s] (I)       Generate topology with single threads
[05/04 15:16:17    428s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:17    428s] (I)       total 2D Cap : 4559493 = (1494409 H, 3065084 V)
[05/04 15:16:17    428s] [NR-eGR] Layer group 1: route 45054 net(s) in layer range [2, 10]
[05/04 15:16:17    428s] (I)       ============  Phase 1a Route ============
[05/04 15:16:17    428s] (I)       Started Phase 1a ( Curr Mem: 2288.42 MB )
[05/04 15:16:17    428s] (I)       Finished Phase 1a ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:17    428s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/04 15:16:17    429s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Usage: 580692 = (282352 H, 298340 V) = (18.89% H, 9.73% V) = (4.721e+05um H, 4.988e+05um V)
[05/04 15:16:17    429s] (I)       
[05/04 15:16:17    429s] (I)       ============  Phase 1b Route ============
[05/04 15:16:17    429s] (I)       Started Phase 1b ( Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Usage: 581143 = (282584 H, 298559 V) = (18.91% H, 9.74% V) = (4.725e+05um H, 4.992e+05um V)
[05/04 15:16:17    429s] (I)       
[05/04 15:16:17    429s] (I)       earlyGlobalRoute overflow of layer group 1: 1.54% H + 0.20% V. EstWL: 9.716711e+05um
[05/04 15:16:17    429s] (I)       Congestion metric : 1.54%H 0.20%V, 1.74%HV
[05/04 15:16:17    429s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:16:17    429s] (I)       ============  Phase 1c Route ============
[05/04 15:16:17    429s] (I)       Started Phase 1c ( Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Level2 Grid: 99 x 89
[05/04 15:16:17    429s] (I)       Started Two Level Routing ( Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Finished Phase 1c ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Usage: 581977 = (282636 H, 299341 V) = (18.91% H, 9.77% V) = (4.726e+05um H, 5.005e+05um V)
[05/04 15:16:17    429s] (I)       
[05/04 15:16:17    429s] (I)       ============  Phase 1d Route ============
[05/04 15:16:17    429s] (I)       Started Phase 1d ( Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Usage: 581971 = (282639 H, 299332 V) = (18.91% H, 9.77% V) = (4.726e+05um H, 5.005e+05um V)
[05/04 15:16:17    429s] (I)       
[05/04 15:16:17    429s] (I)       ============  Phase 1e Route ============
[05/04 15:16:17    429s] (I)       Started Phase 1e ( Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Finished Legalize Blockage Violations ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Finished Phase 1e ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Usage: 581971 = (282639 H, 299332 V) = (18.91% H, 9.77% V) = (4.726e+05um H, 5.005e+05um V)
[05/04 15:16:17    429s] (I)       
[05/04 15:16:17    429s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.40% H + 0.08% V. EstWL: 9.730555e+05um
[05/04 15:16:17    429s] [NR-eGR] 
[05/04 15:16:17    429s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2288.42 MB )
[05/04 15:16:17    429s] (I)       Running layer assignment with 1 threads
[05/04 15:16:18    429s] (I)       Finished Phase 1l ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 1885.42 MB )
[05/04 15:16:18    429s] (I)       ============  Phase 1l Route ============
[05/04 15:16:18    429s] (I)       
[05/04 15:16:18    429s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:16:18    429s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:16:18    429s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:16:18    429s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[05/04 15:16:18    429s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:16:18    429s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:16:18    429s] [NR-eGR]      M2  (2)       201( 0.15%)        50( 0.04%)        29( 0.02%)         1( 0.00%)   ( 0.21%) 
[05/04 15:16:18    429s] [NR-eGR]      M3  (3)      1317( 0.98%)       126( 0.09%)        12( 0.01%)        13( 0.01%)   ( 1.09%) 
[05/04 15:16:18    429s] [NR-eGR]      M4  (4)        69( 0.05%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[05/04 15:16:18    429s] [NR-eGR]      M5  (5)       307( 0.23%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.23%) 
[05/04 15:16:18    429s] [NR-eGR]      M6  (6)        70( 0.03%)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/04 15:16:18    429s] [NR-eGR]      M7  (7)       424( 0.21%)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[05/04 15:16:18    429s] [NR-eGR]      M8  (8)         4( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:16:18    429s] [NR-eGR]      M9  (9)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:16:18    429s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:16:18    429s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:16:18    429s] [NR-eGR] Total             2395( 0.17%)       195( 0.01%)        41( 0.00%)        14( 0.00%)   ( 0.19%) 
[05/04 15:16:18    429s] [NR-eGR] 
[05/04 15:16:18    429s] (I)       Finished Global Routing ( CPU: 1.14 sec, Real: 1.14 sec, Curr Mem: 1885.42 MB )
[05/04 15:16:18    429s] (I)       total 2D Cap : 4581759 = (1501946 H, 3079813 V)
[05/04 15:16:18    429s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.31% H + 0.04% V
[05/04 15:16:18    429s] [NR-eGR] Overflow after earlyGlobalRoute 0.36% H + 0.06% V
[05/04 15:16:18    429s] Early Global Route congestion estimation runtime: 1.58 seconds, mem = 1895.0M
[05/04 15:16:18    429s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.570, REAL:1.579, MEM:1895.0M
[05/04 15:16:18    429s] OPERPROF: Starting HotSpotCal at level 1, MEM:1895.0M
[05/04 15:16:18    429s] [hotspot] +------------+---------------+---------------+
[05/04 15:16:18    429s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:16:18    429s] [hotspot] +------------+---------------+---------------+
[05/04 15:16:18    429s] [hotspot] | normalized |          4.07 |          8.52 |
[05/04 15:16:18    429s] [hotspot] +------------+---------------+---------------+
[05/04 15:16:18    429s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.07, normalized total congestion hotspot area = 8.52 (area is in unit of 4 std-cell row bins)
[05/04 15:16:18    429s] [hotspot] max/total 4.07/8.52, big hotspot (>10) total 3.28
[05/04 15:16:18    429s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:16:18    429s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:16:18    429s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:16:18    429s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:16:18    429s] [hotspot] |  1  |   321.02    93.63   347.78   120.38 |        4.07   |
[05/04 15:16:18    429s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:16:18    429s] [hotspot] |  2  |   227.39    93.63   254.14   120.38 |        2.36   |
[05/04 15:16:18    429s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:16:18    429s] [hotspot] |  3  |   267.52    93.63   294.27   120.38 |        1.57   |
[05/04 15:16:18    429s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:16:18    429s] [hotspot] |  4  |   294.27    93.63   321.02   120.38 |        0.52   |
[05/04 15:16:18    429s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:16:18    429s] Top 4 hotspots total area: 8.52
[05/04 15:16:18    429s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.017, MEM:1895.0M
[05/04 15:16:18    429s] Skipped repairing congestion.
[05/04 15:16:18    429s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1895.0M
[05/04 15:16:18    429s] Starting Early Global Route wiring: mem = 1895.0M
[05/04 15:16:18    429s] (I)       ============= track Assignment ============
[05/04 15:16:18    429s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1894.98 MB )
[05/04 15:16:18    429s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1894.98 MB )
[05/04 15:16:18    429s] (I)       Started Greedy Track Assignment ( Curr Mem: 1894.98 MB )
[05/04 15:16:18    429s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/04 15:16:18    429s] (I)       Running track assignment with 1 threads
[05/04 15:16:18    429s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.98 MB )
[05/04 15:16:18    429s] (I)       Run Multi-thread track assignment
[05/04 15:16:18    430s] (I)       Finished Greedy Track Assignment ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 1894.98 MB )
[05/04 15:16:19    431s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:16:19    431s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 171976
[05/04 15:16:19    431s] [NR-eGR]     M2  (2V) length: 2.818383e+05um, number of vias: 234923
[05/04 15:16:19    431s] [NR-eGR]     M3  (3H) length: 3.189543e+05um, number of vias: 75781
[05/04 15:16:19    431s] [NR-eGR]     M4  (4V) length: 1.639746e+05um, number of vias: 15272
[05/04 15:16:19    431s] [NR-eGR]     M5  (5H) length: 1.053567e+05um, number of vias: 4329
[05/04 15:16:19    431s] [NR-eGR]     M6  (6V) length: 8.033903e+04um, number of vias: 2079
[05/04 15:16:19    431s] [NR-eGR]     M7  (7H) length: 5.207163e+04um, number of vias: 410
[05/04 15:16:19    431s] [NR-eGR]     M8  (8V) length: 8.510944e+03um, number of vias: 161
[05/04 15:16:19    431s] [NR-eGR]     M9  (9H) length: 8.312705e+03um, number of vias: 4
[05/04 15:16:19    431s] [NR-eGR]   MRDL (10V) length: 7.296000e+00um, number of vias: 0
[05/04 15:16:19    431s] [NR-eGR] Total length: 1.019366e+06um, number of vias: 504935
[05/04 15:16:19    431s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:16:19    431s] [NR-eGR] Total eGR-routed clock nets wire length: 3.572075e+04um 
[05/04 15:16:19    431s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:16:19    431s] Early Global Route wiring runtime: 1.23 seconds, mem = 1889.0M
[05/04 15:16:19    431s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.230, REAL:1.234, MEM:1889.0M
[05/04 15:16:19    431s] Tdgp not successfully inited but do clear!
[05/04 15:16:19    431s] 0 delay mode for cte disabled.
[05/04 15:16:19    431s] SKP cleared!
[05/04 15:16:19    431s] 
[05/04 15:16:19    431s] *** Finished incrementalPlace (cpu=0:00:02.9, real=0:00:03.0)***
[05/04 15:16:19    431s] Tdgp not successfully inited but do clear!
[05/04 15:16:19    431s] 0 delay mode for cte disabled.
[05/04 15:16:19    431s] SKP cleared!
[05/04 15:16:19    431s] **placeDesign ... cpu = 0: 5:46, real = 0: 5:45, mem = 1879.0M **
[05/04 15:16:19    431s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/04 15:16:19    431s] VSMManager cleared!
[05/04 15:16:19    431s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1559.2M, totSessionCpu=0:07:12 **
[05/04 15:16:19    431s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/04 15:16:20    431s] [GPS-MSV] UPF Flow. Number of Power Domains: 2
[05/04 15:16:20    431s] [GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[05/04 15:16:20    431s] [GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
[05/04 15:16:20    431s] [GPS-MSV] Related mode (msv/opt) setting
[05/04 15:16:20    431s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[05/04 15:16:20    431s] GigaOpt running with 1 threads.
[05/04 15:16:20    431s] Info: 1 threads available for lower-level modules during optimization.
[05/04 15:16:20    431s] OPERPROF: Starting DPlace-Init at level 1, MEM:1879.0M
[05/04 15:16:20    431s] z: 2, totalTracks: 1
[05/04 15:16:20    431s] z: 4, totalTracks: 1
[05/04 15:16:20    431s] z: 6, totalTracks: 1
[05/04 15:16:20    431s] z: 8, totalTracks: 1
[05/04 15:16:20    431s] #spOpts: N=32 minPadR=1.1 
[05/04 15:16:20    431s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1879.0M
[05/04 15:16:20    431s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1879.0M
[05/04 15:16:20    431s] Core basic site is unit
[05/04 15:16:20    432s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:16:20    432s] SiteArray: use 9,248,768 bytes
[05/04 15:16:20    432s] SiteArray: current memory after site array memory allocation 1887.8M
[05/04 15:16:20    432s] SiteArray: FP blocked sites are writable
[05/04 15:16:20    432s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:16:20    432s] SiteArray: use 1,245,184 bytes
[05/04 15:16:20    432s] SiteArray: current memory after site array memory allocation 1889.0M
[05/04 15:16:20    432s] SiteArray: FP blocked sites are writable
[05/04 15:16:20    432s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:16:20    432s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:16:20    432s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:16:20    432s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1889.0M
[05/04 15:16:20    432s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:16:20    432s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.081, MEM:1889.0M
[05/04 15:16:20    432s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1889.0M
[05/04 15:16:20    432s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:16:20    432s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1889.0M
[05/04 15:16:20    432s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.230, REAL:0.226, MEM:1889.0M
[05/04 15:16:20    432s] OPERPROF:     Starting CMU at level 3, MEM:1889.0M
[05/04 15:16:20    432s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1889.0M
[05/04 15:16:20    432s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.270, REAL:0.266, MEM:1889.0M
[05/04 15:16:20    432s] 
[05/04 15:16:20    432s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1889.0MB).
[05/04 15:16:20    432s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.360, REAL:0.359, MEM:1889.0M
[05/04 15:16:20    432s] Cell 'FOOT2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOT2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEAD2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'FOOTX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] Cell 'HEADX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:16:20    432s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[05/04 15:16:20    432s] 	Cell FOOT2X16_HVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X16_LVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X16_RVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X2_HVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X2_LVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X2_RVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X32_HVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X32_LVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X32_RVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X4_HVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X4_LVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X4_RVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X8_HVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X8_LVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOT2X8_RVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOTX16_HVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOTX16_LVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOTX16_RVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOTX2_HVT, site unit.
[05/04 15:16:20    432s] 	Cell FOOTX2_LVT, site unit.
[05/04 15:16:20    432s] 	...
[05/04 15:16:20    432s] 	Reporting only the 20 first cells found...
[05/04 15:16:20    432s] .
[05/04 15:16:20    432s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1889.0M
[05/04 15:16:20    432s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.123, MEM:1889.0M
[05/04 15:16:20    432s] LayerId::1 widthSet size::4
[05/04 15:16:20    432s] LayerId::2 widthSet size::4
[05/04 15:16:20    432s] LayerId::3 widthSet size::4
[05/04 15:16:20    432s] LayerId::4 widthSet size::4
[05/04 15:16:20    432s] LayerId::5 widthSet size::4
[05/04 15:16:20    432s] LayerId::6 widthSet size::4
[05/04 15:16:20    432s] LayerId::7 widthSet size::4
[05/04 15:16:20    432s] LayerId::8 widthSet size::4
[05/04 15:16:20    432s] LayerId::9 widthSet size::4
[05/04 15:16:20    432s] LayerId::10 widthSet size::2
[05/04 15:16:20    432s] Updating RC grid for preRoute extraction ...
[05/04 15:16:20    432s] Initializing multi-corner capacitance tables ... 
[05/04 15:16:20    432s] Initializing multi-corner resistance tables ...
[05/04 15:16:20    432s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.314919 ; uaWl: 1.000000 ; uaWlH: 0.410621 ; aWlH: 0.000000 ; Pmax: 0.890100 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/04 15:16:20    432s] 
[05/04 15:16:20    432s] Creating Lib Analyzer ...
[05/04 15:16:21    432s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:16:21    432s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:16:21    432s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:16:21    432s] 
[05/04 15:16:21    433s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:14 mem=1905.0M
[05/04 15:16:21    433s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:14 mem=1905.0M
[05/04 15:16:21    433s] Creating Lib Analyzer, finished. 
[05/04 15:16:21    433s] #optDebug: fT-S <1 2 3 1 0>
[05/04 15:16:21    433s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/04 15:16:21    433s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/04 15:16:22    433s] OPERPROF: Starting DPlace-Init at level 1, MEM:1905.0M
[05/04 15:16:22    433s] z: 2, totalTracks: 1
[05/04 15:16:22    433s] z: 4, totalTracks: 1
[05/04 15:16:22    433s] z: 6, totalTracks: 1
[05/04 15:16:22    433s] z: 8, totalTracks: 1
[05/04 15:16:22    433s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:16:22    433s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1905.0M
[05/04 15:16:22    434s] OPERPROF:     Starting CMU at level 3, MEM:1905.0M
[05/04 15:16:22    434s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:1905.0M
[05/04 15:16:22    434s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.160, MEM:1905.0M
[05/04 15:16:22    434s] 
[05/04 15:16:22    434s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1905.0MB).
[05/04 15:16:22    434s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.259, MEM:1905.0M
[05/04 15:16:22    434s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1905.0M
[05/04 15:16:22    434s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.127, MEM:1905.0M
[05/04 15:16:22    434s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1491.3M, totSessionCpu=0:07:14 **
[05/04 15:16:22    434s] *** optDesign -preCTS ***
[05/04 15:16:22    434s] DRC Margin: user margin 0.0; extra margin 0.2
[05/04 15:16:22    434s] Setup Target Slack: user slack 0; extra slack 0.0
[05/04 15:16:22    434s] Hold Target Slack: user slack 0
[05/04 15:16:22    434s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/04 15:16:22    434s] Type 'man IMPOPT-3195' for more detail.
[05/04 15:16:22    434s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1834.0M
[05/04 15:16:22    434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.150, MEM:1834.0M
[05/04 15:16:22    434s] 
[05/04 15:16:22    434s] Deleting Cell Server ...
[05/04 15:16:22    434s] Deleting Lib Analyzer.
[05/04 15:16:22    434s] Multi-VT timing optimization disabled based on library information.
[05/04 15:16:22    434s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/04 15:16:22    434s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:16:22    434s] Summary for sequential cells identification: 
[05/04 15:16:22    434s]   Identified SBFF number: 126
[05/04 15:16:22    434s]   Identified MBFF number: 0
[05/04 15:16:22    434s]   Identified SB Latch number: 0
[05/04 15:16:22    434s]   Identified MB Latch number: 0
[05/04 15:16:22    434s]   Not identified SBFF number: 180
[05/04 15:16:22    434s]   Not identified MBFF number: 0
[05/04 15:16:22    434s]   Not identified SB Latch number: 0
[05/04 15:16:22    434s]   Not identified MB Latch number: 0
[05/04 15:16:22    434s]   Number of sequential cells which are not FFs: 78
[05/04 15:16:22    434s]  Visiting view : test_worst_scenario
[05/04 15:16:22    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:16:22    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:16:22    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:16:22    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:16:22    434s]  Visiting view : func_worst_scenario
[05/04 15:16:22    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:16:22    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:16:22    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:16:22    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:16:22    434s]  Visiting view : test_best_scenario
[05/04 15:16:22    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:16:22    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:16:22    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:16:22    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:16:22    434s]  Visiting view : func_best_scenario
[05/04 15:16:22    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:16:22    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:16:22    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:16:22    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:16:22    434s]  Setting StdDelay to 10.90
[05/04 15:16:22    434s] Creating Cell Server, finished. 
[05/04 15:16:22    434s] 
[05/04 15:16:23    434s] Deleting Cell Server ...
[05/04 15:16:23    434s] 
[05/04 15:16:23    434s] Creating Lib Analyzer ...
[05/04 15:16:23    434s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:16:23    434s] Summary for sequential cells identification: 
[05/04 15:16:23    434s]   Identified SBFF number: 126
[05/04 15:16:23    434s]   Identified MBFF number: 0
[05/04 15:16:23    434s]   Identified SB Latch number: 0
[05/04 15:16:23    434s]   Identified MB Latch number: 0
[05/04 15:16:23    434s]   Not identified SBFF number: 180
[05/04 15:16:23    434s]   Not identified MBFF number: 0
[05/04 15:16:23    434s]   Not identified SB Latch number: 0
[05/04 15:16:23    434s]   Not identified MB Latch number: 0
[05/04 15:16:23    434s]   Number of sequential cells which are not FFs: 78
[05/04 15:16:23    434s]  Visiting view : test_worst_scenario
[05/04 15:16:23    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:16:23    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:16:23    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:16:23    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:16:23    434s]  Visiting view : func_worst_scenario
[05/04 15:16:23    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:16:23    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:16:23    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:16:23    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:16:23    434s]  Visiting view : test_best_scenario
[05/04 15:16:23    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:16:23    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:16:23    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:16:23    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:16:23    434s]  Visiting view : func_best_scenario
[05/04 15:16:23    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:16:23    434s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:16:23    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:16:23    434s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:16:23    434s]  Setting StdDelay to 10.90
[05/04 15:16:23    434s] Creating Cell Server, finished. 
[05/04 15:16:23    434s] 
[05/04 15:16:23    435s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:16:23    435s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:16:23    435s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:16:23    435s] 
[05/04 15:16:23    435s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:16 mem=1834.0M
[05/04 15:16:23    435s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:16 mem=1834.0M
[05/04 15:16:23    435s] Creating Lib Analyzer, finished. 
[05/04 15:16:23    435s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1834.0M
[05/04 15:16:23    435s] All LLGs are deleted
[05/04 15:16:23    435s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1834.0M
[05/04 15:16:23    435s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1825.2M
[05/04 15:16:23    435s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1825.2M
[05/04 15:16:23    435s] ### Creating LA Mngr. totSessionCpu=0:07:16 mem=1825.2M
[05/04 15:16:23    435s] ### Creating LA Mngr, finished. totSessionCpu=0:07:16 mem=1825.2M
[05/04 15:16:23    435s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1825.17 MB )
[05/04 15:16:23    435s] (I)       Started Loading and Dumping File ( Curr Mem: 1825.17 MB )
[05/04 15:16:23    435s] (I)       Reading DB...
[05/04 15:16:23    435s] (I)       Read data from FE... (mem=1825.2M)
[05/04 15:16:23    435s] (I)       Read nodes and places... (mem=1825.2M)
[05/04 15:16:23    435s] (I)       Number of ignored instance 0
[05/04 15:16:23    435s] (I)       Number of inbound cells 40
[05/04 15:16:23    435s] (I)       numMoveCells=42320, numMacros=40  numPads=241  numMultiRowHeightInsts=0
[05/04 15:16:23    435s] (I)       cell height: 1672, count: 42320
[05/04 15:16:23    435s] (I)       Done Read nodes and places (cpu=0.060s, mem=1840.0M)
[05/04 15:16:23    435s] (I)       Read nets... (mem=1840.0M)
[05/04 15:16:24    435s] (I)       numNets=45054  ignoredNets=16
[05/04 15:16:24    435s] (I)       Done Read nets (cpu=0.160s, mem=1850.5M)
[05/04 15:16:24    435s] (I)       Read rows... (mem=1850.5M)
[05/04 15:16:24    435s] (I)       Done Read rows (cpu=0.000s, mem=1850.5M)
[05/04 15:16:24    435s] (I)       Identified Clock instances: Flop 5170, Clock buffer/inverter 34, Gate 31, Logic 38
[05/04 15:16:24    435s] (I)       Read module constraints... (mem=1850.5M)
[05/04 15:16:24    435s] (I)       Done Read module constraints (cpu=0.000s, mem=1850.5M)
[05/04 15:16:24    435s] (I)       Done Read data from FE (cpu=0.250s, mem=1850.5M)
[05/04 15:16:24    435s] (I)       before initializing RouteDB syMemory usage = 1850.5 MB
[05/04 15:16:24    435s] (I)       Honor MSV route constraint: false
[05/04 15:16:24    435s] (I)       Maximum routing layer  : 127
[05/04 15:16:24    435s] (I)       Minimum routing layer  : 2
[05/04 15:16:24    435s] (I)       Supply scale factor H  : 1.00
[05/04 15:16:24    435s] (I)       Supply scale factor V  : 1.00
[05/04 15:16:24    435s] (I)       Tracks used by clock wire: 0
[05/04 15:16:24    435s] (I)       Reverse direction      : 
[05/04 15:16:24    435s] (I)       Honor partition pin guides: true
[05/04 15:16:24    435s] (I)       Route selected nets only: false
[05/04 15:16:24    435s] (I)       Route secondary PG pins: false
[05/04 15:16:24    435s] (I)       Second PG max fanout   : 2147483647
[05/04 15:16:24    435s] (I)       Buffering-aware routing: true
[05/04 15:16:24    435s] (I)       Spread congestion away from blockages: true
[05/04 15:16:24    435s] (I)       Overflow penalty cost  : 10
[05/04 15:16:24    435s] (I)       punchThroughDistance   : 880.29
[05/04 15:16:24    435s] (I)       source-to-sink ratio   : 0.30
[05/04 15:16:24    435s] (I)       Apply function for special wires: true
[05/04 15:16:24    435s] (I)       Layer by layer blockage reading: true
[05/04 15:16:24    435s] (I)       Offset calculation fix : true
[05/04 15:16:24    435s] (I)       Route stripe layer range: 
[05/04 15:16:24    435s] (I)       Honor partition fences : 
[05/04 15:16:24    435s] (I)       Honor partition pin    : 
[05/04 15:16:24    435s] (I)       Honor partition fences with feedthrough: 
[05/04 15:16:24    435s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:16:24    435s] (I)       Use row-based GCell size
[05/04 15:16:24    435s] (I)       Use row-based GCell align
[05/04 15:16:24    435s] (I)       GCell unit size   : 1672
[05/04 15:16:24    435s] (I)       GCell multiplier  : 1
[05/04 15:16:24    435s] (I)       GCell row height  : 1672
[05/04 15:16:24    435s] (I)       Actual row height : 1672
[05/04 15:16:24    435s] (I)       GCell align ref   : 10032 10032
[05/04 15:16:24    435s] [NR-eGR] Track table information for default rule: 
[05/04 15:16:24    435s] [NR-eGR] M1 has no routable track
[05/04 15:16:24    435s] [NR-eGR] M2 has single uniform track structure
[05/04 15:16:24    435s] [NR-eGR] M3 has single uniform track structure
[05/04 15:16:24    435s] [NR-eGR] M4 has single uniform track structure
[05/04 15:16:24    435s] [NR-eGR] M5 has single uniform track structure
[05/04 15:16:24    435s] [NR-eGR] M6 has single uniform track structure
[05/04 15:16:24    435s] [NR-eGR] M7 has single uniform track structure
[05/04 15:16:24    435s] [NR-eGR] M8 has single uniform track structure
[05/04 15:16:24    435s] [NR-eGR] M9 has single uniform track structure
[05/04 15:16:24    435s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:16:24    435s] (I)       ===========================================================================
[05/04 15:16:24    435s] (I)       == Report All Rule Vias ==
[05/04 15:16:24    435s] (I)       ===========================================================================
[05/04 15:16:24    435s] (I)        Via Rule : (Default)
[05/04 15:16:24    435s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:16:24    435s] (I)       ---------------------------------------------------------------------------
[05/04 15:16:24    435s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/04 15:16:24    435s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:16:24    435s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:16:24    435s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:16:24    435s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:16:24    435s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:16:24    435s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:16:24    435s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:16:24    435s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:16:24    435s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:16:24    435s] (I)       ===========================================================================
[05/04 15:16:24    435s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1850.54 MB )
[05/04 15:16:24    435s] [NR-eGR] Read 96879 PG shapes
[05/04 15:16:24    435s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1850.54 MB )
[05/04 15:16:24    435s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:16:24    435s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:16:24    435s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:16:24    435s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:16:24    435s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:16:24    435s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:16:24    435s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:16:24    435s] (I)       readDataFromPlaceDB
[05/04 15:16:24    435s] (I)       Read net information..
[05/04 15:16:24    436s] [NR-eGR] Read numTotalNets=45054  numIgnoredNets=0
[05/04 15:16:24    436s] (I)       Read testcase time = 0.030 seconds
[05/04 15:16:24    436s] 
[05/04 15:16:24    436s] (I)       early_global_route_priority property id does not exist.
[05/04 15:16:24    436s] (I)       Start initializing grid graph
[05/04 15:16:24    436s] (I)       End initializing grid graph
[05/04 15:16:24    436s] (I)       Model blockages into capacity
[05/04 15:16:24    436s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:16:24    436s] (I)       Started Modeling ( Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Started Modeling Layer 1 ( Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Started Modeling Layer 2 ( Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:16:24    436s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Started Modeling Layer 3 ( Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:16:24    436s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Started Modeling Layer 4 ( Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:16:24    436s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Started Modeling Layer 5 ( Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:16:24    436s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Started Modeling Layer 6 ( Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:16:24    436s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Started Modeling Layer 7 ( Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:16:24    436s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Started Modeling Layer 8 ( Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:16:24    436s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Started Modeling Layer 9 ( Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:16:24    436s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Started Modeling Layer 10 ( Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:16:24    436s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       Finished Modeling ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1860.51 MB )
[05/04 15:16:24    436s] (I)       -- layer congestion ratio --
[05/04 15:16:24    436s] (I)       Layer 1 : 0.100000
[05/04 15:16:24    436s] (I)       Layer 2 : 0.700000
[05/04 15:16:24    436s] (I)       Layer 3 : 0.700000
[05/04 15:16:24    436s] (I)       Layer 4 : 0.700000
[05/04 15:16:24    436s] (I)       Layer 5 : 0.700000
[05/04 15:16:24    436s] (I)       Layer 6 : 0.700000
[05/04 15:16:24    436s] (I)       Layer 7 : 0.700000
[05/04 15:16:24    436s] (I)       Layer 8 : 0.700000
[05/04 15:16:24    436s] (I)       Layer 9 : 0.700000
[05/04 15:16:24    436s] (I)       Layer 10 : 0.700000
[05/04 15:16:24    436s] (I)       ----------------------------
[05/04 15:16:24    436s] (I)       Number of ignored nets = 0
[05/04 15:16:24    436s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:16:24    436s] (I)       Number of clock nets = 107.  Ignored: No
[05/04 15:16:24    436s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:16:24    436s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:16:24    436s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:16:24    436s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:16:24    436s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:16:24    436s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:16:24    436s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:16:24    436s] (I)       Constructing bin map
[05/04 15:16:24    436s] (I)       Initialize bin information with width=3344 height=3344
[05/04 15:16:24    436s] (I)       Done constructing bin map
[05/04 15:16:24    436s] [NR-eGR] There are 107 clock nets ( 0 with NDR ).
[05/04 15:16:24    436s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1863.7 MB
[05/04 15:16:24    436s] (I)       Ndr track 0 does not exist
[05/04 15:16:24    436s] (I)       Layer1  viaCost=300.00
[05/04 15:16:24    436s] (I)       Layer2  viaCost=200.00
[05/04 15:16:24    436s] (I)       Layer3  viaCost=100.00
[05/04 15:16:24    436s] (I)       Layer4  viaCost=100.00
[05/04 15:16:24    436s] (I)       Layer5  viaCost=100.00
[05/04 15:16:24    436s] (I)       Layer6  viaCost=100.00
[05/04 15:16:24    436s] (I)       Layer7  viaCost=100.00
[05/04 15:16:24    436s] (I)       Layer8  viaCost=100.00
[05/04 15:16:24    436s] (I)       Layer9  viaCost=300.00
[05/04 15:16:24    436s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:16:24    436s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:16:24    436s] (I)       Core area           : (10032, 10032) - (810008, 728992)
[05/04 15:16:24    436s] (I)       Site width          :   152  (dbu)
[05/04 15:16:24    436s] (I)       Row height          :  1672  (dbu)
[05/04 15:16:24    436s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:16:24    436s] (I)       GCell width         :  1672  (dbu)
[05/04 15:16:24    436s] (I)       GCell height        :  1672  (dbu)
[05/04 15:16:24    436s] (I)       Grid                :   491   443    10
[05/04 15:16:24    436s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:16:24    436s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:16:24    436s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:16:24    436s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:16:24    436s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:16:24    436s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:16:24    436s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:16:24    436s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:16:24    436s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:16:24    436s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:16:24    436s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:16:24    436s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:16:24    436s] (I)       --------------------------------------------------------
[05/04 15:16:24    436s] 
[05/04 15:16:24    436s] [NR-eGR] ============ Routing rule table ============
[05/04 15:16:24    436s] [NR-eGR] Rule id: 0  Nets: 45054 
[05/04 15:16:24    436s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:16:24    436s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:16:24    436s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:16:24    436s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:16:24    436s] [NR-eGR] ========================================
[05/04 15:16:24    436s] [NR-eGR] 
[05/04 15:16:24    436s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:16:24    436s] (I)       blocked tracks on layer2 : = 1002989 / 2389542 (41.97%)
[05/04 15:16:24    436s] (I)       blocked tracks on layer3 : = 475585 / 1195094 (39.79%)
[05/04 15:16:24    436s] (I)       blocked tracks on layer4 : = 501940 / 1194771 (42.01%)
[05/04 15:16:24    436s] (I)       blocked tracks on layer5 : = 246092 / 597056 (41.22%)
[05/04 15:16:24    436s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:16:24    436s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:16:24    436s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:16:24    436s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:16:24    436s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:16:24    436s] (I)       After initializing earlyGlobalRoute syMemory usage = 1872.4 MB
[05/04 15:16:24    436s] (I)       Finished Loading and Dumping File ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:24    436s] (I)       Started Global Routing ( Curr Mem: 1872.39 MB )
[05/04 15:16:24    436s] (I)       ============= Initialization =============
[05/04 15:16:24    436s] (I)       totalPins=172183  totalGlobalPin=170508 (99.03%)
[05/04 15:16:24    436s] (I)       Started Build MST ( Curr Mem: 1872.39 MB )
[05/04 15:16:24    436s] (I)       Generate topology with single threads
[05/04 15:16:24    436s] (I)       Finished Build MST ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:24    436s] (I)       total 2D Cap : 4559493 = (1494409 H, 3065084 V)
[05/04 15:16:24    436s] (I)       #blocked areas for congestion spreading : 62
[05/04 15:16:24    436s] [NR-eGR] Layer group 1: route 45054 net(s) in layer range [2, 10]
[05/04 15:16:24    436s] (I)       ============  Phase 1a Route ============
[05/04 15:16:24    436s] (I)       Started Phase 1a ( Curr Mem: 1872.39 MB )
[05/04 15:16:24    436s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:24    436s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1872.39 MB )
[05/04 15:16:24    436s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:16:24    436s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:24    436s] (I)       Usage: 586188 = (286598 H, 299590 V) = (19.18% H, 9.77% V) = (4.792e+05um H, 5.009e+05um V)
[05/04 15:16:24    436s] (I)       
[05/04 15:16:24    436s] (I)       ============  Phase 1b Route ============
[05/04 15:16:24    436s] (I)       Started Phase 1b ( Curr Mem: 1872.39 MB )
[05/04 15:16:24    436s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:24    436s] (I)       Usage: 586916 = (286949 H, 299967 V) = (19.20% H, 9.79% V) = (4.798e+05um H, 5.015e+05um V)
[05/04 15:16:24    436s] (I)       
[05/04 15:16:24    436s] (I)       earlyGlobalRoute overflow of layer group 1: 1.63% H + 0.17% V. EstWL: 9.813236e+05um
[05/04 15:16:24    436s] (I)       Congestion metric : 1.63%H 0.17%V, 1.81%HV
[05/04 15:16:24    436s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:16:24    436s] (I)       ============  Phase 1c Route ============
[05/04 15:16:24    436s] (I)       Started Phase 1c ( Curr Mem: 1872.39 MB )
[05/04 15:16:24    436s] (I)       Level2 Grid: 99 x 89
[05/04 15:16:24    436s] (I)       Started Two Level Routing ( Curr Mem: 1872.39 MB )
[05/04 15:16:24    436s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Finished Phase 1c ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Usage: 587805 = (287008 H, 300797 V) = (19.21% H, 9.81% V) = (4.799e+05um H, 5.029e+05um V)
[05/04 15:16:25    436s] (I)       
[05/04 15:16:25    436s] (I)       ============  Phase 1d Route ============
[05/04 15:16:25    436s] (I)       Started Phase 1d ( Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Usage: 587788 = (287012 H, 300776 V) = (19.21% H, 9.81% V) = (4.799e+05um H, 5.029e+05um V)
[05/04 15:16:25    436s] (I)       
[05/04 15:16:25    436s] (I)       ============  Phase 1e Route ============
[05/04 15:16:25    436s] (I)       Started Phase 1e ( Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Finished Legalize Blockage Violations ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Finished Phase 1e ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Usage: 587788 = (287012 H, 300776 V) = (19.21% H, 9.81% V) = (4.799e+05um H, 5.029e+05um V)
[05/04 15:16:25    436s] (I)       
[05/04 15:16:25    436s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.45% H + 0.05% V. EstWL: 9.827815e+05um
[05/04 15:16:25    436s] [NR-eGR] 
[05/04 15:16:25    436s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:25    436s] (I)       Running layer assignment with 1 threads
[05/04 15:16:25    437s] (I)       Finished Phase 1l ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:25    437s] (I)       ============  Phase 1l Route ============
[05/04 15:16:25    437s] (I)       
[05/04 15:16:25    437s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:16:25    437s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/04 15:16:25    437s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:16:25    437s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[05/04 15:16:25    437s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:16:25    437s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:16:25    437s] [NR-eGR]      M2  (2)       192( 0.14%)        52( 0.04%)         9( 0.01%)   ( 0.19%) 
[05/04 15:16:25    437s] [NR-eGR]      M3  (3)      1376( 1.03%)       200( 0.15%)        13( 0.01%)   ( 1.18%) 
[05/04 15:16:25    437s] [NR-eGR]      M4  (4)        73( 0.05%)         1( 0.00%)         0( 0.00%)   ( 0.06%) 
[05/04 15:16:25    437s] [NR-eGR]      M5  (5)       330( 0.24%)         4( 0.00%)         0( 0.00%)   ( 0.25%) 
[05/04 15:16:25    437s] [NR-eGR]      M6  (6)       104( 0.05%)         8( 0.00%)         0( 0.00%)   ( 0.05%) 
[05/04 15:16:25    437s] [NR-eGR]      M7  (7)       672( 0.33%)         5( 0.00%)         0( 0.00%)   ( 0.33%) 
[05/04 15:16:25    437s] [NR-eGR]      M8  (8)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:16:25    437s] [NR-eGR]      M9  (9)        24( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/04 15:16:25    437s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:16:25    437s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:16:25    437s] [NR-eGR] Total             2775( 0.20%)       270( 0.02%)        22( 0.00%)   ( 0.22%) 
[05/04 15:16:25    437s] [NR-eGR] 
[05/04 15:16:25    437s] (I)       Finished Global Routing ( CPU: 1.24 sec, Real: 1.23 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:25    437s] (I)       total 2D Cap : 4581759 = (1501946 H, 3079813 V)
[05/04 15:16:25    437s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.39% H + 0.02% V
[05/04 15:16:25    437s] [NR-eGR] Overflow after earlyGlobalRoute 0.42% H + 0.03% V
[05/04 15:16:25    437s] (I)       ============= track Assignment ============
[05/04 15:16:25    437s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1872.39 MB )
[05/04 15:16:25    437s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:25    437s] (I)       Started Greedy Track Assignment ( Curr Mem: 1872.39 MB )
[05/04 15:16:25    437s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/04 15:16:25    437s] (I)       Running track assignment with 1 threads
[05/04 15:16:25    437s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:25    437s] (I)       Run Multi-thread track assignment
[05/04 15:16:26    438s] (I)       Finished Greedy Track Assignment ( CPU: 0.81 sec, Real: 0.81 sec, Curr Mem: 1872.39 MB )
[05/04 15:16:26    438s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:16:26    438s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 171976
[05/04 15:16:26    438s] [NR-eGR]     M2  (2V) length: 2.835828e+05um, number of vias: 236472
[05/04 15:16:26    438s] [NR-eGR]     M3  (3H) length: 3.230070e+05um, number of vias: 74904
[05/04 15:16:26    438s] [NR-eGR]     M4  (4V) length: 1.645744e+05um, number of vias: 15647
[05/04 15:16:26    438s] [NR-eGR]     M5  (5H) length: 1.066464e+05um, number of vias: 4302
[05/04 15:16:26    438s] [NR-eGR]     M6  (6V) length: 8.125821e+04um, number of vias: 2155
[05/04 15:16:26    438s] [NR-eGR]     M7  (7H) length: 5.467783e+04um, number of vias: 393
[05/04 15:16:26    438s] [NR-eGR]     M8  (8V) length: 8.299516e+03um, number of vias: 171
[05/04 15:16:26    438s] [NR-eGR]     M9  (9H) length: 7.937570e+03um, number of vias: 2
[05/04 15:16:26    438s] [NR-eGR]   MRDL (10V) length: 4.864000e+00um, number of vias: 0
[05/04 15:16:26    438s] [NR-eGR] Total length: 1.029989e+06um, number of vias: 506022
[05/04 15:16:26    438s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:16:26    438s] [NR-eGR] Total eGR-routed clock nets wire length: 3.731169e+04um 
[05/04 15:16:26    438s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:16:26    438s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.05 sec, Real: 3.06 sec, Curr Mem: 1840.39 MB )
[05/04 15:16:26    438s] Extraction called for design 'ORCA_TOP' of instances=42457 and nets=46067 using extraction engine 'preRoute' .
[05/04 15:16:26    438s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/04 15:16:26    438s] Type 'man IMPEXT-3530' for more detail.
[05/04 15:16:26    438s] PreRoute RC Extraction called for design ORCA_TOP.
[05/04 15:16:26    438s] RC Extraction called in multi-corner(2) mode.
[05/04 15:16:26    438s] RCMode: PreRoute
[05/04 15:16:26    438s]       RC Corner Indexes            0       1   
[05/04 15:16:26    438s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/04 15:16:26    438s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/04 15:16:26    438s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/04 15:16:26    438s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/04 15:16:26    438s] Shrink Factor                : 1.00000
[05/04 15:16:26    438s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:16:26    438s] Using capacitance table file ...
[05/04 15:16:27    438s] LayerId::1 widthSet size::4
[05/04 15:16:27    438s] LayerId::2 widthSet size::4
[05/04 15:16:27    438s] LayerId::3 widthSet size::4
[05/04 15:16:27    438s] LayerId::4 widthSet size::4
[05/04 15:16:27    438s] LayerId::5 widthSet size::4
[05/04 15:16:27    438s] LayerId::6 widthSet size::4
[05/04 15:16:27    438s] LayerId::7 widthSet size::4
[05/04 15:16:27    438s] LayerId::8 widthSet size::4
[05/04 15:16:27    438s] LayerId::9 widthSet size::4
[05/04 15:16:27    438s] LayerId::10 widthSet size::2
[05/04 15:16:27    438s] Updating RC grid for preRoute extraction ...
[05/04 15:16:27    438s] Initializing multi-corner capacitance tables ... 
[05/04 15:16:27    438s] Initializing multi-corner resistance tables ...
[05/04 15:16:27    439s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.317388 ; uaWl: 1.000000 ; uaWlH: 0.411071 ; aWlH: 0.000000 ; Pmax: 0.890200 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/04 15:16:27    439s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1827.387M)
[05/04 15:16:27    439s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1827.4M
[05/04 15:16:27    439s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1827.4M
[05/04 15:16:27    439s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1837.4M
[05/04 15:16:27    439s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.081, MEM:1837.4M
[05/04 15:16:27    439s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1837.4M
[05/04 15:16:27    439s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1837.4M
[05/04 15:16:27    439s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.230, REAL:0.227, MEM:1837.4M
[05/04 15:16:27    439s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.260, REAL:0.260, MEM:1837.4M
[05/04 15:16:27    439s] 
[05/04 15:16:28    439s] Starting delay calculation for Setup views
[05/04 15:16:28    439s] #################################################################################
[05/04 15:16:28    439s] # Design Stage: PreRoute
[05/04 15:16:28    439s] # Design Name: ORCA_TOP
[05/04 15:16:28    439s] # Design Mode: 90nm
[05/04 15:16:28    439s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:16:28    439s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:16:28    439s] # Signoff Settings: SI Off 
[05/04 15:16:28    439s] #################################################################################
[05/04 15:16:30    442s] Calculate delays in BcWc mode...
[05/04 15:16:30    442s] Calculate delays in BcWc mode...
[05/04 15:16:30    442s] Topological Sorting (REAL = 0:00:00.0, MEM = 1856.2M, InitMEM = 1849.7M)
[05/04 15:16:30    442s] Start delay calculation (fullDC) (1 T). (MEM=1856.19)
[05/04 15:16:30    442s] End AAE Lib Interpolated Model. (MEM=1867.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:16:44    456s] Total number of fetched objects 50225
[05/04 15:16:44    456s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/04 15:16:44    456s] End delay calculation. (MEM=1923.52 CPU=0:00:10.4 REAL=0:00:10.0)
[05/04 15:16:44    456s] End delay calculation (fullDC). (MEM=1923.52 CPU=0:00:14.5 REAL=0:00:14.0)
[05/04 15:16:44    456s] *** CDM Built up (cpu=0:00:16.8  real=0:00:16.0  mem= 1923.5M) ***
[05/04 15:16:46    458s] *** Done Building Timing Graph (cpu=0:00:18.6 real=0:00:18.0 totSessionCpu=0:07:38 mem=1923.5M)
[05/04 15:16:49    461s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -18.902 |
|           TNS (ns):|-13558.2 |
|    Violating Paths:|  1841   |
|          All Paths:|  14715  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1562 (1562)    |   -6.257   |   1593 (1593)    |
|   max_tran     |   4137 (15751)   |  -24.295   |   4139 (15801)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.461%
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1589.9M, totSessionCpu=0:07:41 **
[05/04 15:16:49    461s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/04 15:16:49    461s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:16:49    461s] ### Creating PhyDesignMc. totSessionCpu=0:07:41 mem=1896.5M
[05/04 15:16:49    461s] OPERPROF: Starting DPlace-Init at level 1, MEM:1896.5M
[05/04 15:16:49    461s] z: 2, totalTracks: 1
[05/04 15:16:49    461s] z: 4, totalTracks: 1
[05/04 15:16:49    461s] z: 6, totalTracks: 1
[05/04 15:16:49    461s] z: 8, totalTracks: 1
[05/04 15:16:49    461s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:16:49    461s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1896.5M
[05/04 15:16:49    461s] OPERPROF:     Starting CMU at level 3, MEM:1896.5M
[05/04 15:16:49    461s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:1896.5M
[05/04 15:16:49    461s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.148, MEM:1896.5M
[05/04 15:16:49    461s] 
[05/04 15:16:49    461s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1896.5MB).
[05/04 15:16:49    461s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.242, MEM:1896.5M
[05/04 15:16:49    461s] TotalInstCnt at PhyDesignMc Initialization: 42,417
[05/04 15:16:49    461s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:41 mem=1896.5M
[05/04 15:16:49    461s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1896.5M
[05/04 15:16:49    461s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.127, MEM:1896.5M
[05/04 15:16:49    461s] TotalInstCnt at PhyDesignMc Destruction: 42,417
[05/04 15:16:49    461s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:16:49    461s] ### Creating PhyDesignMc. totSessionCpu=0:07:42 mem=1896.5M
[05/04 15:16:49    461s] OPERPROF: Starting DPlace-Init at level 1, MEM:1896.5M
[05/04 15:16:49    461s] z: 2, totalTracks: 1
[05/04 15:16:49    461s] z: 4, totalTracks: 1
[05/04 15:16:49    461s] z: 6, totalTracks: 1
[05/04 15:16:49    461s] z: 8, totalTracks: 1
[05/04 15:16:49    461s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:16:49    461s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1896.5M
[05/04 15:16:49    461s] OPERPROF:     Starting CMU at level 3, MEM:1896.5M
[05/04 15:16:49    461s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1896.5M
[05/04 15:16:49    461s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.151, MEM:1896.5M
[05/04 15:16:49    461s] 
[05/04 15:16:49    461s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1896.5MB).
[05/04 15:16:49    461s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.243, MEM:1896.5M
[05/04 15:16:50    461s] TotalInstCnt at PhyDesignMc Initialization: 42,417
[05/04 15:16:50    461s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:42 mem=1896.5M
[05/04 15:16:50    461s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1896.5M
[05/04 15:16:50    462s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.121, MEM:1896.5M
[05/04 15:16:50    462s] TotalInstCnt at PhyDesignMc Destruction: 42,417
[05/04 15:16:50    462s] *** Starting optimizing excluded clock nets MEM= 1896.5M) ***
[05/04 15:16:50    462s] *info: Found 2 Excluded clock net(s) with DRVs or Setup violation.
*info: List of excluded clock nets to be optimized :
	ate_clk	 Setup Violation(slack=-0.441ns)
	occ_int2/n5	 Setup Violation(slack=-0.441ns)
*** Starting optFanout (1916.6M)
[05/04 15:16:51    463s] *info: 2 nets specified in /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ/innovs0s074 selected
[05/04 15:16:51    463s] *info: Marking 97 level shifter instances dont touch
[05/04 15:16:51    463s] *info: Marking 0 isolation instances dont touch
[05/04 15:16:51    463s] *info: 3 special nets excluded.
[05/04 15:16:51    463s] *info: 983 no-driver nets excluded.
[05/04 15:16:51    463s] *** Starting multi-driver net buffering ***
[05/04 15:16:51    463s] z: 2, totalTracks: 1
[05/04 15:16:51    463s] z: 4, totalTracks: 1
[05/04 15:16:51    463s] z: 6, totalTracks: 1
[05/04 15:16:51    463s] z: 8, totalTracks: 1
[05/04 15:16:51    463s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:16:51    463s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1916.6M
[05/04 15:16:52    463s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.145, MEM:1916.6M
[05/04 15:16:52    463s] 
[05/04 15:16:52    463s] z: 2, totalTracks: 1
[05/04 15:16:52    463s] z: 4, totalTracks: 1
[05/04 15:16:52    463s] z: 6, totalTracks: 1
[05/04 15:16:52    463s] z: 8, totalTracks: 1
[05/04 15:16:52    463s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:16:52    463s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1916.6M
[05/04 15:16:52    464s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.143, MEM:1916.6M
[05/04 15:16:52    464s] 
[05/04 15:16:52    464s] *summary: 0 non-ignored multi-driver nets.
[05/04 15:16:52    464s] *** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=1916.6M) ***
[05/04 15:16:52    464s] Initializing placement sections/sites ...
[05/04 15:16:52    464s] OPERPROF: Starting DPlace-Init at level 1, MEM:1917.6M
[05/04 15:16:52    464s] z: 2, totalTracks: 1
[05/04 15:16:52    464s] z: 4, totalTracks: 1
[05/04 15:16:52    464s] z: 6, totalTracks: 1
[05/04 15:16:52    464s] z: 8, totalTracks: 1
[05/04 15:16:52    464s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:16:52    464s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1917.6M
[05/04 15:16:52    464s] OPERPROF:     Starting CMU at level 3, MEM:1917.6M
[05/04 15:16:52    464s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1917.6M
[05/04 15:16:52    464s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.150, MEM:1917.6M
[05/04 15:16:52    464s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1917.6MB).
[05/04 15:16:52    464s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.244, MEM:1917.6M
[05/04 15:16:52    464s] Density before buffering = 0.415532
[05/04 15:16:52    464s] OPERPROF: Starting DPlace-Init at level 1, MEM:1917.6M
[05/04 15:16:52    464s] z: 2, totalTracks: 1
[05/04 15:16:52    464s] z: 4, totalTracks: 1
[05/04 15:16:52    464s] z: 6, totalTracks: 1
[05/04 15:16:52    464s] z: 8, totalTracks: 1
[05/04 15:16:52    464s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:16:52    464s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1917.6M
[05/04 15:16:52    464s] OPERPROF:     Starting CMU at level 3, MEM:1917.6M
[05/04 15:16:52    464s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1917.6M
[05/04 15:16:52    464s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.149, MEM:1917.6M
[05/04 15:16:52    464s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1917.6MB).
[05/04 15:16:52    464s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.239, MEM:1917.6M
[05/04 15:16:52    464s] 
[05/04 15:16:52    464s] Footprint cell information for insertRepeater
[05/04 15:16:52    464s] *info: There are 18 candidate always on buffer/inverter cells
[05/04 15:16:52    464s] *info: There are 23 candidate Buffer cells
[05/04 15:16:52    464s] *info: There are 15 candidate Inverter cells
[05/04 15:16:52    464s] Buffers found for each power domain:
[05/04 15:16:52    464s] 	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
[05/04 15:16:52    464s] 	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
[05/04 15:16:52    464s] Always on buffers found for each power domain:
[05/04 15:16:52    464s] 	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
[05/04 15:16:52    464s] 	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use
[05/04 15:16:52    464s] 
[05/04 15:16:52    464s] Start fixing timing ... (0:00:00.5 1917.6M)

[05/04 15:16:52    464s] Footprint cell information for calculating maxBufDist
[05/04 15:16:52    464s] *info: There are 18 candidate always on buffer/inverter cells
[05/04 15:16:52    464s] Buffers found for each power domain:
[05/04 15:16:52    464s] 	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
[05/04 15:16:52    464s] 	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
[05/04 15:16:52    464s] Always on buffers found for each power domain:
[05/04 15:16:52    464s] 	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
[05/04 15:16:52    464s] 	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use
[05/04 15:16:52    464s] 
[05/04 15:16:55    467s] *info: Buffered 0 large fanout net (> 100 terms)
[05/04 15:16:55    467s] Finished fixing timing (0:00:03.3 2087.9M)

Start fixing design rules ... (0:00:03.3 2087.9M)
Finished fixing design rule (0:00:04.1 2087.9M)

Summary:
[05/04 15:16:56    468s] 1 buffer added on 1 net (with 0 driver resized)
[05/04 15:16:56    468s] 
[05/04 15:16:56    468s] Density after buffering = 0.415563
[05/04 15:16:56    468s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2087.9M
[05/04 15:16:56    468s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.123, MEM:2087.9M
[05/04 15:16:56    468s] *** Completed optFanout (0:00:04.8 2087.9M)
[05/04 15:16:56    468s] 
[05/04 15:16:56    468s] Deleting Cell Server ...
[05/04 15:16:56    468s] Deleting Lib Analyzer.
[05/04 15:16:57    468s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:06.8  MEM= 2068.9M) ***
[05/04 15:16:57    468s] *** Starting optimizing excluded clock nets MEM= 2068.9M) ***
[05/04 15:16:57    468s] *info: Found 3 Excluded clock net(s) with DRVs or Setup violation.
*info: List of excluded clock nets to be optimized :
	ate_clk	 Setup Violation(slack=-0.224ns)
	FE_OFN152_ate_clk	 Setup Violation(slack=-0.224ns)
	occ_int2/n5	 Setup Violation(slack=-0.224ns)
*** Starting optFanout (2087.9M)
[05/04 15:16:57    469s] *info: 3 nets specified in /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ/innovypBcfA selected
[05/04 15:16:57    469s] *info: Marking 97 level shifter instances dont touch
[05/04 15:16:57    469s] *info: Marking 0 isolation instances dont touch
[05/04 15:16:57    469s] *info: 3 special nets excluded.
[05/04 15:16:57    469s] *info: 983 no-driver nets excluded.
[05/04 15:16:57    469s] *** Starting multi-driver net buffering ***
[05/04 15:16:57    469s] z: 2, totalTracks: 1
[05/04 15:16:57    469s] z: 4, totalTracks: 1
[05/04 15:16:57    469s] z: 6, totalTracks: 1
[05/04 15:16:57    469s] z: 8, totalTracks: 1
[05/04 15:16:57    469s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:16:57    469s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2087.9M
[05/04 15:16:57    469s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.141, MEM:2087.9M
[05/04 15:16:57    469s] 
[05/04 15:16:57    469s] z: 2, totalTracks: 1
[05/04 15:16:57    469s] z: 4, totalTracks: 1
[05/04 15:16:57    469s] z: 6, totalTracks: 1
[05/04 15:16:57    469s] z: 8, totalTracks: 1
[05/04 15:16:57    469s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:16:57    469s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2087.9M
[05/04 15:16:57    469s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.141, MEM:2087.9M
[05/04 15:16:57    469s] 
[05/04 15:16:57    469s] *summary: 0 non-ignored multi-driver nets.
[05/04 15:16:57    469s] *** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=2087.9M) ***
[05/04 15:16:57    469s] OPERPROF: Starting DPlace-Init at level 1, MEM:2087.9M
[05/04 15:16:58    469s] z: 2, totalTracks: 1
[05/04 15:16:58    469s] z: 4, totalTracks: 1
[05/04 15:16:58    469s] z: 6, totalTracks: 1
[05/04 15:16:58    469s] z: 8, totalTracks: 1
[05/04 15:16:58    469s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:16:58    469s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2087.9M
[05/04 15:16:58    470s] OPERPROF:     Starting CMU at level 3, MEM:2087.9M
[05/04 15:16:58    470s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2087.9M
[05/04 15:16:58    470s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.148, MEM:2087.9M
[05/04 15:16:58    470s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2087.9MB).
[05/04 15:16:58    470s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.239, MEM:2087.9M
[05/04 15:16:58    470s] OPERPROF: Starting DPlace-Init at level 1, MEM:2087.9M
[05/04 15:16:58    470s] z: 2, totalTracks: 1
[05/04 15:16:58    470s] z: 4, totalTracks: 1
[05/04 15:16:58    470s] z: 6, totalTracks: 1
[05/04 15:16:58    470s] z: 8, totalTracks: 1
[05/04 15:16:58    470s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:16:58    470s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2087.9M
[05/04 15:16:58    470s] OPERPROF:     Starting CMU at level 3, MEM:2087.9M
[05/04 15:16:58    470s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2087.9M
[05/04 15:16:58    470s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.149, MEM:2087.9M
[05/04 15:16:58    470s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2087.9MB).
[05/04 15:16:58    470s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.238, MEM:2087.9M
[05/04 15:16:58    470s] 
[05/04 15:16:58    470s] Footprint cell information for insertRepeater
[05/04 15:16:58    470s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/04 15:16:58    470s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:16:58    470s] Summary for sequential cells identification: 
[05/04 15:16:58    470s]   Identified SBFF number: 126
[05/04 15:16:58    470s]   Identified MBFF number: 0
[05/04 15:16:58    470s]   Identified SB Latch number: 0
[05/04 15:16:58    470s]   Identified MB Latch number: 0
[05/04 15:16:58    470s]   Not identified SBFF number: 180
[05/04 15:16:58    470s]   Not identified MBFF number: 0
[05/04 15:16:58    470s]   Not identified SB Latch number: 0
[05/04 15:16:58    470s]   Not identified MB Latch number: 0
[05/04 15:16:58    470s]   Number of sequential cells which are not FFs: 78
[05/04 15:16:58    470s]  Visiting view : test_worst_scenario
[05/04 15:16:58    470s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:16:58    470s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:16:58    470s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:16:58    470s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:16:58    470s]  Visiting view : func_worst_scenario
[05/04 15:16:58    470s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:16:58    470s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:16:58    470s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:16:58    470s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:16:58    470s]  Visiting view : test_best_scenario
[05/04 15:16:58    470s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:16:58    470s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:16:58    470s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:16:58    470s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:16:58    470s]  Visiting view : func_best_scenario
[05/04 15:16:58    470s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:16:58    470s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:16:58    470s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:16:58    470s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:16:58    470s]  Setting StdDelay to 10.90
[05/04 15:16:58    470s] Creating Cell Server, finished. 
[05/04 15:16:58    470s] 
[05/04 15:16:58    470s] Buffers found for each power domain:
[05/04 15:16:58    470s] 	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
[05/04 15:16:58    470s] 	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
[05/04 15:16:58    470s] Always on buffers found for each power domain:
[05/04 15:16:58    470s] 	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
[05/04 15:16:58    470s] 	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use
[05/04 15:16:58    470s] 
[05/04 15:16:58    470s] Start fixing timing ... (0:00:00.5 2087.9M)
*info: Buffered 0 large fanout net (> 100 terms)
[05/04 15:16:59    471s] Finished fixing timing (0:00:01.8 2087.9M)

Start fixing design rules ... (0:00:01.8 2087.9M)
Finished fixing design rule (0:00:02.6 2087.9M)

Summary:
[05/04 15:17:00    472s] 0 buffer added on 0 net (with 0 driver resized)
[05/04 15:17:00    472s] 
[05/04 15:17:00    472s] Density after buffering = 0.415563
[05/04 15:17:00    472s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2087.9M
[05/04 15:17:00    472s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.128, MEM:2087.9M
[05/04 15:17:00    472s] *** Completed optFanout (0:00:03.3 2087.9M)
[05/04 15:17:00    472s] 
[05/04 15:17:00    472s] Deleting Cell Server ...
[05/04 15:17:00    472s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:03.8  MEM= 2068.9M) ***
[05/04 15:17:00    472s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:17:00    472s] Summary for sequential cells identification: 
[05/04 15:17:00    472s]   Identified SBFF number: 126
[05/04 15:17:00    472s]   Identified MBFF number: 0
[05/04 15:17:00    472s]   Identified SB Latch number: 0
[05/04 15:17:00    472s]   Identified MB Latch number: 0
[05/04 15:17:00    472s]   Not identified SBFF number: 180
[05/04 15:17:00    472s]   Not identified MBFF number: 0
[05/04 15:17:00    472s]   Not identified SB Latch number: 0
[05/04 15:17:00    472s]   Not identified MB Latch number: 0
[05/04 15:17:00    472s]   Number of sequential cells which are not FFs: 78
[05/04 15:17:00    472s]  Visiting view : test_worst_scenario
[05/04 15:17:00    472s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:17:00    472s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:17:00    472s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:17:00    472s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:17:00    472s]  Visiting view : func_worst_scenario
[05/04 15:17:00    472s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:17:00    472s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:17:00    472s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:17:00    472s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:17:00    472s]  Visiting view : test_best_scenario
[05/04 15:17:00    472s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:17:00    472s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:17:00    472s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:17:00    472s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:17:00    472s]  Visiting view : func_best_scenario
[05/04 15:17:00    472s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:17:00    472s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:17:00    472s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:17:00    472s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:17:00    472s]  Setting StdDelay to 10.90
[05/04 15:17:00    472s] Creating Cell Server, finished. 
[05/04 15:17:00    472s] 
[05/04 15:17:00    472s] The useful skew maximum allowed delay is: 0.3
[05/04 15:17:02    474s] *info: Marking 97 level shifter instances dont touch
[05/04 15:17:02    474s] *info: Marking 0 isolation instances dont touch
[05/04 15:17:02    474s] Info: 108 clock nets excluded from IPO operation.
[05/04 15:17:02    474s] ### Creating LA Mngr. totSessionCpu=0:07:54 mem=2068.9M
[05/04 15:17:02    474s] ### Creating LA Mngr, finished. totSessionCpu=0:07:54 mem=2068.9M
[05/04 15:17:02    474s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:54.4/0:09:12.0 (0.9), mem = 2068.9M
[05/04 15:17:02    474s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.1
[05/04 15:17:02    474s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:17:02    474s] ### Creating PhyDesignMc. totSessionCpu=0:07:54 mem=2068.9M
[05/04 15:17:02    474s] OPERPROF: Starting DPlace-Init at level 1, MEM:2068.9M
[05/04 15:17:02    474s] z: 2, totalTracks: 1
[05/04 15:17:02    474s] z: 4, totalTracks: 1
[05/04 15:17:02    474s] z: 6, totalTracks: 1
[05/04 15:17:02    474s] z: 8, totalTracks: 1
[05/04 15:17:02    474s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:17:02    474s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2068.9M
[05/04 15:17:02    474s] OPERPROF:     Starting CMU at level 3, MEM:2068.9M
[05/04 15:17:02    474s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2068.9M
[05/04 15:17:02    474s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.154, MEM:2068.9M
[05/04 15:17:02    474s] 
[05/04 15:17:02    474s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2068.9MB).
[05/04 15:17:02    474s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.257, MEM:2068.9M
[05/04 15:17:03    475s] TotalInstCnt at PhyDesignMc Initialization: 42,418
[05/04 15:17:03    475s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:55 mem=2068.9M
[05/04 15:17:03    475s] ### Creating RouteCongInterface, started
[05/04 15:17:03    475s] 
[05/04 15:17:03    475s] Creating Lib Analyzer ...
[05/04 15:17:03    475s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:17:03    475s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:17:03    475s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:17:03    475s] 
[05/04 15:17:04    475s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:56 mem=2068.9M
[05/04 15:17:04    475s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:56 mem=2068.9M
[05/04 15:17:04    475s] Creating Lib Analyzer, finished. 
[05/04 15:17:04    475s] 
[05/04 15:17:04    475s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/04 15:17:04    475s] 
[05/04 15:17:04    475s] #optDebug: {0, 1.200}
[05/04 15:17:04    475s] ### Creating RouteCongInterface, finished
[05/04 15:17:06    478s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2087.9M
[05/04 15:17:06    478s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2087.9M
[05/04 15:17:06    478s] 
[05/04 15:17:06    478s] Netlist preparation processing... 
[05/04 15:17:06    478s] Removed 0 instance
[05/04 15:17:06    478s] *info: Marking 0 isolation instances dont touch
[05/04 15:17:06    478s] *info: Marking 97 level shifter instances dont touch
[05/04 15:17:06    478s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2068.9M
[05/04 15:17:07    478s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.128, MEM:2068.9M
[05/04 15:17:07    478s] TotalInstCnt at PhyDesignMc Destruction: 42,418
[05/04 15:17:07    478s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.1
[05/04 15:17:07    478s] *** AreaOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:07:59.0/0:09:16.5 (0.9), mem = 2068.9M
[05/04 15:17:07    478s] 
[05/04 15:17:07    478s] =============================================================================================
[05/04 15:17:07    478s]  Step TAT Report for SimplifyNetlist #1
[05/04 15:17:07    478s] =============================================================================================
[05/04 15:17:07    478s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:17:07    478s] ---------------------------------------------------------------------------------------------
[05/04 15:17:07    478s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  14.6 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:17:07    478s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:17:07    478s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (  12.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:17:07    478s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.2 % )     0:00:00.9 /  0:00:00.9    1.0
[05/04 15:17:07    478s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:17:07    478s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.1
[05/04 15:17:07    478s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.7
[05/04 15:17:07    478s] [ MISC                   ]          0:00:03.3  (  68.9 % )     0:00:03.3 /  0:00:03.3    1.0
[05/04 15:17:07    478s] ---------------------------------------------------------------------------------------------
[05/04 15:17:07    478s]  SimplifyNetlist #1 TOTAL           0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.7    1.0
[05/04 15:17:07    478s] ---------------------------------------------------------------------------------------------
[05/04 15:17:07    478s] 
[05/04 15:17:09    481s] **INFO: Always on buffers available for drv fixing
[05/04 15:17:09    481s] Deleting Lib Analyzer.
[05/04 15:17:09    481s] Begin: GigaOpt high fanout net optimization
[05/04 15:17:09    481s] GigaOpt HFN: use maxLocalDensity 1.2
[05/04 15:17:09    481s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/04 15:17:09    481s] *info: Marking 97 level shifter instances dont touch
[05/04 15:17:09    481s] *info: Marking 0 isolation instances dont touch
[05/04 15:17:09    481s] Info: 108 clock nets excluded from IPO operation.
[05/04 15:17:09    481s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:01.3/0:09:18.9 (0.9), mem = 1985.9M
[05/04 15:17:09    481s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.2
[05/04 15:17:09    481s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:17:09    481s] ### Creating PhyDesignMc. totSessionCpu=0:08:01 mem=1985.9M
[05/04 15:17:09    481s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:17:09    481s] OPERPROF: Starting DPlace-Init at level 1, MEM:1985.9M
[05/04 15:17:09    481s] z: 2, totalTracks: 1
[05/04 15:17:09    481s] z: 4, totalTracks: 1
[05/04 15:17:09    481s] z: 6, totalTracks: 1
[05/04 15:17:09    481s] z: 8, totalTracks: 1
[05/04 15:17:09    481s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:17:09    481s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1985.9M
[05/04 15:17:09    481s] OPERPROF:     Starting CMU at level 3, MEM:1985.9M
[05/04 15:17:09    481s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1985.9M
[05/04 15:17:09    481s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.166, MEM:1985.9M
[05/04 15:17:09    481s] 
[05/04 15:17:09    481s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1985.9MB).
[05/04 15:17:09    481s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.260, MEM:1985.9M
[05/04 15:17:09    481s] TotalInstCnt at PhyDesignMc Initialization: 42,418
[05/04 15:17:09    481s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:02 mem=1985.9M
[05/04 15:17:09    481s] ### Creating RouteCongInterface, started
[05/04 15:17:10    482s] 
[05/04 15:17:10    482s] Creating Lib Analyzer ...
[05/04 15:17:10    482s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:17:10    482s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:17:10    482s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:17:10    482s] 
[05/04 15:17:10    482s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:03 mem=1985.9M
[05/04 15:17:10    482s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:03 mem=1985.9M
[05/04 15:17:10    482s] Creating Lib Analyzer, finished. 
[05/04 15:17:10    482s] 
[05/04 15:17:10    482s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/04 15:17:10    482s] 
[05/04 15:17:10    482s] #optDebug: {0, 1.200}
[05/04 15:17:10    482s] ### Creating RouteCongInterface, finished
[05/04 15:17:10    482s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:17:11    483s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:17:14    485s] Info: violation cost 28.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 28.000000, glitch 0.000000)
[05/04 15:17:14    485s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2004.9M
[05/04 15:17:14    485s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2004.9M
[05/04 15:17:14    486s] +----------+---------+--------+----------+------------+--------+
[05/04 15:17:14    486s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[05/04 15:17:14    486s] +----------+---------+--------+----------+------------+--------+
[05/04 15:17:14    486s] |    41.56%|        -| -18.902|-13561.903|   0:00:00.0| 2004.9M|
[05/04 15:17:14    486s] Info: violation cost 28.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 28.000000, glitch 0.000000)
[05/04 15:17:27    498s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[05/04 15:17:27    498s] |    42.87%|     2187| -17.521|-11327.789|   0:00:13.0| 2109.2M|
[05/04 15:17:27    498s] +----------+---------+--------+----------+------------+--------+
[05/04 15:17:27    498s] 
[05/04 15:17:27    498s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:12.5 real=0:00:13.0 mem=2109.2M) ***
[05/04 15:17:27    498s] 
[05/04 15:17:27    498s] ###############################################################################
[05/04 15:17:27    498s] #
[05/04 15:17:27    498s] #  Large fanout net report:  
[05/04 15:17:27    498s] #     - there are 5 high fanout ( > 75) nets in the design. (excluding clock nets)
[05/04 15:17:27    498s] #     - current density: 42.87
[05/04 15:17:27    498s] #
[05/04 15:17:27    498s] #  List of high fanout nets:
[05/04 15:17:27    498s] #        Net(1):  FE_DBTN138_n536: (fanouts = 327)
[05/04 15:17:27    498s] #        Net(2):  FE_DBTN139_n536: (fanouts = 324)
[05/04 15:17:27    498s] #        Net(3):  I_SDRAM_TOP/I_SDRAM_IF/FE_DBTN150_n67: (fanouts = 127)
[05/04 15:17:27    498s] #        Net(4):  I_SDRAM_TOP/I_SDRAM_IF/FE_DBTN148_n133: (fanouts = 127)
[05/04 15:17:27    498s] #        Net(5):  I_SDRAM_TOP/I_SDRAM_IF/FE_DBTN151_n63: (fanouts = 111)
[05/04 15:17:27    498s] #
[05/04 15:17:27    498s] ###############################################################################
[05/04 15:17:27    498s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:17:27    498s] 0 Ndr or Layer constraints added by optimization 
[05/04 15:17:27    498s] **** End NDR-Layer Usage Statistics ****
[05/04 15:17:27    498s] 
[05/04 15:17:27    498s] 
[05/04 15:17:27    498s] =======================================================================
[05/04 15:17:27    498s]                 Reasons for remaining drv violations
[05/04 15:17:27    498s] =======================================================================
[05/04 15:17:27    498s] *info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[05/04 15:17:27    498s] 
[05/04 15:17:27    498s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2090.1M
[05/04 15:17:27    499s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.134, MEM:2090.1M
[05/04 15:17:27    499s] TotalInstCnt at PhyDesignMc Destruction: 44,605
[05/04 15:17:27    499s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.2
[05/04 15:17:27    499s] *** DrvOpt [finish] : cpu/real = 0:00:17.8/0:00:17.8 (1.0), totSession cpu/real = 0:08:19.1/0:09:36.7 (0.9), mem = 2090.1M
[05/04 15:17:27    499s] 
[05/04 15:17:27    499s] =============================================================================================
[05/04 15:17:27    499s]  Step TAT Report for DrvOpt #1
[05/04 15:17:27    499s] =============================================================================================
[05/04 15:17:27    499s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:17:27    499s] ---------------------------------------------------------------------------------------------
[05/04 15:17:27    499s] [ SlackTraversorInit     ]      1   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:17:27    499s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   3.9 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:17:27    499s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:17:27    499s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:17:27    499s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/04 15:17:27    499s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:17:27    499s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:12.5 /  0:00:12.5    1.0
[05/04 15:17:27    499s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:17:27    499s] [ OptEval                ]      1   0:00:02.6  (  14.3 % )     0:00:02.6 /  0:00:02.6    1.0
[05/04 15:17:27    499s] [ OptCommit              ]      1   0:00:00.8  (   4.7 % )     0:00:00.8 /  0:00:00.9    1.0
[05/04 15:17:27    499s] [ IncrTimingUpdate       ]      1   0:00:02.7  (  15.1 % )     0:00:02.7 /  0:00:02.7    1.0
[05/04 15:17:27    499s] [ PostCommitDelayUpdate  ]      1   0:00:01.0  (   5.5 % )     0:00:06.3 /  0:00:06.4    1.0
[05/04 15:17:27    499s] [ IncrDelayCalc          ]     13   0:00:05.4  (  29.9 % )     0:00:05.4 /  0:00:05.4    1.0
[05/04 15:17:27    499s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:17:27    499s] [ MISC                   ]          0:00:03.6  (  20.2 % )     0:00:03.6 /  0:00:03.6    1.0
[05/04 15:17:27    499s] ---------------------------------------------------------------------------------------------
[05/04 15:17:27    499s]  DrvOpt #1 TOTAL                    0:00:17.9  ( 100.0 % )     0:00:17.9 /  0:00:17.9    1.0
[05/04 15:17:27    499s] ---------------------------------------------------------------------------------------------
[05/04 15:17:27    499s] 
[05/04 15:17:27    499s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/04 15:17:27    499s] End: GigaOpt high fanout net optimization
[05/04 15:17:27    499s] Begin: GigaOpt DRV Optimization
[05/04 15:17:27    499s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/04 15:17:27    499s] *info: Marking 97 level shifter instances dont touch
[05/04 15:17:27    499s] *info: Marking 0 isolation instances dont touch
[05/04 15:17:27    499s] Info: 108 clock nets excluded from IPO operation.
[05/04 15:17:27    499s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:19.3/0:09:36.8 (0.9), mem = 2090.1M
[05/04 15:17:27    499s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.3
[05/04 15:17:27    499s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:17:27    499s] ### Creating PhyDesignMc. totSessionCpu=0:08:19 mem=2090.1M
[05/04 15:17:27    499s] OPERPROF: Starting DPlace-Init at level 1, MEM:2090.1M
[05/04 15:17:27    499s] z: 2, totalTracks: 1
[05/04 15:17:27    499s] z: 4, totalTracks: 1
[05/04 15:17:27    499s] z: 6, totalTracks: 1
[05/04 15:17:27    499s] z: 8, totalTracks: 1
[05/04 15:17:27    499s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:17:27    499s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2090.1M
[05/04 15:17:27    499s] OPERPROF:     Starting CMU at level 3, MEM:2090.1M
[05/04 15:17:27    499s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2090.1M
[05/04 15:17:27    499s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.174, MEM:2090.1M
[05/04 15:17:27    499s] 
[05/04 15:17:27    499s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2090.1MB).
[05/04 15:17:27    499s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.275, MEM:2090.1M
[05/04 15:17:27    499s] TotalInstCnt at PhyDesignMc Initialization: 44,605
[05/04 15:17:27    499s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:20 mem=2090.1M
[05/04 15:17:27    499s] ### Creating RouteCongInterface, started
[05/04 15:17:28    500s] 
[05/04 15:17:28    500s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/04 15:17:28    500s] 
[05/04 15:17:28    500s] #optDebug: {0, 1.200}
[05/04 15:17:28    500s] ### Creating RouteCongInterface, finished
[05/04 15:17:28    500s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:17:28    500s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:17:31    503s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2109.2M
[05/04 15:17:31    503s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2109.2M
[05/04 15:17:31    503s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:17:31    503s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/04 15:17:31    503s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:17:31    503s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/04 15:17:31    503s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:17:32    504s] Info: violation cost 415592.156250 (cap = 8796.784180, tran = 406738.562500, len = 0.000000, fanout load = 0.000000, fanout count = 57.000000, glitch 0.000000)
[05/04 15:17:33    504s] |  6066| 18143|   -24.38|  2148|  4296|    -0.61|     0|     0|     0|     0|   -17.52|-11327.79|       0|       0|       0|  42.87|          |         |
[05/04 15:18:04    535s] Info: violation cost 6.611390 (cap = 4.531523, tran = 2.079867, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:18:04    536s] |    27|    27|    -0.03|    46|    92|    -0.00|     0|     0|     0|     0|    -3.02|  -467.52|    1675|     445|     892|  44.69| 0:00:31.0|  2136.3M|
[05/04 15:18:04    536s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:18:05    536s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.02|  -467.71|      36|       0|      34|  44.72| 0:00:00.0|  2136.3M|
[05/04 15:18:05    536s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:18:05    536s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:18:05    536s] 0 Ndr or Layer constraints added by optimization 
[05/04 15:18:05    536s] **** End NDR-Layer Usage Statistics ****
[05/04 15:18:05    536s] 
[05/04 15:18:05    536s] *** Finish DRV Fixing (cpu=0:00:33.8 real=0:00:34.0 mem=2136.3M) ***
[05/04 15:18:05    536s] 
[05/04 15:18:05    537s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2117.2M
[05/04 15:18:05    537s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.162, MEM:2117.2M
[05/04 15:18:05    537s] TotalInstCnt at PhyDesignMc Destruction: 46,761
[05/04 15:18:05    537s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.3
[05/04 15:18:05    537s] *** DrvOpt [finish] : cpu/real = 0:00:37.9/0:00:37.9 (1.0), totSession cpu/real = 0:08:57.2/0:10:14.7 (0.9), mem = 2117.2M
[05/04 15:18:05    537s] 
[05/04 15:18:05    537s] =============================================================================================
[05/04 15:18:05    537s]  Step TAT Report for DrvOpt #2
[05/04 15:18:05    537s] =============================================================================================
[05/04 15:18:05    537s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:18:05    537s] ---------------------------------------------------------------------------------------------
[05/04 15:18:05    537s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:18:05    537s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.0
[05/04 15:18:05    537s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:18:05    537s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:18:05    537s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:18:05    537s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:31.2 /  0:00:31.2    1.0
[05/04 15:18:05    537s] [ OptGetWeight           ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:18:05    537s] [ OptEval                ]     12   0:00:09.5  (  25.1 % )     0:00:09.5 /  0:00:09.5    1.0
[05/04 15:18:05    537s] [ OptCommit              ]     12   0:00:01.6  (   4.2 % )     0:00:01.6 /  0:00:01.6    1.0
[05/04 15:18:05    537s] [ IncrTimingUpdate       ]     12   0:00:06.2  (  16.4 % )     0:00:06.2 /  0:00:06.2    1.0
[05/04 15:18:05    537s] [ PostCommitDelayUpdate  ]     12   0:00:02.3  (   6.1 % )     0:00:13.8 /  0:00:13.8    1.0
[05/04 15:18:05    537s] [ IncrDelayCalc          ]    109   0:00:11.4  (  30.1 % )     0:00:11.4 /  0:00:11.5    1.0
[05/04 15:18:05    537s] [ DrvFindVioNets         ]      3   0:00:01.6  (   4.1 % )     0:00:01.6 /  0:00:01.6    1.0
[05/04 15:18:05    537s] [ DrvComputeSummary      ]      3   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:18:05    537s] [ MISC                   ]          0:00:03.7  (   9.7 % )     0:00:03.7 /  0:00:03.7    1.0
[05/04 15:18:05    537s] ---------------------------------------------------------------------------------------------
[05/04 15:18:05    537s]  DrvOpt #2 TOTAL                    0:00:38.0  ( 100.0 % )     0:00:38.0 /  0:00:38.0    1.0
[05/04 15:18:05    537s] ---------------------------------------------------------------------------------------------
[05/04 15:18:05    537s] 
[05/04 15:18:05    537s] End: GigaOpt DRV Optimization
[05/04 15:18:05    537s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/04 15:18:05    537s] **optDesign ... cpu = 0:01:46, real = 0:01:46, mem = 1735.7M, totSessionCpu=0:08:57 **
[05/04 15:18:06    538s] 
[05/04 15:18:06    538s] Active setup views:
[05/04 15:18:06    538s]  func_worst_scenario
[05/04 15:18:06    538s]   Dominating endpoints: 9397
[05/04 15:18:06    538s]   Dominating TNS: -430.337
[05/04 15:18:06    538s] 
[05/04 15:18:06    538s]  test_worst_scenario
[05/04 15:18:06    538s]   Dominating endpoints: 4487
[05/04 15:18:06    538s]   Dominating TNS: -37.053
[05/04 15:18:06    538s] 
[05/04 15:18:07    539s] Deleting Lib Analyzer.
[05/04 15:18:07    539s] Begin: GigaOpt Global Optimization
[05/04 15:18:07    539s] *info: use new DP (enabled)
[05/04 15:18:07    539s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/04 15:18:07    539s] *info: Marking 97 level shifter instances dont touch
[05/04 15:18:07    539s] *info: Marking 0 isolation instances dont touch
[05/04 15:18:07    539s] Info: 108 clock nets excluded from IPO operation.
[05/04 15:18:07    539s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:59.5/0:10:17.0 (0.9), mem = 2053.2M
[05/04 15:18:07    539s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.4
[05/04 15:18:07    539s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:18:07    539s] ### Creating PhyDesignMc. totSessionCpu=0:09:00 mem=2053.2M
[05/04 15:18:07    539s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:18:07    539s] OPERPROF: Starting DPlace-Init at level 1, MEM:2053.2M
[05/04 15:18:07    539s] z: 2, totalTracks: 1
[05/04 15:18:07    539s] z: 4, totalTracks: 1
[05/04 15:18:07    539s] z: 6, totalTracks: 1
[05/04 15:18:07    539s] z: 8, totalTracks: 1
[05/04 15:18:07    539s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:18:07    539s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2053.2M
[05/04 15:18:07    539s] OPERPROF:     Starting CMU at level 3, MEM:2053.2M
[05/04 15:18:07    539s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2053.2M
[05/04 15:18:07    539s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.166, MEM:2053.2M
[05/04 15:18:07    539s] 
[05/04 15:18:07    539s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2053.2MB).
[05/04 15:18:07    539s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.266, MEM:2053.2M
[05/04 15:18:08    540s] TotalInstCnt at PhyDesignMc Initialization: 46,761
[05/04 15:18:08    540s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:00 mem=2053.2M
[05/04 15:18:08    540s] ### Creating RouteCongInterface, started
[05/04 15:18:08    540s] 
[05/04 15:18:08    540s] Creating Lib Analyzer ...
[05/04 15:18:08    540s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:18:08    540s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:18:08    540s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:18:08    540s] 
[05/04 15:18:08    540s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:01 mem=2053.2M
[05/04 15:18:08    540s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:01 mem=2053.2M
[05/04 15:18:08    540s] Creating Lib Analyzer, finished. 
[05/04 15:18:08    540s] 
[05/04 15:18:08    540s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/04 15:18:08    540s] 
[05/04 15:18:08    540s] #optDebug: {0, 1.200}
[05/04 15:18:08    540s] ### Creating RouteCongInterface, finished
[05/04 15:18:09    540s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:18:12    544s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:18:12    544s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:18:12    544s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:18:12    544s] *info: 108 clock nets excluded
[05/04 15:18:12    544s] *info: Marking 97 level shifter instances dont touch
[05/04 15:18:12    544s] *info: Marking 0 isolation instances dont touch
[05/04 15:18:12    544s] *info: 3 special nets excluded.
[05/04 15:18:12    544s] *info: 1029 no-driver nets excluded.
[05/04 15:18:13    545s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:18:13    545s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:18:13    545s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:18:13    545s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:18:13    545s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:18:14    546s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2072.3M
[05/04 15:18:14    546s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2072.3M
[05/04 15:18:15    547s] ** GigaOpt Global Opt WNS Slack -3.020  TNS Slack -467.711 
[05/04 15:18:15    547s] +--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:18:15    547s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:18:15    547s] +--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:18:15    547s] |  -3.020|-467.711|    44.72%|   0:00:00.0| 2088.3M|test_worst_scenario|  default| I_BLENDER_0/s4_op1_reg_21_/D                       |
[05/04 15:18:34    566s] |  -2.719|-296.670|    44.97%|   0:00:19.0| 2157.8M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_16_/D                       |
[05/04 15:18:37    569s] |  -2.719|-297.329|    44.98%|   0:00:03.0| 2160.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_16_/D                       |
[05/04 15:18:38    570s] |  -2.719|-297.329|    44.98%|   0:00:01.0| 2160.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_16_/D                       |
[05/04 15:18:48    580s] |  -1.315|-105.966|    45.03%|   0:00:10.0| 2160.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:18:58    590s] |  -1.291| -93.658|    45.08%|   0:00:10.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:00    592s] |  -1.291| -93.624|    45.09%|   0:00:02.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:00    592s] |  -1.291| -93.624|    45.09%|   0:00:00.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:03    595s] |  -1.273| -89.254|    45.09%|   0:00:03.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:07    599s] |  -1.273| -88.053|    45.12%|   0:00:04.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:08    600s] |  -1.273| -88.023|    45.12%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:09    601s] |  -1.273| -88.023|    45.12%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:10    602s] |  -1.273| -87.969|    45.12%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:13    605s] |  -1.273| -87.608|    45.14%|   0:00:03.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:14    606s] |  -1.273| -87.572|    45.14%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:15    607s] |  -1.273| -87.572|    45.14%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:16    608s] |  -1.273| -87.420|    45.14%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:19    611s] |  -1.273| -86.935|    45.16%|   0:00:03.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:20    612s] |  -1.273| -86.935|    45.16%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:21    613s] |  -1.273| -86.935|    45.16%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:22    614s] |  -1.273| -86.805|    45.17%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:25    617s] |  -1.273| -86.757|    45.17%|   0:00:03.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:26    618s] |  -1.273| -86.757|    45.17%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:26    618s] |  -1.273| -86.757|    45.17%|   0:00:00.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:27    619s] |  -1.273| -86.743|    45.18%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:31    623s] |  -1.273| -86.590|    45.18%|   0:00:04.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:19:31    623s] +--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:19:31    623s] 
[05/04 15:19:31    623s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:16 real=0:01:16 mem=2159.6M) ***
[05/04 15:19:31    623s] 
[05/04 15:19:31    623s] *** Finish pre-CTS Setup Fixing (cpu=0:01:16 real=0:01:16 mem=2159.6M) ***
[05/04 15:19:31    623s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:19:31    623s] 0 Ndr or Layer constraints added by optimization 
[05/04 15:19:31    623s] **** End NDR-Layer Usage Statistics ****
[05/04 15:19:31    623s] ** GigaOpt Global Opt End WNS Slack -1.273  TNS Slack -86.590 
[05/04 15:19:31    623s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2124.5M
[05/04 15:19:31    623s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.176, MEM:2124.5M
[05/04 15:19:31    623s] TotalInstCnt at PhyDesignMc Destruction: 47,301
[05/04 15:19:31    623s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.4
[05/04 15:19:31    623s] *** SetupOpt [finish] : cpu/real = 0:01:24.1/0:01:24.0 (1.0), totSession cpu/real = 0:10:23.6/0:11:41.1 (0.9), mem = 2124.5M
[05/04 15:19:31    623s] 
[05/04 15:19:31    623s] =============================================================================================
[05/04 15:19:31    623s]  Step TAT Report for GlobalOpt #1
[05/04 15:19:31    623s] =============================================================================================
[05/04 15:19:31    623s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:19:31    623s] ---------------------------------------------------------------------------------------------
[05/04 15:19:31    623s] [ SlackTraversorInit     ]      1   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:19:31    623s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:19:31    623s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:19:31    623s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:19:31    623s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:19:31    623s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:19:31    623s] [ TransformInit          ]      1   0:00:05.6  (   6.6 % )     0:00:05.6 /  0:00:05.6    1.0
[05/04 15:19:31    623s] [ OptSingleIteration     ]     25   0:00:00.3  (   0.3 % )     0:01:15.7 /  0:01:15.8    1.0
[05/04 15:19:31    623s] [ OptGetWeight           ]     25   0:00:08.0  (   9.5 % )     0:00:08.0 /  0:00:08.0    1.0
[05/04 15:19:31    623s] [ OptEval                ]     25   0:00:35.4  (  42.1 % )     0:00:35.4 /  0:00:35.4    1.0
[05/04 15:19:31    623s] [ OptCommit              ]     25   0:00:01.4  (   1.7 % )     0:00:01.4 /  0:00:01.5    1.0
[05/04 15:19:31    623s] [ IncrTimingUpdate       ]     18   0:00:03.9  (   4.7 % )     0:00:03.9 /  0:00:04.0    1.0
[05/04 15:19:31    623s] [ PostCommitDelayUpdate  ]     25   0:00:01.4  (   1.6 % )     0:00:06.7 /  0:00:06.7    1.0
[05/04 15:19:31    623s] [ IncrDelayCalc          ]    180   0:00:05.4  (   6.4 % )     0:00:05.4 /  0:00:05.3    1.0
[05/04 15:19:31    623s] [ SetupOptGetWorkingSet  ]     25   0:00:08.0  (   9.5 % )     0:00:08.0 /  0:00:08.0    1.0
[05/04 15:19:31    623s] [ SetupOptGetActiveNode  ]     25   0:00:01.5  (   1.8 % )     0:00:01.5 /  0:00:01.5    1.0
[05/04 15:19:31    623s] [ SetupOptSlackGraph     ]     25   0:00:10.5  (  12.5 % )     0:00:10.5 /  0:00:10.5    1.0
[05/04 15:19:31    623s] [ MISC                   ]          0:00:01.0  (   1.1 % )     0:00:01.0 /  0:00:01.0    1.0
[05/04 15:19:31    623s] ---------------------------------------------------------------------------------------------
[05/04 15:19:31    623s]  GlobalOpt #1 TOTAL                 0:01:24.0  ( 100.0 % )     0:01:24.0 /  0:01:24.1    1.0
[05/04 15:19:31    623s] ---------------------------------------------------------------------------------------------
[05/04 15:19:31    623s] 
[05/04 15:19:31    623s] End: GigaOpt Global Optimization
[05/04 15:19:32    624s] *** Timing NOT met, worst failing slack is -1.273
[05/04 15:19:32    624s] *** Check timing (0:00:00.0)
[05/04 15:19:32    624s] Deleting Lib Analyzer.
[05/04 15:19:32    624s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/04 15:19:32    624s] *info: Marking 97 level shifter instances dont touch
[05/04 15:19:32    624s] *info: Marking 0 isolation instances dont touch
[05/04 15:19:32    624s] Info: 108 clock nets excluded from IPO operation.
[05/04 15:19:32    624s] ### Creating LA Mngr. totSessionCpu=0:10:25 mem=2075.5M
[05/04 15:19:32    624s] ### Creating LA Mngr, finished. totSessionCpu=0:10:25 mem=2075.5M
[05/04 15:19:32    624s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/04 15:19:32    624s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2075.5M
[05/04 15:19:32    624s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.169, MEM:2075.5M
[05/04 15:19:32    624s] 
[05/04 15:19:32    624s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:19:32    624s] ### Creating PhyDesignMc. totSessionCpu=0:10:25 mem=2094.6M
[05/04 15:19:32    624s] OPERPROF: Starting DPlace-Init at level 1, MEM:2094.6M
[05/04 15:19:32    625s] z: 2, totalTracks: 1
[05/04 15:19:32    625s] z: 4, totalTracks: 1
[05/04 15:19:32    625s] z: 6, totalTracks: 1
[05/04 15:19:32    625s] z: 8, totalTracks: 1
[05/04 15:19:33    625s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:19:33    625s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2094.6M
[05/04 15:19:33    625s] OPERPROF:     Starting CMU at level 3, MEM:2094.6M
[05/04 15:19:33    625s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:2094.6M
[05/04 15:19:33    625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.156, MEM:2094.6M
[05/04 15:19:33    625s] 
[05/04 15:19:33    625s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2094.6MB).
[05/04 15:19:33    625s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.263, MEM:2094.6M
[05/04 15:19:33    625s] TotalInstCnt at PhyDesignMc Initialization: 47,301
[05/04 15:19:33    625s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:26 mem=2094.6M
[05/04 15:19:33    625s] Begin: Area Reclaim Optimization
[05/04 15:19:33    625s] 
[05/04 15:19:33    625s] Creating Lib Analyzer ...
[05/04 15:19:33    625s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:19:33    625s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:19:33    625s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:19:33    625s] 
[05/04 15:19:34    626s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:26 mem=2112.6M
[05/04 15:19:34    626s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:26 mem=2112.6M
[05/04 15:19:34    626s] Creating Lib Analyzer, finished. 
[05/04 15:19:34    626s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:26.3/0:11:43.7 (0.9), mem = 2112.6M
[05/04 15:19:34    626s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.5
[05/04 15:19:34    626s] ### Creating RouteCongInterface, started
[05/04 15:19:34    626s] 
[05/04 15:19:34    626s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/04 15:19:34    626s] 
[05/04 15:19:34    626s] #optDebug: {0, 1.200}
[05/04 15:19:34    626s] ### Creating RouteCongInterface, finished
[05/04 15:19:35    627s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2112.6M
[05/04 15:19:35    627s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2112.6M
[05/04 15:19:35    627s] Reclaim Optimization WNS Slack -1.273  TNS Slack -86.590 Density 45.18
[05/04 15:19:35    627s] +----------+---------+--------+--------+------------+--------+
[05/04 15:19:35    627s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/04 15:19:35    627s] +----------+---------+--------+--------+------------+--------+
[05/04 15:19:35    627s] |    45.18%|        -|  -1.273| -86.590|   0:00:00.0| 2112.6M|
[05/04 15:19:39    631s] |    45.18%|       11|  -1.273| -86.589|   0:00:04.0| 2150.7M|
[05/04 15:19:39    631s] |    45.18%|        2|  -1.273| -86.589|   0:00:00.0| 2150.7M|
[05/04 15:19:39    631s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/04 15:19:39    631s] |    45.18%|        0|  -1.273| -86.589|   0:00:00.0| 2150.7M|
[05/04 15:19:46    638s] |    45.05%|      204|  -1.273| -86.201|   0:00:07.0| 2150.7M|
[05/04 15:20:05    657s] |    44.66%|     2713|  -1.273| -85.262|   0:00:19.0| 2150.7M|
[05/04 15:20:06    658s] |    44.66%|       43|  -1.273| -85.259|   0:00:01.0| 2150.7M|
[05/04 15:20:07    659s] |    44.66%|        0|  -1.273| -85.259|   0:00:01.0| 2150.7M|
[05/04 15:20:07    659s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/04 15:20:07    659s] |    44.66%|        0|  -1.273| -85.259|   0:00:00.0| 2150.7M|
[05/04 15:20:07    659s] +----------+---------+--------+--------+------------+--------+
[05/04 15:20:07    659s] Reclaim Optimization End WNS Slack -1.273  TNS Slack -85.259 Density 44.66
[05/04 15:20:07    659s] 
[05/04 15:20:07    659s] ** Summary: Restruct = 13 Buffer Deletion = 118 Declone = 103 Resize = 2619 **
[05/04 15:20:07    659s] --------------------------------------------------------------
[05/04 15:20:07    659s] |                                   | Total     | Sequential |
[05/04 15:20:07    659s] --------------------------------------------------------------
[05/04 15:20:07    659s] | Num insts resized                 |    2601  |     504    |
[05/04 15:20:07    659s] | Num insts undone                  |     136  |       0    |
[05/04 15:20:07    659s] | Num insts Downsized               |    2601  |     504    |
[05/04 15:20:07    659s] | Num insts Samesized               |       0  |       0    |
[05/04 15:20:07    659s] | Num insts Upsized                 |       0  |       0    |
[05/04 15:20:07    659s] | Num multiple commits+uncommits    |      20  |       -    |
[05/04 15:20:07    659s] --------------------------------------------------------------
[05/04 15:20:07    659s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:20:07    659s] 0 Ndr or Layer constraints added by optimization 
[05/04 15:20:07    659s] **** End NDR-Layer Usage Statistics ****
[05/04 15:20:07    659s] End: Core Area Reclaim Optimization (cpu = 0:00:33.8) (real = 0:00:34.0) **
[05/04 15:20:07    659s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.5
[05/04 15:20:07    659s] *** AreaOpt [finish] : cpu/real = 0:00:33.2/0:00:33.1 (1.0), totSession cpu/real = 0:10:59.4/0:12:16.9 (0.9), mem = 2150.7M
[05/04 15:20:07    659s] 
[05/04 15:20:07    659s] =============================================================================================
[05/04 15:20:07    659s]  Step TAT Report for AreaOpt #1
[05/04 15:20:07    659s] =============================================================================================
[05/04 15:20:07    659s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:20:07    659s] ---------------------------------------------------------------------------------------------
[05/04 15:20:07    659s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:20:07    659s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   1.9 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:20:07    659s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.0
[05/04 15:20:07    659s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:20:07    659s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:20:07    659s] [ OptSingleIteration     ]      8   0:00:00.8  (   2.2 % )     0:00:30.0 /  0:00:30.0    1.0
[05/04 15:20:07    659s] [ OptGetWeight           ]    295   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[05/04 15:20:07    659s] [ OptEval                ]    295   0:00:14.5  (  42.9 % )     0:00:14.5 /  0:00:14.5    1.0
[05/04 15:20:07    659s] [ OptCommit              ]    295   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:20:07    659s] [ IncrTimingUpdate       ]    129   0:00:06.6  (  19.7 % )     0:00:06.6 /  0:00:06.7    1.0
[05/04 15:20:07    659s] [ PostCommitDelayUpdate  ]    333   0:00:01.5  (   4.5 % )     0:00:07.7 /  0:00:07.7    1.0
[05/04 15:20:07    659s] [ IncrDelayCalc          ]    541   0:00:06.2  (  18.2 % )     0:00:06.2 /  0:00:06.1    1.0
[05/04 15:20:07    659s] [ MISC                   ]          0:00:02.6  (   7.6 % )     0:00:02.6 /  0:00:02.6    1.0
[05/04 15:20:07    659s] ---------------------------------------------------------------------------------------------
[05/04 15:20:07    659s]  AreaOpt #1 TOTAL                   0:00:33.8  ( 100.0 % )     0:00:33.8 /  0:00:33.8    1.0
[05/04 15:20:07    659s] ---------------------------------------------------------------------------------------------
[05/04 15:20:07    659s] 
[05/04 15:20:07    659s] Executing incremental physical updates
[05/04 15:20:07    659s] Executing incremental physical updates
[05/04 15:20:07    659s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2115.7M
[05/04 15:20:07    659s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.161, MEM:2115.7M
[05/04 15:20:07    659s] TotalInstCnt at PhyDesignMc Destruction: 47,070
[05/04 15:20:07    659s] End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=2077.66M, totSessionCpu=0:11:00).
[05/04 15:20:08    660s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2077.7M
[05/04 15:20:08    660s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.169, MEM:2077.7M
[05/04 15:20:08    660s] 
[05/04 15:20:08    660s] **INFO: Flow update: Design is easy to close.
[05/04 15:20:08    660s] 
[05/04 15:20:08    660s] *** Start incrementalPlace ***
[05/04 15:20:08    660s] User Input Parameters:
[05/04 15:20:08    660s] - Congestion Driven    : On
[05/04 15:20:08    660s] - Timing Driven        : On
[05/04 15:20:08    660s] - Area-Violation Based : On
[05/04 15:20:08    660s] - Start Rollback Level : -5
[05/04 15:20:08    660s] - Legalized            : On
[05/04 15:20:08    660s] - Window Based         : Off
[05/04 15:20:08    660s] - eDen incr mode       : Off
[05/04 15:20:08    660s] - Small incr mode      : Off
[05/04 15:20:08    660s] 
[05/04 15:20:08    660s] no activity file in design. spp won't run.
[05/04 15:20:09    660s] Collecting buffer chain nets ...
[05/04 15:20:09    660s] SKP will enable view:
[05/04 15:20:09    660s]   func_worst_scenario
[05/04 15:20:09    660s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2077.7M
[05/04 15:20:09    660s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.022, MEM:2077.7M
[05/04 15:20:09    660s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2077.7M
[05/04 15:20:09    660s] Starting Early Global Route congestion estimation: mem = 2077.7M
[05/04 15:20:09    660s] (I)       Started Loading and Dumping File ( Curr Mem: 2077.66 MB )
[05/04 15:20:09    660s] (I)       Reading DB...
[05/04 15:20:09    660s] (I)       Read data from FE... (mem=2077.7M)
[05/04 15:20:09    660s] (I)       Read nodes and places... (mem=2077.7M)
[05/04 15:20:09    661s] (I)       Done Read nodes and places (cpu=0.060s, mem=2092.5M)
[05/04 15:20:09    661s] (I)       Read nets... (mem=2092.5M)
[05/04 15:20:09    661s] (I)       Done Read nets (cpu=0.190s, mem=2103.0M)
[05/04 15:20:09    661s] (I)       Done Read data from FE (cpu=0.250s, mem=2103.0M)
[05/04 15:20:09    661s] (I)       before initializing RouteDB syMemory usage = 2103.0 MB
[05/04 15:20:09    661s] (I)       Honor MSV route constraint: false
[05/04 15:20:09    661s] (I)       Maximum routing layer  : 127
[05/04 15:20:09    661s] (I)       Minimum routing layer  : 2
[05/04 15:20:09    661s] (I)       Supply scale factor H  : 1.00
[05/04 15:20:09    661s] (I)       Supply scale factor V  : 1.00
[05/04 15:20:09    661s] (I)       Tracks used by clock wire: 0
[05/04 15:20:09    661s] (I)       Reverse direction      : 
[05/04 15:20:09    661s] (I)       Honor partition pin guides: true
[05/04 15:20:09    661s] (I)       Route selected nets only: false
[05/04 15:20:09    661s] (I)       Route secondary PG pins: false
[05/04 15:20:09    661s] (I)       Second PG max fanout   : 2147483647
[05/04 15:20:09    661s] (I)       Apply function for special wires: true
[05/04 15:20:09    661s] (I)       Layer by layer blockage reading: true
[05/04 15:20:09    661s] (I)       Offset calculation fix : true
[05/04 15:20:09    661s] (I)       Route stripe layer range: 
[05/04 15:20:09    661s] (I)       Honor partition fences : 
[05/04 15:20:09    661s] (I)       Honor partition pin    : 
[05/04 15:20:09    661s] (I)       Honor partition fences with feedthrough: 
[05/04 15:20:09    661s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:20:09    661s] (I)       Use row-based GCell size
[05/04 15:20:09    661s] (I)       Use row-based GCell align
[05/04 15:20:09    661s] (I)       GCell unit size   : 1672
[05/04 15:20:09    661s] (I)       GCell multiplier  : 1
[05/04 15:20:09    661s] (I)       GCell row height  : 1672
[05/04 15:20:09    661s] (I)       Actual row height : 1672
[05/04 15:20:09    661s] (I)       GCell align ref   : 10032 10032
[05/04 15:20:09    661s] [NR-eGR] Track table information for default rule: 
[05/04 15:20:09    661s] [NR-eGR] M1 has no routable track
[05/04 15:20:09    661s] [NR-eGR] M2 has single uniform track structure
[05/04 15:20:09    661s] [NR-eGR] M3 has single uniform track structure
[05/04 15:20:09    661s] [NR-eGR] M4 has single uniform track structure
[05/04 15:20:09    661s] [NR-eGR] M5 has single uniform track structure
[05/04 15:20:09    661s] [NR-eGR] M6 has single uniform track structure
[05/04 15:20:09    661s] [NR-eGR] M7 has single uniform track structure
[05/04 15:20:09    661s] [NR-eGR] M8 has single uniform track structure
[05/04 15:20:09    661s] [NR-eGR] M9 has single uniform track structure
[05/04 15:20:09    661s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:20:09    661s] (I)       ===========================================================================
[05/04 15:20:09    661s] (I)       == Report All Rule Vias ==
[05/04 15:20:09    661s] (I)       ===========================================================================
[05/04 15:20:09    661s] (I)        Via Rule : (Default)
[05/04 15:20:09    661s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:20:09    661s] (I)       ---------------------------------------------------------------------------
[05/04 15:20:09    661s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/04 15:20:09    661s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:20:09    661s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:20:09    661s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:20:09    661s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:20:09    661s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:20:09    661s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:20:09    661s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:20:09    661s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:20:09    661s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:20:09    661s] (I)       ===========================================================================
[05/04 15:20:09    661s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2103.04 MB )
[05/04 15:20:09    661s] [NR-eGR] Read 96879 PG shapes
[05/04 15:20:09    661s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2103.04 MB )
[05/04 15:20:09    661s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:20:09    661s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:20:09    661s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:20:09    661s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:20:09    661s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:20:09    661s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:20:09    661s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:20:09    661s] (I)       readDataFromPlaceDB
[05/04 15:20:09    661s] (I)       Read net information..
[05/04 15:20:09    661s] [NR-eGR] Read numTotalNets=49707  numIgnoredNets=0
[05/04 15:20:09    661s] (I)       Read testcase time = 0.020 seconds
[05/04 15:20:09    661s] 
[05/04 15:20:09    661s] (I)       early_global_route_priority property id does not exist.
[05/04 15:20:09    661s] (I)       Start initializing grid graph
[05/04 15:20:09    661s] (I)       End initializing grid graph
[05/04 15:20:09    661s] (I)       Model blockages into capacity
[05/04 15:20:09    661s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:20:09    661s] (I)       Started Modeling ( Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Started Modeling Layer 1 ( Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Started Modeling Layer 2 ( Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:20:09    661s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Started Modeling Layer 3 ( Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:20:09    661s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Started Modeling Layer 4 ( Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:20:09    661s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Started Modeling Layer 5 ( Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:20:09    661s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Started Modeling Layer 6 ( Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:20:09    661s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Started Modeling Layer 7 ( Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:20:09    661s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Started Modeling Layer 8 ( Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:20:09    661s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Started Modeling Layer 9 ( Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:20:09    661s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Started Modeling Layer 10 ( Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:20:09    661s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 2114.04 MB )
[05/04 15:20:09    661s] (I)       -- layer congestion ratio --
[05/04 15:20:09    661s] (I)       Layer 1 : 0.100000
[05/04 15:20:09    661s] (I)       Layer 2 : 0.700000
[05/04 15:20:09    661s] (I)       Layer 3 : 0.700000
[05/04 15:20:09    661s] (I)       Layer 4 : 0.700000
[05/04 15:20:09    661s] (I)       Layer 5 : 0.700000
[05/04 15:20:09    661s] (I)       Layer 6 : 0.700000
[05/04 15:20:09    661s] (I)       Layer 7 : 0.700000
[05/04 15:20:09    661s] (I)       Layer 8 : 0.700000
[05/04 15:20:09    661s] (I)       Layer 9 : 0.700000
[05/04 15:20:09    661s] (I)       Layer 10 : 0.700000
[05/04 15:20:09    661s] (I)       ----------------------------
[05/04 15:20:09    661s] (I)       Number of ignored nets = 0
[05/04 15:20:09    661s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:20:09    661s] (I)       Number of clock nets = 108.  Ignored: No
[05/04 15:20:09    661s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:20:09    661s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:20:09    661s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:20:09    661s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:20:09    661s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:20:09    661s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:20:09    661s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:20:09    661s] [NR-eGR] There are 108 clock nets ( 0 with NDR ).
[05/04 15:20:09    661s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2114.0 MB
[05/04 15:20:09    661s] (I)       Ndr track 0 does not exist
[05/04 15:20:09    661s] (I)       Layer1  viaCost=300.00
[05/04 15:20:09    661s] (I)       Layer2  viaCost=200.00
[05/04 15:20:09    661s] (I)       Layer3  viaCost=100.00
[05/04 15:20:09    661s] (I)       Layer4  viaCost=100.00
[05/04 15:20:09    661s] (I)       Layer5  viaCost=100.00
[05/04 15:20:09    661s] (I)       Layer6  viaCost=100.00
[05/04 15:20:09    661s] (I)       Layer7  viaCost=100.00
[05/04 15:20:09    661s] (I)       Layer8  viaCost=100.00
[05/04 15:20:09    661s] (I)       Layer9  viaCost=300.00
[05/04 15:20:09    661s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:20:09    661s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:20:09    661s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:20:09    661s] (I)       Site width          :   152  (dbu)
[05/04 15:20:09    661s] (I)       Row height          :  1672  (dbu)
[05/04 15:20:09    661s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:20:09    661s] (I)       GCell width         :  1672  (dbu)
[05/04 15:20:09    661s] (I)       GCell height        :  1672  (dbu)
[05/04 15:20:09    661s] (I)       Grid                :   491   443    10
[05/04 15:20:09    661s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:20:09    661s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:20:09    661s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:20:09    661s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:20:09    661s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:20:09    661s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:20:09    661s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:20:09    661s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:20:09    661s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:20:09    661s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:20:09    661s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:20:09    661s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:20:09    661s] (I)       --------------------------------------------------------
[05/04 15:20:09    661s] 
[05/04 15:20:09    661s] [NR-eGR] ============ Routing rule table ============
[05/04 15:20:09    661s] [NR-eGR] Rule id: 0  Nets: 49707 
[05/04 15:20:09    661s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:20:09    661s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:20:09    661s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:20:09    661s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:20:09    661s] [NR-eGR] ========================================
[05/04 15:20:09    661s] [NR-eGR] 
[05/04 15:20:09    661s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:20:09    661s] (I)       blocked tracks on layer2 : = 1002989 / 2389542 (41.97%)
[05/04 15:20:09    661s] (I)       blocked tracks on layer3 : = 475585 / 1195094 (39.79%)
[05/04 15:20:09    661s] (I)       blocked tracks on layer4 : = 501940 / 1194771 (42.01%)
[05/04 15:20:09    661s] (I)       blocked tracks on layer5 : = 246092 / 597056 (41.22%)
[05/04 15:20:09    661s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:20:09    661s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:20:09    661s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:20:09    661s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:20:09    661s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:20:09    661s] (I)       After initializing earlyGlobalRoute syMemory usage = 2122.8 MB
[05/04 15:20:09    661s] (I)       Finished Loading and Dumping File ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:09    661s] (I)       Started Global Routing ( Curr Mem: 2122.76 MB )
[05/04 15:20:09    661s] (I)       ============= Initialization =============
[05/04 15:20:09    661s] (I)       totalPins=181445  totalGlobalPin=176705 (97.39%)
[05/04 15:20:09    661s] (I)       Started Build MST ( Curr Mem: 2122.76 MB )
[05/04 15:20:09    661s] (I)       Generate topology with single threads
[05/04 15:20:09    661s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:09    661s] (I)       total 2D Cap : 4559493 = (1494409 H, 3065084 V)
[05/04 15:20:09    661s] [NR-eGR] Layer group 1: route 49707 net(s) in layer range [2, 10]
[05/04 15:20:09    661s] (I)       ============  Phase 1a Route ============
[05/04 15:20:09    661s] (I)       Started Phase 1a ( Curr Mem: 2122.76 MB )
[05/04 15:20:09    661s] (I)       Finished Phase 1a ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:09    661s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2122.76 MB )
[05/04 15:20:09    661s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:20:09    661s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:09    661s] (I)       Usage: 602440 = (294188 H, 308252 V) = (19.69% H, 10.06% V) = (4.919e+05um H, 5.154e+05um V)
[05/04 15:20:09    661s] (I)       
[05/04 15:20:09    661s] (I)       ============  Phase 1b Route ============
[05/04 15:20:09    661s] (I)       Started Phase 1b ( Curr Mem: 2122.76 MB )
[05/04 15:20:10    661s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:10    661s] (I)       Usage: 602876 = (294436 H, 308440 V) = (19.70% H, 10.06% V) = (4.923e+05um H, 5.157e+05um V)
[05/04 15:20:10    661s] (I)       
[05/04 15:20:10    661s] (I)       earlyGlobalRoute overflow of layer group 1: 0.85% H + 0.17% V. EstWL: 1.008009e+06um
[05/04 15:20:10    661s] (I)       Congestion metric : 0.85%H 0.17%V, 1.02%HV
[05/04 15:20:10    661s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:20:10    661s] (I)       ============  Phase 1c Route ============
[05/04 15:20:10    661s] (I)       Started Phase 1c ( Curr Mem: 2122.76 MB )
[05/04 15:20:10    661s] (I)       Level2 Grid: 99 x 89
[05/04 15:20:10    661s] (I)       Started Two Level Routing ( Curr Mem: 2122.76 MB )
[05/04 15:20:10    661s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2122.76 MB )
[05/04 15:20:10    662s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:10    662s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:10    662s] (I)       Finished Phase 1c ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:10    662s] (I)       Usage: 603172 = (294469 H, 308703 V) = (19.70% H, 10.07% V) = (4.924e+05um H, 5.162e+05um V)
[05/04 15:20:10    662s] (I)       
[05/04 15:20:10    662s] (I)       ============  Phase 1d Route ============
[05/04 15:20:10    662s] (I)       Started Phase 1d ( Curr Mem: 2122.76 MB )
[05/04 15:20:10    662s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:10    662s] (I)       Usage: 603193 = (294473 H, 308720 V) = (19.70% H, 10.07% V) = (4.924e+05um H, 5.162e+05um V)
[05/04 15:20:10    662s] (I)       
[05/04 15:20:10    662s] (I)       ============  Phase 1e Route ============
[05/04 15:20:10    662s] (I)       Started Phase 1e ( Curr Mem: 2122.76 MB )
[05/04 15:20:10    662s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2122.76 MB )
[05/04 15:20:10    662s] (I)       Finished Legalize Blockage Violations ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:10    662s] (I)       Finished Phase 1e ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:10    662s] (I)       Usage: 603193 = (294473 H, 308720 V) = (19.70% H, 10.07% V) = (4.924e+05um H, 5.162e+05um V)
[05/04 15:20:10    662s] (I)       
[05/04 15:20:10    662s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.47% H + 0.09% V. EstWL: 1.008539e+06um
[05/04 15:20:10    662s] [NR-eGR] 
[05/04 15:20:10    662s] (I)       Current Phase 1l[Initialization] ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:10    662s] (I)       Running layer assignment with 1 threads
[05/04 15:20:10    662s] (I)       Finished Phase 1l ( CPU: 0.46 sec, Real: 0.45 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:10    662s] (I)       ============  Phase 1l Route ============
[05/04 15:20:10    662s] (I)       
[05/04 15:20:10    662s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:20:10    662s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:20:10    662s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:20:10    662s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[05/04 15:20:10    662s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:20:10    662s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:20:10    662s] [NR-eGR]      M2  (2)       196( 0.15%)        40( 0.03%)        29( 0.02%)         0( 0.00%)   ( 0.20%) 
[05/04 15:20:10    662s] [NR-eGR]      M3  (3)      1589( 1.18%)       171( 0.13%)        42( 0.03%)        14( 0.01%)   ( 1.35%) 
[05/04 15:20:10    662s] [NR-eGR]      M4  (4)        71( 0.05%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[05/04 15:20:10    662s] [NR-eGR]      M5  (5)       416( 0.31%)         6( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.31%) 
[05/04 15:20:10    662s] [NR-eGR]      M6  (6)       100( 0.05%)        10( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.05%) 
[05/04 15:20:10    662s] [NR-eGR]      M7  (7)       350( 0.17%)        17( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.18%) 
[05/04 15:20:10    662s] [NR-eGR]      M8  (8)         9( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:20:10    662s] [NR-eGR]      M9  (9)        39( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/04 15:20:10    662s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:20:10    662s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:20:10    662s] [NR-eGR] Total             2770( 0.20%)       246( 0.02%)        73( 0.01%)        14( 0.00%)   ( 0.22%) 
[05/04 15:20:10    662s] [NR-eGR] 
[05/04 15:20:10    662s] (I)       Finished Global Routing ( CPU: 1.10 sec, Real: 1.10 sec, Curr Mem: 2122.76 MB )
[05/04 15:20:10    662s] (I)       total 2D Cap : 4581761 = (1501948 H, 3079813 V)
[05/04 15:20:10    662s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.35% H + 0.03% V
[05/04 15:20:10    662s] [NR-eGR] Overflow after earlyGlobalRoute 0.43% H + 0.05% V
[05/04 15:20:10    662s] Early Global Route congestion estimation runtime: 1.66 seconds, mem = 2122.8M
[05/04 15:20:10    662s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.660, REAL:1.658, MEM:2122.8M
[05/04 15:20:10    662s] OPERPROF: Starting HotSpotCal at level 1, MEM:2122.8M
[05/04 15:20:10    662s] [hotspot] +------------+---------------+---------------+
[05/04 15:20:10    662s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:20:10    662s] [hotspot] +------------+---------------+---------------+
[05/04 15:20:10    662s] [hotspot] | normalized |          4.98 |         12.59 |
[05/04 15:20:10    662s] [hotspot] +------------+---------------+---------------+
[05/04 15:20:10    662s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.98, normalized total congestion hotspot area = 12.59 (area is in unit of 4 std-cell row bins)
[05/04 15:20:10    662s] [hotspot] max/total 4.98/12.59, big hotspot (>10) total 3.93
[05/04 15:20:10    662s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:20:10    662s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:20:10    662s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:20:10    662s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:20:10    662s] [hotspot] |  1  |   227.39    93.63   254.14   120.38 |        4.59   |
[05/04 15:20:10    662s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:20:10    662s] [hotspot] |  2  |   187.26    93.63   214.02   120.38 |        2.75   |
[05/04 15:20:10    662s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:20:10    662s] [hotspot] |  3  |   267.52   107.01   294.27   133.76 |        2.49   |
[05/04 15:20:10    662s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:20:10    662s] [hotspot] |  4  |    93.63    93.63   120.38   120.38 |        0.79   |
[05/04 15:20:10    662s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:20:10    662s] [hotspot] |  5  |   120.38    93.63   147.14   120.38 |        0.52   |
[05/04 15:20:10    662s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:20:10    662s] Top 5 hotspots total area: 11.15
[05/04 15:20:10    662s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.017, MEM:2122.8M
[05/04 15:20:10    662s] 
[05/04 15:20:10    662s] === incrementalPlace Internal Loop 1 ===
[05/04 15:20:10    662s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/04 15:20:10    662s] OPERPROF: Starting IPInitSPData at level 1, MEM:2122.8M
[05/04 15:20:10    662s] z: 2, totalTracks: 1
[05/04 15:20:10    662s] z: 4, totalTracks: 1
[05/04 15:20:10    662s] z: 6, totalTracks: 1
[05/04 15:20:10    662s] z: 8, totalTracks: 1
[05/04 15:20:10    662s] #spOpts: N=32 minPadR=1.1 
[05/04 15:20:10    662s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2122.8M
[05/04 15:20:10    662s] 
[05/04 15:20:11    663s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.330, REAL:0.328, MEM:2122.8M
[05/04 15:20:11    663s] OPERPROF:   Starting post-place ADS at level 2, MEM:2122.8M
[05/04 15:20:11    663s] 
[05/04 15:20:11    663s] ADSU 0.570 -> 0.576. GS 13.376
[05/04 15:20:11    663s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.160, REAL:0.161, MEM:2122.8M
[05/04 15:20:11    663s] OPERPROF:   Starting spMPad at level 2, MEM:2122.8M
[05/04 15:20:11    663s] OPERPROF:     Starting spContextMPad at level 3, MEM:2122.8M
[05/04 15:20:11    663s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2122.8M
[05/04 15:20:11    663s] OPERPROF:   Finished spMPad at level 2, CPU:0.030, REAL:0.036, MEM:2122.8M
[05/04 15:20:11    663s] Identified 426 spare or floating instances, with no clusters.
[05/04 15:20:11    663s] 
[05/04 15:20:11    663s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2122.8M
[05/04 15:20:11    663s] no activity file in design. spp won't run.
[05/04 15:20:11    663s] [spp] 0
[05/04 15:20:11    663s] [adp] 0:1:1:3
[05/04 15:20:11    663s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.016, MEM:2122.8M
[05/04 15:20:11    663s] SP #FI/SF FL/PI 97/21 46548/0
[05/04 15:20:11    663s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.660, REAL:0.665, MEM:2122.8M
[05/04 15:20:11    663s] PP off. flexM 0
[05/04 15:20:11    663s] OPERPROF: Starting CDPad at level 1, MEM:2122.8M
[05/04 15:20:11    663s] 3DP is on.
[05/04 15:20:11    663s] 3DP OF M2 0.009, M4 0.003. Diff 0
[05/04 15:20:11    663s] design sh 0.104.
[05/04 15:20:11    663s] design sh 0.102.
[05/04 15:20:11    663s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/04 15:20:11    663s] design sh 0.084.
[05/04 15:20:12    664s] CDPadU 0.761 -> 0.687. R=0.575, N=46548, GS=1.672
[05/04 15:20:12    664s] OPERPROF: Finished CDPad at level 1, CPU:0.950, REAL:0.959, MEM:2122.8M
[05/04 15:20:12    664s] OPERPROF: Starting InitSKP at level 1, MEM:2122.8M
[05/04 15:20:12    664s] no activity file in design. spp won't run.
[05/04 15:20:16    668s] no activity file in design. spp won't run.
[05/04 15:20:23    675s] *** Finished SKP initialization (cpu=0:00:11.0, real=0:00:11.0)***
[05/04 15:20:23    675s] OPERPROF: Finished InitSKP at level 1, CPU:11.050, REAL:10.995, MEM:2196.4M
[05/04 15:20:23    675s] NP #FI/FS/SF FL/PI: 526/0/389 46584/0
[05/04 15:20:23    675s] no activity file in design. spp won't run.
[05/04 15:20:23    675s] 
[05/04 15:20:23    675s] AB Est...
[05/04 15:20:23    675s] OPERPROF: Starting npPlace at level 1, MEM:2207.0M
[05/04 15:20:24    676s] OPERPROF: Finished npPlace at level 1, CPU:0.720, REAL:0.714, MEM:2319.7M
[05/04 15:20:24    676s] Iteration  5: Skipped, with CDP Off
[05/04 15:20:24    676s] 
[05/04 15:20:24    676s] AB Est...
[05/04 15:20:24    676s] OPERPROF: Starting npPlace at level 1, MEM:2319.7M
[05/04 15:20:25    677s] OPERPROF: Finished npPlace at level 1, CPU:0.560, REAL:0.570, MEM:2319.7M
[05/04 15:20:25    677s] Iteration  6: Skipped, with CDP Off
[05/04 15:20:25    677s] 
[05/04 15:20:25    677s] AB Est...
[05/04 15:20:25    677s] OPERPROF: Starting npPlace at level 1, MEM:2319.7M
[05/04 15:20:25    677s] OPERPROF: Finished npPlace at level 1, CPU:0.510, REAL:0.512, MEM:2319.7M
[05/04 15:20:26    677s] Iteration  7: Skipped, with CDP Off
[05/04 15:20:26    678s] OPERPROF: Starting npPlace at level 1, MEM:2319.7M
[05/04 15:20:26    678s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/04 15:20:26    678s] No instances found in the vector
[05/04 15:20:26    678s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2319.7M, DRC: 0)
[05/04 15:20:26    678s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:20:59    711s] Iteration  8: Total net bbox = 8.174e+05 (4.09e+05 4.09e+05)
[05/04 15:20:59    711s]               Est.  stn bbox = 9.590e+05 (4.79e+05 4.80e+05)
[05/04 15:20:59    711s]               cpu = 0:00:33.1 real = 0:00:33.0 mem = 2317.6M
[05/04 15:20:59    711s] OPERPROF: Finished npPlace at level 1, CPU:33.610, REAL:33.571, MEM:2317.6M
[05/04 15:20:59    711s] no activity file in design. spp won't run.
[05/04 15:21:00    712s] NP #FI/FS/SF FL/PI: 526/0/389 46584/0
[05/04 15:21:00    712s] no activity file in design. spp won't run.
[05/04 15:21:00    712s] OPERPROF: Starting npPlace at level 1, MEM:2313.6M
[05/04 15:21:01    713s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/04 15:21:01    713s] No instances found in the vector
[05/04 15:21:01    713s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2313.6M, DRC: 0)
[05/04 15:21:01    713s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:21:39    751s] Iteration  9: Total net bbox = 8.408e+05 (4.23e+05 4.17e+05)
[05/04 15:21:39    751s]               Est.  stn bbox = 9.843e+05 (4.94e+05 4.90e+05)
[05/04 15:21:39    751s]               cpu = 0:00:39.0 real = 0:00:38.0 mem = 2309.9M
[05/04 15:21:39    751s] OPERPROF: Finished npPlace at level 1, CPU:39.420, REAL:39.390, MEM:2309.9M
[05/04 15:21:40    752s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2309.9M
[05/04 15:21:40    752s] Starting Early Global Route rough congestion estimation: mem = 2309.9M
[05/04 15:21:40    752s] (I)       Started Loading and Dumping File ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Reading DB...
[05/04 15:21:40    752s] (I)       Read data from FE... (mem=2309.9M)
[05/04 15:21:40    752s] (I)       Read nodes and places... (mem=2309.9M)
[05/04 15:21:40    752s] (I)       Done Read nodes and places (cpu=0.060s, mem=2309.9M)
[05/04 15:21:40    752s] (I)       Read nets... (mem=2309.9M)
[05/04 15:21:40    752s] (I)       Done Read nets (cpu=0.160s, mem=2309.9M)
[05/04 15:21:40    752s] (I)       Done Read data from FE (cpu=0.220s, mem=2309.9M)
[05/04 15:21:40    752s] (I)       before initializing RouteDB syMemory usage = 2309.9 MB
[05/04 15:21:40    752s] (I)       Print mode             : 2
[05/04 15:21:40    752s] (I)       Stop if highly congested: false
[05/04 15:21:40    752s] (I)       Honor MSV route constraint: false
[05/04 15:21:40    752s] (I)       Maximum routing layer  : 127
[05/04 15:21:40    752s] (I)       Minimum routing layer  : 2
[05/04 15:21:40    752s] (I)       Supply scale factor H  : 1.00
[05/04 15:21:40    752s] (I)       Supply scale factor V  : 1.00
[05/04 15:21:40    752s] (I)       Tracks used by clock wire: 0
[05/04 15:21:40    752s] (I)       Reverse direction      : 
[05/04 15:21:40    752s] (I)       Honor partition pin guides: true
[05/04 15:21:40    752s] (I)       Route selected nets only: false
[05/04 15:21:40    752s] (I)       Route secondary PG pins: false
[05/04 15:21:40    752s] (I)       Second PG max fanout   : 2147483647
[05/04 15:21:40    752s] (I)       Assign partition pins  : false
[05/04 15:21:40    752s] (I)       Support large GCell    : true
[05/04 15:21:40    752s] (I)       Number of rows per GCell: 3
[05/04 15:21:40    752s] (I)       Max num rows per GCell : 32
[05/04 15:21:40    752s] (I)       Apply function for special wires: true
[05/04 15:21:40    752s] (I)       Layer by layer blockage reading: true
[05/04 15:21:40    752s] (I)       Offset calculation fix : true
[05/04 15:21:40    752s] (I)       Route stripe layer range: 
[05/04 15:21:40    752s] (I)       Honor partition fences : 
[05/04 15:21:40    752s] (I)       Honor partition pin    : 
[05/04 15:21:40    752s] (I)       Honor partition fences with feedthrough: 
[05/04 15:21:40    752s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:21:40    752s] (I)       Use row-based GCell size
[05/04 15:21:40    752s] (I)       Use row-based GCell align
[05/04 15:21:40    752s] (I)       GCell unit size   : 1672
[05/04 15:21:40    752s] (I)       GCell multiplier  : 3
[05/04 15:21:40    752s] (I)       GCell row height  : 1672
[05/04 15:21:40    752s] (I)       Actual row height : 1672
[05/04 15:21:40    752s] (I)       GCell align ref   : 10032 10032
[05/04 15:21:40    752s] [NR-eGR] Track table information for default rule: 
[05/04 15:21:40    752s] [NR-eGR] M1 has no routable track
[05/04 15:21:40    752s] [NR-eGR] M2 has single uniform track structure
[05/04 15:21:40    752s] [NR-eGR] M3 has single uniform track structure
[05/04 15:21:40    752s] [NR-eGR] M4 has single uniform track structure
[05/04 15:21:40    752s] [NR-eGR] M5 has single uniform track structure
[05/04 15:21:40    752s] [NR-eGR] M6 has single uniform track structure
[05/04 15:21:40    752s] [NR-eGR] M7 has single uniform track structure
[05/04 15:21:40    752s] [NR-eGR] M8 has single uniform track structure
[05/04 15:21:40    752s] [NR-eGR] M9 has single uniform track structure
[05/04 15:21:40    752s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:21:40    752s] (I)       ===========================================================================
[05/04 15:21:40    752s] (I)       == Report All Rule Vias ==
[05/04 15:21:40    752s] (I)       ===========================================================================
[05/04 15:21:40    752s] (I)        Via Rule : (Default)
[05/04 15:21:40    752s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:21:40    752s] (I)       ---------------------------------------------------------------------------
[05/04 15:21:40    752s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/04 15:21:40    752s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:21:40    752s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:21:40    752s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:21:40    752s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:21:40    752s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:21:40    752s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:21:40    752s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:21:40    752s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:21:40    752s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:21:40    752s] (I)       ===========================================================================
[05/04 15:21:40    752s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] [NR-eGR] Read 96879 PG shapes
[05/04 15:21:40    752s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:21:40    752s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:21:40    752s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:21:40    752s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:21:40    752s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:21:40    752s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:21:40    752s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:21:40    752s] (I)       readDataFromPlaceDB
[05/04 15:21:40    752s] (I)       Read net information..
[05/04 15:21:40    752s] [NR-eGR] Read numTotalNets=49707  numIgnoredNets=0
[05/04 15:21:40    752s] (I)       Read testcase time = 0.020 seconds
[05/04 15:21:40    752s] 
[05/04 15:21:40    752s] (I)       early_global_route_priority property id does not exist.
[05/04 15:21:40    752s] (I)       Start initializing grid graph
[05/04 15:21:40    752s] (I)       End initializing grid graph
[05/04 15:21:40    752s] (I)       Model blockages into capacity
[05/04 15:21:40    752s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:21:40    752s] (I)       Started Modeling ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Started Modeling Layer 1 ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Started Modeling Layer 2 ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:21:40    752s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Started Modeling Layer 3 ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:21:40    752s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Started Modeling Layer 4 ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:21:40    752s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Started Modeling Layer 5 ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:21:40    752s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Started Modeling Layer 6 ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:21:40    752s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Started Modeling Layer 7 ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:21:40    752s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Started Modeling Layer 8 ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:21:40    752s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Started Modeling Layer 9 ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:21:40    752s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Started Modeling Layer 10 ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:21:40    752s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       -- layer congestion ratio --
[05/04 15:21:40    752s] (I)       Layer 1 : 0.100000
[05/04 15:21:40    752s] (I)       Layer 2 : 0.700000
[05/04 15:21:40    752s] (I)       Layer 3 : 0.700000
[05/04 15:21:40    752s] (I)       Layer 4 : 0.700000
[05/04 15:21:40    752s] (I)       Layer 5 : 0.700000
[05/04 15:21:40    752s] (I)       Layer 6 : 0.700000
[05/04 15:21:40    752s] (I)       Layer 7 : 0.700000
[05/04 15:21:40    752s] (I)       Layer 8 : 0.700000
[05/04 15:21:40    752s] (I)       Layer 9 : 0.700000
[05/04 15:21:40    752s] (I)       Layer 10 : 0.700000
[05/04 15:21:40    752s] (I)       ----------------------------
[05/04 15:21:40    752s] (I)       Number of ignored nets = 0
[05/04 15:21:40    752s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:21:40    752s] (I)       Number of clock nets = 108.  Ignored: No
[05/04 15:21:40    752s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:21:40    752s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:21:40    752s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:21:40    752s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:21:40    752s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:21:40    752s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:21:40    752s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:21:40    752s] [NR-eGR] There are 108 clock nets ( 0 with NDR ).
[05/04 15:21:40    752s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2309.9 MB
[05/04 15:21:40    752s] (I)       Ndr track 0 does not exist
[05/04 15:21:40    752s] (I)       Layer1  viaCost=300.00
[05/04 15:21:40    752s] (I)       Layer2  viaCost=200.00
[05/04 15:21:40    752s] (I)       Layer3  viaCost=100.00
[05/04 15:21:40    752s] (I)       Layer4  viaCost=100.00
[05/04 15:21:40    752s] (I)       Layer5  viaCost=100.00
[05/04 15:21:40    752s] (I)       Layer6  viaCost=100.00
[05/04 15:21:40    752s] (I)       Layer7  viaCost=100.00
[05/04 15:21:40    752s] (I)       Layer8  viaCost=100.00
[05/04 15:21:40    752s] (I)       Layer9  viaCost=300.00
[05/04 15:21:40    752s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:21:40    752s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:21:40    752s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:21:40    752s] (I)       Site width          :   152  (dbu)
[05/04 15:21:40    752s] (I)       Row height          :  1672  (dbu)
[05/04 15:21:40    752s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:21:40    752s] (I)       GCell width         :  5016  (dbu)
[05/04 15:21:40    752s] (I)       GCell height        :  5016  (dbu)
[05/04 15:21:40    752s] (I)       Grid                :   164   148    10
[05/04 15:21:40    752s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:21:40    752s] (I)       Vertical capacity   :     0  5016     0  5016     0  5016     0  5016     0  5016
[05/04 15:21:40    752s] (I)       Horizontal capacity :     0     0  5016     0  5016     0  5016     0  5016     0
[05/04 15:21:40    752s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:21:40    752s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:21:40    752s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:21:40    752s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:21:40    752s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:21:40    752s] (I)       Num tracks per GCell: 50.16 33.00 16.50 16.50  8.25  8.25  4.12  4.12  2.06  1.03
[05/04 15:21:40    752s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:21:40    752s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:21:40    752s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:21:40    752s] (I)       --------------------------------------------------------
[05/04 15:21:40    752s] 
[05/04 15:21:40    752s] [NR-eGR] ============ Routing rule table ============
[05/04 15:21:40    752s] [NR-eGR] Rule id: 0  Nets: 49707 
[05/04 15:21:40    752s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:21:40    752s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:21:40    752s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:21:40    752s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:21:40    752s] [NR-eGR] ========================================
[05/04 15:21:40    752s] [NR-eGR] 
[05/04 15:21:40    752s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:21:40    752s] (I)       blocked tracks on layer2 : = 350120 / 798312 (43.86%)
[05/04 15:21:40    752s] (I)       blocked tracks on layer3 : = 166824 / 399176 (41.79%)
[05/04 15:21:40    752s] (I)       blocked tracks on layer4 : = 175180 / 399156 (43.89%)
[05/04 15:21:40    752s] (I)       blocked tracks on layer5 : = 86370 / 199424 (43.31%)
[05/04 15:21:40    752s] (I)       blocked tracks on layer6 : = 9095 / 199504 (4.56%)
[05/04 15:21:40    752s] (I)       blocked tracks on layer7 : = 9930 / 99712 (9.96%)
[05/04 15:21:40    752s] (I)       blocked tracks on layer8 : = 8432 / 99752 (8.45%)
[05/04 15:21:40    752s] (I)       blocked tracks on layer9 : = 0 / 49856 (0.00%)
[05/04 15:21:40    752s] (I)       blocked tracks on layer10 : = 0 / 24864 (0.00%)
[05/04 15:21:40    752s] (I)       After initializing earlyGlobalRoute syMemory usage = 2309.9 MB
[05/04 15:21:40    752s] (I)       Finished Loading and Dumping File ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       ============= Initialization =============
[05/04 15:21:40    752s] (I)       numLocalWires=112788  numGlobalNetBranches=42072  numLocalNetBranches=14468
[05/04 15:21:40    752s] (I)       totalPins=181445  totalGlobalPin=112908 (62.23%)
[05/04 15:21:40    752s] (I)       Started Build MST ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Generate topology with single threads
[05/04 15:21:40    752s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       total 2D Cap : 1501957 = (490224 H, 1011733 V)
[05/04 15:21:40    752s] (I)       ============  Phase 1a Route ============
[05/04 15:21:40    752s] (I)       Started Phase 1a ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:21:40    752s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Usage: 188633 = (94603 H, 94030 V) = (19.30% H, 9.29% V) = (4.745e+05um H, 4.717e+05um V)
[05/04 15:21:40    752s] (I)       
[05/04 15:21:40    752s] (I)       ============  Phase 1b Route ============
[05/04 15:21:40    752s] (I)       Started Phase 1b ( Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2309.93 MB )
[05/04 15:21:40    752s] (I)       Usage: 188662 = (94603 H, 94059 V) = (19.30% H, 9.30% V) = (4.745e+05um H, 4.718e+05um V)
[05/04 15:21:40    752s] (I)       
[05/04 15:21:40    752s] (I)       earlyGlobalRoute overflow: 1.08% H + 0.00% V
[05/04 15:21:40    752s] 
[05/04 15:21:40    752s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.53% H + 0.00% V
[05/04 15:21:40    752s] Finished Early Global Route rough congestion estimation: mem = 2309.9M
[05/04 15:21:40    752s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.540, REAL:0.546, MEM:2309.9M
[05/04 15:21:40    752s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/04 15:21:40    752s] OPERPROF: Starting CDPad at level 1, MEM:2309.9M
[05/04 15:21:40    753s] CDPadU 0.686 -> 0.687. R=0.575, N=46548, GS=5.016
[05/04 15:21:40    753s] OPERPROF: Finished CDPad at level 1, CPU:0.350, REAL:0.345, MEM:2309.9M
[05/04 15:21:41    753s] no activity file in design. spp won't run.
[05/04 15:21:41    753s] NP #FI/FS/SF FL/PI: 526/0/389 46584/0
[05/04 15:21:41    753s] no activity file in design. spp won't run.
[05/04 15:21:41    753s] OPERPROF: Starting npPlace at level 1, MEM:2309.9M
[05/04 15:21:42    754s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/04 15:21:42    754s] No instances found in the vector
[05/04 15:21:42    754s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2309.9M, DRC: 0)
[05/04 15:21:42    754s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:21:45    757s] OPERPROF: Finished npPlace at level 1, CPU:3.500, REAL:3.514, MEM:2306.1M
[05/04 15:21:45    757s] no activity file in design. spp won't run.
[05/04 15:21:45    757s] NP #FI/FS/SF FL/PI: 526/0/389 46584/0
[05/04 15:21:45    757s] no activity file in design. spp won't run.
[05/04 15:21:45    757s] OPERPROF: Starting npPlace at level 1, MEM:2306.1M
[05/04 15:21:46    758s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/04 15:21:46    758s] No instances found in the vector
[05/04 15:21:46    758s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2306.1M, DRC: 0)
[05/04 15:21:46    758s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:22:02    774s] Iteration 10: Total net bbox = 8.455e+05 (4.26e+05 4.19e+05)
[05/04 15:22:02    774s]               Est.  stn bbox = 9.899e+05 (4.98e+05 4.92e+05)
[05/04 15:22:02    774s]               cpu = 0:00:16.6 real = 0:00:16.0 mem = 2308.3M
[05/04 15:22:02    774s] OPERPROF: Finished npPlace at level 1, CPU:17.090, REAL:17.046, MEM:2308.3M
[05/04 15:22:03    775s] no activity file in design. spp won't run.
[05/04 15:22:03    775s] NP #FI/FS/SF FL/PI: 526/0/389 46584/0
[05/04 15:22:03    775s] no activity file in design. spp won't run.
[05/04 15:22:03    775s] OPERPROF: Starting npPlace at level 1, MEM:2308.3M
[05/04 15:22:04    776s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/04 15:22:04    776s] No instances found in the vector
[05/04 15:22:04    776s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2308.3M, DRC: 0)
[05/04 15:22:04    776s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:22:18    790s] Iteration 11: Total net bbox = 8.675e+05 (4.36e+05 4.31e+05)
[05/04 15:22:18    790s]               Est.  stn bbox = 1.012e+06 (5.07e+05 5.05e+05)
[05/04 15:22:18    790s]               cpu = 0:00:14.6 real = 0:00:14.0 mem = 2311.5M
[05/04 15:22:18    790s] OPERPROF: Finished npPlace at level 1, CPU:15.110, REAL:15.121, MEM:2311.5M
[05/04 15:22:18    790s] no activity file in design. spp won't run.
[05/04 15:22:18    790s] NP #FI/FS/SF FL/PI: 526/0/389 46584/0
[05/04 15:22:19    791s] no activity file in design. spp won't run.
[05/04 15:22:19    791s] OPERPROF: Starting npPlace at level 1, MEM:2311.5M
[05/04 15:22:19    792s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[05/04 15:22:19    792s] No instances found in the vector
[05/04 15:22:19    792s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2311.5M, DRC: 0)
[05/04 15:22:19    792s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:22:33    805s] Iteration 12: Total net bbox = 8.748e+05 (4.39e+05 4.35e+05)
[05/04 15:22:33    805s]               Est.  stn bbox = 1.019e+06 (5.10e+05 5.09e+05)
[05/04 15:22:33    805s]               cpu = 0:00:13.1 real = 0:00:14.0 mem = 2315.7M
[05/04 15:22:33    805s] OPERPROF: Finished npPlace at level 1, CPU:13.620, REAL:13.575, MEM:2315.7M
[05/04 15:22:33    805s] Move report: Timing Driven Placement moves 46584 insts, mean move: 14.43 um, max move: 480.87 um
[05/04 15:22:33    805s] 	Max move on inst (occ_int2/slow_clk_1_clkgt/u_icg): (348.54, 414.66) --> (553.39, 690.67)
[05/04 15:22:33    805s] no activity file in design. spp won't run.
[05/04 15:22:33    805s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2315.7M
[05/04 15:22:33    805s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2315.7M
[05/04 15:22:33    805s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.030, REAL:0.027, MEM:2315.7M
[05/04 15:22:33    805s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2315.7M
[05/04 15:22:33    805s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:2305.7M
[05/04 15:22:33    805s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.090, REAL:0.093, MEM:2305.7M
[05/04 15:22:33    805s] 
[05/04 15:22:33    805s] Finished Incremental Placement (cpu=0:02:23, real=0:02:23, mem=2305.7M)
[05/04 15:22:33    805s] **WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
[05/04 15:22:33    805s] INFO: Running scanReorder auto flow in preCTS: using default reorder.
[05/04 15:22:33    805s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/04 15:22:33    805s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:22:33    805s] Start applying DEF ordered sections ...
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_8_" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_11_" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_15_" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_9_" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_13_" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_98" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s2_op1_reg_1_" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
[05/04 15:22:33    805s] Type 'man IMPSC-1138' for more detail.
[05/04 15:22:33    805s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/04 15:22:33    805s] To increase the message display limit, refer to the product command reference manual.
[05/04 15:22:33    805s] Successfully applied all DEF ordered sections.
[05/04 15:22:33    805s] *** Scan Sanity Check Summary:
[05/04 15:22:33    805s] *** 5 scan chains passed sanity check.
[05/04 15:22:33    805s] INFO: Auto effort scan reorder.
[05/04 15:22:34    806s] *** Summary: Scan Reorder within scan chain
[05/04 15:22:34    806s]         Total scan reorder time: cpu: 0:00:01.3 , real: 0:00:01.0
[05/04 15:22:34    806s] Successfully reordered 5 scan chains.
[05/04 15:22:34    806s] Initial total scan wire length:    54926.823 (floating:    42039.752)
[05/04 15:22:34    806s] Final   total scan wire length:    51185.791 (floating:    38298.720)
[05/04 15:22:34    806s] Improvement:     3741.032   percent  6.81 (floating improvement:     3741.032   percent  8.90)
[05/04 15:22:34    806s] Current max long connection 378.623
[05/04 15:22:34    806s] *** End of ScanReorder (cpu=0:00:01.4, real=0:00:01.0, mem=2497.7M) ***
[05/04 15:22:34    806s] Total net length = 1.600e+06 (8.269e+05 7.728e+05) (ext = 1.583e+04)
[05/04 15:22:34    806s] CongRepair sets shifter mode to gplace
[05/04 15:22:34    806s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2497.7M
[05/04 15:22:34    806s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2497.7M
[05/04 15:22:34    806s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2497.7M
[05/04 15:22:34    806s] z: 2, totalTracks: 1
[05/04 15:22:34    806s] z: 4, totalTracks: 1
[05/04 15:22:34    806s] z: 6, totalTracks: 1
[05/04 15:22:34    806s] z: 8, totalTracks: 1
[05/04 15:22:34    806s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:22:34    806s] All LLGs are deleted
[05/04 15:22:34    806s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2497.7M
[05/04 15:22:34    806s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.002, MEM:2497.7M
[05/04 15:22:34    806s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2497.7M
[05/04 15:22:34    806s] Info: 97 insts are soft-fixed.
[05/04 15:22:34    806s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2497.7M
[05/04 15:22:34    806s] Core basic site is unit
[05/04 15:22:34    807s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:22:34    807s] SiteArray: use 9,248,768 bytes
[05/04 15:22:34    807s] SiteArray: current memory after site array memory allocation 2506.5M
[05/04 15:22:34    807s] SiteArray: FP blocked sites are writable
[05/04 15:22:34    807s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:22:34    807s] SiteArray: use 1,245,184 bytes
[05/04 15:22:34    807s] SiteArray: current memory after site array memory allocation 2507.7M
[05/04 15:22:34    807s] SiteArray: FP blocked sites are writable
[05/04 15:22:34    807s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:22:34    807s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:22:34    807s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:22:34    807s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2507.7M
[05/04 15:22:35    807s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:22:35    807s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.080, REAL:0.081, MEM:2507.7M
[05/04 15:22:35    807s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2507.7M
[05/04 15:22:35    807s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:22:35    807s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.002, MEM:2507.7M
[05/04 15:22:35    807s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.230, REAL:0.225, MEM:2507.7M
[05/04 15:22:35    807s] # Found 8 fixed insts to be non-legal.
[05/04 15:22:35    807s] OPERPROF:         Starting CMU at level 5, MEM:2507.7M
[05/04 15:22:35    807s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.007, MEM:2507.7M
[05/04 15:22:35    807s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.270, REAL:0.270, MEM:2507.7M
[05/04 15:22:35    807s] 
[05/04 15:22:35    807s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2507.7MB).
[05/04 15:22:35    807s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.380, REAL:0.376, MEM:2507.7M
[05/04 15:22:35    807s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.380, REAL:0.376, MEM:2507.7M
[05/04 15:22:35    807s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.3
[05/04 15:22:35    807s] OPERPROF:   Starting RefinePlace at level 2, MEM:2507.7M
[05/04 15:22:35    807s] *** Starting refinePlace (0:13:27 mem=2507.7M) ***
[05/04 15:22:35    807s] Total net bbox length = 8.939e+05 (4.537e+05 4.402e+05) (ext = 1.223e+04)
[05/04 15:22:35    807s] Info: 97 insts are soft-fixed.
[05/04 15:22:35    807s] 
[05/04 15:22:35    807s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:22:35    807s] 
[05/04 15:22:35    807s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:22:35    807s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:22:35    807s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/04 15:22:35    807s] Found at least one Level-Shifter 'I_RISC_CORE/ls_in_0_clk' to be placed in gplace mode
[05/04 15:22:35    807s] 97 shifters were already placed.
[05/04 15:22:35    807s] 97 shifters have been successfully placed.
[05/04 15:22:35    807s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:22:35    807s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2507.7M
[05/04 15:22:35    807s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.005, MEM:2507.7M
[05/04 15:22:35    807s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2507.7M
[05/04 15:22:35    807s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.004, MEM:2507.7M
[05/04 15:22:35    807s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2507.7M
[05/04 15:22:35    807s] Starting refinePlace ...
[05/04 15:22:35    807s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:22:35    807s]  ** Cut row section cpu time 0:00:00.0.
[05/04 15:22:35    807s]    Spread Effort: high, pre-route mode, useDDP on.
[05/04 15:22:36    808s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=2507.7MB) @(0:13:27 - 0:13:29).
[05/04 15:22:36    808s] Move report: preRPlace moves 46593 insts, mean move: 0.52 um, max move: 4.79 um
[05/04 15:22:36    808s] 	Max move on inst (I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch): (556.39, 232.57) --> (557.99, 235.75)
[05/04 15:22:36    808s] 	Length: 29 sites, height: 1 rows, site name: unit, cell type: CGLPPRX8_LVT, constraint:Fence
[05/04 15:22:36    808s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 15:22:36    808s] Placement tweakage begins.
[05/04 15:22:36    809s] wire length = 1.040e+06
[05/04 15:22:41    813s] wire length = 1.004e+06
[05/04 15:22:41    813s] Placement tweakage ends.
[05/04 15:22:41    813s] Move report: tweak moves 7439 insts, mean move: 2.25 um, max move: 47.27 um
[05/04 15:22:41    813s] 	Max move on inst (FE_OFC2588_net_sd_sys_read_data_37): (175.71, 108.68) --> (222.98, 108.68)
[05/04 15:22:41    813s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.8, real=0:00:05.0, mem=2507.7MB) @(0:13:29 - 0:13:34).
[05/04 15:22:41    813s] 
[05/04 15:22:41    813s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:22:41    813s] 
[05/04 15:22:41    813s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:22:42    814s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:22:42    814s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=2507.7MB) @(0:13:34 - 0:13:35).
[05/04 15:22:42    815s] Move report: Detail placement moves 46635 insts, mean move: 0.84 um, max move: 47.77 um
[05/04 15:22:42    815s] 	Max move on inst (FE_OFC2588_net_sd_sys_read_data_37): (175.78, 109.25) --> (222.98, 108.68)
[05/04 15:22:42    815s] 	Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 2507.7MB
[05/04 15:22:42    815s] Statistics of distance of Instance movement in refine placement:
[05/04 15:22:42    815s]   maximum (X+Y) =        47.77 um
[05/04 15:22:42    815s]   inst (FE_OFC2588_net_sd_sys_read_data_37) with max move: (175.781, 109.25) -> (222.984, 108.68)
[05/04 15:22:42    815s]   mean    (X+Y) =         0.84 um
[05/04 15:22:42    815s] Total instances flipped for legalization: 54
[05/04 15:22:42    815s] Summary Report:
[05/04 15:22:42    815s] Instances move: 46635 (out of 47070 movable)
[05/04 15:22:42    815s] Instances flipped: 54
[05/04 15:22:42    815s] Mean displacement: 0.84 um
[05/04 15:22:42    815s] Max displacement: 47.77 um (Instance: FE_OFC2588_net_sd_sys_read_data_37) (175.781, 109.25) -> (222.984, 108.68)
[05/04 15:22:42    815s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: INVX4_LVT
[05/04 15:22:42    815s] Total instances moved : 46635
[05/04 15:22:42    815s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:7.580, REAL:7.592, MEM:2507.7M
[05/04 15:22:42    815s] Total net bbox length = 8.636e+05 (4.210e+05 4.426e+05) (ext = 1.216e+04)
[05/04 15:22:42    815s] Runtime: CPU: 0:00:07.8 REAL: 0:00:07.0 MEM: 2507.7MB
[05/04 15:22:42    815s] [CPU] RefinePlace/total (cpu=0:00:07.8, real=0:00:07.0, mem=2507.7MB) @(0:13:27 - 0:13:35).
[05/04 15:22:42    815s] *** Finished refinePlace (0:13:35 mem=2507.7M) ***
[05/04 15:22:42    815s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.3
[05/04 15:22:42    815s] OPERPROF:   Finished RefinePlace at level 2, CPU:7.810, REAL:7.810, MEM:2507.7M
[05/04 15:22:42    815s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2507.7M
[05/04 15:22:43    815s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.130, REAL:0.134, MEM:2507.7M
[05/04 15:22:43    815s] OPERPROF: Finished RefinePlace2 at level 1, CPU:8.330, REAL:8.330, MEM:2507.7M
[05/04 15:22:43    815s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2507.7M
[05/04 15:22:43    815s] Starting Early Global Route congestion estimation: mem = 2507.7M
[05/04 15:22:43    815s] (I)       Started Loading and Dumping File ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Reading DB...
[05/04 15:22:43    815s] (I)       Read data from FE... (mem=2507.7M)
[05/04 15:22:43    815s] (I)       Read nodes and places... (mem=2507.7M)
[05/04 15:22:43    815s] (I)       Done Read nodes and places (cpu=0.050s, mem=2507.7M)
[05/04 15:22:43    815s] (I)       Read nets... (mem=2507.7M)
[05/04 15:22:43    815s] (I)       Done Read nets (cpu=0.150s, mem=2507.7M)
[05/04 15:22:43    815s] (I)       Done Read data from FE (cpu=0.200s, mem=2507.7M)
[05/04 15:22:43    815s] (I)       before initializing RouteDB syMemory usage = 2507.7 MB
[05/04 15:22:43    815s] (I)       Honor MSV route constraint: false
[05/04 15:22:43    815s] (I)       Maximum routing layer  : 127
[05/04 15:22:43    815s] (I)       Minimum routing layer  : 2
[05/04 15:22:43    815s] (I)       Supply scale factor H  : 1.00
[05/04 15:22:43    815s] (I)       Supply scale factor V  : 1.00
[05/04 15:22:43    815s] (I)       Tracks used by clock wire: 0
[05/04 15:22:43    815s] (I)       Reverse direction      : 
[05/04 15:22:43    815s] (I)       Honor partition pin guides: true
[05/04 15:22:43    815s] (I)       Route selected nets only: false
[05/04 15:22:43    815s] (I)       Route secondary PG pins: false
[05/04 15:22:43    815s] (I)       Second PG max fanout   : 2147483647
[05/04 15:22:43    815s] (I)       Apply function for special wires: true
[05/04 15:22:43    815s] (I)       Layer by layer blockage reading: true
[05/04 15:22:43    815s] (I)       Offset calculation fix : true
[05/04 15:22:43    815s] (I)       Route stripe layer range: 
[05/04 15:22:43    815s] (I)       Honor partition fences : 
[05/04 15:22:43    815s] (I)       Honor partition pin    : 
[05/04 15:22:43    815s] (I)       Honor partition fences with feedthrough: 
[05/04 15:22:43    815s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:22:43    815s] (I)       Use row-based GCell size
[05/04 15:22:43    815s] (I)       Use row-based GCell align
[05/04 15:22:43    815s] (I)       GCell unit size   : 1672
[05/04 15:22:43    815s] (I)       GCell multiplier  : 1
[05/04 15:22:43    815s] (I)       GCell row height  : 1672
[05/04 15:22:43    815s] (I)       Actual row height : 1672
[05/04 15:22:43    815s] (I)       GCell align ref   : 10032 10032
[05/04 15:22:43    815s] [NR-eGR] Track table information for default rule: 
[05/04 15:22:43    815s] [NR-eGR] M1 has no routable track
[05/04 15:22:43    815s] [NR-eGR] M2 has single uniform track structure
[05/04 15:22:43    815s] [NR-eGR] M3 has single uniform track structure
[05/04 15:22:43    815s] [NR-eGR] M4 has single uniform track structure
[05/04 15:22:43    815s] [NR-eGR] M5 has single uniform track structure
[05/04 15:22:43    815s] [NR-eGR] M6 has single uniform track structure
[05/04 15:22:43    815s] [NR-eGR] M7 has single uniform track structure
[05/04 15:22:43    815s] [NR-eGR] M8 has single uniform track structure
[05/04 15:22:43    815s] [NR-eGR] M9 has single uniform track structure
[05/04 15:22:43    815s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:22:43    815s] (I)       ===========================================================================
[05/04 15:22:43    815s] (I)       == Report All Rule Vias ==
[05/04 15:22:43    815s] (I)       ===========================================================================
[05/04 15:22:43    815s] (I)        Via Rule : (Default)
[05/04 15:22:43    815s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:22:43    815s] (I)       ---------------------------------------------------------------------------
[05/04 15:22:43    815s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/04 15:22:43    815s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:22:43    815s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:22:43    815s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:22:43    815s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:22:43    815s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:22:43    815s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:22:43    815s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:22:43    815s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:22:43    815s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:22:43    815s] (I)       ===========================================================================
[05/04 15:22:43    815s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] [NR-eGR] Read 96879 PG shapes
[05/04 15:22:43    815s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:22:43    815s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:22:43    815s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:22:43    815s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:22:43    815s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:22:43    815s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:22:43    815s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:22:43    815s] (I)       readDataFromPlaceDB
[05/04 15:22:43    815s] (I)       Read net information..
[05/04 15:22:43    815s] [NR-eGR] Read numTotalNets=49707  numIgnoredNets=0
[05/04 15:22:43    815s] (I)       Read testcase time = 0.020 seconds
[05/04 15:22:43    815s] 
[05/04 15:22:43    815s] (I)       early_global_route_priority property id does not exist.
[05/04 15:22:43    815s] (I)       Start initializing grid graph
[05/04 15:22:43    815s] (I)       End initializing grid graph
[05/04 15:22:43    815s] (I)       Model blockages into capacity
[05/04 15:22:43    815s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:22:43    815s] (I)       Started Modeling ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Started Modeling Layer 1 ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Started Modeling Layer 2 ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:22:43    815s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Started Modeling Layer 3 ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:22:43    815s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Started Modeling Layer 4 ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:22:43    815s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Started Modeling Layer 5 ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:22:43    815s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Started Modeling Layer 6 ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:22:43    815s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Started Modeling Layer 7 ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:22:43    815s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Started Modeling Layer 8 ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:22:43    815s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Started Modeling Layer 9 ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:22:43    815s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Started Modeling Layer 10 ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:22:43    815s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       -- layer congestion ratio --
[05/04 15:22:43    815s] (I)       Layer 1 : 0.100000
[05/04 15:22:43    815s] (I)       Layer 2 : 0.700000
[05/04 15:22:43    815s] (I)       Layer 3 : 0.700000
[05/04 15:22:43    815s] (I)       Layer 4 : 0.700000
[05/04 15:22:43    815s] (I)       Layer 5 : 0.700000
[05/04 15:22:43    815s] (I)       Layer 6 : 0.700000
[05/04 15:22:43    815s] (I)       Layer 7 : 0.700000
[05/04 15:22:43    815s] (I)       Layer 8 : 0.700000
[05/04 15:22:43    815s] (I)       Layer 9 : 0.700000
[05/04 15:22:43    815s] (I)       Layer 10 : 0.700000
[05/04 15:22:43    815s] (I)       ----------------------------
[05/04 15:22:43    815s] (I)       Number of ignored nets = 0
[05/04 15:22:43    815s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:22:43    815s] (I)       Number of clock nets = 108.  Ignored: No
[05/04 15:22:43    815s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:22:43    815s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:22:43    815s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:22:43    815s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:22:43    815s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:22:43    815s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:22:43    815s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:22:43    815s] [NR-eGR] There are 108 clock nets ( 0 with NDR ).
[05/04 15:22:43    815s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2507.7 MB
[05/04 15:22:43    815s] (I)       Ndr track 0 does not exist
[05/04 15:22:43    815s] (I)       Layer1  viaCost=300.00
[05/04 15:22:43    815s] (I)       Layer2  viaCost=200.00
[05/04 15:22:43    815s] (I)       Layer3  viaCost=100.00
[05/04 15:22:43    815s] (I)       Layer4  viaCost=100.00
[05/04 15:22:43    815s] (I)       Layer5  viaCost=100.00
[05/04 15:22:43    815s] (I)       Layer6  viaCost=100.00
[05/04 15:22:43    815s] (I)       Layer7  viaCost=100.00
[05/04 15:22:43    815s] (I)       Layer8  viaCost=100.00
[05/04 15:22:43    815s] (I)       Layer9  viaCost=300.00
[05/04 15:22:43    815s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:22:43    815s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:22:43    815s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:22:43    815s] (I)       Site width          :   152  (dbu)
[05/04 15:22:43    815s] (I)       Row height          :  1672  (dbu)
[05/04 15:22:43    815s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:22:43    815s] (I)       GCell width         :  1672  (dbu)
[05/04 15:22:43    815s] (I)       GCell height        :  1672  (dbu)
[05/04 15:22:43    815s] (I)       Grid                :   491   443    10
[05/04 15:22:43    815s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:22:43    815s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:22:43    815s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:22:43    815s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:22:43    815s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:22:43    815s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:22:43    815s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:22:43    815s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:22:43    815s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:22:43    815s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:22:43    815s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:22:43    815s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:22:43    815s] (I)       --------------------------------------------------------
[05/04 15:22:43    815s] 
[05/04 15:22:43    815s] [NR-eGR] ============ Routing rule table ============
[05/04 15:22:43    815s] [NR-eGR] Rule id: 0  Nets: 49707 
[05/04 15:22:43    815s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:22:43    815s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:22:43    815s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:22:43    815s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:22:43    815s] [NR-eGR] ========================================
[05/04 15:22:43    815s] [NR-eGR] 
[05/04 15:22:43    815s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:22:43    815s] (I)       blocked tracks on layer2 : = 1002989 / 2389542 (41.97%)
[05/04 15:22:43    815s] (I)       blocked tracks on layer3 : = 475585 / 1195094 (39.79%)
[05/04 15:22:43    815s] (I)       blocked tracks on layer4 : = 501940 / 1194771 (42.01%)
[05/04 15:22:43    815s] (I)       blocked tracks on layer5 : = 246092 / 597056 (41.22%)
[05/04 15:22:43    815s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:22:43    815s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:22:43    815s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:22:43    815s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:22:43    815s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:22:43    815s] (I)       After initializing earlyGlobalRoute syMemory usage = 2507.7 MB
[05/04 15:22:43    815s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.42 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Started Global Routing ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       ============= Initialization =============
[05/04 15:22:43    815s] (I)       totalPins=181445  totalGlobalPin=178164 (98.19%)
[05/04 15:22:43    815s] (I)       Started Build MST ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Generate topology with single threads
[05/04 15:22:43    815s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       total 2D Cap : 4559493 = (1494409 H, 3065084 V)
[05/04 15:22:43    815s] [NR-eGR] Layer group 1: route 49707 net(s) in layer range [2, 10]
[05/04 15:22:43    815s] (I)       ============  Phase 1a Route ============
[05/04 15:22:43    815s] (I)       Started Phase 1a ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Finished Phase 1a ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:22:43    815s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    815s] (I)       Usage: 578299 = (281588 H, 296711 V) = (18.84% H, 9.68% V) = (4.708e+05um H, 4.961e+05um V)
[05/04 15:22:43    815s] (I)       
[05/04 15:22:43    815s] (I)       ============  Phase 1b Route ============
[05/04 15:22:43    815s] (I)       Started Phase 1b ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    816s] (I)       Finished Phase 1b ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    816s] (I)       Usage: 578616 = (281685 H, 296931 V) = (18.85% H, 9.69% V) = (4.710e+05um H, 4.965e+05um V)
[05/04 15:22:43    816s] (I)       
[05/04 15:22:43    816s] (I)       earlyGlobalRoute overflow of layer group 1: 0.77% H + 0.16% V. EstWL: 9.674460e+05um
[05/04 15:22:43    816s] (I)       Congestion metric : 0.77%H 0.16%V, 0.93%HV
[05/04 15:22:43    816s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:22:43    816s] (I)       ============  Phase 1c Route ============
[05/04 15:22:43    816s] (I)       Started Phase 1c ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    816s] (I)       Level2 Grid: 99 x 89
[05/04 15:22:43    816s] (I)       Started Two Level Routing ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    816s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2507.71 MB )
[05/04 15:22:43    816s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    816s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    816s] (I)       Finished Phase 1c ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:43    816s] (I)       Usage: 579121 = (281714 H, 297407 V) = (18.85% H, 9.70% V) = (4.710e+05um H, 4.973e+05um V)
[05/04 15:22:43    816s] (I)       
[05/04 15:22:43    816s] (I)       ============  Phase 1d Route ============
[05/04 15:22:43    816s] (I)       Started Phase 1d ( Curr Mem: 2507.71 MB )
[05/04 15:22:44    816s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:44    816s] (I)       Usage: 579104 = (281720 H, 297384 V) = (18.85% H, 9.70% V) = (4.710e+05um H, 4.972e+05um V)
[05/04 15:22:44    816s] (I)       
[05/04 15:22:44    816s] (I)       ============  Phase 1e Route ============
[05/04 15:22:44    816s] (I)       Started Phase 1e ( Curr Mem: 2507.71 MB )
[05/04 15:22:44    816s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2507.71 MB )
[05/04 15:22:44    816s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:44    816s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:44    816s] (I)       Usage: 579104 = (281720 H, 297384 V) = (18.85% H, 9.70% V) = (4.710e+05um H, 4.972e+05um V)
[05/04 15:22:44    816s] (I)       
[05/04 15:22:44    816s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.53% H + 0.08% V. EstWL: 9.682619e+05um
[05/04 15:22:44    816s] [NR-eGR] 
[05/04 15:22:44    816s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:44    816s] (I)       Running layer assignment with 1 threads
[05/04 15:22:44    816s] (I)       Finished Phase 1l ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:44    816s] (I)       ============  Phase 1l Route ============
[05/04 15:22:44    816s] (I)       
[05/04 15:22:44    816s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:22:44    816s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:22:44    816s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:22:44    816s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[05/04 15:22:44    816s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:22:44    816s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:22:44    816s] [NR-eGR]      M2  (2)       225( 0.17%)        19( 0.01%)        18( 0.01%)        14( 0.01%)   ( 0.21%) 
[05/04 15:22:44    816s] [NR-eGR]      M3  (3)      1334( 0.99%)       162( 0.12%)        31( 0.02%)         0( 0.00%)   ( 1.14%) 
[05/04 15:22:44    816s] [NR-eGR]      M4  (4)        95( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[05/04 15:22:44    816s] [NR-eGR]      M5  (5)       439( 0.33%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.33%) 
[05/04 15:22:44    816s] [NR-eGR]      M6  (6)        49( 0.02%)        14( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/04 15:22:44    816s] [NR-eGR]      M7  (7)       560( 0.27%)         9( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[05/04 15:22:44    816s] [NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:22:44    816s] [NR-eGR]      M9  (9)        90( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[05/04 15:22:44    816s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:22:44    816s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:22:44    816s] [NR-eGR] Total             2794( 0.20%)       208( 0.02%)        49( 0.00%)        14( 0.00%)   ( 0.22%) 
[05/04 15:22:44    816s] [NR-eGR] 
[05/04 15:22:44    816s] (I)       Finished Global Routing ( CPU: 0.93 sec, Real: 0.93 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:44    816s] (I)       total 2D Cap : 4581759 = (1501946 H, 3079813 V)
[05/04 15:22:44    816s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.44% H + 0.02% V
[05/04 15:22:44    816s] [NR-eGR] Overflow after earlyGlobalRoute 0.50% H + 0.05% V
[05/04 15:22:44    816s] Early Global Route congestion estimation runtime: 1.42 seconds, mem = 2507.7M
[05/04 15:22:44    816s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.420, REAL:1.422, MEM:2507.7M
[05/04 15:22:44    816s] OPERPROF: Starting HotSpotCal at level 1, MEM:2507.7M
[05/04 15:22:44    816s] [hotspot] +------------+---------------+---------------+
[05/04 15:22:44    816s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:22:44    816s] [hotspot] +------------+---------------+---------------+
[05/04 15:22:44    816s] [hotspot] | normalized |          1.84 |          5.25 |
[05/04 15:22:44    816s] [hotspot] +------------+---------------+---------------+
[05/04 15:22:44    816s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.84, normalized total congestion hotspot area = 5.25 (area is in unit of 4 std-cell row bins)
[05/04 15:22:44    816s] [hotspot] max/total 1.84/5.25, big hotspot (>10) total 0.00
[05/04 15:22:44    816s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:22:44    816s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:44    816s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:22:44    816s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:44    816s] [hotspot] |  1  |   200.64    93.63   227.39   120.38 |        1.84   |
[05/04 15:22:44    816s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:44    816s] [hotspot] |  2  |   267.52    93.63   294.27   120.38 |        1.57   |
[05/04 15:22:44    816s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:44    816s] [hotspot] |  3  |   107.01    93.63   133.76   120.38 |        0.79   |
[05/04 15:22:44    816s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:44    816s] [hotspot] |  4  |   227.39    93.63   254.14   120.38 |        0.79   |
[05/04 15:22:44    816s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:44    816s] [hotspot] |  5  |   173.89    93.63   200.64   120.38 |        0.26   |
[05/04 15:22:44    816s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:44    816s] Top 5 hotspots total area: 5.25
[05/04 15:22:44    816s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.017, MEM:2507.7M
[05/04 15:22:44    816s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2507.7M
[05/04 15:22:44    816s] Starting Early Global Route wiring: mem = 2507.7M
[05/04 15:22:44    816s] (I)       ============= track Assignment ============
[05/04 15:22:44    816s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2507.71 MB )
[05/04 15:22:44    816s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:44    816s] (I)       Started Greedy Track Assignment ( Curr Mem: 2507.71 MB )
[05/04 15:22:44    816s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/04 15:22:44    816s] (I)       Running track assignment with 1 threads
[05/04 15:22:44    816s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:44    816s] (I)       Run Multi-thread track assignment
[05/04 15:22:45    817s] (I)       Finished Greedy Track Assignment ( CPU: 0.72 sec, Real: 0.72 sec, Curr Mem: 2507.71 MB )
[05/04 15:22:45    817s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:22:45    817s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181238
[05/04 15:22:45    817s] [NR-eGR]     M2  (2V) length: 2.840523e+05um, number of vias: 246435
[05/04 15:22:45    817s] [NR-eGR]     M3  (3H) length: 3.170233e+05um, number of vias: 77343
[05/04 15:22:45    817s] [NR-eGR]     M4  (4V) length: 1.627652e+05um, number of vias: 17589
[05/04 15:22:45    817s] [NR-eGR]     M5  (5H) length: 1.098048e+05um, number of vias: 5074
[05/04 15:22:45    817s] [NR-eGR]     M6  (6V) length: 7.981931e+04um, number of vias: 2381
[05/04 15:22:45    817s] [NR-eGR]     M7  (7H) length: 5.024293e+04um, number of vias: 433
[05/04 15:22:45    817s] [NR-eGR]     M8  (8V) length: 8.203398e+03um, number of vias: 175
[05/04 15:22:45    817s] [NR-eGR]     M9  (9H) length: 6.458462e+03um, number of vias: 0
[05/04 15:22:45    817s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/04 15:22:45    817s] [NR-eGR] Total length: 1.018370e+06um, number of vias: 530668
[05/04 15:22:45    817s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:22:45    817s] [NR-eGR] Total eGR-routed clock nets wire length: 3.318111e+04um 
[05/04 15:22:45    817s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:22:45    818s] Early Global Route wiring runtime: 1.36 seconds, mem = 2245.7M
[05/04 15:22:45    818s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.360, REAL:1.362, MEM:2245.7M
[05/04 15:22:45    818s] 0 delay mode for cte disabled.
[05/04 15:22:45    818s] SKP cleared!
[05/04 15:22:45    818s] 
[05/04 15:22:45    818s] *** Finished incrementalPlace (cpu=0:02:37, real=0:02:37)***
[05/04 15:22:46    818s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2245.7M
[05/04 15:22:46    818s] All LLGs are deleted
[05/04 15:22:46    818s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2245.7M
[05/04 15:22:46    818s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.030, REAL:0.022, MEM:2236.9M
[05/04 15:22:46    818s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.030, REAL:0.022, MEM:2236.9M
[05/04 15:22:46    818s] Start to check current routing status for nets...
[05/04 15:22:46    818s] All nets are already routed correctly.
[05/04 15:22:46    818s] End to check current routing status for nets (mem=2236.9M)
[05/04 15:22:46    818s] Extraction called for design 'ORCA_TOP' of instances=47110 and nets=50775 using extraction engine 'preRoute' .
[05/04 15:22:46    818s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/04 15:22:46    818s] Type 'man IMPEXT-3530' for more detail.
[05/04 15:22:46    818s] PreRoute RC Extraction called for design ORCA_TOP.
[05/04 15:22:46    818s] RC Extraction called in multi-corner(2) mode.
[05/04 15:22:46    818s] RCMode: PreRoute
[05/04 15:22:46    818s]       RC Corner Indexes            0       1   
[05/04 15:22:46    818s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/04 15:22:46    818s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/04 15:22:46    818s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/04 15:22:46    818s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/04 15:22:46    818s] Shrink Factor                : 1.00000
[05/04 15:22:46    818s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:22:46    818s] Using capacitance table file ...
[05/04 15:22:46    818s] LayerId::1 widthSet size::4
[05/04 15:22:46    818s] LayerId::2 widthSet size::4
[05/04 15:22:46    818s] LayerId::3 widthSet size::4
[05/04 15:22:46    818s] LayerId::4 widthSet size::4
[05/04 15:22:46    818s] LayerId::5 widthSet size::4
[05/04 15:22:46    818s] LayerId::6 widthSet size::4
[05/04 15:22:46    818s] LayerId::7 widthSet size::4
[05/04 15:22:46    818s] LayerId::8 widthSet size::4
[05/04 15:22:46    818s] LayerId::9 widthSet size::4
[05/04 15:22:46    818s] LayerId::10 widthSet size::2
[05/04 15:22:46    818s] Updating RC grid for preRoute extraction ...
[05/04 15:22:46    818s] Initializing multi-corner capacitance tables ... 
[05/04 15:22:46    818s] Initializing multi-corner resistance tables ...
[05/04 15:22:46    818s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309147 ; uaWl: 1.000000 ; uaWlH: 0.409767 ; aWlH: 0.000000 ; Pmax: 0.889900 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/04 15:22:47    819s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2236.891M)
[05/04 15:22:49    821s] Compute RC Scale Done ...
[05/04 15:22:49    821s] **optDesign ... cpu = 0:06:30, real = 0:06:30, mem = 1697.8M, totSessionCpu=0:13:41 **
[05/04 15:22:49    821s] #################################################################################
[05/04 15:22:49    821s] # Design Stage: PreRoute
[05/04 15:22:49    821s] # Design Name: ORCA_TOP
[05/04 15:22:49    821s] # Design Mode: 90nm
[05/04 15:22:49    821s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:22:49    821s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:22:49    821s] # Signoff Settings: SI Off 
[05/04 15:22:49    821s] #################################################################################
[05/04 15:22:51    824s] Calculate delays in BcWc mode...
[05/04 15:22:51    824s] Calculate delays in BcWc mode...
[05/04 15:22:52    824s] Topological Sorting (REAL = 0:00:01.0, MEM = 2118.4M, InitMEM = 2111.2M)
[05/04 15:22:52    824s] Start delay calculation (fullDC) (1 T). (MEM=2118.43)
[05/04 15:22:52    824s] End AAE Lib Interpolated Model. (MEM=2130.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:23:06    839s] Total number of fetched objects 54878
[05/04 15:23:07    839s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/04 15:23:07    839s] End delay calculation. (MEM=2177.73 CPU=0:00:10.9 REAL=0:00:11.0)
[05/04 15:23:07    839s] End delay calculation (fullDC). (MEM=2177.73 CPU=0:00:15.2 REAL=0:00:15.0)
[05/04 15:23:07    839s] *** CDM Built up (cpu=0:00:17.9  real=0:00:18.0  mem= 2177.7M) ***
[05/04 15:23:12    845s] **INFO: Always on buffers available for drv fixing
[05/04 15:23:12    845s] Deleting Lib Analyzer.
[05/04 15:23:12    845s] Begin: GigaOpt DRV Optimization
[05/04 15:23:12    845s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[05/04 15:23:13    845s] *info: Marking 97 level shifter instances dont touch
[05/04 15:23:13    845s] *info: Marking 0 isolation instances dont touch
[05/04 15:23:13    845s] Info: 108 clock nets excluded from IPO operation.
[05/04 15:23:13    845s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:05.3/0:15:22.6 (0.9), mem = 2177.7M
[05/04 15:23:13    845s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.6
[05/04 15:23:13    845s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:23:13    845s] ### Creating PhyDesignMc. totSessionCpu=0:14:05 mem=2177.7M
[05/04 15:23:13    845s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:23:13    845s] OPERPROF: Starting DPlace-Init at level 1, MEM:2177.7M
[05/04 15:23:13    845s] z: 2, totalTracks: 1
[05/04 15:23:13    845s] z: 4, totalTracks: 1
[05/04 15:23:13    845s] z: 6, totalTracks: 1
[05/04 15:23:13    845s] z: 8, totalTracks: 1
[05/04 15:23:13    845s] #spOpts: N=32 minPadR=1.1 
[05/04 15:23:13    845s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2177.7M
[05/04 15:23:13    845s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2177.7M
[05/04 15:23:13    845s] Core basic site is unit
[05/04 15:23:13    845s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:23:13    845s] SiteArray: use 9,248,768 bytes
[05/04 15:23:13    845s] SiteArray: current memory after site array memory allocation 2186.6M
[05/04 15:23:13    845s] SiteArray: FP blocked sites are writable
[05/04 15:23:13    845s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:23:13    845s] SiteArray: use 1,245,184 bytes
[05/04 15:23:13    845s] SiteArray: current memory after site array memory allocation 2187.7M
[05/04 15:23:13    845s] SiteArray: FP blocked sites are writable
[05/04 15:23:13    845s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:23:13    845s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:23:13    845s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:23:13    845s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2187.7M
[05/04 15:23:13    845s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:23:13    845s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.090, MEM:2187.7M
[05/04 15:23:13    845s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2187.7M
[05/04 15:23:13    845s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:23:13    845s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2187.7M
[05/04 15:23:13    845s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.250, REAL:0.253, MEM:2187.7M
[05/04 15:23:13    845s] OPERPROF:     Starting CMU at level 3, MEM:2187.7M
[05/04 15:23:13    845s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:2187.7M
[05/04 15:23:13    845s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.300, REAL:0.299, MEM:2187.7M
[05/04 15:23:13    845s] 
[05/04 15:23:13    845s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2187.7MB).
[05/04 15:23:13    845s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.420, REAL:0.417, MEM:2187.7M
[05/04 15:23:13    846s] TotalInstCnt at PhyDesignMc Initialization: 47,070
[05/04 15:23:13    846s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:06 mem=2187.7M
[05/04 15:23:13    846s] ### Creating RouteCongInterface, started
[05/04 15:23:14    846s] 
[05/04 15:23:14    846s] Creating Lib Analyzer ...
[05/04 15:23:14    846s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:23:14    846s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:23:14    846s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:23:14    846s] 
[05/04 15:23:14    847s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:07 mem=2187.7M
[05/04 15:23:14    847s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:07 mem=2187.7M
[05/04 15:23:14    847s] Creating Lib Analyzer, finished. 
[05/04 15:23:14    847s] 
[05/04 15:23:14    847s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/04 15:23:14    847s] 
[05/04 15:23:14    847s] #optDebug: {0, 1.200}
[05/04 15:23:14    847s] ### Creating RouteCongInterface, finished
[05/04 15:23:14    847s] ### Creating LA Mngr. totSessionCpu=0:14:07 mem=2187.7M
[05/04 15:23:14    847s] ### Creating LA Mngr, finished. totSessionCpu=0:14:07 mem=2187.7M
[05/04 15:23:14    847s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:23:15    847s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:23:20    852s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2206.8M
[05/04 15:23:20    852s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2206.8M
[05/04 15:23:20    852s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:23:20    852s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/04 15:23:20    852s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:23:20    852s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/04 15:23:20    852s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:23:21    853s] Info: violation cost 324.226196 (cap = 229.520569, tran = 94.705635, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:23:21    854s] |   224|   224|    -0.35|   736|  1472|    -0.03|     0|     0|     0|     0|    -0.94|   -59.57|       0|       0|       0|  44.66|          |         |
[05/04 15:23:35    867s] Info: violation cost 1.325382 (cap = 1.325382, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:23:35    868s] |     0|     0|     0.00|     4|     8|    -0.00|     0|     0|     0|     0|    -1.75|  -157.06|     345|       4|     481|  44.99| 0:00:14.0|  2296.2M|
[05/04 15:23:35    868s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:23:36    868s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.75|  -157.06|       2|       0|       2|  44.99| 0:00:00.0|  2296.2M|
[05/04 15:23:36    868s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:23:36    868s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.75|  -157.06|       0|       0|       0|  44.99| 0:00:00.0|  2296.2M|
[05/04 15:23:36    868s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:23:36    868s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:23:36    868s] 0 Ndr or Layer constraints added by optimization 
[05/04 15:23:36    868s] **** End NDR-Layer Usage Statistics ****
[05/04 15:23:36    868s] 
[05/04 15:23:36    868s] *** Finish DRV Fixing (cpu=0:00:16.2 real=0:00:16.0 mem=2296.2M) ***
[05/04 15:23:36    868s] 
[05/04 15:23:36    868s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2312.2M
[05/04 15:23:36    868s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.159, MEM:2312.2M
[05/04 15:23:36    868s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2312.2M
[05/04 15:23:36    868s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2312.2M
[05/04 15:23:36    868s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2312.2M
[05/04 15:23:36    869s] OPERPROF:       Starting CMU at level 4, MEM:2312.2M
[05/04 15:23:36    869s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.011, MEM:2312.2M
[05/04 15:23:36    869s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.200, REAL:0.196, MEM:2312.2M
[05/04 15:23:36    869s] 
[05/04 15:23:36    869s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2312.2M
[05/04 15:23:36    869s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.001, MEM:2312.2M
[05/04 15:23:36    869s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.330, REAL:0.335, MEM:2312.2M
[05/04 15:23:36    869s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.330, REAL:0.336, MEM:2312.2M
[05/04 15:23:36    869s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.4
[05/04 15:23:36    869s] OPERPROF: Starting RefinePlace at level 1, MEM:2312.2M
[05/04 15:23:36    869s] *** Starting refinePlace (0:14:29 mem=2312.2M) ***
[05/04 15:23:36    869s] Total net bbox length = 8.663e+05 (4.224e+05 4.439e+05) (ext = 1.216e+04)
[05/04 15:23:37    869s] Info: 97 insts are soft-fixed.
[05/04 15:23:37    869s] 
[05/04 15:23:37    869s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:23:37    869s] 
[05/04 15:23:37    869s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:23:37    869s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:23:37    869s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:23:37    869s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:23:37    869s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:23:37    869s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2312.2M
[05/04 15:23:37    869s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2312.2M
[05/04 15:23:37    869s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2312.2M
[05/04 15:23:37    869s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2312.2M
[05/04 15:23:37    869s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2312.2M
[05/04 15:23:37    869s] Starting refinePlace ...
[05/04 15:23:37    869s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:23:37    869s]    Spread Effort: high, pre-route mode, useDDP on.
[05/04 15:23:38    870s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=2312.2MB) @(0:14:29 - 0:14:31).
[05/04 15:23:38    870s] Move report: preRPlace moves 1066 insts, mean move: 0.47 um, max move: 4.10 um
[05/04 15:23:38    870s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6748_mega_shift_1_667): (364.95, 603.59) --> (364.19, 606.94)
[05/04 15:23:38    870s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
[05/04 15:23:38    870s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 15:23:38    870s] 
[05/04 15:23:38    870s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:23:38    870s] 
[05/04 15:23:38    870s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:23:39    871s] Move report: legalization moves 20 insts, mean move: 1.36 um, max move: 4.56 um
[05/04 15:23:39    871s] 	Max move on inst (I_RISC_CORE/FE_OFC6744_n1259): (635.97, 254.14) --> (634.75, 250.80)
[05/04 15:23:39    871s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2312.2MB) @(0:14:31 - 0:14:32).
[05/04 15:23:39    871s] Move report: Detail placement moves 1086 insts, mean move: 0.49 um, max move: 4.56 um
[05/04 15:23:39    871s] 	Max move on inst (I_RISC_CORE/FE_OFC6744_n1259): (635.97, 254.14) --> (634.75, 250.80)
[05/04 15:23:39    871s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2312.2MB
[05/04 15:23:39    871s] Statistics of distance of Instance movement in refine placement:
[05/04 15:23:39    871s]   maximum (X+Y) =         4.56 um
[05/04 15:23:39    871s]   inst (I_RISC_CORE/FE_OFC6744_n1259) with max move: (635.968, 254.144) -> (634.752, 250.8)
[05/04 15:23:39    871s]   mean    (X+Y) =         0.49 um
[05/04 15:23:39    871s] Summary Report:
[05/04 15:23:39    871s] Instances move: 1086 (out of 47421 movable)
[05/04 15:23:39    871s] Instances flipped: 0
[05/04 15:23:39    871s] Mean displacement: 0.49 um
[05/04 15:23:39    871s] Max displacement: 4.56 um (Instance: I_RISC_CORE/FE_OFC6744_n1259) (635.968, 254.144) -> (634.752, 250.8)
[05/04 15:23:39    871s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
[05/04 15:23:39    871s] Total instances moved : 1086
[05/04 15:23:39    871s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.160, REAL:2.167, MEM:2312.2M
[05/04 15:23:39    871s] Total net bbox length = 8.665e+05 (4.225e+05 4.439e+05) (ext = 1.216e+04)
[05/04 15:23:39    871s] Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 2312.2MB
[05/04 15:23:39    871s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:03.0, mem=2312.2MB) @(0:14:29 - 0:14:32).
[05/04 15:23:39    871s] *** Finished refinePlace (0:14:32 mem=2312.2M) ***
[05/04 15:23:39    871s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.4
[05/04 15:23:39    871s] OPERPROF: Finished RefinePlace at level 1, CPU:2.380, REAL:2.379, MEM:2312.2M
[05/04 15:23:39    872s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2312.2M
[05/04 15:23:39    872s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.141, MEM:2312.2M
[05/04 15:23:39    872s] *** maximum move = 4.56 um ***
[05/04 15:23:39    872s] *** Finished re-routing un-routed nets (2312.2M) ***
[05/04 15:23:40    872s] OPERPROF: Starting DPlace-Init at level 1, MEM:2312.2M
[05/04 15:23:40    872s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2312.2M
[05/04 15:23:40    872s] OPERPROF:     Starting CMU at level 3, MEM:2312.2M
[05/04 15:23:40    872s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2312.2M
[05/04 15:23:40    872s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.175, MEM:2312.2M
[05/04 15:23:40    872s] 
[05/04 15:23:40    872s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2312.2M
[05/04 15:23:40    872s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2312.2M
[05/04 15:23:40    872s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.285, MEM:2312.2M
[05/04 15:23:40    872s] 
[05/04 15:23:40    872s] *** Finish Physical Update (cpu=0:00:04.5 real=0:00:04.0 mem=2312.2M) ***
[05/04 15:23:40    872s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2277.1M
[05/04 15:23:40    873s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.150, MEM:2277.1M
[05/04 15:23:40    873s] TotalInstCnt at PhyDesignMc Destruction: 47,421
[05/04 15:23:40    873s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.6
[05/04 15:23:40    873s] *** DrvOpt [finish] : cpu/real = 0:00:27.8/0:00:27.8 (1.0), totSession cpu/real = 0:14:33.1/0:15:50.3 (0.9), mem = 2277.1M
[05/04 15:23:40    873s] 
[05/04 15:23:40    873s] =============================================================================================
[05/04 15:23:40    873s]  Step TAT Report for DrvOpt #3
[05/04 15:23:40    873s] =============================================================================================
[05/04 15:23:40    873s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:23:40    873s] ---------------------------------------------------------------------------------------------
[05/04 15:23:40    873s] [ RefinePlace            ]      1   0:00:04.5  (  16.2 % )     0:00:04.5 /  0:00:04.5    1.0
[05/04 15:23:40    873s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.1
[05/04 15:23:40    873s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   3.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:23:40    873s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.0
[05/04 15:23:40    873s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   2.8 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:23:40    873s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.8 % )     0:00:01.1 /  0:00:01.1    1.0
[05/04 15:23:40    873s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:23:40    873s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:13.8 /  0:00:13.8    1.0
[05/04 15:23:40    873s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:23:40    873s] [ OptEval                ]      6   0:00:07.4  (  26.6 % )     0:00:07.4 /  0:00:07.4    1.0
[05/04 15:23:40    873s] [ OptCommit              ]      6   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:23:40    873s] [ IncrTimingUpdate       ]      6   0:00:02.5  (   9.1 % )     0:00:02.5 /  0:00:02.5    1.0
[05/04 15:23:40    873s] [ PostCommitDelayUpdate  ]      7   0:00:00.7  (   2.4 % )     0:00:03.4 /  0:00:03.4    1.0
[05/04 15:23:40    873s] [ IncrDelayCalc          ]     40   0:00:02.7  (   9.8 % )     0:00:02.7 /  0:00:02.7    1.0
[05/04 15:23:40    873s] [ DrvFindVioNets         ]      4   0:00:01.2  (   4.3 % )     0:00:01.2 /  0:00:01.2    1.0
[05/04 15:23:40    873s] [ DrvComputeSummary      ]      4   0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:23:40    873s] [ MISC                   ]          0:00:05.6  (  19.9 % )     0:00:05.6 /  0:00:05.6    1.0
[05/04 15:23:40    873s] ---------------------------------------------------------------------------------------------
[05/04 15:23:40    873s]  DrvOpt #3 TOTAL                    0:00:28.0  ( 100.0 % )     0:00:28.0 /  0:00:28.0    1.0
[05/04 15:23:40    873s] ---------------------------------------------------------------------------------------------
[05/04 15:23:40    873s] 
[05/04 15:23:40    873s] End: GigaOpt DRV Optimization
[05/04 15:23:40    873s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/04 15:23:41    873s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2160.1M
[05/04 15:23:41    873s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.151, MEM:2160.1M
[05/04 15:23:41    873s] 
[05/04 15:23:44    876s] 
------------------------------------------------------------
     Summary (cpu=0.47min real=0.47min mem=2160.1M)                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.749  | -1.749  |  0.152  |  0.218  |  0.165  | -0.304  |  0.638  |
|           TNS (ns):|-156.579 |-146.870 |  0.000  |  0.000  |  0.000  | -9.709  |  0.000  |
|    Violating Paths:|   231   |   199   |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.888%
Routing Overflow: 0.50% H and 0.05% V
------------------------------------------------------------
**optDesign ... cpu = 0:07:25, real = 0:07:25, mem = 1769.4M, totSessionCpu=0:14:36 **
[05/04 15:23:44    876s] *** Timing NOT met, worst failing slack is -1.749
[05/04 15:23:44    876s] *** Check timing (0:00:00.0)
[05/04 15:23:44    876s] Deleting Lib Analyzer.
[05/04 15:23:44    876s] Begin: GigaOpt Optimization in WNS mode
[05/04 15:23:44    876s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto
[05/04 15:23:44    876s] *info: Marking 97 level shifter instances dont touch
[05/04 15:23:44    876s] *info: Marking 0 isolation instances dont touch
[05/04 15:23:44    876s] Info: 108 clock nets excluded from IPO operation.
[05/04 15:23:44    876s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:36.6/0:15:53.8 (0.9), mem = 2160.1M
[05/04 15:23:44    876s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.7
[05/04 15:23:44    876s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:23:44    876s] ### Creating PhyDesignMc. totSessionCpu=0:14:37 mem=2160.1M
[05/04 15:23:44    876s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:23:44    876s] OPERPROF: Starting DPlace-Init at level 1, MEM:2160.1M
[05/04 15:23:44    876s] z: 2, totalTracks: 1
[05/04 15:23:44    876s] z: 4, totalTracks: 1
[05/04 15:23:44    876s] z: 6, totalTracks: 1
[05/04 15:23:44    876s] z: 8, totalTracks: 1
[05/04 15:23:44    876s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:23:44    876s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2160.1M
[05/04 15:23:44    876s] OPERPROF:     Starting CMU at level 3, MEM:2160.1M
[05/04 15:23:44    876s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2160.1M
[05/04 15:23:44    876s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.153, MEM:2160.1M
[05/04 15:23:44    876s] 
[05/04 15:23:44    876s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2160.1MB).
[05/04 15:23:44    876s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.262, MEM:2160.1M
[05/04 15:23:44    877s] TotalInstCnt at PhyDesignMc Initialization: 47,421
[05/04 15:23:44    877s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:37 mem=2160.1M
[05/04 15:23:44    877s] ### Creating RouteCongInterface, started
[05/04 15:23:45    877s] 
[05/04 15:23:45    877s] Creating Lib Analyzer ...
[05/04 15:23:45    877s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:23:45    877s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:23:45    877s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:23:45    877s] 
[05/04 15:23:45    878s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:38 mem=2160.1M
[05/04 15:23:45    878s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:38 mem=2160.1M
[05/04 15:23:45    878s] Creating Lib Analyzer, finished. 
[05/04 15:23:45    878s] 
[05/04 15:23:45    878s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/04 15:23:45    878s] 
[05/04 15:23:45    878s] #optDebug: {0, 1.200}
[05/04 15:23:45    878s] ### Creating RouteCongInterface, finished
[05/04 15:23:45    878s] ### Creating LA Mngr. totSessionCpu=0:14:38 mem=2160.1M
[05/04 15:23:45    878s] ### Creating LA Mngr, finished. totSessionCpu=0:14:38 mem=2160.1M
[05/04 15:23:45    878s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:23:49    882s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:23:49    882s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:23:49    882s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:23:50    882s] *info: 108 clock nets excluded
[05/04 15:23:50    882s] *info: Marking 97 level shifter instances dont touch
[05/04 15:23:50    882s] *info: Marking 0 isolation instances dont touch
[05/04 15:23:50    882s] *info: 3 special nets excluded.
[05/04 15:23:50    882s] *info: 1044 no-driver nets excluded.
[05/04 15:23:50    882s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:23:50    882s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:23:50    882s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:23:50    882s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:23:50    882s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:23:51    883s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.50844.1
[05/04 15:23:55    887s] PathGroup :  in2out  TargetSlack : 0.0109 
[05/04 15:23:55    887s] PathGroup :  in2reg  TargetSlack : 0.0109 
[05/04 15:23:55    887s] PathGroup :  reg2cgate  TargetSlack : 0.0109 
[05/04 15:23:55    887s] PathGroup :  reg2out  TargetSlack : 0.0109 
[05/04 15:23:55    887s] PathGroup :  reg2reg  TargetSlack : 0.0109 
[05/04 15:23:58    890s] ** GigaOpt Optimizer WNS Slack -1.749 TNS Slack -157.061 Density 44.99
[05/04 15:23:58    890s] Optimizer WNS Pass 0
[05/04 15:23:58    890s] OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+--------+
|Path Group                   |   WNS|     TNS|
+-----------------------------+------+--------+
|in2out in2reg reg2out default|-0.303| -10.192|
|reg2cgate                    | 0.152|   0.000|
|reg2reg                      |-1.749|-146.869|
|HEPG                         |-1.749|-146.869|
|All Paths                    |-1.749|-157.061|
+-----------------------------+------+--------+

[05/04 15:23:58    890s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2179.2M
[05/04 15:23:58    890s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2179.2M
[05/04 15:23:58    890s] Active Path Group: reg2cgate reg2reg  
[05/04 15:23:58    890s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:23:58    890s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:23:58    890s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:23:58    890s] |  -1.749|   -1.749|-146.869| -157.061|    44.99%|   0:00:00.0| 2195.2M|test_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:23:59    891s] |  -1.616|   -1.616|-144.707| -154.899|    44.99%|   0:00:01.0| 2233.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
[05/04 15:23:59    891s] |  -1.559|   -1.559|-144.082| -154.274|    44.99%|   0:00:00.0| 2233.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:23:59    891s] |  -1.548|   -1.548|-143.182| -153.373|    44.99%|   0:00:00.0| 2233.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:23:59    892s] |  -1.538|   -1.538|-141.271| -151.463|    44.99%|   0:00:00.0| 2234.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
[05/04 15:24:00    892s] |  -1.508|   -1.508|-137.339| -147.531|    44.99%|   0:00:01.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:24:00    892s] |  -1.493|   -1.493| -96.081| -106.273|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:00    892s] |  -1.435|   -1.435| -94.580| -104.772|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:00    892s] |  -1.389|   -1.389| -91.742| -101.934|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:00    892s] |  -1.219|   -1.219| -54.154|  -64.346|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/04 15:24:00    892s] |  -0.659|   -0.659| -43.792|  -53.984|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:00    893s] |  -0.621|   -0.621| -43.153|  -53.345|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:24:00    893s] |  -0.604|   -0.604| -42.024|  -52.216|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:00    893s] |  -0.573|   -0.573| -39.736|  -49.928|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:24:01    893s] |  -0.506|   -0.506| -36.780|  -46.972|    44.99%|   0:00:01.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/s3_op1_reg_22_/D                       |
[05/04 15:24:01    893s] |  -0.462|   -0.462| -31.709|  -41.901|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
[05/04 15:24:01    893s] |  -0.454|   -0.454| -29.844|  -40.035|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:01    893s] |  -0.420|   -0.420| -28.456|  -38.648|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_239/D                                |
[05/04 15:24:01    893s] |  -0.408|   -0.408| -28.070|  -38.262|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_239/D                                |
[05/04 15:24:01    893s] |  -0.401|   -0.401| -27.593|  -37.785|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:01    894s] |  -0.389|   -0.389| -26.654|  -36.846|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:24:01    894s] |  -0.376|   -0.376| -23.635|  -33.827|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:01    894s] |  -0.345|   -0.345| -19.922|  -30.114|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:02    894s] |  -0.327|   -0.327| -19.108|  -29.300|    44.99%|   0:00:01.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
[05/04 15:24:02    894s] |  -0.317|   -0.317| -19.098|  -29.290|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
[05/04 15:24:02    894s] |  -0.304|   -0.304| -18.733|  -28.925|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:02    894s] |  -0.292|   -0.303| -18.461|  -28.653|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
[05/04 15:24:02    894s] |  -0.287|   -0.303| -16.286|  -26.478|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/D   |
[05/04 15:24:02    894s] |  -0.278|   -0.303| -16.052|  -26.244|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_620/D                                |
[05/04 15:24:02    894s] |  -0.269|   -0.303| -16.927|  -27.119|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:02    894s] |  -0.262|   -0.303| -16.703|  -26.895|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_620/D                                |
[05/04 15:24:02    895s] |  -0.256|   -0.303| -15.645|  -25.837|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/D   |
[05/04 15:24:02    895s] |  -0.245|   -0.303| -13.013|  -23.205|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:03    895s] |  -0.223|   -0.303| -12.833|  -23.024|    44.99%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/D   |
[05/04 15:24:03    895s] |  -0.220|   -0.303| -11.241|  -21.433|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:03    895s] |  -0.209|   -0.303| -11.092|  -21.284|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:24:03    895s] |  -0.194|   -0.303| -10.392|  -20.584|    45.00%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:03    895s] |  -0.187|   -0.303|  -9.995|  -20.187|    45.00%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
[05/04 15:24:03    896s] |  -0.171|   -0.303|  -9.215|  -19.407|    45.00%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:24:03    896s] |  -0.162|   -0.303|  -8.931|  -19.123|    45.00%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:04    896s] |  -0.155|   -0.303|  -8.697|  -18.889|    45.00%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
[05/04 15:24:04    896s] |  -0.149|   -0.303|  -7.561|  -17.753|    45.00%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
[05/04 15:24:04    896s] |  -0.142|   -0.303|  -6.248|  -16.440|    45.00%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_626/D                                |
[05/04 15:24:04    896s] |  -0.131|   -0.303|  -6.186|  -16.378|    45.01%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:04    897s] |  -0.125|   -0.303|  -5.942|  -16.134|    45.01%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_638/D                                |
[05/04 15:24:05    897s] |  -0.120|   -0.303|  -5.546|  -15.738|    45.01%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:05    897s] |  -0.116|   -0.303|  -5.459|  -15.651|    45.01%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:05    898s] |  -0.114|   -0.303|  -5.153|  -15.345|    45.01%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:05    898s] |  -0.112|   -0.303|  -5.095|  -15.286|    45.01%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_620/D                                |
[05/04 15:24:06    898s] |  -0.102|   -0.303|  -4.609|  -14.801|    45.02%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/D   |
[05/04 15:24:06    898s] |  -0.094|   -0.303|  -4.272|  -14.463|    45.02%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/04 15:24:07    899s] |  -0.090|   -0.303|  -3.738|  -13.930|    45.03%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_239/D                                |
[05/04 15:24:07    899s] |  -0.084|   -0.303|  -3.531|  -13.722|    45.03%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/04 15:24:07    899s] |  -0.077|   -0.303|  -3.160|  -13.352|    45.03%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/04 15:24:08    900s] |  -0.071|   -0.303|  -2.802|  -12.993|    45.03%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_626/D                                |
[05/04 15:24:08    900s] |  -0.069|   -0.303|  -2.667|  -12.858|    45.04%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
[05/04 15:24:08    901s] |  -0.065|   -0.303|  -2.654|  -12.846|    45.04%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_626/D                                |
[05/04 15:24:09    901s] |  -0.059|   -0.303|  -1.875|  -12.066|    45.05%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/04 15:24:09    902s] |  -0.053|   -0.303|  -1.370|  -11.562|    45.04%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/04 15:24:10    902s] |  -0.047|   -0.303|  -0.981|  -11.173|    45.05%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_/D   |
[05/04 15:24:10    902s] |  -0.041|   -0.303|  -0.823|  -11.015|    45.05%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
[05/04 15:24:10    902s] |  -0.039|   -0.303|  -0.815|  -11.007|    45.06%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
[05/04 15:24:10    903s] |  -0.033|   -0.303|  -0.700|  -10.892|    45.06%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_310/D                                |
[05/04 15:24:11    903s] |  -0.027|   -0.303|  -0.585|  -10.777|    45.07%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:24:11    903s] |  -0.023|   -0.303|  -0.377|  -10.569|    45.07%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/04 15:24:11    904s] |  -0.025|   -0.303|  -0.320|  -10.512|    45.07%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:24:11    904s] |  -0.019|   -0.303|  -0.301|  -10.493|    45.07%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:24:12    904s] |  -0.013|   -0.303|  -0.183|  -10.375|    45.07%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_239/D                                |
[05/04 15:24:13    905s] |  -0.007|   -0.303|  -0.026|  -10.218|    45.10%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/04 15:24:13    905s] |  -0.001|   -0.303|  -0.004|  -10.195|    45.10%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_377/D                                |
[05/04 15:24:14    906s] |   0.005|   -0.303|   0.000|  -10.192|    45.11%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__30_/D       |
[05/04 15:24:15    907s] |   0.005|   -0.303|   0.000|  -10.192|    45.12%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/04 15:24:15    907s] |   0.011|   -0.303|   0.000|  -10.192|    45.12%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__16_/D  |
[05/04 15:24:16    908s] |   0.016|   -0.303|   0.000|  -10.192|    45.13%|   0:00:01.0| 2239.5M|                 NA|       NA| NA                                                 |
[05/04 15:24:16    908s] |   0.016|   -0.303|   0.000|  -10.192|    45.13%|   0:00:00.0| 2239.5M|test_worst_scenario|       NA| NA                                                 |
[05/04 15:24:16    908s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:24:16    908s] 
[05/04 15:24:16    908s] *** Finish Core Optimize Step (cpu=0:00:17.6 real=0:00:18.0 mem=2239.5M) ***
[05/04 15:24:16    908s] Active Path Group: in2out in2reg reg2out default 
[05/04 15:24:16    908s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:24:16    908s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:24:16    908s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:24:16    908s] |  -0.303|   -0.303| -10.192|  -10.192|    45.13%|   0:00:00.0| 2239.5M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
[05/04 15:24:16    908s] |  -0.265|   -0.265|  -8.891|   -8.891|    45.13%|   0:00:00.0| 2239.5M|func_worst_scenario|   in2out| sd_DQ_out[16]                                      |
[05/04 15:24:16    908s] |  -0.265|   -0.265|  -8.890|   -8.890|    45.13%|   0:00:00.0| 2239.5M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
[05/04 15:24:16    908s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:24:16    908s] 
[05/04 15:24:16    908s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2239.5M) ***
[05/04 15:24:16    909s] 
[05/04 15:24:16    909s] *** Finished Optimize Step Cumulative (cpu=0:00:18.3 real=0:00:18.0 mem=2239.5M) ***
[05/04 15:24:16    909s] OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.890|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.890|
+-----------------------------+------+------+

[05/04 15:24:16    909s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.890 Density 45.13
[05/04 15:24:16    909s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.50844.1
[05/04 15:24:17    909s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2239.5M
[05/04 15:24:17    909s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.161, MEM:2239.5M
[05/04 15:24:17    909s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2239.5M
[05/04 15:24:17    909s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2239.5M
[05/04 15:24:17    909s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2239.5M
[05/04 15:24:17    909s] OPERPROF:       Starting CMU at level 4, MEM:2239.5M
[05/04 15:24:17    909s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.008, MEM:2239.5M
[05/04 15:24:17    909s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.174, MEM:2239.5M
[05/04 15:24:17    909s] 
[05/04 15:24:17    909s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.279, MEM:2239.5M
[05/04 15:24:17    909s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.280, REAL:0.280, MEM:2239.5M
[05/04 15:24:17    909s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.5
[05/04 15:24:17    909s] OPERPROF: Starting RefinePlace at level 1, MEM:2239.5M
[05/04 15:24:17    909s] *** Starting refinePlace (0:15:10 mem=2239.5M) ***
[05/04 15:24:17    909s] Total net bbox length = 8.679e+05 (4.232e+05 4.446e+05) (ext = 1.216e+04)
[05/04 15:24:17    909s] Info: 97 insts are soft-fixed.
[05/04 15:24:17    909s] 
[05/04 15:24:17    909s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:24:17    909s] 
[05/04 15:24:17    909s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:24:17    909s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:24:17    909s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:24:17    909s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:24:17    909s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:24:17    909s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2239.5M
[05/04 15:24:17    909s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2239.5M
[05/04 15:24:17    909s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2239.5M
[05/04 15:24:17    909s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2239.5M
[05/04 15:24:17    909s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.050, REAL:0.039, MEM:2239.5M
[05/04 15:24:17    909s] powerDomain PD_ORCA_TOP: bins with density > 0.750 =  7.07 % ( 146 / 2064 )
[05/04 15:24:17    909s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2239.5M
[05/04 15:24:17    909s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.006, MEM:2239.5M
[05/04 15:24:17    909s] powerDomain PD_RISC_CORE: bins with density > 0.750 =  0.99 % ( 3 / 304 )
[05/04 15:24:17    909s] Density distribution unevenness ratio = 31.543%
[05/04 15:24:17    909s] RPlace IncrNP Skipped
[05/04 15:24:17    909s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=2239.5MB) @(0:15:10 - 0:15:10).
[05/04 15:24:17    909s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.060, REAL:0.055, MEM:2239.5M
[05/04 15:24:17    910s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2239.5M
[05/04 15:24:17    910s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2239.5M
[05/04 15:24:17    910s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2239.5M
[05/04 15:24:17    910s] Starting refinePlace ...
[05/04 15:24:17    910s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:24:17    910s]    Spread Effort: high, pre-route mode, useDDP on.
[05/04 15:24:18    911s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=2253.9MB) @(0:15:10 - 0:15:11).
[05/04 15:24:18    911s] Move report: preRPlace moves 1250 insts, mean move: 0.65 um, max move: 3.65 um
[05/04 15:24:18    911s] 	Max move on inst (I_PCI_TOP/FE_RC_287_0): (516.19, 535.04) --> (514.22, 536.71)
[05/04 15:24:18    911s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NAND2X0_LVT
[05/04 15:24:18    911s] Move report: Detail placement moves 1250 insts, mean move: 0.65 um, max move: 3.65 um
[05/04 15:24:18    911s] 	Max move on inst (I_PCI_TOP/FE_RC_287_0): (516.19, 535.04) --> (514.22, 536.71)
[05/04 15:24:18    911s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2253.9MB
[05/04 15:24:18    911s] Statistics of distance of Instance movement in refine placement:
[05/04 15:24:18    911s]   maximum (X+Y) =         3.65 um
[05/04 15:24:18    911s]   inst (I_PCI_TOP/FE_RC_287_0) with max move: (516.192, 535.04) -> (514.216, 536.712)
[05/04 15:24:18    911s]   mean    (X+Y) =         0.65 um
[05/04 15:24:18    911s] Summary Report:
[05/04 15:24:18    911s] Instances move: 1250 (out of 47758 movable)
[05/04 15:24:18    911s] Instances flipped: 0
[05/04 15:24:18    911s] Mean displacement: 0.65 um
[05/04 15:24:18    911s] Max displacement: 3.65 um (Instance: I_PCI_TOP/FE_RC_287_0) (516.192, 535.04) -> (514.216, 536.712)
[05/04 15:24:18    911s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NAND2X0_LVT
[05/04 15:24:18    911s] Total instances moved : 1250
[05/04 15:24:18    911s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.200, REAL:1.207, MEM:2253.9M
[05/04 15:24:18    911s] Total net bbox length = 8.685e+05 (4.237e+05 4.448e+05) (ext = 1.216e+04)
[05/04 15:24:18    911s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2253.9MB
[05/04 15:24:18    911s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=2253.9MB) @(0:15:10 - 0:15:11).
[05/04 15:24:18    911s] *** Finished refinePlace (0:15:11 mem=2253.9M) ***
[05/04 15:24:18    911s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.5
[05/04 15:24:18    911s] OPERPROF: Finished RefinePlace at level 1, CPU:1.450, REAL:1.450, MEM:2253.9M
[05/04 15:24:19    911s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2253.9M
[05/04 15:24:19    911s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.148, MEM:2253.9M
[05/04 15:24:19    911s] *** maximum move = 3.65 um ***
[05/04 15:24:19    911s] *** Finished re-routing un-routed nets (2253.9M) ***
[05/04 15:24:19    911s] OPERPROF: Starting DPlace-Init at level 1, MEM:2253.9M
[05/04 15:24:19    912s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2253.9M
[05/04 15:24:19    912s] OPERPROF:     Starting CMU at level 3, MEM:2253.9M
[05/04 15:24:19    912s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:2253.9M
[05/04 15:24:19    912s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.153, MEM:2253.9M
[05/04 15:24:19    912s] 
[05/04 15:24:19    912s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.264, MEM:2253.9M
[05/04 15:24:20    912s] 
[05/04 15:24:20    912s] *** Finish Physical Update (cpu=0:00:03.5 real=0:00:04.0 mem=2253.9M) ***
[05/04 15:24:20    912s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.50844.1
[05/04 15:24:20    913s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.890 Density 45.13
[05/04 15:24:20    913s] Optimizer WNS Pass 1
[05/04 15:24:20    913s] OptDebug: Start of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.890|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.890|
+-----------------------------+------+------+

[05/04 15:24:20    913s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2253.9M
[05/04 15:24:20    913s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2253.9M
[05/04 15:24:21    913s] Active Path Group: in2out in2reg reg2out default 
[05/04 15:24:21    913s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:24:21    913s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:24:21    913s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:24:21    913s] |  -0.265|   -0.265|  -8.890|   -8.890|    45.13%|   0:00:00.0| 2253.9M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
[05/04 15:24:21    913s] |  -0.265|   -0.265|  -8.890|   -8.890|    45.13%|   0:00:00.0| 2253.9M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
[05/04 15:24:21    913s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:24:21    913s] 
[05/04 15:24:21    913s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2253.9M) ***
[05/04 15:24:21    913s] 
[05/04 15:24:21    913s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2253.9M) ***
[05/04 15:24:21    913s] OptDebug: End of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.890|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.890|
+-----------------------------+------+------+

[05/04 15:24:21    913s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.890|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.890|
+-----------------------------+------+------+

[05/04 15:24:21    913s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:24:21    913s] 0 Ndr or Layer constraints added by optimization 
[05/04 15:24:21    913s] **** End NDR-Layer Usage Statistics ****
[05/04 15:24:21    913s] 
[05/04 15:24:21    913s] *** Finish pre-CTS Setup Fixing (cpu=0:00:29.7 real=0:00:30.0 mem=2253.9M) ***
[05/04 15:24:21    913s] 
[05/04 15:24:21    913s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.50844.1
[05/04 15:24:21    913s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2218.8M
[05/04 15:24:21    913s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.159, MEM:2218.8M
[05/04 15:24:21    913s] TotalInstCnt at PhyDesignMc Destruction: 47,758
[05/04 15:24:21    913s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.7
[05/04 15:24:21    913s] *** SetupOpt [finish] : cpu/real = 0:00:37.2/0:00:37.2 (1.0), totSession cpu/real = 0:15:13.9/0:16:31.0 (0.9), mem = 2218.8M
[05/04 15:24:21    913s] 
[05/04 15:24:21    913s] =============================================================================================
[05/04 15:24:21    913s]  Step TAT Report for WnsOpt #1
[05/04 15:24:21    913s] =============================================================================================
[05/04 15:24:21    913s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:24:21    913s] ---------------------------------------------------------------------------------------------
[05/04 15:24:21    913s] [ RefinePlace            ]      1   0:00:03.5  (   9.5 % )     0:00:03.5 /  0:00:03.6    1.0
[05/04 15:24:21    913s] [ SlackTraversorInit     ]      2   0:00:03.0  (   8.0 % )     0:00:03.0 /  0:00:03.0    1.0
[05/04 15:24:21    913s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   2.1 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:24:21    913s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:21    913s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:24:21    913s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:01.0 /  0:00:01.0    1.0
[05/04 15:24:21    913s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:21    913s] [ TransformInit          ]      1   0:00:05.7  (  15.4 % )     0:00:05.7 /  0:00:05.8    1.0
[05/04 15:24:21    913s] [ OptSingleIteration     ]     78   0:00:00.2  (   0.6 % )     0:00:17.6 /  0:00:17.7    1.0
[05/04 15:24:21    913s] [ OptGetWeight           ]     78   0:00:01.5  (   4.0 % )     0:00:01.5 /  0:00:01.5    1.0
[05/04 15:24:21    913s] [ OptEval                ]     78   0:00:07.5  (  20.1 % )     0:00:07.5 /  0:00:07.5    1.0
[05/04 15:24:21    913s] [ OptCommit              ]     78   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:24:21    913s] [ IncrTimingUpdate       ]     83   0:00:04.8  (  12.9 % )     0:00:04.8 /  0:00:04.9    1.0
[05/04 15:24:21    913s] [ PostCommitDelayUpdate  ]     79   0:00:00.4  (   1.2 % )     0:00:01.6 /  0:00:01.6    1.0
[05/04 15:24:21    913s] [ IncrDelayCalc          ]    394   0:00:01.1  (   3.1 % )     0:00:01.1 /  0:00:01.2    1.0
[05/04 15:24:21    913s] [ SetupOptGetWorkingSet  ]    194   0:00:00.8  (   2.2 % )     0:00:00.8 /  0:00:00.9    1.1
[05/04 15:24:21    913s] [ SetupOptGetActiveNode  ]    194   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.1
[05/04 15:24:21    913s] [ SetupOptSlackGraph     ]     78   0:00:00.7  (   1.9 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:24:21    913s] [ MISC                   ]          0:00:05.8  (  15.5 % )     0:00:05.8 /  0:00:05.7    1.0
[05/04 15:24:21    913s] ---------------------------------------------------------------------------------------------
[05/04 15:24:21    913s]  WnsOpt #1 TOTAL                    0:00:37.2  ( 100.0 % )     0:00:37.2 /  0:00:37.2    1.0
[05/04 15:24:21    913s] ---------------------------------------------------------------------------------------------
[05/04 15:24:21    913s] 
[05/04 15:24:21    913s] End: GigaOpt Optimization in WNS mode
[05/04 15:24:21    913s] *** Timing NOT met, worst failing slack is -0.265
[05/04 15:24:21    913s] *** Check timing (0:00:00.0)
[05/04 15:24:21    913s] Deleting Lib Analyzer.
[05/04 15:24:21    913s] Begin: GigaOpt Optimization in TNS mode
[05/04 15:24:22    914s] **INFO: Flow update: High effort path group timing met.
[05/04 15:24:22    914s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[05/04 15:24:22    914s] *info: Marking 97 level shifter instances dont touch
[05/04 15:24:22    914s] *info: Marking 0 isolation instances dont touch
[05/04 15:24:22    914s] Info: 108 clock nets excluded from IPO operation.
[05/04 15:24:22    914s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:14.6/0:16:31.8 (0.9), mem = 2163.8M
[05/04 15:24:22    914s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.8
[05/04 15:24:22    914s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:24:22    914s] ### Creating PhyDesignMc. totSessionCpu=0:15:15 mem=2163.8M
[05/04 15:24:22    914s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:24:22    914s] OPERPROF: Starting DPlace-Init at level 1, MEM:2163.8M
[05/04 15:24:22    914s] z: 2, totalTracks: 1
[05/04 15:24:22    914s] z: 4, totalTracks: 1
[05/04 15:24:22    914s] z: 6, totalTracks: 1
[05/04 15:24:22    914s] z: 8, totalTracks: 1
[05/04 15:24:22    914s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:24:22    914s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2163.8M
[05/04 15:24:22    914s] OPERPROF:     Starting CMU at level 3, MEM:2163.8M
[05/04 15:24:22    914s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:2163.8M
[05/04 15:24:22    914s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.173, MEM:2163.8M
[05/04 15:24:22    914s] 
[05/04 15:24:22    914s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2163.8MB).
[05/04 15:24:22    914s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.288, MEM:2163.8M
[05/04 15:24:22    915s] TotalInstCnt at PhyDesignMc Initialization: 47,758
[05/04 15:24:22    915s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:15 mem=2163.8M
[05/04 15:24:22    915s] ### Creating RouteCongInterface, started
[05/04 15:24:23    915s] 
[05/04 15:24:23    915s] Creating Lib Analyzer ...
[05/04 15:24:23    915s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:24:23    915s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:24:23    915s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:24:23    915s] 
[05/04 15:24:23    916s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:16 mem=2165.9M
[05/04 15:24:23    916s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:16 mem=2165.9M
[05/04 15:24:23    916s] Creating Lib Analyzer, finished. 
[05/04 15:24:23    916s] 
[05/04 15:24:23    916s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/04 15:24:23    916s] 
[05/04 15:24:23    916s] #optDebug: {0, 1.200}
[05/04 15:24:23    916s] ### Creating RouteCongInterface, finished
[05/04 15:24:23    916s] ### Creating LA Mngr. totSessionCpu=0:15:16 mem=2165.9M
[05/04 15:24:23    916s] ### Creating LA Mngr, finished. totSessionCpu=0:15:16 mem=2165.9M
[05/04 15:24:23    916s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:24:27    920s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:24:27    920s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:24:27    920s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:24:27    920s] *info: 108 clock nets excluded
[05/04 15:24:27    920s] *info: Marking 97 level shifter instances dont touch
[05/04 15:24:27    920s] *info: Marking 0 isolation instances dont touch
[05/04 15:24:27    920s] *info: 3 special nets excluded.
[05/04 15:24:28    920s] *info: 1045 no-driver nets excluded.
[05/04 15:24:28    920s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:24:28    920s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:24:28    920s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:24:28    920s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:24:28    920s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:24:29    922s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.50844.2
[05/04 15:24:29    922s] PathGroup :  in2out  TargetSlack : 0.0109 
[05/04 15:24:29    922s] PathGroup :  in2reg  TargetSlack : 0.0109 
[05/04 15:24:29    922s] PathGroup :  reg2cgate  TargetSlack : 0.0109 
[05/04 15:24:29    922s] PathGroup :  reg2out  TargetSlack : 0.0109 
[05/04 15:24:29    922s] PathGroup :  reg2reg  TargetSlack : 0.0109 
[05/04 15:24:30    922s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.890 Density 45.13
[05/04 15:24:30    922s] Optimizer TNS Opt
[05/04 15:24:30    922s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.890|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.890|
+-----------------------------+------+------+

[05/04 15:24:30    922s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2184.9M
[05/04 15:24:30    922s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2184.9M
[05/04 15:24:30    922s] Active Path Group: in2out in2reg reg2out default 
[05/04 15:24:30    923s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:24:30    923s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:24:30    923s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:24:30    923s] |  -0.265|   -0.265|  -8.890|   -8.890|    45.13%|   0:00:00.0| 2200.9M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
[05/04 15:24:31    923s] |  -0.265|   -0.265|  -8.808|   -8.808|    45.13%|   0:00:01.0| 2242.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
[05/04 15:24:31    923s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:24:31    923s] 
[05/04 15:24:31    923s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2242.1M) ***
[05/04 15:24:31    924s] 
[05/04 15:24:31    924s] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=2242.1M) ***
[05/04 15:24:31    924s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

[05/04 15:24:31    924s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.808 Density 45.13
[05/04 15:24:31    924s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.50844.2
[05/04 15:24:31    924s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.159, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF:       Starting CMU at level 4, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.174, MEM:2242.1M
[05/04 15:24:32    924s] 
[05/04 15:24:32    924s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.281, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.280, REAL:0.281, MEM:2242.1M
[05/04 15:24:32    924s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.6
[05/04 15:24:32    924s] OPERPROF: Starting RefinePlace at level 1, MEM:2242.1M
[05/04 15:24:32    924s] *** Starting refinePlace (0:15:25 mem=2242.1M) ***
[05/04 15:24:32    924s] Total net bbox length = 8.685e+05 (4.237e+05 4.448e+05) (ext = 1.211e+04)
[05/04 15:24:32    924s] Info: 97 insts are soft-fixed.
[05/04 15:24:32    924s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:24:32    924s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:24:32    924s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:24:32    924s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:24:32    924s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.040, MEM:2242.1M
[05/04 15:24:32    924s] powerDomain PD_ORCA_TOP: bins with density > 0.750 =  6.98 % ( 144 / 2064 )
[05/04 15:24:32    924s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.006, MEM:2242.1M
[05/04 15:24:32    924s] powerDomain PD_RISC_CORE: bins with density > 0.750 =  0.99 % ( 3 / 304 )
[05/04 15:24:32    924s] Density distribution unevenness ratio = 31.540%
[05/04 15:24:32    924s] RPlace IncrNP Skipped
[05/04 15:24:32    924s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2242.1MB) @(0:15:25 - 0:15:25).
[05/04 15:24:32    924s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.050, REAL:0.055, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2242.1M
[05/04 15:24:32    924s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2242.1M
[05/04 15:24:32    924s] Starting refinePlace ...
[05/04 15:24:32    925s]   Spread Effort: high, pre-route mode, useDDP on.
[05/04 15:24:32    925s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2253.6MB) @(0:15:25 - 0:15:25).
[05/04 15:24:32    925s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:24:32    925s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 15:24:32    925s] 
[05/04 15:24:32    925s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:24:33    925s] 
[05/04 15:24:33    925s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:24:33    926s] Move report: legalization moves 14 insts, mean move: 1.66 um, max move: 4.26 um
[05/04 15:24:33    926s] 	Max move on inst (occ_int2/FE_OCPC7053_n1): (558.60, 628.67) --> (561.18, 627.00)
[05/04 15:24:33    926s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2253.6MB) @(0:15:25 - 0:15:26).
[05/04 15:24:33    926s] Move report: Detail placement moves 14 insts, mean move: 1.66 um, max move: 4.26 um
[05/04 15:24:33    926s] 	Max move on inst (occ_int2/FE_OCPC7053_n1): (558.60, 628.67) --> (561.18, 627.00)
[05/04 15:24:33    926s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2253.6MB
[05/04 15:24:33    926s] Statistics of distance of Instance movement in refine placement:
[05/04 15:24:33    926s]   maximum (X+Y) =         4.26 um
[05/04 15:24:33    926s]   inst (occ_int2/FE_OCPC7053_n1) with max move: (558.6, 628.672) -> (561.184, 627)
[05/04 15:24:33    926s]   mean    (X+Y) =         1.66 um
[05/04 15:24:33    926s] Total instances flipped for legalization: 110
[05/04 15:24:33    926s] Summary Report:
[05/04 15:24:33    926s] Instances move: 14 (out of 47759 movable)
[05/04 15:24:33    926s] Instances flipped: 110
[05/04 15:24:33    926s] Mean displacement: 1.66 um
[05/04 15:24:33    926s] Max displacement: 4.26 um (Instance: occ_int2/FE_OCPC7053_n1) (558.6, 628.672) -> (561.184, 627)
[05/04 15:24:33    926s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
[05/04 15:24:33    926s] Total instances moved : 14
[05/04 15:24:33    926s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.280, REAL:1.280, MEM:2253.6M
[05/04 15:24:33    926s] Total net bbox length = 8.685e+05 (4.237e+05 4.448e+05) (ext = 1.211e+04)
[05/04 15:24:33    926s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2253.6MB
[05/04 15:24:33    926s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=2253.6MB) @(0:15:25 - 0:15:26).
[05/04 15:24:33    926s] *** Finished refinePlace (0:15:26 mem=2253.6M) ***
[05/04 15:24:33    926s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.6
[05/04 15:24:33    926s] OPERPROF: Finished RefinePlace at level 1, CPU:1.510, REAL:1.499, MEM:2253.6M
[05/04 15:24:34    926s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2253.6M
[05/04 15:24:34    926s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.152, MEM:2253.6M
[05/04 15:24:34    926s] *** maximum move = 4.26 um ***
[05/04 15:24:34    926s] *** Finished re-routing un-routed nets (2253.6M) ***
[05/04 15:24:34    926s] OPERPROF: Starting DPlace-Init at level 1, MEM:2253.6M
[05/04 15:24:34    927s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2253.6M
[05/04 15:24:34    927s] OPERPROF:     Starting CMU at level 3, MEM:2253.6M
[05/04 15:24:34    927s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2253.6M
[05/04 15:24:34    927s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.173, MEM:2253.6M
[05/04 15:24:34    927s] 
[05/04 15:24:34    927s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.282, MEM:2253.6M
[05/04 15:24:35    927s] 
[05/04 15:24:35    927s] *** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2253.6M) ***
[05/04 15:24:35    927s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.50844.2
[05/04 15:24:35    928s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.808 Density 45.13
[05/04 15:24:35    928s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

[05/04 15:24:35    928s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:24:35    928s] Layer 9 has 1 constrained nets 
[05/04 15:24:35    928s] **** End NDR-Layer Usage Statistics ****
[05/04 15:24:35    928s] 
[05/04 15:24:35    928s] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=2253.6M) ***
[05/04 15:24:35    928s] 
[05/04 15:24:35    928s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.50844.2
[05/04 15:24:35    928s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2218.5M
[05/04 15:24:35    928s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.147, MEM:2218.5M
[05/04 15:24:35    928s] TotalInstCnt at PhyDesignMc Destruction: 47,759
[05/04 15:24:35    928s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.8
[05/04 15:24:35    928s] *** SetupOpt [finish] : cpu/real = 0:00:13.6/0:00:13.6 (1.0), totSession cpu/real = 0:15:28.2/0:16:45.3 (0.9), mem = 2218.5M
[05/04 15:24:35    928s] 
[05/04 15:24:35    928s] =============================================================================================
[05/04 15:24:35    928s]  Step TAT Report for TnsOpt #1
[05/04 15:24:35    928s] =============================================================================================
[05/04 15:24:35    928s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:24:35    928s] ---------------------------------------------------------------------------------------------
[05/04 15:24:35    928s] [ RefinePlace            ]      1   0:00:03.6  (  26.6 % )     0:00:03.6 /  0:00:03.6    1.0
[05/04 15:24:35    928s] [ SlackTraversorInit     ]      2   0:00:00.8  (   6.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:24:35    928s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:24:35    928s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.2
[05/04 15:24:35    928s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   4.7 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:24:35    928s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.6 % )     0:00:00.9 /  0:00:00.9    1.0
[05/04 15:24:35    928s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:35    928s] [ TransformInit          ]      1   0:00:06.1  (  44.6 % )     0:00:06.1 /  0:00:06.0    1.0
[05/04 15:24:35    928s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/04 15:24:35    928s] [ OptGetWeight           ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/04 15:24:35    928s] [ OptEval                ]      6   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:24:35    928s] [ OptCommit              ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:35    928s] [ IncrTimingUpdate       ]     10   0:00:00.5  (   3.4 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:24:35    928s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/04 15:24:35    928s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:24:35    928s] [ SetupOptGetWorkingSet  ]     18   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[05/04 15:24:35    928s] [ SetupOptGetActiveNode  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    7.8
[05/04 15:24:35    928s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/04 15:24:35    928s] [ MISC                   ]          0:00:00.7  (   5.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:24:35    928s] ---------------------------------------------------------------------------------------------
[05/04 15:24:35    928s]  TnsOpt #1 TOTAL                    0:00:13.6  ( 100.0 % )     0:00:13.6 /  0:00:13.6    1.0
[05/04 15:24:35    928s] ---------------------------------------------------------------------------------------------
[05/04 15:24:35    928s] 
[05/04 15:24:35    928s] End: GigaOpt Optimization in TNS mode
[05/04 15:24:36    928s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/04 15:24:36    928s] *info: Marking 97 level shifter instances dont touch
[05/04 15:24:36    928s] *info: Marking 0 isolation instances dont touch
[05/04 15:24:36    928s] Info: 108 clock nets excluded from IPO operation.
[05/04 15:24:36    928s] ### Creating LA Mngr. totSessionCpu=0:15:29 mem=2165.5M
[05/04 15:24:36    928s] ### Creating LA Mngr, finished. totSessionCpu=0:15:29 mem=2165.5M
[05/04 15:24:36    928s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:24:36    928s] ### Creating PhyDesignMc. totSessionCpu=0:15:29 mem=2184.6M
[05/04 15:24:36    928s] OPERPROF: Starting DPlace-Init at level 1, MEM:2184.6M
[05/04 15:24:36    928s] z: 2, totalTracks: 1
[05/04 15:24:36    928s] z: 4, totalTracks: 1
[05/04 15:24:36    928s] z: 6, totalTracks: 1
[05/04 15:24:36    928s] z: 8, totalTracks: 1
[05/04 15:24:36    928s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:24:36    928s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2184.6M
[05/04 15:24:36    928s] OPERPROF:     Starting CMU at level 3, MEM:2184.6M
[05/04 15:24:36    928s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.010, MEM:2184.6M
[05/04 15:24:36    928s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.158, MEM:2184.6M
[05/04 15:24:36    929s] 
[05/04 15:24:36    929s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2184.6MB).
[05/04 15:24:36    929s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.281, MEM:2184.6M
[05/04 15:24:37    929s] TotalInstCnt at PhyDesignMc Initialization: 47,759
[05/04 15:24:37    929s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:29 mem=2184.6M
[05/04 15:24:37    929s] Begin: Area Reclaim Optimization
[05/04 15:24:37    929s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:29.4/0:16:46.6 (0.9), mem = 2184.6M
[05/04 15:24:37    929s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.9
[05/04 15:24:37    929s] ### Creating RouteCongInterface, started
[05/04 15:24:37    929s] 
[05/04 15:24:37    929s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/04 15:24:37    929s] 
[05/04 15:24:37    929s] #optDebug: {0, 1.200}
[05/04 15:24:37    929s] ### Creating RouteCongInterface, finished
[05/04 15:24:37    929s] ### Creating LA Mngr. totSessionCpu=0:15:30 mem=2184.6M
[05/04 15:24:37    929s] ### Creating LA Mngr, finished. totSessionCpu=0:15:30 mem=2184.6M
[05/04 15:24:38    930s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2184.6M
[05/04 15:24:38    930s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2184.6M
[05/04 15:24:38    931s] Reclaim Optimization WNS Slack -0.265  TNS Slack -8.808 Density 45.13
[05/04 15:24:38    931s] +----------+---------+--------+--------+------------+--------+
[05/04 15:24:38    931s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/04 15:24:38    931s] +----------+---------+--------+--------+------------+--------+
[05/04 15:24:38    931s] |    45.13%|        -|  -0.265|  -8.808|   0:00:00.0| 2184.6M|
[05/04 15:24:39    931s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/04 15:24:39    931s] |    45.13%|        0|  -0.265|  -8.808|   0:00:01.0| 2203.7M|
[05/04 15:24:50    942s] |    44.79%|      545|  -0.265|  -8.808|   0:00:11.0| 2224.3M|
[05/04 15:25:03    956s] |    44.58%|     1455|  -0.265|  -8.819|   0:00:13.0| 2224.3M|
[05/04 15:25:05    957s] |    44.57%|       57|  -0.265|  -8.819|   0:00:02.0| 2224.3M|
[05/04 15:25:05    958s] |    44.57%|        3|  -0.265|  -8.819|   0:00:00.0| 2224.3M|
[05/04 15:25:06    958s] |    44.57%|        0|  -0.265|  -8.819|   0:00:01.0| 2224.3M|
[05/04 15:25:06    958s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/04 15:25:06    958s] |    44.57%|        0|  -0.265|  -8.819|   0:00:00.0| 2224.3M|
[05/04 15:25:06    958s] +----------+---------+--------+--------+------------+--------+
[05/04 15:25:06    958s] Reclaim Optimization End WNS Slack -0.265  TNS Slack -8.819 Density 44.57
[05/04 15:25:06    958s] 
[05/04 15:25:06    958s] ** Summary: Restruct = 0 Buffer Deletion = 410 Declone = 150 Resize = 1453 **
[05/04 15:25:06    958s] --------------------------------------------------------------
[05/04 15:25:06    958s] |                                   | Total     | Sequential |
[05/04 15:25:06    958s] --------------------------------------------------------------
[05/04 15:25:06    958s] | Num insts resized                 |    1434  |      56    |
[05/04 15:25:06    958s] | Num insts undone                  |      60  |       0    |
[05/04 15:25:06    958s] | Num insts Downsized               |    1434  |      56    |
[05/04 15:25:06    958s] | Num insts Samesized               |       0  |       0    |
[05/04 15:25:06    958s] | Num insts Upsized                 |       0  |       0    |
[05/04 15:25:06    958s] | Num multiple commits+uncommits    |      23  |       -    |
[05/04 15:25:06    958s] --------------------------------------------------------------
[05/04 15:25:06    958s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:25:06    958s] Layer 9 has 1 constrained nets 
[05/04 15:25:06    958s] **** End NDR-Layer Usage Statistics ****
[05/04 15:25:06    958s] End: Core Area Reclaim Optimization (cpu = 0:00:29.5) (real = 0:00:29.0) **
[05/04 15:25:06    959s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.158, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF:       Starting CMU at level 4, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.181, MEM:2240.3M
[05/04 15:25:07    959s] 
[05/04 15:25:07    959s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.300, REAL:0.297, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.300, REAL:0.297, MEM:2240.3M
[05/04 15:25:07    959s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.7
[05/04 15:25:07    959s] OPERPROF: Starting RefinePlace at level 1, MEM:2240.3M
[05/04 15:25:07    959s] *** Starting refinePlace (0:16:00 mem=2240.3M) ***
[05/04 15:25:07    959s] Total net bbox length = 8.661e+05 (4.225e+05 4.436e+05) (ext = 1.211e+04)
[05/04 15:25:07    959s] Info: 97 insts are soft-fixed.
[05/04 15:25:07    959s] 
[05/04 15:25:07    959s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:25:07    959s] 
[05/04 15:25:07    959s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:25:07    959s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:25:07    959s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:25:07    959s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:25:07    959s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:25:07    959s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.005, MEM:2240.3M
[05/04 15:25:07    959s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2240.3M
[05/04 15:25:07    959s] Starting refinePlace ...
[05/04 15:25:07    959s] 
[05/04 15:25:07    959s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:25:07    960s] 
[05/04 15:25:07    960s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:25:08    960s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:25:08    960s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2240.3MB) @(0:16:00 - 0:16:01).
[05/04 15:25:08    960s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:25:08    960s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2240.3MB
[05/04 15:25:08    960s] Statistics of distance of Instance movement in refine placement:
[05/04 15:25:08    960s]   maximum (X+Y) =         0.00 um
[05/04 15:25:08    960s]   mean    (X+Y) =         0.00 um
[05/04 15:25:08    960s] Summary Report:
[05/04 15:25:08    960s] Instances move: 0 (out of 47199 movable)
[05/04 15:25:08    960s] Instances flipped: 0
[05/04 15:25:08    960s] Mean displacement: 0.00 um
[05/04 15:25:08    960s] Max displacement: 0.00 um 
[05/04 15:25:08    960s] Total instances moved : 0
[05/04 15:25:08    960s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.020, REAL:1.021, MEM:2240.3M
[05/04 15:25:08    960s] Total net bbox length = 8.661e+05 (4.225e+05 4.436e+05) (ext = 1.211e+04)
[05/04 15:25:08    960s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2240.3MB
[05/04 15:25:08    960s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2240.3MB) @(0:16:00 - 0:16:01).
[05/04 15:25:08    960s] *** Finished refinePlace (0:16:01 mem=2240.3M) ***
[05/04 15:25:08    960s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.7
[05/04 15:25:08    960s] OPERPROF: Finished RefinePlace at level 1, CPU:1.230, REAL:1.224, MEM:2240.3M
[05/04 15:25:09    961s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2240.3M
[05/04 15:25:09    961s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.152, MEM:2240.3M
[05/04 15:25:09    961s] *** maximum move = 0.00 um ***
[05/04 15:25:09    961s] *** Finished re-routing un-routed nets (2240.3M) ***
[05/04 15:25:09    961s] OPERPROF: Starting DPlace-Init at level 1, MEM:2240.3M
[05/04 15:25:09    961s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2240.3M
[05/04 15:25:09    961s] OPERPROF:     Starting CMU at level 3, MEM:2240.3M
[05/04 15:25:09    961s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2240.3M
[05/04 15:25:09    961s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.172, MEM:2240.3M
[05/04 15:25:09    961s] 
[05/04 15:25:09    961s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2240.3M
[05/04 15:25:09    961s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2240.3M
[05/04 15:25:09    961s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.278, MEM:2240.3M
[05/04 15:25:09    962s] 
[05/04 15:25:09    962s] *** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2240.3M) ***
[05/04 15:25:09    962s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.9
[05/04 15:25:09    962s] *** AreaOpt [finish] : cpu/real = 0:00:32.9/0:00:32.8 (1.0), totSession cpu/real = 0:16:02.2/0:17:19.4 (0.9), mem = 2240.3M
[05/04 15:25:09    962s] 
[05/04 15:25:09    962s] =============================================================================================
[05/04 15:25:09    962s]  Step TAT Report for AreaOpt #2
[05/04 15:25:09    962s] =============================================================================================
[05/04 15:25:09    962s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:25:09    962s] ---------------------------------------------------------------------------------------------
[05/04 15:25:09    962s] [ RefinePlace            ]      1   0:00:03.3  (  10.2 % )     0:00:03.3 /  0:00:03.4    1.0
[05/04 15:25:09    962s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:25:09    962s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:09    962s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:25:09    962s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:09    962s] [ OptSingleIteration     ]      7   0:00:00.6  (   1.9 % )     0:00:26.3 /  0:00:26.3    1.0
[05/04 15:25:09    962s] [ OptGetWeight           ]    324   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:09    962s] [ OptEval                ]    324   0:00:11.1  (  33.9 % )     0:00:11.1 /  0:00:11.2    1.0
[05/04 15:25:09    962s] [ OptCommit              ]    324   0:00:00.7  (   2.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:25:09    962s] [ IncrTimingUpdate       ]    177   0:00:08.7  (  26.6 % )     0:00:08.7 /  0:00:08.8    1.0
[05/04 15:25:09    962s] [ PostCommitDelayUpdate  ]    358   0:00:01.0  (   3.1 % )     0:00:05.0 /  0:00:04.9    1.0
[05/04 15:25:09    962s] [ IncrDelayCalc          ]    712   0:00:04.0  (  12.2 % )     0:00:04.0 /  0:00:04.0    1.0
[05/04 15:25:09    962s] [ MISC                   ]          0:00:02.6  (   7.9 % )     0:00:02.6 /  0:00:02.6    1.0
[05/04 15:25:09    962s] ---------------------------------------------------------------------------------------------
[05/04 15:25:09    962s]  AreaOpt #2 TOTAL                   0:00:32.8  ( 100.0 % )     0:00:32.8 /  0:00:32.9    1.0
[05/04 15:25:09    962s] ---------------------------------------------------------------------------------------------
[05/04 15:25:09    962s] 
[05/04 15:25:09    962s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2205.2M
[05/04 15:25:10    962s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.157, MEM:2205.2M
[05/04 15:25:10    962s] TotalInstCnt at PhyDesignMc Destruction: 47,199
[05/04 15:25:10    962s] End: Area Reclaim Optimization (cpu=0:00:33, real=0:00:33, mem=2167.21M, totSessionCpu=0:16:02).
[05/04 15:25:10    963s] GigaOpt: WNS changes during reclaim: -0.014 -> -0.019 (bump 0.005, threshold 0.109) 1
[05/04 15:25:10    963s] GigaOpt: TNS changes during reclaim: -8.808 -> -8.819 (bump -17.616, threshold 2.0) 1
[05/04 15:25:10    963s] GigaOpt: TNS changes during reclaim: -8.808 -> -8.819 (bump 0.011, threshold 54.5) 1
[05/04 15:25:10    963s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.011 (bump 0.0, threshold 2.0) 0
[05/04 15:25:10    963s] GigaOpt: TNS changes during reclaim: -8.808 -> -8.819 (bump 0.011, threshold 54.5) 0
[05/04 15:25:11    963s] Begin: GigaOpt postEco DRV Optimization
[05/04 15:25:11    963s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS
[05/04 15:25:11    963s] *info: Marking 97 level shifter instances dont touch
[05/04 15:25:11    963s] *info: Marking 0 isolation instances dont touch
[05/04 15:25:11    963s] Info: 108 clock nets excluded from IPO operation.
[05/04 15:25:11    963s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:03.5/0:17:20.7 (0.9), mem = 2167.2M
[05/04 15:25:11    963s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.10
[05/04 15:25:11    963s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:25:11    963s] ### Creating PhyDesignMc. totSessionCpu=0:16:04 mem=2167.2M
[05/04 15:25:11    963s] OPERPROF: Starting DPlace-Init at level 1, MEM:2167.2M
[05/04 15:25:11    963s] z: 2, totalTracks: 1
[05/04 15:25:11    963s] z: 4, totalTracks: 1
[05/04 15:25:11    963s] z: 6, totalTracks: 1
[05/04 15:25:11    963s] z: 8, totalTracks: 1
[05/04 15:25:11    963s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:25:11    963s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2167.2M
[05/04 15:25:11    963s] OPERPROF:     Starting CMU at level 3, MEM:2167.2M
[05/04 15:25:11    963s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2167.2M
[05/04 15:25:11    963s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.155, MEM:2167.2M
[05/04 15:25:11    963s] 
[05/04 15:25:11    963s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2167.2MB).
[05/04 15:25:11    963s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.266, MEM:2167.2M
[05/04 15:25:11    964s] TotalInstCnt at PhyDesignMc Initialization: 47,199
[05/04 15:25:11    964s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:04 mem=2167.2M
[05/04 15:25:11    964s] ### Creating RouteCongInterface, started
[05/04 15:25:12    964s] 
[05/04 15:25:12    964s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/04 15:25:12    964s] 
[05/04 15:25:12    964s] #optDebug: {0, 1.200}
[05/04 15:25:12    964s] ### Creating RouteCongInterface, finished
[05/04 15:25:12    964s] ### Creating LA Mngr. totSessionCpu=0:16:04 mem=2167.2M
[05/04 15:25:12    964s] ### Creating LA Mngr, finished. totSessionCpu=0:16:04 mem=2167.2M
[05/04 15:25:12    964s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:25:12    964s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:25:15    967s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2186.3M
[05/04 15:25:15    967s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2186.3M
[05/04 15:25:15    968s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:25:15    968s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/04 15:25:15    968s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:25:15    968s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/04 15:25:15    968s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:25:16    969s] Info: violation cost 0.951177 (cap = 0.803729, tran = 0.147448, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:25:16    969s] |     1|     1|    -0.01|     2|     4|    -0.00|     0|     0|     0|     0|    -0.26|    -8.82|       0|       0|       0|  44.57|          |         |
[05/04 15:25:17    969s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:25:17    969s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.26|    -9.18|       1|       0|       2|  44.58| 0:00:01.0|  2226.0M|
[05/04 15:25:17    969s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:25:17    969s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.26|    -9.18|       0|       0|       0|  44.58| 0:00:00.0|  2226.0M|
[05/04 15:25:17    969s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:25:17    969s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:25:17    969s] Layer 9 has 1 constrained nets 
[05/04 15:25:17    969s] **** End NDR-Layer Usage Statistics ****
[05/04 15:25:17    969s] 
[05/04 15:25:17    969s] *** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=2226.0M) ***
[05/04 15:25:17    969s] 
[05/04 15:25:17    970s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2242.0M
[05/04 15:25:17    970s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.165, MEM:2242.0M
[05/04 15:25:17    970s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2242.0M
[05/04 15:25:17    970s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2242.0M
[05/04 15:25:17    970s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2242.0M
[05/04 15:25:18    970s] OPERPROF:       Starting CMU at level 4, MEM:2242.0M
[05/04 15:25:18    970s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:2242.0M
[05/04 15:25:18    970s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.181, MEM:2242.0M
[05/04 15:25:18    970s] 
[05/04 15:25:18    970s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2242.0M
[05/04 15:25:18    970s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2242.0M
[05/04 15:25:18    970s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.290, REAL:0.291, MEM:2242.0M
[05/04 15:25:18    970s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.290, REAL:0.292, MEM:2242.0M
[05/04 15:25:18    970s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.8
[05/04 15:25:18    970s] OPERPROF: Starting RefinePlace at level 1, MEM:2242.0M
[05/04 15:25:18    970s] *** Starting refinePlace (0:16:11 mem=2242.0M) ***
[05/04 15:25:18    970s] Total net bbox length = 8.661e+05 (4.225e+05 4.436e+05) (ext = 1.211e+04)
[05/04 15:25:18    970s] Info: 97 insts are soft-fixed.
[05/04 15:25:18    970s] 
[05/04 15:25:18    970s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:25:18    970s] 
[05/04 15:25:18    970s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:25:18    970s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:25:18    970s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:25:18    970s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:25:18    970s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:25:18    970s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2242.0M
[05/04 15:25:18    970s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2242.0M
[05/04 15:25:18    970s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2242.0M
[05/04 15:25:18    970s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2242.0M
[05/04 15:25:18    970s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2242.0M
[05/04 15:25:18    970s] Starting refinePlace ...
[05/04 15:25:18    970s] 
[05/04 15:25:18    970s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:25:18    970s] 
[05/04 15:25:18    970s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:25:19    971s] Move report: legalization moves 3 insts, mean move: 0.81 um, max move: 1.37 um
[05/04 15:25:19    971s] 	Max move on inst (FE_OFC762_scan_enable): (547.66, 623.66) --> (546.29, 623.66)
[05/04 15:25:19    971s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2242.0MB) @(0:16:11 - 0:16:12).
[05/04 15:25:19    971s] Move report: Detail placement moves 3 insts, mean move: 0.81 um, max move: 1.37 um
[05/04 15:25:19    971s] 	Max move on inst (FE_OFC762_scan_enable): (547.66, 623.66) --> (546.29, 623.66)
[05/04 15:25:19    971s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2242.0MB
[05/04 15:25:19    971s] Statistics of distance of Instance movement in refine placement:
[05/04 15:25:19    971s]   maximum (X+Y) =         1.37 um
[05/04 15:25:19    971s]   inst (FE_OFC762_scan_enable) with max move: (547.656, 623.656) -> (546.288, 623.656)
[05/04 15:25:19    971s]   mean    (X+Y) =         0.81 um
[05/04 15:25:19    971s] Summary Report:
[05/04 15:25:19    971s] Instances move: 3 (out of 47200 movable)
[05/04 15:25:19    971s] Instances flipped: 0
[05/04 15:25:19    971s] Mean displacement: 0.81 um
[05/04 15:25:19    971s] Max displacement: 1.37 um (Instance: FE_OFC762_scan_enable) (547.656, 623.656) -> (546.288, 623.656)
[05/04 15:25:19    971s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: INVX4_LVT
[05/04 15:25:19    971s] Total instances moved : 3
[05/04 15:25:19    971s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.050, REAL:1.045, MEM:2242.0M
[05/04 15:25:19    971s] Total net bbox length = 8.661e+05 (4.225e+05 4.436e+05) (ext = 1.211e+04)
[05/04 15:25:19    971s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2242.0MB
[05/04 15:25:19    971s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2242.0MB) @(0:16:11 - 0:16:12).
[05/04 15:25:19    971s] *** Finished refinePlace (0:16:12 mem=2242.0M) ***
[05/04 15:25:19    971s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.8
[05/04 15:25:19    971s] OPERPROF: Finished RefinePlace at level 1, CPU:1.240, REAL:1.240, MEM:2242.0M
[05/04 15:25:19    972s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2242.0M
[05/04 15:25:20    972s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.165, MEM:2242.0M
[05/04 15:25:20    972s] *** maximum move = 1.37 um ***
[05/04 15:25:20    972s] *** Finished re-routing un-routed nets (2242.0M) ***
[05/04 15:25:20    972s] OPERPROF: Starting DPlace-Init at level 1, MEM:2242.0M
[05/04 15:25:20    972s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2242.0M
[05/04 15:25:20    972s] OPERPROF:     Starting CMU at level 3, MEM:2242.0M
[05/04 15:25:20    972s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.008, MEM:2242.0M
[05/04 15:25:20    972s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.176, MEM:2242.0M
[05/04 15:25:20    972s] 
[05/04 15:25:20    972s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2242.0M
[05/04 15:25:20    972s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2242.0M
[05/04 15:25:20    972s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.290, MEM:2242.0M
[05/04 15:25:20    973s] 
[05/04 15:25:20    973s] *** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2242.0M) ***
[05/04 15:25:20    973s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2206.9M
[05/04 15:25:21    973s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.162, MEM:2206.9M
[05/04 15:25:21    973s] TotalInstCnt at PhyDesignMc Destruction: 47,200
[05/04 15:25:21    973s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.10
[05/04 15:25:21    973s] *** DrvOpt [finish] : cpu/real = 0:00:09.9/0:00:09.8 (1.0), totSession cpu/real = 0:16:13.4/0:17:30.5 (0.9), mem = 2206.9M
[05/04 15:25:21    973s] 
[05/04 15:25:21    973s] =============================================================================================
[05/04 15:25:21    973s]  Step TAT Report for DrvOpt #4
[05/04 15:25:21    973s] =============================================================================================
[05/04 15:25:21    973s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:25:21    973s] ---------------------------------------------------------------------------------------------
[05/04 15:25:21    973s] [ RefinePlace            ]      1   0:00:03.4  (  34.0 % )     0:00:03.4 /  0:00:03.4    1.0
[05/04 15:25:21    973s] [ SlackTraversorInit     ]      1   0:00:00.4  (   3.9 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:25:21    973s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:21    973s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   6.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:25:21    973s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:25:21    973s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:21    973s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:25:21    973s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:21    973s] [ OptEval                ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:25:21    973s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:21    973s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[05/04 15:25:21    973s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/04 15:25:21    973s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/04 15:25:21    973s] [ DrvFindVioNets         ]      3   0:00:01.1  (  11.0 % )     0:00:01.1 /  0:00:01.1    1.0
[05/04 15:25:21    973s] [ DrvComputeSummary      ]      3   0:00:00.5  (   4.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:25:21    973s] [ MISC                   ]          0:00:03.7  (  37.0 % )     0:00:03.7 /  0:00:03.7    1.0
[05/04 15:25:21    973s] ---------------------------------------------------------------------------------------------
[05/04 15:25:21    973s]  DrvOpt #4 TOTAL                    0:00:10.0  ( 100.0 % )     0:00:10.0 /  0:00:10.0    1.0
[05/04 15:25:21    973s] ---------------------------------------------------------------------------------------------
[05/04 15:25:21    973s] 
[05/04 15:25:21    973s] End: GigaOpt postEco DRV Optimization
[05/04 15:25:21    973s] GigaOpt: WNS changes after postEco optimization: -0.019 -> -0.071 (bump = 0.052)
[05/04 15:25:21    973s] Begin: GigaOpt nonLegal postEco optimization
[05/04 15:25:21    973s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/04 15:25:21    973s] *info: Marking 97 level shifter instances dont touch
[05/04 15:25:21    973s] *info: Marking 0 isolation instances dont touch
[05/04 15:25:21    974s] Info: 108 clock nets excluded from IPO operation.
[05/04 15:25:21    974s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:14.0/0:17:31.1 (0.9), mem = 2206.9M
[05/04 15:25:21    974s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.11
[05/04 15:25:21    974s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:25:21    974s] ### Creating PhyDesignMc. totSessionCpu=0:16:14 mem=2206.9M
[05/04 15:25:21    974s] OPERPROF: Starting DPlace-Init at level 1, MEM:2206.9M
[05/04 15:25:21    974s] z: 2, totalTracks: 1
[05/04 15:25:21    974s] z: 4, totalTracks: 1
[05/04 15:25:21    974s] z: 6, totalTracks: 1
[05/04 15:25:21    974s] z: 8, totalTracks: 1
[05/04 15:25:21    974s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:25:21    974s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2206.9M
[05/04 15:25:21    974s] OPERPROF:     Starting CMU at level 3, MEM:2206.9M
[05/04 15:25:21    974s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.009, MEM:2206.9M
[05/04 15:25:21    974s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.166, MEM:2206.9M
[05/04 15:25:21    974s] 
[05/04 15:25:21    974s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2206.9MB).
[05/04 15:25:21    974s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.284, MEM:2206.9M
[05/04 15:25:22    974s] TotalInstCnt at PhyDesignMc Initialization: 47,200
[05/04 15:25:22    974s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:15 mem=2206.9M
[05/04 15:25:22    974s] ### Creating RouteCongInterface, started
[05/04 15:25:22    974s] 
[05/04 15:25:22    974s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/04 15:25:22    974s] 
[05/04 15:25:22    974s] #optDebug: {0, 1.200}
[05/04 15:25:22    974s] ### Creating RouteCongInterface, finished
[05/04 15:25:22    974s] ### Creating LA Mngr. totSessionCpu=0:16:15 mem=2206.9M
[05/04 15:25:22    974s] ### Creating LA Mngr, finished. totSessionCpu=0:16:15 mem=2206.9M
[05/04 15:25:22    974s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:25:26    978s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:25:26    978s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:25:26    978s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:25:26    978s] *info: 108 clock nets excluded
[05/04 15:25:26    978s] *info: Marking 97 level shifter instances dont touch
[05/04 15:25:26    978s] *info: Marking 0 isolation instances dont touch
[05/04 15:25:26    978s] *info: 3 special nets excluded.
[05/04 15:25:26    978s] *info: 1044 no-driver nets excluded.
[05/04 15:25:26    979s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:25:26    979s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:25:26    979s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:25:26    979s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:25:26    979s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:25:28    980s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.50844.3
[05/04 15:25:28    980s] PathGroup :  in2out  TargetSlack : 0 
[05/04 15:25:28    980s] PathGroup :  in2reg  TargetSlack : 0 
[05/04 15:25:28    980s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/04 15:25:28    980s] PathGroup :  reg2out  TargetSlack : 0 
[05/04 15:25:28    980s] PathGroup :  reg2reg  TargetSlack : 0 
[05/04 15:25:28    980s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -9.183 Density 44.58
[05/04 15:25:28    981s] Optimizer WNS Pass 0
[05/04 15:25:28    981s] OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      |-0.060|-0.375|
|HEPG                         |-0.060|-0.375|
|All Paths                    |-0.265|-9.183|
+-----------------------------+------+------+

[05/04 15:25:28    981s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2226.0M
[05/04 15:25:28    981s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2226.0M
[05/04 15:25:28    981s] Active Path Group: reg2cgate reg2reg  
[05/04 15:25:29    981s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:25:29    981s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:25:29    981s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:25:29    981s] |  -0.060|   -0.265|  -0.375|   -9.183|    44.58%|   0:00:01.0| 2242.0M|test_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:25:29    981s] |   0.000|   -0.265|   0.000|   -8.808|    44.58%|   0:00:00.0| 2261.1M|test_worst_scenario|       NA| NA                                                 |
[05/04 15:25:29    981s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:25:29    981s] 
[05/04 15:25:29    981s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2261.1M) ***
[05/04 15:25:29    981s] Active Path Group: in2out in2reg reg2out default 
[05/04 15:25:29    981s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:25:29    981s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:25:29    981s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:25:29    981s] |  -0.265|   -0.265|  -8.808|   -8.808|    44.58%|   0:00:00.0| 2261.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
[05/04 15:25:29    981s] |  -0.265|   -0.265|  -8.808|   -8.808|    44.58%|   0:00:00.0| 2261.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
[05/04 15:25:29    981s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:25:29    981s] 
[05/04 15:25:29    981s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2261.1M) ***
[05/04 15:25:29    982s] 
[05/04 15:25:29    982s] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=2261.1M) ***
[05/04 15:25:29    982s] OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

[05/04 15:25:29    982s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.808 Density 44.58
[05/04 15:25:29    982s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.50844.3
[05/04 15:25:29    982s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2261.1M
[05/04 15:25:30    982s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.164, MEM:2261.1M
[05/04 15:25:30    982s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2261.1M
[05/04 15:25:30    982s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2261.1M
[05/04 15:25:30    982s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2261.1M
[05/04 15:25:30    982s] OPERPROF:       Starting CMU at level 4, MEM:2261.1M
[05/04 15:25:30    982s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:2261.1M
[05/04 15:25:30    982s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.176, MEM:2261.1M
[05/04 15:25:30    982s] 
[05/04 15:25:30    982s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.284, MEM:2261.1M
[05/04 15:25:30    982s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.280, REAL:0.284, MEM:2261.1M
[05/04 15:25:30    982s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.9
[05/04 15:25:30    982s] OPERPROF: Starting RefinePlace at level 1, MEM:2261.1M
[05/04 15:25:30    982s] *** Starting refinePlace (0:16:23 mem=2261.1M) ***
[05/04 15:25:30    982s] Total net bbox length = 8.661e+05 (4.225e+05 4.436e+05) (ext = 1.211e+04)
[05/04 15:25:30    982s] Info: 97 insts are soft-fixed.
[05/04 15:25:30    982s] 
[05/04 15:25:30    982s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:25:30    982s] 
[05/04 15:25:30    982s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:25:30    982s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:25:30    982s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:25:30    982s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:25:30    982s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:25:30    982s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2261.1M
[05/04 15:25:30    982s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2261.1M
[05/04 15:25:30    982s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2261.1M
[05/04 15:25:30    982s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2261.1M
[05/04 15:25:30    982s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2261.1M
[05/04 15:25:30    982s] Starting refinePlace ...
[05/04 15:25:30    983s]   Spread Effort: high, pre-route mode, useDDP on.
[05/04 15:25:30    983s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2261.1MB) @(0:16:23 - 0:16:23).
[05/04 15:25:30    983s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:25:30    983s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 15:25:30    983s] 
[05/04 15:25:30    983s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:25:30    983s] 
[05/04 15:25:30    983s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:25:31    984s] Move report: legalization moves 1 insts, mean move: 0.76 um, max move: 0.76 um
[05/04 15:25:31    984s] 	Max move on inst (I_BLENDER_1/FE_OCPC7006_n5117): (115.67, 300.96) --> (114.91, 300.96)
[05/04 15:25:31    984s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2261.1MB) @(0:16:23 - 0:16:24).
[05/04 15:25:31    984s] Move report: Detail placement moves 1 insts, mean move: 0.76 um, max move: 0.76 um
[05/04 15:25:31    984s] 	Max move on inst (I_BLENDER_1/FE_OCPC7006_n5117): (115.67, 300.96) --> (114.91, 300.96)
[05/04 15:25:31    984s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2261.1MB
[05/04 15:25:31    984s] Statistics of distance of Instance movement in refine placement:
[05/04 15:25:31    984s]   maximum (X+Y) =         0.76 um
[05/04 15:25:31    984s]   inst (I_BLENDER_1/FE_OCPC7006_n5117) with max move: (115.672, 300.96) -> (114.912, 300.96)
[05/04 15:25:31    984s]   mean    (X+Y) =         0.76 um
[05/04 15:25:31    984s] Summary Report:
[05/04 15:25:31    984s] Instances move: 1 (out of 47200 movable)
[05/04 15:25:31    984s] Instances flipped: 0
[05/04 15:25:31    984s] Mean displacement: 0.76 um
[05/04 15:25:31    984s] Max displacement: 0.76 um (Instance: I_BLENDER_1/FE_OCPC7006_n5117) (115.672, 300.96) -> (114.912, 300.96)
[05/04 15:25:31    984s] 	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT
[05/04 15:25:31    984s] Total instances moved : 1
[05/04 15:25:31    984s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.300, REAL:1.299, MEM:2261.1M
[05/04 15:25:31    984s] Total net bbox length = 8.661e+05 (4.225e+05 4.436e+05) (ext = 1.211e+04)
[05/04 15:25:31    984s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2261.1MB
[05/04 15:25:31    984s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=2261.1MB) @(0:16:23 - 0:16:24).
[05/04 15:25:31    984s] *** Finished refinePlace (0:16:24 mem=2261.1M) ***
[05/04 15:25:31    984s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.9
[05/04 15:25:31    984s] OPERPROF: Finished RefinePlace at level 1, CPU:1.500, REAL:1.497, MEM:2261.1M
[05/04 15:25:32    984s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2261.1M
[05/04 15:25:32    984s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.160, MEM:2261.1M
[05/04 15:25:32    984s] *** maximum move = 0.76 um ***
[05/04 15:25:32    984s] *** Finished re-routing un-routed nets (2261.1M) ***
[05/04 15:25:32    985s] OPERPROF: Starting DPlace-Init at level 1, MEM:2261.1M
[05/04 15:25:32    985s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2261.1M
[05/04 15:25:32    985s] OPERPROF:     Starting CMU at level 3, MEM:2261.1M
[05/04 15:25:32    985s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2261.1M
[05/04 15:25:32    985s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.173, MEM:2261.1M
[05/04 15:25:32    985s] 
[05/04 15:25:32    985s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.279, MEM:2261.1M
[05/04 15:25:33    985s] 
[05/04 15:25:33    985s] *** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2261.1M) ***
[05/04 15:25:33    985s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.50844.3
[05/04 15:25:33    986s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.808 Density 44.58
[05/04 15:25:33    986s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

[05/04 15:25:33    986s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:25:33    986s] Layer 9 has 1 constrained nets 
[05/04 15:25:33    986s] **** End NDR-Layer Usage Statistics ****
[05/04 15:25:33    986s] 
[05/04 15:25:33    986s] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.4 real=0:00:05.0 mem=2261.1M) ***
[05/04 15:25:33    986s] 
[05/04 15:25:33    986s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.50844.3
[05/04 15:25:33    986s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2226.0M
[05/04 15:25:33    986s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.156, MEM:2226.0M
[05/04 15:25:33    986s] TotalInstCnt at PhyDesignMc Destruction: 47,200
[05/04 15:25:33    986s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.11
[05/04 15:25:33    986s] *** SetupOpt [finish] : cpu/real = 0:00:12.2/0:00:12.2 (1.0), totSession cpu/real = 0:16:26.2/0:17:43.3 (0.9), mem = 2226.0M
[05/04 15:25:33    986s] 
[05/04 15:25:33    986s] =============================================================================================
[05/04 15:25:33    986s]  Step TAT Report for WnsOpt #2
[05/04 15:25:33    986s] =============================================================================================
[05/04 15:25:33    986s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:25:33    986s] ---------------------------------------------------------------------------------------------
[05/04 15:25:33    986s] [ RefinePlace            ]      1   0:00:03.6  (  29.7 % )     0:00:03.6 /  0:00:03.6    1.0
[05/04 15:25:33    986s] [ SlackTraversorInit     ]      2   0:00:00.8  (   6.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:25:33    986s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:33    986s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   5.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:25:33    986s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:25:33    986s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:33    986s] [ TransformInit          ]      1   0:00:05.7  (  46.8 % )     0:00:05.7 /  0:00:05.7    1.0
[05/04 15:25:33    986s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:25:33    986s] [ OptGetWeight           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/04 15:25:33    986s] [ OptEval                ]      4   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[05/04 15:25:33    986s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    8.2
[05/04 15:25:33    986s] [ IncrTimingUpdate       ]      8   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.9
[05/04 15:25:33    986s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/04 15:25:33    986s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:33    986s] [ SetupOptGetWorkingSet  ]     12   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:25:33    986s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:33    986s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:25:33    986s] [ MISC                   ]          0:00:00.9  (   7.4 % )     0:00:00.9 /  0:00:00.9    1.0
[05/04 15:25:33    986s] ---------------------------------------------------------------------------------------------
[05/04 15:25:33    986s]  WnsOpt #2 TOTAL                    0:00:12.2  ( 100.0 % )     0:00:12.2 /  0:00:12.2    1.0
[05/04 15:25:33    986s] ---------------------------------------------------------------------------------------------
[05/04 15:25:33    986s] 
[05/04 15:25:33    986s] End: GigaOpt nonLegal postEco optimization
[05/04 15:25:34    987s] Design TNS changes after trial route: -8.819 -> -8.808
[05/04 15:25:34    987s] Begin: GigaOpt TNS non-legal recovery
[05/04 15:25:34    987s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/04 15:25:34    987s] *info: Marking 97 level shifter instances dont touch
[05/04 15:25:34    987s] *info: Marking 0 isolation instances dont touch
[05/04 15:25:34    987s] Info: 108 clock nets excluded from IPO operation.
[05/04 15:25:34    987s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:27.4/0:17:44.5 (0.9), mem = 2226.0M
[05/04 15:25:34    987s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.12
[05/04 15:25:34    987s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:25:34    987s] ### Creating PhyDesignMc. totSessionCpu=0:16:27 mem=2226.0M
[05/04 15:25:34    987s] OPERPROF: Starting DPlace-Init at level 1, MEM:2226.0M
[05/04 15:25:35    987s] z: 2, totalTracks: 1
[05/04 15:25:35    987s] z: 4, totalTracks: 1
[05/04 15:25:35    987s] z: 6, totalTracks: 1
[05/04 15:25:35    987s] z: 8, totalTracks: 1
[05/04 15:25:35    987s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:25:35    987s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2226.0M
[05/04 15:25:35    987s] OPERPROF:     Starting CMU at level 3, MEM:2226.0M
[05/04 15:25:35    987s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.009, MEM:2226.0M
[05/04 15:25:35    987s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.173, MEM:2226.0M
[05/04 15:25:35    987s] 
[05/04 15:25:35    987s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2226.0MB).
[05/04 15:25:35    987s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.294, MEM:2226.0M
[05/04 15:25:35    988s] TotalInstCnt at PhyDesignMc Initialization: 47,200
[05/04 15:25:35    988s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:28 mem=2226.0M
[05/04 15:25:35    988s] ### Creating RouteCongInterface, started
[05/04 15:25:35    988s] 
[05/04 15:25:35    988s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/04 15:25:35    988s] 
[05/04 15:25:35    988s] #optDebug: {0, 1.200}
[05/04 15:25:35    988s] ### Creating RouteCongInterface, finished
[05/04 15:25:35    988s] ### Creating LA Mngr. totSessionCpu=0:16:28 mem=2226.0M
[05/04 15:25:35    988s] ### Creating LA Mngr, finished. totSessionCpu=0:16:28 mem=2226.0M
[05/04 15:25:35    988s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:25:39    991s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:25:39    991s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:25:39    991s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:25:39    991s] *info: 108 clock nets excluded
[05/04 15:25:39    991s] *info: Marking 97 level shifter instances dont touch
[05/04 15:25:39    991s] *info: Marking 0 isolation instances dont touch
[05/04 15:25:39    991s] *info: 3 special nets excluded.
[05/04 15:25:39    992s] *info: 1044 no-driver nets excluded.
[05/04 15:25:39    992s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:25:39    992s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:25:39    992s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:25:39    992s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:25:39    992s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:25:41    993s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.50844.4
[05/04 15:25:41    993s] PathGroup :  in2out  TargetSlack : 0 
[05/04 15:25:41    993s] PathGroup :  in2reg  TargetSlack : 0 
[05/04 15:25:41    993s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/04 15:25:41    993s] PathGroup :  reg2out  TargetSlack : 0 
[05/04 15:25:41    993s] PathGroup :  reg2reg  TargetSlack : 0 
[05/04 15:25:41    993s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.808 Density 44.58
[05/04 15:25:41    993s] Optimizer TNS Opt
[05/04 15:25:41    993s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

[05/04 15:25:41    993s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2245.1M
[05/04 15:25:41    993s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2245.1M
[05/04 15:25:41    994s] Active Path Group: in2out in2reg reg2out default 
[05/04 15:25:42    994s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:25:42    994s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:25:42    994s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:25:42    994s] |  -0.265|   -0.265|  -8.808|   -8.808|    44.58%|   0:00:01.0| 2261.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
[05/04 15:25:42    994s] |  -0.265|   -0.265|  -8.808|   -8.808|    44.58%|   0:00:00.0| 2261.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
[05/04 15:25:42    994s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:25:42    994s] 
[05/04 15:25:42    994s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2261.1M) ***
[05/04 15:25:42    994s] 
[05/04 15:25:42    994s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2261.1M) ***
[05/04 15:25:42    994s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

[05/04 15:25:42    994s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

[05/04 15:25:42    994s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:25:42    994s] Layer 9 has 1 constrained nets 
[05/04 15:25:42    994s] **** End NDR-Layer Usage Statistics ****
[05/04 15:25:42    994s] 
[05/04 15:25:42    994s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2261.1M) ***
[05/04 15:25:42    994s] 
[05/04 15:25:42    994s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.50844.4
[05/04 15:25:42    994s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2226.0M
[05/04 15:25:42    994s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.149, MEM:2226.0M
[05/04 15:25:42    994s] TotalInstCnt at PhyDesignMc Destruction: 47,200
[05/04 15:25:42    994s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.12
[05/04 15:25:42    994s] *** SetupOpt [finish] : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 0:16:34.7/0:17:51.8 (0.9), mem = 2226.0M
[05/04 15:25:42    994s] 
[05/04 15:25:42    994s] =============================================================================================
[05/04 15:25:42    994s]  Step TAT Report for TnsOpt #2
[05/04 15:25:42    994s] =============================================================================================
[05/04 15:25:42    994s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:25:42    994s] ---------------------------------------------------------------------------------------------
[05/04 15:25:42    994s] [ SlackTraversorInit     ]      1   0:00:00.4  (   5.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:25:42    994s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:42    994s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   8.8 % )     0:00:00.7 /  0:00:00.6    1.0
[05/04 15:25:42    994s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:25:42    994s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:42    994s] [ TransformInit          ]      1   0:00:05.3  (  72.4 % )     0:00:05.3 /  0:00:05.3    1.0
[05/04 15:25:42    994s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:25:42    994s] [ OptGetWeight           ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[05/04 15:25:42    994s] [ OptEval                ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    1.0
[05/04 15:25:42    994s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:42    994s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.6
[05/04 15:25:42    994s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:42    994s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[05/04 15:25:42    994s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:42    994s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[05/04 15:25:42    994s] [ MISC                   ]          0:00:00.7  (   9.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:25:42    994s] ---------------------------------------------------------------------------------------------
[05/04 15:25:42    994s]  TnsOpt #2 TOTAL                    0:00:07.4  ( 100.0 % )     0:00:07.4 /  0:00:07.4    1.0
[05/04 15:25:42    994s] ---------------------------------------------------------------------------------------------
[05/04 15:25:42    994s] 
[05/04 15:25:42    994s] End: GigaOpt TNS non-legal recovery
[05/04 15:25:42    994s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2226.0M
[05/04 15:25:42    994s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.164, MEM:2226.0M
[05/04 15:25:42    994s] 
[05/04 15:25:42    995s] Begin: GigaOpt Optimization in post-eco TNS mode
[05/04 15:25:42    995s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[05/04 15:25:42    995s] *info: Marking 97 level shifter instances dont touch
[05/04 15:25:42    995s] *info: Marking 0 isolation instances dont touch
[05/04 15:25:42    995s] Info: 108 clock nets excluded from IPO operation.
[05/04 15:25:42    995s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:35.2/0:17:52.3 (0.9), mem = 2226.0M
[05/04 15:25:42    995s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.13
[05/04 15:25:42    995s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:25:42    995s] ### Creating PhyDesignMc. totSessionCpu=0:16:35 mem=2226.0M
[05/04 15:25:42    995s] OPERPROF: Starting DPlace-Init at level 1, MEM:2226.0M
[05/04 15:25:42    995s] z: 2, totalTracks: 1
[05/04 15:25:42    995s] z: 4, totalTracks: 1
[05/04 15:25:42    995s] z: 6, totalTracks: 1
[05/04 15:25:42    995s] z: 8, totalTracks: 1
[05/04 15:25:42    995s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/04 15:25:42    995s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2226.0M
[05/04 15:25:43    995s] OPERPROF:     Starting CMU at level 3, MEM:2226.0M
[05/04 15:25:43    995s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2226.0M
[05/04 15:25:43    995s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.150, MEM:2226.0M
[05/04 15:25:43    995s] 
[05/04 15:25:43    995s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2226.0MB).
[05/04 15:25:43    995s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.257, MEM:2226.0M
[05/04 15:25:43    995s] TotalInstCnt at PhyDesignMc Initialization: 47,200
[05/04 15:25:43    995s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:36 mem=2226.0M
[05/04 15:25:43    995s] ### Creating RouteCongInterface, started
[05/04 15:25:43    995s] 
[05/04 15:25:43    995s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/04 15:25:43    995s] 
[05/04 15:25:43    995s] #optDebug: {0, 1.200}
[05/04 15:25:43    995s] ### Creating RouteCongInterface, finished
[05/04 15:25:43    995s] ### Creating LA Mngr. totSessionCpu=0:16:36 mem=2226.0M
[05/04 15:25:43    995s] ### Creating LA Mngr, finished. totSessionCpu=0:16:36 mem=2226.0M
[05/04 15:25:43    996s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:25:47    999s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:25:47    999s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:25:47    999s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:25:47   1000s] *info: 108 clock nets excluded
[05/04 15:25:47   1000s] *info: Marking 97 level shifter instances dont touch
[05/04 15:25:47   1000s] *info: Marking 0 isolation instances dont touch
[05/04 15:25:47   1000s] *info: 3 special nets excluded.
[05/04 15:25:47   1000s] *info: 1044 no-driver nets excluded.
[05/04 15:25:47   1000s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:25:47   1000s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:25:47   1000s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:25:47   1000s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:25:47   1000s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:25:49   1001s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.50844.5
[05/04 15:25:49   1001s] PathGroup :  in2out  TargetSlack : 0 
[05/04 15:25:49   1001s] PathGroup :  in2reg  TargetSlack : 0 
[05/04 15:25:49   1001s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/04 15:25:49   1001s] PathGroup :  reg2out  TargetSlack : 0 
[05/04 15:25:49   1001s] PathGroup :  reg2reg  TargetSlack : 0 
[05/04 15:25:49   1002s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.808 Density 44.58
[05/04 15:25:49   1002s] Optimizer TNS Opt
[05/04 15:25:49   1002s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

[05/04 15:25:49   1002s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2245.1M
[05/04 15:25:49   1002s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2245.1M
[05/04 15:25:49   1002s] Active Path Group: in2out in2reg reg2out default 
[05/04 15:25:50   1002s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:25:50   1002s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:25:50   1002s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:25:50   1002s] |  -0.265|   -0.265|  -8.808|   -8.808|    44.58%|   0:00:01.0| 2261.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
[05/04 15:25:50   1002s] |  -0.265|   -0.265|  -8.808|   -8.808|    44.58%|   0:00:00.0| 2261.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
[05/04 15:25:50   1002s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:25:50   1002s] 
[05/04 15:25:50   1002s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2261.1M) ***
[05/04 15:25:50   1002s] 
[05/04 15:25:50   1002s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2261.1M) ***
[05/04 15:25:50   1002s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

[05/04 15:25:50   1002s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

[05/04 15:25:50   1002s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:25:50   1002s] Layer 9 has 1 constrained nets 
[05/04 15:25:50   1002s] **** End NDR-Layer Usage Statistics ****
[05/04 15:25:50   1002s] 
[05/04 15:25:50   1002s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2261.1M) ***
[05/04 15:25:50   1002s] 
[05/04 15:25:50   1002s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.50844.5
[05/04 15:25:50   1002s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2226.0M
[05/04 15:25:50   1002s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.162, MEM:2226.0M
[05/04 15:25:50   1002s] TotalInstCnt at PhyDesignMc Destruction: 47,200
[05/04 15:25:50   1002s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.13
[05/04 15:25:50   1002s] *** SetupOpt [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:16:42.8/0:17:59.9 (0.9), mem = 2226.0M
[05/04 15:25:50   1002s] 
[05/04 15:25:50   1002s] =============================================================================================
[05/04 15:25:50   1002s]  Step TAT Report for TnsOpt #3
[05/04 15:25:50   1002s] =============================================================================================
[05/04 15:25:50   1002s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:25:50   1002s] ---------------------------------------------------------------------------------------------
[05/04 15:25:50   1002s] [ SlackTraversorInit     ]      1   0:00:00.4  (   5.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:25:50   1002s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:50   1002s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   7.7 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:25:50   1002s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:25:50   1002s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:50   1002s] [ TransformInit          ]      1   0:00:05.7  (  74.5 % )     0:00:05.7 /  0:00:05.7    1.0
[05/04 15:25:50   1002s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/04 15:25:50   1002s] [ OptGetWeight           ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/04 15:25:50   1002s] [ OptEval                ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:50   1002s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:50   1002s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.9
[05/04 15:25:50   1002s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:50   1002s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:50   1002s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   41.0
[05/04 15:25:50   1002s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/04 15:25:50   1002s] [ MISC                   ]          0:00:00.7  (   9.7 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:25:50   1002s] ---------------------------------------------------------------------------------------------
[05/04 15:25:50   1002s]  TnsOpt #3 TOTAL                    0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.6    1.0
[05/04 15:25:50   1002s] ---------------------------------------------------------------------------------------------
[05/04 15:25:50   1002s] 
[05/04 15:25:50   1002s] End: GigaOpt Optimization in post-eco TNS mode
[05/04 15:25:51   1003s] 
[05/04 15:25:51   1003s] Active setup views:
[05/04 15:25:51   1003s]  func_worst_scenario
[05/04 15:25:51   1003s]   Dominating endpoints: 9422
[05/04 15:25:51   1003s]   Dominating TNS: -8.644
[05/04 15:25:51   1003s] 
[05/04 15:25:51   1003s]  test_worst_scenario
[05/04 15:25:51   1003s]   Dominating endpoints: 4460
[05/04 15:25:51   1003s]   Dominating TNS: -0.164
[05/04 15:25:51   1003s] 
[05/04 15:25:51   1004s] Extraction called for design 'ORCA_TOP' of instances=47240 and nets=50897 using extraction engine 'preRoute' .
[05/04 15:25:51   1004s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/04 15:25:51   1004s] Type 'man IMPEXT-3530' for more detail.
[05/04 15:25:51   1004s] PreRoute RC Extraction called for design ORCA_TOP.
[05/04 15:25:51   1004s] RC Extraction called in multi-corner(2) mode.
[05/04 15:25:51   1004s] RCMode: PreRoute
[05/04 15:25:51   1004s]       RC Corner Indexes            0       1   
[05/04 15:25:51   1004s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/04 15:25:51   1004s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/04 15:25:51   1004s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/04 15:25:51   1004s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/04 15:25:51   1004s] Shrink Factor                : 1.00000
[05/04 15:25:51   1004s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:25:51   1004s] Using capacitance table file ...
[05/04 15:25:51   1004s] RC Grid backup saved.
[05/04 15:25:51   1004s] LayerId::1 widthSet size::4
[05/04 15:25:51   1004s] LayerId::2 widthSet size::4
[05/04 15:25:51   1004s] LayerId::3 widthSet size::4
[05/04 15:25:51   1004s] LayerId::4 widthSet size::4
[05/04 15:25:51   1004s] LayerId::5 widthSet size::4
[05/04 15:25:51   1004s] LayerId::6 widthSet size::4
[05/04 15:25:51   1004s] LayerId::7 widthSet size::4
[05/04 15:25:51   1004s] LayerId::8 widthSet size::4
[05/04 15:25:51   1004s] LayerId::9 widthSet size::4
[05/04 15:25:51   1004s] LayerId::10 widthSet size::2
[05/04 15:25:51   1004s] Skipped RC grid update for preRoute extraction.
[05/04 15:25:51   1004s] Initializing multi-corner capacitance tables ... 
[05/04 15:25:51   1004s] Initializing multi-corner resistance tables ...
[05/04 15:25:52   1004s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309147 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.889900 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/04 15:25:52   1004s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2127.367M)
[05/04 15:25:52   1004s] Skewing Data Summary (End_of_FINAL)
[05/04 15:25:54   1006s] --------------------------------------------------
[05/04 15:25:54   1006s]  Total skewed count:0
[05/04 15:25:54   1006s] --------------------------------------------------
[05/04 15:25:54   1006s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2145.20 MB )
[05/04 15:25:54   1006s] (I)       Started Loading and Dumping File ( Curr Mem: 2145.20 MB )
[05/04 15:25:54   1006s] (I)       Reading DB...
[05/04 15:25:54   1006s] (I)       Read data from FE... (mem=2145.2M)
[05/04 15:25:54   1006s] (I)       Read nodes and places... (mem=2145.2M)
[05/04 15:25:54   1006s] (I)       Done Read nodes and places (cpu=0.060s, mem=2161.1M)
[05/04 15:25:54   1006s] (I)       Read nets... (mem=2161.1M)
[05/04 15:25:54   1007s] (I)       Done Read nets (cpu=0.200s, mem=2178.1M)
[05/04 15:25:54   1007s] (I)       Done Read data from FE (cpu=0.260s, mem=2178.1M)
[05/04 15:25:54   1007s] (I)       before initializing RouteDB syMemory usage = 2178.1 MB
[05/04 15:25:54   1007s] (I)       Build term to term wires: false
[05/04 15:25:54   1007s] (I)       Honor MSV route constraint: false
[05/04 15:25:54   1007s] (I)       Maximum routing layer  : 127
[05/04 15:25:54   1007s] (I)       Minimum routing layer  : 2
[05/04 15:25:54   1007s] (I)       Supply scale factor H  : 1.00
[05/04 15:25:54   1007s] (I)       Supply scale factor V  : 1.00
[05/04 15:25:54   1007s] (I)       Tracks used by clock wire: 0
[05/04 15:25:54   1007s] (I)       Reverse direction      : 
[05/04 15:25:54   1007s] (I)       Honor partition pin guides: true
[05/04 15:25:54   1007s] (I)       Route selected nets only: false
[05/04 15:25:54   1007s] (I)       Route secondary PG pins: false
[05/04 15:25:54   1007s] (I)       Second PG max fanout   : 2147483647
[05/04 15:25:54   1007s] (I)       Apply function for special wires: true
[05/04 15:25:54   1007s] (I)       Layer by layer blockage reading: true
[05/04 15:25:54   1007s] (I)       Offset calculation fix : true
[05/04 15:25:54   1007s] (I)       Route stripe layer range: 
[05/04 15:25:54   1007s] (I)       Honor partition fences : 
[05/04 15:25:54   1007s] (I)       Honor partition pin    : 
[05/04 15:25:54   1007s] (I)       Honor partition fences with feedthrough: 
[05/04 15:25:54   1007s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:25:54   1007s] (I)       Use row-based GCell size
[05/04 15:25:54   1007s] (I)       Use row-based GCell align
[05/04 15:25:54   1007s] (I)       GCell unit size   : 1672
[05/04 15:25:54   1007s] (I)       GCell multiplier  : 1
[05/04 15:25:54   1007s] (I)       GCell row height  : 1672
[05/04 15:25:54   1007s] (I)       Actual row height : 1672
[05/04 15:25:54   1007s] (I)       GCell align ref   : 10032 10032
[05/04 15:25:54   1007s] [NR-eGR] Track table information for default rule: 
[05/04 15:25:54   1007s] [NR-eGR] M1 has no routable track
[05/04 15:25:54   1007s] [NR-eGR] M2 has single uniform track structure
[05/04 15:25:54   1007s] [NR-eGR] M3 has single uniform track structure
[05/04 15:25:54   1007s] [NR-eGR] M4 has single uniform track structure
[05/04 15:25:54   1007s] [NR-eGR] M5 has single uniform track structure
[05/04 15:25:54   1007s] [NR-eGR] M6 has single uniform track structure
[05/04 15:25:54   1007s] [NR-eGR] M7 has single uniform track structure
[05/04 15:25:54   1007s] [NR-eGR] M8 has single uniform track structure
[05/04 15:25:54   1007s] [NR-eGR] M9 has single uniform track structure
[05/04 15:25:54   1007s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:25:54   1007s] (I)       ===========================================================================
[05/04 15:25:54   1007s] (I)       == Report All Rule Vias ==
[05/04 15:25:54   1007s] (I)       ===========================================================================
[05/04 15:25:54   1007s] (I)        Via Rule : (Default)
[05/04 15:25:54   1007s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:25:54   1007s] (I)       ---------------------------------------------------------------------------
[05/04 15:25:54   1007s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/04 15:25:54   1007s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:25:54   1007s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:25:54   1007s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:25:54   1007s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:25:54   1007s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:25:54   1007s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:25:54   1007s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:25:54   1007s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:25:54   1007s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:25:54   1007s] (I)       ===========================================================================
[05/04 15:25:54   1007s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2178.14 MB )
[05/04 15:25:54   1007s] [NR-eGR] Read 96879 PG shapes
[05/04 15:25:54   1007s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2178.14 MB )
[05/04 15:25:54   1007s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:25:54   1007s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:25:54   1007s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:25:54   1007s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:25:54   1007s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:25:54   1007s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:25:54   1007s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:25:54   1007s] (I)       readDataFromPlaceDB
[05/04 15:25:54   1007s] (I)       Read net information..
[05/04 15:25:54   1007s] [NR-eGR] Read numTotalNets=49823  numIgnoredNets=0
[05/04 15:25:54   1007s] (I)       Read testcase time = 0.030 seconds
[05/04 15:25:54   1007s] 
[05/04 15:25:54   1007s] (I)       early_global_route_priority property id does not exist.
[05/04 15:25:54   1007s] (I)       Start initializing grid graph
[05/04 15:25:54   1007s] (I)       End initializing grid graph
[05/04 15:25:54   1007s] (I)       Model blockages into capacity
[05/04 15:25:54   1007s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:25:54   1007s] (I)       Started Modeling ( Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Started Modeling Layer 1 ( Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Started Modeling Layer 2 ( Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:25:54   1007s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Started Modeling Layer 3 ( Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:25:54   1007s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Started Modeling Layer 4 ( Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:25:54   1007s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Started Modeling Layer 5 ( Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:25:54   1007s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Started Modeling Layer 6 ( Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:25:54   1007s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Started Modeling Layer 7 ( Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:25:54   1007s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Started Modeling Layer 8 ( Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:25:54   1007s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Started Modeling Layer 9 ( Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:25:54   1007s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Started Modeling Layer 10 ( Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:25:54   1007s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2189.17 MB )
[05/04 15:25:54   1007s] (I)       -- layer congestion ratio --
[05/04 15:25:54   1007s] (I)       Layer 1 : 0.100000
[05/04 15:25:54   1007s] (I)       Layer 2 : 0.700000
[05/04 15:25:54   1007s] (I)       Layer 3 : 0.700000
[05/04 15:25:54   1007s] (I)       Layer 4 : 0.700000
[05/04 15:25:54   1007s] (I)       Layer 5 : 0.700000
[05/04 15:25:54   1007s] (I)       Layer 6 : 0.700000
[05/04 15:25:54   1007s] (I)       Layer 7 : 0.700000
[05/04 15:25:54   1007s] (I)       Layer 8 : 0.700000
[05/04 15:25:54   1007s] (I)       Layer 9 : 0.700000
[05/04 15:25:54   1007s] (I)       Layer 10 : 0.700000
[05/04 15:25:54   1007s] (I)       ----------------------------
[05/04 15:25:54   1007s] (I)       Number of ignored nets = 0
[05/04 15:25:54   1007s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:25:54   1007s] (I)       Number of clock nets = 108.  Ignored: No
[05/04 15:25:54   1007s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:25:54   1007s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:25:54   1007s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:25:54   1007s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:25:54   1007s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:25:54   1007s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:25:54   1007s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:25:54   1007s] [NR-eGR] There are 108 clock nets ( 0 with NDR ).
[05/04 15:25:54   1007s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2189.2 MB
[05/04 15:25:54   1007s] (I)       Ndr track 0 does not exist
[05/04 15:25:54   1007s] (I)       Layer1  viaCost=300.00
[05/04 15:25:54   1007s] (I)       Layer2  viaCost=200.00
[05/04 15:25:54   1007s] (I)       Layer3  viaCost=100.00
[05/04 15:25:54   1007s] (I)       Layer4  viaCost=100.00
[05/04 15:25:54   1007s] (I)       Layer5  viaCost=100.00
[05/04 15:25:54   1007s] (I)       Layer6  viaCost=100.00
[05/04 15:25:54   1007s] (I)       Layer7  viaCost=100.00
[05/04 15:25:54   1007s] (I)       Layer8  viaCost=100.00
[05/04 15:25:54   1007s] (I)       Layer9  viaCost=300.00
[05/04 15:25:54   1007s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:25:54   1007s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:25:54   1007s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:25:54   1007s] (I)       Site width          :   152  (dbu)
[05/04 15:25:54   1007s] (I)       Row height          :  1672  (dbu)
[05/04 15:25:54   1007s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:25:54   1007s] (I)       GCell width         :  1672  (dbu)
[05/04 15:25:54   1007s] (I)       GCell height        :  1672  (dbu)
[05/04 15:25:54   1007s] (I)       Grid                :   491   443    10
[05/04 15:25:54   1007s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:25:54   1007s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:25:54   1007s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:25:54   1007s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:25:54   1007s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:25:54   1007s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:25:54   1007s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:25:54   1007s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:25:54   1007s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:25:54   1007s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:25:54   1007s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:25:54   1007s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:25:54   1007s] (I)       --------------------------------------------------------
[05/04 15:25:54   1007s] 
[05/04 15:25:54   1007s] [NR-eGR] ============ Routing rule table ============
[05/04 15:25:54   1007s] [NR-eGR] Rule id: 0  Nets: 49823 
[05/04 15:25:54   1007s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:25:54   1007s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:25:54   1007s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:25:54   1007s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:25:54   1007s] [NR-eGR] ========================================
[05/04 15:25:54   1007s] [NR-eGR] 
[05/04 15:25:54   1007s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:25:54   1007s] (I)       blocked tracks on layer2 : = 1002989 / 2389542 (41.97%)
[05/04 15:25:54   1007s] (I)       blocked tracks on layer3 : = 475585 / 1195094 (39.79%)
[05/04 15:25:54   1007s] (I)       blocked tracks on layer4 : = 501940 / 1194771 (42.01%)
[05/04 15:25:54   1007s] (I)       blocked tracks on layer5 : = 246092 / 597056 (41.22%)
[05/04 15:25:54   1007s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:25:54   1007s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:25:54   1007s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:25:54   1007s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:25:54   1007s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:25:54   1007s] (I)       After initializing earlyGlobalRoute syMemory usage = 2197.9 MB
[05/04 15:25:54   1007s] (I)       Finished Loading and Dumping File ( CPU: 0.50 sec, Real: 0.51 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:54   1007s] (I)       Started Global Routing ( Curr Mem: 2197.89 MB )
[05/04 15:25:54   1007s] (I)       ============= Initialization =============
[05/04 15:25:54   1007s] (I)       totalPins=181750  totalGlobalPin=178337 (98.12%)
[05/04 15:25:54   1007s] (I)       Started Build MST ( Curr Mem: 2197.89 MB )
[05/04 15:25:54   1007s] (I)       Generate topology with single threads
[05/04 15:25:55   1007s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       total 2D Cap : 4559493 = (1494409 H, 3065084 V)
[05/04 15:25:55   1007s] [NR-eGR] Layer group 1: route 49823 net(s) in layer range [2, 10]
[05/04 15:25:55   1007s] (I)       ============  Phase 1a Route ============
[05/04 15:25:55   1007s] (I)       Started Phase 1a ( Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:25:55   1007s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Usage: 578941 = (281811 H, 297130 V) = (18.86% H, 9.69% V) = (4.712e+05um H, 4.968e+05um V)
[05/04 15:25:55   1007s] (I)       
[05/04 15:25:55   1007s] (I)       ============  Phase 1b Route ============
[05/04 15:25:55   1007s] (I)       Started Phase 1b ( Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Usage: 579224 = (281910 H, 297314 V) = (18.86% H, 9.70% V) = (4.714e+05um H, 4.971e+05um V)
[05/04 15:25:55   1007s] (I)       
[05/04 15:25:55   1007s] (I)       earlyGlobalRoute overflow of layer group 1: 0.78% H + 0.18% V. EstWL: 9.684625e+05um
[05/04 15:25:55   1007s] (I)       Congestion metric : 0.78%H 0.18%V, 0.96%HV
[05/04 15:25:55   1007s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:25:55   1007s] (I)       ============  Phase 1c Route ============
[05/04 15:25:55   1007s] (I)       Started Phase 1c ( Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Level2 Grid: 99 x 89
[05/04 15:25:55   1007s] (I)       Started Two Level Routing ( Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Usage: 579526 = (281943 H, 297583 V) = (18.87% H, 9.71% V) = (4.714e+05um H, 4.976e+05um V)
[05/04 15:25:55   1007s] (I)       
[05/04 15:25:55   1007s] (I)       ============  Phase 1d Route ============
[05/04 15:25:55   1007s] (I)       Started Phase 1d ( Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Usage: 579548 = (281954 H, 297594 V) = (18.87% H, 9.71% V) = (4.714e+05um H, 4.976e+05um V)
[05/04 15:25:55   1007s] (I)       
[05/04 15:25:55   1007s] (I)       ============  Phase 1e Route ============
[05/04 15:25:55   1007s] (I)       Started Phase 1e ( Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Usage: 579548 = (281954 H, 297594 V) = (18.87% H, 9.71% V) = (4.714e+05um H, 4.976e+05um V)
[05/04 15:25:55   1007s] (I)       
[05/04 15:25:55   1007s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.61% H + 0.04% V. EstWL: 9.690043e+05um
[05/04 15:25:55   1007s] [NR-eGR] 
[05/04 15:25:55   1007s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:55   1007s] (I)       Running layer assignment with 1 threads
[05/04 15:25:55   1008s] (I)       Finished Phase 1l ( CPU: 0.41 sec, Real: 0.42 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:55   1008s] (I)       ============  Phase 1l Route ============
[05/04 15:25:55   1008s] (I)       
[05/04 15:25:55   1008s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:25:55   1008s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:25:55   1008s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:25:55   1008s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[05/04 15:25:55   1008s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:25:55   1008s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:25:55   1008s] [NR-eGR]      M2  (2)       207( 0.15%)        21( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[05/04 15:25:55   1008s] [NR-eGR]      M3  (3)      1356( 1.01%)       164( 0.12%)        40( 0.03%)         1( 0.00%)   ( 1.16%) 
[05/04 15:25:55   1008s] [NR-eGR]      M4  (4)        33( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/04 15:25:55   1008s] [NR-eGR]      M5  (5)       400( 0.30%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[05/04 15:25:55   1008s] [NR-eGR]      M6  (6)        48( 0.02%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/04 15:25:55   1008s] [NR-eGR]      M7  (7)       583( 0.28%)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[05/04 15:25:55   1008s] [NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:25:55   1008s] [NR-eGR]      M9  (9)       215( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[05/04 15:25:55   1008s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:25:55   1008s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:25:55   1008s] [NR-eGR] Total             2843( 0.21%)       195( 0.01%)        40( 0.00%)         1( 0.00%)   ( 0.22%) 
[05/04 15:25:55   1008s] [NR-eGR] 
[05/04 15:25:55   1008s] (I)       Finished Global Routing ( CPU: 1.01 sec, Real: 1.01 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:55   1008s] (I)       total 2D Cap : 4581759 = (1501946 H, 3079813 V)
[05/04 15:25:55   1008s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.49% H + 0.00% V
[05/04 15:25:55   1008s] [NR-eGR] Overflow after earlyGlobalRoute 0.57% H + 0.00% V
[05/04 15:25:56   1008s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.61 sec, Real: 1.60 sec, Curr Mem: 2197.89 MB )
[05/04 15:25:56   1008s] OPERPROF: Starting HotSpotCal at level 1, MEM:2197.9M
[05/04 15:25:56   1008s] [hotspot] +------------+---------------+---------------+
[05/04 15:25:56   1008s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:25:56   1008s] [hotspot] +------------+---------------+---------------+
[05/04 15:25:56   1008s] [hotspot] | normalized |          3.41 |          7.48 |
[05/04 15:25:56   1008s] [hotspot] +------------+---------------+---------------+
[05/04 15:25:56   1008s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.41, normalized total congestion hotspot area = 7.48 (area is in unit of 4 std-cell row bins)
[05/04 15:25:56   1008s] [hotspot] max/total 3.41/7.48, big hotspot (>10) total 0.00
[05/04 15:25:56   1008s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:25:56   1008s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:25:56   1008s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:25:56   1008s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:25:56   1008s] [hotspot] |  1  |   280.90    93.63   307.65   120.38 |        3.15   |
[05/04 15:25:56   1008s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:25:56   1008s] [hotspot] |  2  |   200.64    93.63   227.39   120.38 |        2.75   |
[05/04 15:25:56   1008s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:25:56   1008s] [hotspot] |  3  |   227.39    93.63   254.14   120.38 |        0.79   |
[05/04 15:25:56   1008s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:25:56   1008s] [hotspot] |  4  |    93.63    93.63   120.38   120.38 |        0.52   |
[05/04 15:25:56   1008s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:25:56   1008s] [hotspot] |  5  |   173.89    93.63   200.64   120.38 |        0.26   |
[05/04 15:25:56   1008s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:25:56   1008s] Top 5 hotspots total area: 7.48
[05/04 15:25:56   1008s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.018, MEM:2197.9M
[05/04 15:25:56   1008s] Starting delay calculation for Setup views
[05/04 15:25:56   1008s] #################################################################################
[05/04 15:25:56   1008s] # Design Stage: PreRoute
[05/04 15:25:56   1008s] # Design Name: ORCA_TOP
[05/04 15:25:56   1008s] # Design Mode: 90nm
[05/04 15:25:56   1008s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:25:56   1008s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:25:56   1008s] # Signoff Settings: SI Off 
[05/04 15:25:56   1008s] #################################################################################
[05/04 15:25:57   1009s] Calculate delays in BcWc mode...
[05/04 15:25:57   1009s] Calculate delays in BcWc mode...
[05/04 15:25:57   1010s] Topological Sorting (REAL = 0:00:00.0, MEM = 2187.9M, InitMEM = 2187.9M)
[05/04 15:25:57   1010s] Start delay calculation (fullDC) (1 T). (MEM=2187.89)
[05/04 15:25:58   1010s] End AAE Lib Interpolated Model. (MEM=2199.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:26:12   1024s] Total number of fetched objects 54992
[05/04 15:26:12   1025s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/04 15:26:12   1025s] End delay calculation. (MEM=2237.66 CPU=0:00:11.0 REAL=0:00:11.0)
[05/04 15:26:12   1025s] End delay calculation (fullDC). (MEM=2237.66 CPU=0:00:15.1 REAL=0:00:15.0)
[05/04 15:26:12   1025s] *** CDM Built up (cpu=0:00:16.7  real=0:00:16.0  mem= 2237.7M) ***
[05/04 15:26:15   1027s] *** Done Building Timing Graph (cpu=0:00:19.5 real=0:00:19.0 totSessionCpu=0:17:08 mem=2237.7M)
[05/04 15:26:16   1029s] **WARN: (IMPOPT-3555):	Final critical path includes at least one clock net connected to an output port. This may limit optimization capabilities. To stop CTE clock phase propagation on these ports, you can use `set_global timing_set_clock_source_to_output_as_data true`.
[05/04 15:26:16   1029s] Reported timing to dir ./timingReports
[05/04 15:26:16   1029s] **optDesign ... cpu = 0:09:57, real = 0:09:57, mem = 1787.6M, totSessionCpu=0:17:09 **
[05/04 15:26:16   1029s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2162.7M
[05/04 15:26:16   1029s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.180, REAL:0.180, MEM:2162.7M
[05/04 15:26:17   1029s] 
[05/04 15:26:23   1034s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.265  | -0.004  |  0.162  |  0.218  |  0.165  | -0.265  |  0.638  |
|           TNS (ns):| -8.487  | -0.023  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|    Violating Paths:|   40    |    8    |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.476%
Routing Overflow: 0.57% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:10:03, real = 0:10:04, mem = 1782.1M, totSessionCpu=0:17:15 **
[05/04 15:26:23   1034s] Deleting Cell Server ...
[05/04 15:26:23   1034s] Deleting Lib Analyzer.
[05/04 15:26:23   1034s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/04 15:26:23   1034s] Type 'man IMPOPT-3195' for more detail.
[05/04 15:26:23   1034s] *** Finished optDesign ***
[05/04 15:26:23   1034s] 
[05/04 15:26:23   1034s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:10:43 real=  0:10:44)
[05/04 15:26:23   1034s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.7 real=0:00:04.7)
[05/04 15:26:23   1034s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:24 real=  0:01:24)
[05/04 15:26:23   1034s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:09 real=  0:01:09)
[05/04 15:26:23   1034s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:02:41 real=  0:02:41)
[05/04 15:26:23   1034s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:37.4 real=0:00:37.4)
[05/04 15:26:23   1034s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:13.8 real=0:00:13.8)
[05/04 15:26:23   1034s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:39.5 real=0:00:39.5)
[05/04 15:26:23   1034s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/04 15:26:23   1034s] Info: pop threads available for lower-level modules during optimization.
[05/04 15:26:23   1034s] clean pInstBBox. size 0
[05/04 15:26:23   1035s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/04 15:26:23   1035s] All LLGs are deleted
[05/04 15:26:23   1035s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2162.7M
[05/04 15:26:23   1035s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2153.9M
[05/04 15:26:23   1035s] #optDebug: fT-D <X 1 0 0 0>
[05/04 15:26:23   1035s] VSMManager cleared!
[05/04 15:26:23   1035s] **place_opt_design ... cpu = 0:15:50, real = 0:15:50, mem = 2075.9M **
[05/04 15:26:23   1035s] *** Finished GigaPlace ***
[05/04 15:26:24   1035s] 
[05/04 15:26:24   1035s] *** Summary of all messages that are not suppressed in this session:
[05/04 15:26:24   1035s] Severity  ID               Count  Summary                                  
[05/04 15:26:24   1035s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/04 15:26:24   1035s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/04 15:26:24   1035s] WARNING   IMPSC-1138         114  In scan chain "%s" DEF ordered section, ...
[05/04 15:26:24   1035s] WARNING   IMPSC-1750           2  scanReorder is running on autoFlow mode,...
[05/04 15:26:24   1035s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/04 15:26:24   1035s] WARNING   IMPOPT-3555          1  Final critical path includes at least on...
[05/04 15:26:24   1035s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/04 15:26:24   1035s] *** Message Summary: 124 warning(s), 0 error(s)
[05/04 15:26:24   1035s] 
[05/04 15:26:24   1035s] 
[05/04 15:26:24   1035s] =============================================================================================
[05/04 15:26:24   1035s]  Final TAT Report for place_opt_design
[05/04 15:26:24   1035s] =============================================================================================
[05/04 15:26:24   1035s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:26:24   1035s] ---------------------------------------------------------------------------------------------
[05/04 15:26:24   1035s] [ WnsOpt                 ]      2   0:00:42.2  (   4.4 % )     0:00:49.4 /  0:00:49.5    1.0
[05/04 15:26:24   1035s] [ TnsOpt                 ]      3   0:00:25.0  (   2.6 % )     0:00:28.6 /  0:00:28.6    1.0
[05/04 15:26:24   1035s] [ GlobalOpt              ]      1   0:01:24.0  (   8.8 % )     0:01:24.0 /  0:01:24.1    1.0
[05/04 15:26:24   1035s] [ DrvOpt                 ]      4   0:01:26.0  (   9.0 % )     0:01:33.9 /  0:01:34.0    1.0
[05/04 15:26:24   1035s] [ SimplifyNetlist        ]      1   0:00:04.7  (   0.5 % )     0:00:04.7 /  0:00:04.7    1.0
[05/04 15:26:24   1035s] [ AreaOpt                ]      2   0:01:03.3  (   6.7 % )     0:01:06.6 /  0:01:06.7    1.0
[05/04 15:26:24   1035s] [ ViewPruning            ]      8   0:00:04.5  (   0.5 % )     0:00:04.5 /  0:00:04.6    1.0
[05/04 15:26:24   1035s] [ IncrReplace            ]      1   0:02:40.7  (  16.9 % )     0:02:40.7 /  0:02:40.7    1.0
[05/04 15:26:24   1035s] [ RefinePlace            ]      6   0:00:22.1  (   2.3 % )     0:00:22.1 /  0:00:22.1    1.0
[05/04 15:26:24   1035s] [ TimingUpdate           ]      5   0:00:04.6  (   0.5 % )     0:00:38.1 /  0:00:38.2    1.0
[05/04 15:26:24   1035s] [ FullDelayCalc          ]      2   0:00:33.5  (   3.5 % )     0:00:33.5 /  0:00:33.6    1.0
[05/04 15:26:24   1035s] [ OptSummaryReport       ]      3   0:00:01.4  (   0.1 % )     0:00:32.1 /  0:00:30.8    1.0
[05/04 15:26:24   1035s] [ TimingReport           ]      3   0:00:01.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[05/04 15:26:24   1035s] [ DrvReport              ]      3   0:00:10.7  (   1.1 % )     0:00:10.7 /  0:00:09.4    0.9
[05/04 15:26:24   1035s] [ GenerateReports        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/04 15:26:24   1035s] [ MISC                   ]          0:06:46.2  (  42.8 % )     0:06:46.2 /  0:06:46.7    1.0
[05/04 15:26:24   1035s] ---------------------------------------------------------------------------------------------
[05/04 15:26:24   1035s]  place_opt_design TOTAL             0:15:50.2  ( 100.0 % )     0:15:50.2 /  0:15:49.9    1.0
[05/04 15:26:24   1035s] ---------------------------------------------------------------------------------------------
[05/04 15:26:24   1035s] 
[05/04 15:26:24   1035s] <CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.2d.rpt { reportCongestion -hotSpot -overflow -includeBlockage }
[05/04 15:26:24   1035s] <CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.3d.rpt { reportCongestion -hotSpot -overflow -includeBlockage -3d }
[05/04 15:26:24   1035s] <CMD> timeDesign -preCTS -prefix place -outDir ../reports/ORCA_TOP.innovus -expandedViews
[05/04 15:26:24   1035s] #optDebug: fT-S <1 1 0 0 0>
[05/04 15:26:24   1035s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2075.9M
[05/04 15:26:24   1035s] All LLGs are deleted
[05/04 15:26:24   1035s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2075.9M
[05/04 15:26:24   1035s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2075.9M
[05/04 15:26:24   1035s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2075.9M
[05/04 15:26:24   1035s] Start to check current routing status for nets...
[05/04 15:26:25   1036s] All nets are already routed correctly.
[05/04 15:26:25   1036s] End to check current routing status for nets (mem=2075.9M)
[05/04 15:26:25   1036s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2075.9M
[05/04 15:26:25   1036s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2075.9M
[05/04 15:26:25   1036s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2085.9M
[05/04 15:26:25   1036s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.082, MEM:2085.9M
[05/04 15:26:25   1036s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2085.9M
[05/04 15:26:25   1036s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2085.9M
[05/04 15:26:25   1036s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.240, REAL:0.239, MEM:2085.9M
[05/04 15:26:25   1036s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.270, REAL:0.275, MEM:2085.9M
[05/04 15:26:25   1036s] 
[05/04 15:26:25   1036s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2085.9M
[05/04 15:26:25   1036s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.004, MEM:2075.9M
[05/04 15:26:36   1045s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.265  | -0.004  |  0.162  |  0.218  |  0.165  | -0.265  |  0.638  |
|           TNS (ns):| -8.487  | -0.023  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|    Violating Paths:|   40    |    8    |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario | -0.265  |  0.171  |  0.162  |  0.701  |  0.165  | -0.265  | 14.464  |
|                    | -8.464  |  0.000  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|                    |   32    |    0    |    0    |    0    |    0    |   32    |    0    |
|                    |  5986   |  5812   |    8    |   54    |   116   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario | -0.265  | -0.004  |  0.662  |  0.218  |  0.165  | -0.265  |  0.638  |
|                    | -8.487  | -0.023  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|                    |   40    |    8    |    0    |    0    |    0    |   32    |    0    |
|                    |  9876   |  9640   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.476%
Routing Overflow: 0.57% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
[05/04 15:26:36   1045s] Total CPU time: 10.55 sec
[05/04 15:26:36   1045s] Total Real time: 12.0 sec
[05/04 15:26:36   1045s] Total Memory Usage: 2076.070312 Mbytes
[05/04 15:26:36   1045s] 
[05/04 15:26:36   1045s] =============================================================================================
[05/04 15:26:36   1045s]  Final TAT Report for timeDesign
[05/04 15:26:36   1045s] =============================================================================================
[05/04 15:26:36   1045s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:26:36   1045s] ---------------------------------------------------------------------------------------------
[05/04 15:26:36   1045s] [ TimingUpdate           ]      1   0:00:02.8  (  23.7 % )     0:00:02.8 /  0:00:02.8    1.0
[05/04 15:26:36   1045s] [ OptSummaryReport       ]      1   0:00:00.6  (   5.1 % )     0:00:11.3 /  0:00:09.9    0.9
[05/04 15:26:36   1045s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[05/04 15:26:36   1045s] [ DrvReport              ]      1   0:00:01.3  (  11.0 % )     0:00:05.8 /  0:00:04.5    0.8
[05/04 15:26:36   1045s] [ GenerateReports        ]      1   0:00:00.8  (   6.4 % )     0:00:00.8 /  0:00:00.7    0.9
[05/04 15:26:36   1045s] [ ReportTranViolation    ]      1   0:00:00.4  (   3.8 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:26:36   1045s] [ ReportCapViolation     ]      1   0:00:01.1  (   9.4 % )     0:00:01.1 /  0:00:01.1    1.0
[05/04 15:26:36   1045s] [ ReportFanoutViolation  ]      1   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:26:36   1045s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:26:36   1045s] [ GenerateDrvReportData  ]      1   0:00:02.6  (  22.5 % )     0:00:02.6 /  0:00:02.6    1.0
[05/04 15:26:36   1045s] [ ReportAnalysisSummary  ]      6   0:00:01.3  (  11.5 % )     0:00:01.3 /  0:00:01.3    1.0
[05/04 15:26:36   1045s] [ MISC                   ]          0:00:00.5  (   3.9 % )     0:00:00.5 /  0:00:00.4    1.0
[05/04 15:26:36   1045s] ---------------------------------------------------------------------------------------------
[05/04 15:26:36   1045s]  timeDesign TOTAL                   0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:10.4    0.9
[05/04 15:26:36   1045s] ---------------------------------------------------------------------------------------------
[05/04 15:26:36   1045s] 
[05/04 15:26:36   1045s] Info: pop threads available for lower-level modules during optimization.
[05/04 15:26:36   1045s] <CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.density.rpt { reportDensityMap }
[05/04 15:26:37   1046s] <CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.place.summary.rpt
[05/04 15:26:37   1046s] Start to collect the design information.
[05/04 15:26:37   1046s] Build netlist information for Cell ORCA_TOP.
[05/04 15:26:37   1046s] Finished collecting the design information.
[05/04 15:26:37   1046s] Generating macro cells used in the design report.
[05/04 15:26:37   1046s] Generating standard cells used in the design report.
[05/04 15:26:37   1046s] Analyze library ... 
[05/04 15:26:37   1046s] Analyze netlist ... 
[05/04 15:26:37   1046s] Generating HFO information report.
[05/04 15:26:37   1046s] Generate no-driven nets information report.
[05/04 15:26:37   1046s] Analyze timing ... 
[05/04 15:26:37   1046s] Analyze floorplan/placement ... 
[05/04 15:26:37   1046s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2076.1M
[05/04 15:26:37   1046s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2076.1M
[05/04 15:26:37   1047s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2084.9M
[05/04 15:26:37   1047s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.081, MEM:2084.9M
[05/04 15:26:37   1047s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.230, REAL:0.234, MEM:2084.9M
[05/04 15:26:37   1047s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.260, REAL:0.261, MEM:2084.9M
[05/04 15:26:37   1047s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2084.9M
[05/04 15:26:37   1047s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:2076.1M
[05/04 15:26:37   1047s] Analysis Routing ...
[05/04 15:26:37   1047s] Report saved in file ../reports/ORCA_TOP.innovus.place.summary.rpt.
[05/04 15:26:37   1047s] <CMD> saveDesign ORCA_TOP_place.innovus
[05/04 15:26:37   1047s] #% Begin save design ... (date=05/04 15:26:37, mem=1671.0M)
[05/04 15:26:37   1047s] % Begin Save ccopt configuration ... (date=05/04 15:26:37, mem=1671.0M)
[05/04 15:26:37   1047s] % End Save ccopt configuration ... (date=05/04 15:26:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1671.2M, current mem=1671.2M)
[05/04 15:26:37   1047s] % Begin Save netlist data ... (date=05/04 15:26:37, mem=1671.2M)
[05/04 15:26:37   1047s] Writing Binary DB to ORCA_TOP_place.innovus.dat/ORCA_TOP.v.bin in single-threaded mode...
[05/04 15:26:38   1047s] % End Save netlist data ... (date=05/04 15:26:37, total cpu=0:00:00.1, real=0:00:01.0, peak res=1671.2M, current mem=1671.2M)
[05/04 15:26:38   1047s] Saving congestion map file ORCA_TOP_place.innovus.dat/ORCA_TOP.route.congmap.gz ...
[05/04 15:26:38   1047s] % Begin Save AAE data ... (date=05/04 15:26:38, mem=1672.1M)
[05/04 15:26:38   1047s] Saving AAE Data ...
[05/04 15:26:38   1047s] % End Save AAE data ... (date=05/04 15:26:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1672.1M, current mem=1672.1M)
[05/04 15:26:40   1049s] % Begin Save clock tree data ... (date=05/04 15:26:40, mem=1672.1M)
[05/04 15:26:40   1049s] % End Save clock tree data ... (date=05/04 15:26:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1672.1M, current mem=1672.1M)
[05/04 15:26:40   1049s] Saving preference file ORCA_TOP_place.innovus.dat/gui.pref.tcl ...
[05/04 15:26:40   1049s] Saving mode setting ...
[05/04 15:26:40   1049s] Saving global file ...
[05/04 15:26:40   1049s] % Begin Save floorplan data ... (date=05/04 15:26:40, mem=1672.2M)
[05/04 15:26:40   1049s] Saving floorplan file ...
[05/04 15:26:41   1049s] % End Save floorplan data ... (date=05/04 15:26:41, total cpu=0:00:00.2, real=0:00:01.0, peak res=1672.2M, current mem=1672.1M)
[05/04 15:26:41   1049s] Saving PG file ORCA_TOP_place.innovus.dat/ORCA_TOP.pg.gz
[05/04 15:26:41   1049s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2076.1M) ***
[05/04 15:26:41   1049s] Saving Drc markers ...
[05/04 15:26:41   1049s] ... No Drc file written since there is no markers found.
[05/04 15:26:41   1049s] % Begin Save placement data ... (date=05/04 15:26:41, mem=1672.1M)
[05/04 15:26:41   1049s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/04 15:26:41   1049s] Save Adaptive View Pruing View Names to Binary file
[05/04 15:26:41   1049s] func_worst_scenario
[05/04 15:26:41   1049s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2079.1M) ***
[05/04 15:26:41   1049s] % End Save placement data ... (date=05/04 15:26:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1672.1M, current mem=1672.1M)
[05/04 15:26:41   1049s] % Begin Save routing data ... (date=05/04 15:26:41, mem=1672.1M)
[05/04 15:26:41   1049s] Saving route file ...
[05/04 15:26:42   1050s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2076.1M) ***
[05/04 15:26:42   1050s] % End Save routing data ... (date=05/04 15:26:42, total cpu=0:00:00.6, real=0:00:01.0, peak res=1672.4M, current mem=1672.4M)
[05/04 15:26:42   1050s] Saving SCANDEF file ...
[05/04 15:26:42   1050s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:26:42   1050s] Summary for sequential cells identification: 
[05/04 15:26:42   1050s]   Identified SBFF number: 126
[05/04 15:26:42   1050s]   Identified MBFF number: 0
[05/04 15:26:42   1050s]   Identified SB Latch number: 0
[05/04 15:26:42   1050s]   Identified MB Latch number: 0
[05/04 15:26:42   1050s]   Not identified SBFF number: 180
[05/04 15:26:42   1050s]   Not identified MBFF number: 0
[05/04 15:26:42   1050s]   Not identified SB Latch number: 0
[05/04 15:26:42   1050s]   Not identified MB Latch number: 0
[05/04 15:26:42   1050s]   Number of sequential cells which are not FFs: 78
[05/04 15:26:42   1050s]  Visiting view : test_worst_scenario
[05/04 15:26:42   1050s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:26:42   1050s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:26:42   1050s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:26:42   1050s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:26:42   1050s]  Visiting view : func_worst_scenario
[05/04 15:26:42   1050s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:26:42   1050s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:26:42   1050s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:26:42   1050s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:26:42   1050s]  Visiting view : test_best_scenario
[05/04 15:26:42   1050s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:26:42   1050s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:26:42   1050s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:26:42   1050s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:26:42   1050s]  Visiting view : func_best_scenario
[05/04 15:26:42   1050s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:26:42   1050s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:26:42   1050s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:26:42   1050s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:26:42   1050s]  Setting StdDelay to 10.90
[05/04 15:26:42   1050s] Creating Cell Server, finished. 
[05/04 15:26:42   1050s] 
[05/04 15:26:42   1050s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/04 15:26:42   1050s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:26:42   1050s] Start applying DEF ordered sections ...
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_8_" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_3_" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_11_" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_15_" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_9_" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_13_" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_98" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/04 15:26:42   1050s] Type 'man IMPSC-1138' for more detail.
[05/04 15:26:42   1050s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/04 15:26:42   1050s] To increase the message display limit, refer to the product command reference manual.
[05/04 15:26:42   1050s] Successfully applied all DEF ordered sections.
[05/04 15:26:42   1050s] *** Scan Sanity Check Summary:
[05/04 15:26:42   1050s] *** 5 scan chains passed sanity check.
[05/04 15:26:42   1050s] Saving property file ORCA_TOP_place.innovus.dat/ORCA_TOP.prop
[05/04 15:26:42   1050s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2270.1M) ***
[05/04 15:26:42   1050s] Saving rc congestion map ORCA_TOP_place.innovus.dat/ORCA_TOP.congmap.gz ...
[05/04 15:26:43   1050s] Saving power intent database ...
[05/04 15:26:43   1050s] % Begin Save power constraints data ... (date=05/04 15:26:43, mem=1671.2M)
[05/04 15:26:43   1050s] % End Save power constraints data ... (date=05/04 15:26:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1671.2M, current mem=1671.2M)
[05/04 15:26:45   1052s] Generated self-contained design ORCA_TOP_place.innovus.dat
[05/04 15:26:46   1052s] #% End save design ... (date=05/04 15:26:46, total cpu=0:00:05.2, real=0:00:09.0, peak res=1672.4M, current mem=1671.7M)
[05/04 15:26:46   1052s] 
[05/04 15:26:46   1052s] *** Summary of all messages that are not suppressed in this session:
[05/04 15:26:46   1052s] Severity  ID               Count  Summary                                  
[05/04 15:26:46   1052s] WARNING   IMPSC-1138          72  In scan chain "%s" DEF ordered section, ...
[05/04 15:26:46   1052s] *** Message Summary: 72 warning(s), 0 error(s)
[05/04 15:26:46   1052s] 
[05/04 15:26:46   1052s] <CMD> setDesignMode -process 28
[05/04 15:26:46   1052s] ##  Process: 28            (User Set)               
[05/04 15:26:46   1052s] ##     Node: (not set)                           
[05/04 15:26:46   1052s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/04 15:26:46   1052s] Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/04 15:26:46   1052s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/04 15:26:46   1052s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/04 15:26:46   1052s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/04 15:26:46   1052s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/04 15:26:46   1052s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/04 15:26:46   1052s] Type 'man IMPEXT-6191' for more detail.
[05/04 15:26:46   1052s] <CMD> setOptMode -usefulSkew false
[05/04 15:26:46   1052s] <CMD> setOptMode -usefulSkewCCOpt none
[05/04 15:26:46   1052s] <CMD> setOptMode -usefulSkewPostRoute false
[05/04 15:26:46   1052s] <CMD> setOptMode -usefulSkewPreCTS false
[05/04 15:26:46   1052s] <CMD> set_ccopt_property update_io_latency false
[05/04 15:26:46   1052s] <CMD> set_ccopt_property routing_top_min_fanout 10000
[05/04 15:26:46   1052s] <CMD> add_ndr -name CTS_RULE -spacing {M1 0.1 M2:M8 0.112 } -width_multiplier {M3:M8 2 } -generate_via
[05/04 15:26:46   1052s] Start generating vias ...
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA5" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA6" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA7" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA8" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIARDL" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] Generating vias for nondefault rule CTS_RULE ...
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA5" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA6" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA7" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA8" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIARDL" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/04 15:26:46   1052s] Type 'man IMPRM-143' for more detail.
[05/04 15:26:46   1052s] **WARN: (EMS-27):	Message (IMPRM-143) has exceeded the current message display limit of 20.
[05/04 15:26:46   1052s] To increase the message display limit, refer to the product command reference manual.
[05/04 15:26:46   1052s] Total 72 vias added to nondefault rule CTS_RULE
[05/04 15:26:46   1052s] Via generation for nondefault rule CTS_RULE completed.
[05/04 15:26:46   1052s] Via generation completed successfully.
[05/04 15:26:46   1052s] <CMD> create_route_type -name top_type -non_default_rule CTS_RULE -top_preferred_layer M8 -bottom_preferred_layer M7
[05/04 15:26:46   1052s] <CMD> set_ccopt_property -net_type top route_type top_type
[05/04 15:26:46   1052s] <CMD> create_route_type -name trunk_type -non_default_rule CTS_RULE -top_preferred_layer M6 -bottom_preferred_layer M5
[05/04 15:26:46   1052s] <CMD> set_ccopt_property -net_type trunk route_type trunk_type
[05/04 15:26:46   1053s] <CMD> setNanoRouteMode -droutePostRouteSpreadWire false
[05/04 15:26:46   1053s] ### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.cts.tcl' ...
[05/04 15:26:46   1053s] # set_ccopt_property use_inverters false 
<CMD> set_ccopt_property use_inverters false
[05/04 15:26:46   1053s] # set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
<CMD> set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
[05/04 15:26:46   1053s] ### End verbose source output for '../scripts/ORCA_TOP.pre.cts.tcl'.
[05/04 15:26:46   1053s] <CMD> ccopt_design
[05/04 15:26:46   1053s] #% Begin ccopt_design (date=05/04 15:26:46, mem=1611.9M)
[05/04 15:26:46   1053s] Setting ::DelayCal::PrerouteDcFastMode 0
[05/04 15:26:46   1053s] Runtime...
[05/04 15:26:46   1053s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[05/04 15:26:46   1053s] (ccopt_design): create_ccopt_clock_tree_spec
[05/04 15:26:46   1053s] Creating clock tree spec for modes (timing configs): test_worst_mode func_worst_mode test_best_mode func_best_mode
[05/04 15:26:46   1053s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/04 15:26:46   1053s] Reset timing graph...
[05/04 15:26:46   1053s] Ignoring AAE DB Resetting ...
[05/04 15:26:46   1053s] Reset timing graph done.
[05/04 15:26:46   1053s] Ignoring AAE DB Resetting ...
[05/04 15:26:50   1056s] Analyzing clock structure...
[05/04 15:26:50   1056s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/04 15:26:50   1056s] Type 'man IMPCCOPT-4144' for more detail.
[05/04 15:26:50   1056s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/04 15:26:50   1056s] Type 'man IMPCCOPT-4144' for more detail.
[05/04 15:26:50   1056s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/04 15:26:50   1056s] Type 'man IMPCCOPT-4144' for more detail.
[05/04 15:26:50   1056s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/04 15:26:50   1056s] Type 'man IMPCCOPT-4144' for more detail.
[05/04 15:26:50   1056s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/04 15:26:50   1056s] Type 'man IMPCCOPT-4144' for more detail.
[05/04 15:26:50   1056s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/04 15:26:50   1056s] Type 'man IMPCCOPT-4144' for more detail.
[05/04 15:26:50   1056s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/04 15:26:50   1056s] Type 'man IMPCCOPT-4144' for more detail.
[05/04 15:26:50   1056s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/04 15:26:50   1056s] Type 'man IMPCCOPT-4144' for more detail.
[05/04 15:26:50   1057s] Analyzing clock structure done.
[05/04 15:26:50   1057s] Reset timing graph...
[05/04 15:26:51   1057s] Ignoring AAE DB Resetting ...
[05/04 15:26:51   1057s] Reset timing graph done.
[05/04 15:26:51   1057s] Extracting original clock gating for ate_clk...
[05/04 15:26:51   1057s]   clock_tree ate_clk contains 5228 sinks and 27 clock gates.
[05/04 15:26:51   1057s]     Found 32 clock convergence points while defining clock tree.
[05/04 15:26:51   1057s]   Extraction for ate_clk complete.
[05/04 15:26:51   1057s] Extracting original clock gating for ate_clk done.
[05/04 15:26:51   1057s] Extracting original clock gating for SYS_2x_CLK...
[05/04 15:26:51   1057s]   clock_tree SYS_2x_CLK contains 205 sinks and 17 clock gates.
[05/04 15:26:51   1057s]   Extraction for SYS_2x_CLK complete.
[05/04 15:26:51   1057s] Extracting original clock gating for SYS_2x_CLK done.
[05/04 15:26:51   1057s] Extracting original clock gating for SDRAM_CLK...
[05/04 15:26:51   1057s]   clock_tree SDRAM_CLK contains 2926 sinks and 3 clock gates.
[05/04 15:26:51   1057s]     Found 32 clock convergence points while defining clock tree.
[05/04 15:26:51   1057s]   Extraction for SDRAM_CLK complete.
[05/04 15:26:51   1057s] Extracting original clock gating for SDRAM_CLK done.
[05/04 15:26:51   1057s] Extracting original clock gating for PCI_CLK...
[05/04 15:26:51   1057s]   clock_tree PCI_CLK contains 394 sinks and 2 clock gates.
[05/04 15:26:51   1057s]   Extraction for PCI_CLK complete.
[05/04 15:26:51   1057s] Extracting original clock gating for PCI_CLK done.
[05/04 15:26:51   1057s] Extracting original clock gating for SYS_CLK...
[05/04 15:26:51   1057s]   clock_tree SYS_CLK contains 1724 sinks and 5 clock gates.
[05/04 15:26:51   1057s]   Extraction for SYS_CLK complete.
[05/04 15:26:51   1057s] Extracting original clock gating for SYS_CLK done.
[05/04 15:26:51   1057s] Found 1 generator input for clock tree SYS_CLK.
[05/04 15:26:51   1057s] The skew group PCI_CLK/test_worst_mode was created. It contains 394 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group SDRAM_CLK/test_worst_mode was created. It contains 2894 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group SYS_2x_CLK/test_worst_mode was created. It contains 1928 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group SYS_CLK/test_worst_mode was created. It contains 1724 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group ate_clk/test_worst_mode was created. It contains 5196 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group PCI_CLK/func_worst_mode was created. It contains 394 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group SDRAM_CLK/func_worst_mode was created. It contains 2894 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group SYS_2x_CLK/func_worst_mode was created. It contains 1928 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group SYS_CLK/func_worst_mode was created. It contains 1724 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group PCI_CLK/test_best_mode was created. It contains 394 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group SDRAM_CLK/test_best_mode was created. It contains 2894 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group SYS_2x_CLK/test_best_mode was created. It contains 1928 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group SYS_CLK/test_best_mode was created. It contains 1724 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group ate_clk/test_best_mode was created. It contains 5196 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group PCI_CLK/func_best_mode was created. It contains 394 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group SDRAM_CLK/func_best_mode was created. It contains 2894 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group SYS_2x_CLK/func_best_mode was created. It contains 1928 sinks and 1 sources.
[05/04 15:26:51   1057s] The skew group SYS_CLK/func_best_mode was created. It contains 1724 sinks and 1 sources.
[05/04 15:26:51   1057s] Checking clock tree convergence...
[05/04 15:26:51   1057s] Checking clock tree convergence done.
[05/04 15:26:51   1057s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/04 15:26:51   1057s] Set place::cacheFPlanSiteMark to 1
[05/04 15:26:51   1057s] Using CCOpt effort none.
[05/04 15:26:51   1057s] CCOpt::Phase::Initialization...
[05/04 15:26:51   1057s] Check Prerequisites...
[05/04 15:26:51   1057s] Leaving CCOpt scope - CheckPlace...
[05/04 15:26:51   1057s] OPERPROF: Starting checkPlace at level 1, MEM:2067.9M
[05/04 15:26:51   1057s] z: 2, totalTracks: 1
[05/04 15:26:51   1057s] z: 4, totalTracks: 1
[05/04 15:26:51   1057s] z: 6, totalTracks: 1
[05/04 15:26:51   1057s] z: 8, totalTracks: 1
[05/04 15:26:51   1057s] #spOpts: N=28 autoPA advPA 
[05/04 15:26:51   1058s] All LLGs are deleted
[05/04 15:26:51   1058s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2067.9M
[05/04 15:26:51   1058s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2067.9M
[05/04 15:26:51   1058s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2067.9M
[05/04 15:26:51   1058s] Info: 97 insts are soft-fixed.
[05/04 15:26:51   1058s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2067.9M
[05/04 15:26:51   1058s] Core basic site is unit
[05/04 15:26:51   1058s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:26:51   1058s] SiteArray: use 9,248,768 bytes
[05/04 15:26:51   1058s] SiteArray: current memory after site array memory allocation 2076.8M
[05/04 15:26:51   1058s] SiteArray: FP blocked sites are writable
[05/04 15:26:51   1058s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:26:51   1058s] SiteArray: use 1,245,184 bytes
[05/04 15:26:51   1058s] SiteArray: current memory after site array memory allocation 2078.0M
[05/04 15:26:51   1058s] SiteArray: FP blocked sites are writable
[05/04 15:26:51   1058s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:26:51   1058s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:26:51   1058s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.046, MEM:2078.0M
[05/04 15:26:51   1058s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:2078.0M
[05/04 15:26:51   1058s] 
[05/04 15:26:51   1058s] Begin checking placement ... (start mem=2067.9M, init mem=2078.0M)
[05/04 15:26:51   1058s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2078.0M
[05/04 15:26:51   1058s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.015, MEM:2078.0M
[05/04 15:26:51   1058s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2078.0M
[05/04 15:26:51   1058s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:2078.0M
[05/04 15:26:51   1058s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2078.0M
[05/04 15:26:51   1058s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.180, REAL:0.180, MEM:2078.0M
[05/04 15:26:51   1058s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2078.0M
[05/04 15:26:51   1058s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.024, MEM:2078.0M
[05/04 15:26:51   1058s] Region/Fence Violation:	2
[05/04 15:26:51   1058s] *info: Placed = 47240          (Fixed = 137)
[05/04 15:26:51   1058s] *info: Unplaced = 0           
[05/04 15:26:51   1058s] Placement Density:44.48%(150370/338090)
[05/04 15:26:51   1058s] Placement Density (including fixed std cells):44.57%(150961/338681)
[05/04 15:26:52   1058s] PowerDomain Density <PD_RISC_CORE>:18.24%(5297/29045)
[05/04 15:26:52   1058s] PowerDomain Density <PD_ORCA_TOP>:46.94%(145073/309044)
[05/04 15:26:52   1058s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2078.0M
[05/04 15:26:52   1058s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.020, MEM:2067.9M
[05/04 15:26:52   1058s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2067.9M)
[05/04 15:26:52   1058s] OPERPROF: Finished checkPlace at level 1, CPU:0.480, REAL:0.483, MEM:2067.9M
[05/04 15:26:52   1058s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[05/04 15:26:52   1058s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/04 15:26:52   1058s] Validating CTS configuration...
[05/04 15:26:52   1058s] CCOpt power management detected and enabled.
[05/04 15:26:52   1058s] Checking module port directions...
[05/04 15:26:52   1058s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/04 15:26:52   1058s] Non-default CCOpt properties:
[05/04 15:26:52   1058s] buffer_cells is set for at least one key
[05/04 15:26:52   1058s] primary_delay_corner: worst_corner (default: )
[05/04 15:26:52   1058s] route_type is set for at least one key
[05/04 15:26:52   1058s] routing_top_min_fanout is set for at least one key
[05/04 15:26:52   1058s] source_driver is set for at least one key
[05/04 15:26:52   1058s] target_max_trans is set for at least one key
[05/04 15:26:52   1058s] target_max_trans_sdc is set for at least one key
[05/04 15:26:52   1058s] update_io_latency: 0 (default: true)
[05/04 15:26:52   1058s] use_inverters is set for at least one key
[05/04 15:26:52   1058s] Using cell based legalization.
[05/04 15:26:52   1058s] OPERPROF: Starting DPlace-Init at level 1, MEM:2067.9M
[05/04 15:26:52   1058s] z: 2, totalTracks: 1
[05/04 15:26:52   1058s] z: 4, totalTracks: 1
[05/04 15:26:52   1058s] z: 6, totalTracks: 1
[05/04 15:26:52   1058s] z: 8, totalTracks: 1
[05/04 15:26:52   1058s] #spOpts: N=28 autoPA advPA 
[05/04 15:26:52   1058s] All LLGs are deleted
[05/04 15:26:52   1058s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2067.9M
[05/04 15:26:52   1058s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2067.9M
[05/04 15:26:52   1058s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2067.9M
[05/04 15:26:52   1058s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2067.9M
[05/04 15:26:52   1058s] Core basic site is unit
[05/04 15:26:52   1058s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:26:52   1058s] SiteArray: use 9,248,768 bytes
[05/04 15:26:52   1058s] SiteArray: current memory after site array memory allocation 2076.8M
[05/04 15:26:52   1058s] SiteArray: FP blocked sites are writable
[05/04 15:26:52   1058s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:26:52   1058s] SiteArray: use 1,245,184 bytes
[05/04 15:26:52   1058s] SiteArray: current memory after site array memory allocation 2078.0M
[05/04 15:26:52   1058s] SiteArray: FP blocked sites are writable
[05/04 15:26:52   1058s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:26:52   1058s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:26:52   1058s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:26:52   1058s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2078.0M
[05/04 15:26:52   1058s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:26:52   1058s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.088, MEM:2078.0M
[05/04 15:26:52   1058s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2078.0M
[05/04 15:26:52   1058s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:26:52   1058s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2078.0M
[05/04 15:26:52   1058s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.290, REAL:0.290, MEM:2078.0M
[05/04 15:26:52   1058s] OPERPROF:     Starting CMU at level 3, MEM:2078.0M
[05/04 15:26:52   1058s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.015, MEM:2078.0M
[05/04 15:26:52   1058s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.340, REAL:0.345, MEM:2078.0M
[05/04 15:26:52   1059s] 
[05/04 15:26:52   1059s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2078.0MB).
[05/04 15:26:52   1059s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.460, REAL:0.462, MEM:2078.0M
[05/04 15:26:52   1059s] (I)       Load db... (mem=2078.0M)
[05/04 15:26:52   1059s] (I)       Read data from FE... (mem=2078.0M)
[05/04 15:26:52   1059s] (I)       Read nodes and places... (mem=2078.0M)
[05/04 15:26:52   1059s] (I)       Number of ignored instance 0
[05/04 15:26:52   1059s] (I)       Number of inbound cells 0
[05/04 15:26:52   1059s] (I)       numMoveCells=47103, numMacros=40  numPads=241  numMultiRowHeightInsts=0
[05/04 15:26:52   1059s] (I)       cell height: 1672, count: 47103
[05/04 15:26:52   1059s] (I)       Done Read nodes and places (cpu=0.070s, mem=2086.5M)
[05/04 15:26:52   1059s] (I)       Read rows... (mem=2086.5M)
[05/04 15:26:52   1059s] (I)       Done Read rows (cpu=0.000s, mem=2086.5M)
[05/04 15:26:52   1059s] (I)       Read module constraints... (mem=2086.5M)
[05/04 15:26:52   1059s] (I)       Done Read module constraints (cpu=0.010s, mem=2086.5M)
[05/04 15:26:52   1059s] (I)       Done Read data from FE (cpu=0.080s, mem=2086.5M)
[05/04 15:26:52   1059s] (I)       Done Load db (cpu=0.080s, mem=2086.5M)
[05/04 15:26:52   1059s] (I)       Constructing placeable region... (mem=2086.5M)
[05/04 15:26:52   1059s] (I)       Constructing bin map
[05/04 15:26:52   1059s] (I)       Initialize bin information with width=16720 height=16720
[05/04 15:26:52   1059s] (I)       Done constructing bin map
[05/04 15:26:52   1059s] (I)       Removing 557 blocked bin with high fixed inst density
[05/04 15:26:52   1059s] (I)       Compute region effective width... (mem=2086.5M)
[05/04 15:26:52   1059s] (I)       Done Compute region effective width (cpu=0.000s, mem=2086.5M)
[05/04 15:26:52   1059s] (I)       Done Constructing placeable region (cpu=0.020s, mem=2086.5M)
[05/04 15:26:52   1059s] Route type trimming info:
[05/04 15:26:52   1059s]   No route type modifications were made.
[05/04 15:26:52   1059s] Accumulated time to calculate placeable region: 0
[05/04 15:26:52   1059s] Accumulated time to calculate placeable region: 0
[05/04 15:26:52   1059s] Accumulated time to calculate placeable region: 0
[05/04 15:26:52   1059s] Accumulated time to calculate placeable region: 0.01
[05/04 15:26:52   1059s] Accumulated time to calculate placeable region: 0.01
[05/04 15:26:52   1059s] Accumulated time to calculate placeable region: 0.01
[05/04 15:26:52   1059s] (I)       Initializing Steiner engine. 
[05/04 15:26:53   1059s] End AAE Lib Interpolated Model. (MEM=2113.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:26:53   1059s] Library trimming buffers in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 0 of 5 cells
[05/04 15:26:53   1059s] Original list had 5 cells:
[05/04 15:26:53   1059s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:26:53   1059s] Library trimming was not able to trim any cells:
[05/04 15:26:53   1059s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:26:53   1059s] Library trimming buffers in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 0 of 5 cells
[05/04 15:26:53   1059s] Original list had 5 cells:
[05/04 15:26:53   1059s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:26:53   1059s] Library trimming was not able to trim any cells:
[05/04 15:26:53   1059s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:26:53   1059s] Library trimming inverters in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 7 cells
[05/04 15:26:53   1059s] Original list had 7 cells:
[05/04 15:26:53   1059s] IBUFFX32_RVT IBUFFX32_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
[05/04 15:26:53   1059s] New trimmed list has 4 cells:
[05/04 15:26:53   1059s] IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT 
[05/04 15:26:53   1059s] Library trimming inverters in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 5 of 7 cells
[05/04 15:26:53   1059s] Original list had 7 cells:
[05/04 15:26:53   1059s] IBUFFX32_RVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
[05/04 15:26:53   1059s] New trimmed list has 2 cells:
[05/04 15:26:53   1059s] IBUFFX32_RVT IBUFFX16_LVT 
[05/04 15:26:53   1059s] Accumulated time to calculate placeable region: 0.01
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/04 15:26:53   1059s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[05/04 15:26:53   1059s] To increase the message display limit, refer to the product command reference manual.
[05/04 15:26:55   1062s] Accumulated time to calculate placeable region: 0.01
[05/04 15:26:55   1062s] Accumulated time to calculate placeable region: 0.01
[05/04 15:26:55   1062s] Clock tree balancer configuration for clock_tree SYS_CLK:
[05/04 15:26:55   1062s] Non-default CCOpt properties:
[05/04 15:26:55   1062s]   route_type (leaf): default_route_type_leaf (default: default)
[05/04 15:26:55   1062s]   route_type (trunk): trunk_type (default: default)
[05/04 15:26:55   1062s]   route_type (top): top_type (default: default)
[05/04 15:26:55   1062s]   routing_top_min_fanout: 10000 (default: unset)
[05/04 15:26:55   1062s]   use_inverters: false (default: auto)
[05/04 15:26:55   1062s] For power domain PD_RISC_CORE:
[05/04 15:26:55   1062s]   Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:26:55   1062s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
[05/04 15:26:55   1062s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
[05/04 15:26:55   1062s] For power domain PD_ORCA_TOP:
[05/04 15:26:55   1062s]   Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:26:55   1062s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
[05/04 15:26:55   1062s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
[05/04 15:26:55   1062s]   Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 29404.969um^2
[05/04 15:26:55   1062s]   Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 309197.944um^2
[05/04 15:26:55   1062s] Top Routing info:
[05/04 15:26:55   1062s]   Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[05/04 15:26:55   1062s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/04 15:26:55   1062s] Trunk Routing info:
[05/04 15:26:55   1062s]   Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[05/04 15:26:55   1062s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/04 15:26:55   1062s] Leaf Routing info:
[05/04 15:26:55   1062s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/04 15:26:55   1062s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/04 15:26:55   1062s] For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
[05/04 15:26:55   1062s]   Slew time target (leaf):    0.300ns
[05/04 15:26:55   1062s]   Slew time target (trunk):   0.300ns
[05/04 15:26:55   1062s]   Slew time target (top):     0.300ns
[05/04 15:26:55   1062s]   Buffer unit delay: 0.177ns
[05/04 15:26:55   1062s]   Buffer max distance: 1320.000um
[05/04 15:26:55   1062s] Fastest wire driving cells and distances:
[05/04 15:26:55   1062s]   For nets routed with trunk routing rules:
[05/04 15:26:55   1062s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.191ns, speed=4416.193um per ns, cellArea=8.086um^2 per 1000um}
[05/04 15:26:55   1062s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.224ns, speed=2999.659um per ns, cellArea=8.857um^2 per 1000um}
[05/04 15:26:55   1062s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.241ns, speed=869.880um per ns, cellArea=17.472um^2 per 1000um}
[05/04 15:26:55   1062s]   For nets routed with top routing rules:
[05/04 15:26:55   1062s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.203ns, speed=4577.241um per ns, cellArea=7.413um^2 per 1000um}
[05/04 15:26:55   1062s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.235ns, speed=3165.879um per ns, cellArea=8.118um^2 per 1000um}
[05/04 15:26:55   1062s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.242ns, speed=938.798um per ns, cellArea=16.128um^2 per 1000um}
[05/04 15:26:55   1062s] For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
[05/04 15:26:55   1062s]   Slew time target (leaf):    0.300ns
[05/04 15:26:55   1062s]   Slew time target (trunk):   0.300ns
[05/04 15:26:55   1062s]   Slew time target (top):     0.300ns
[05/04 15:26:55   1062s]   Buffer unit delay: 0.085ns
[05/04 15:26:55   1062s]   Buffer max distance: 1320.000um
[05/04 15:26:55   1062s] Fastest wire driving cells and distances:
[05/04 15:26:55   1062s]   For nets routed with trunk routing rules:
[05/04 15:26:55   1062s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1004.767um, saturatedSlew=0.094ns, speed=7371.731um per ns, cellArea=10.623um^2 per 1000um}
[05/04 15:26:55   1062s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.143ns, speed=5919.283um per ns, cellArea=8.857um^2 per 1000um}
[05/04 15:26:55   1062s]     Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.147ns, speed=2089.455um per ns, cellArea=16.281um^2 per 1000um}
[05/04 15:26:55   1062s]   For nets routed with top routing rules:
[05/04 15:26:55   1062s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1041.342um, saturatedSlew=0.093ns, speed=7679.513um per ns, cellArea=10.250um^2 per 1000um}
[05/04 15:26:55   1062s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.155ns, speed=6135.492um per ns, cellArea=8.118um^2 per 1000um}
[05/04 15:26:55   1062s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.114ns, speed=2236.559um per ns, cellArea=16.128um^2 per 1000um}
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
[05/04 15:26:55   1062s] Non-default CCOpt properties:
[05/04 15:26:55   1062s]   route_type (leaf): default_route_type_leaf (default: default)
[05/04 15:26:55   1062s]   route_type (trunk): trunk_type (default: default)
[05/04 15:26:55   1062s]   route_type (top): top_type (default: default)
[05/04 15:26:55   1062s]   routing_top_min_fanout: 10000 (default: unset)
[05/04 15:26:55   1062s]   source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
[05/04 15:26:55   1062s]   use_inverters: false (default: auto)
[05/04 15:26:55   1062s] For power domain PD_RISC_CORE:
[05/04 15:26:55   1062s]   Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:26:55   1062s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
[05/04 15:26:55   1062s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
[05/04 15:26:55   1062s] For power domain PD_ORCA_TOP:
[05/04 15:26:55   1062s]   Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:26:55   1062s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
[05/04 15:26:55   1062s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
[05/04 15:26:55   1062s]   Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 29404.969um^2
[05/04 15:26:55   1062s]   Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 309197.944um^2
[05/04 15:26:55   1062s] Top Routing info:
[05/04 15:26:55   1062s]   Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[05/04 15:26:55   1062s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/04 15:26:55   1062s] Trunk Routing info:
[05/04 15:26:55   1062s]   Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[05/04 15:26:55   1062s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/04 15:26:55   1062s] Leaf Routing info:
[05/04 15:26:55   1062s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/04 15:26:55   1062s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/04 15:26:55   1062s] For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
[05/04 15:26:55   1062s]   Slew time target (leaf):    0.300ns
[05/04 15:26:55   1062s]   Slew time target (trunk):   0.300ns
[05/04 15:26:55   1062s]   Slew time target (top):     0.300ns
[05/04 15:26:55   1062s]   Buffer unit delay: 0.177ns
[05/04 15:26:55   1062s]   Buffer max distance: 1320.000um
[05/04 15:26:55   1062s] Fastest wire driving cells and distances:
[05/04 15:26:55   1062s]   For nets routed with trunk routing rules:
[05/04 15:26:55   1062s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.191ns, speed=4416.193um per ns, cellArea=8.086um^2 per 1000um}
[05/04 15:26:55   1062s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.224ns, speed=2999.659um per ns, cellArea=8.857um^2 per 1000um}
[05/04 15:26:55   1062s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.241ns, speed=869.880um per ns, cellArea=17.472um^2 per 1000um}
[05/04 15:26:55   1062s]   For nets routed with top routing rules:
[05/04 15:26:55   1062s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.203ns, speed=4577.241um per ns, cellArea=7.413um^2 per 1000um}
[05/04 15:26:55   1062s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.235ns, speed=3165.879um per ns, cellArea=8.118um^2 per 1000um}
[05/04 15:26:55   1062s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.242ns, speed=938.798um per ns, cellArea=16.128um^2 per 1000um}
[05/04 15:26:55   1062s] For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
[05/04 15:26:55   1062s]   Slew time target (leaf):    0.300ns
[05/04 15:26:55   1062s]   Slew time target (trunk):   0.300ns
[05/04 15:26:55   1062s]   Slew time target (top):     0.300ns
[05/04 15:26:55   1062s]   Buffer unit delay: 0.085ns
[05/04 15:26:55   1062s]   Buffer max distance: 1320.000um
[05/04 15:26:55   1062s] Fastest wire driving cells and distances:
[05/04 15:26:55   1062s]   For nets routed with trunk routing rules:
[05/04 15:26:55   1062s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1004.767um, saturatedSlew=0.094ns, speed=7371.731um per ns, cellArea=10.623um^2 per 1000um}
[05/04 15:26:55   1062s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.143ns, speed=5919.283um per ns, cellArea=8.857um^2 per 1000um}
[05/04 15:26:55   1062s]     Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.147ns, speed=2089.455um per ns, cellArea=16.281um^2 per 1000um}
[05/04 15:26:55   1062s]   For nets routed with top routing rules:
[05/04 15:26:55   1062s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1041.342um, saturatedSlew=0.093ns, speed=7679.513um per ns, cellArea=10.250um^2 per 1000um}
[05/04 15:26:55   1062s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.155ns, speed=6135.492um per ns, cellArea=8.118um^2 per 1000um}
[05/04 15:26:55   1062s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.114ns, speed=2236.559um per ns, cellArea=16.128um^2 per 1000um}
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] Logic Sizing Table:
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] ------------------------------------------------------------------------------------------------------------------
[05/04 15:26:55   1062s] Cell          Instance count    Source         Eligible library cells
[05/04 15:26:55   1062s] ------------------------------------------------------------------------------------------------------------------
[05/04 15:26:55   1062s] AO21X1_HVT           1          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
[05/04 15:26:55   1062s] AO21X2_HVT           3          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
[05/04 15:26:55   1062s] AO22X1_HVT          32          library set    {AO22X2_HVT AO22X1_HVT}
[05/04 15:26:55   1062s] LSUPX1_LVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
[05/04 15:26:55   1062s] ------------------------------------------------------------------------------------------------------------------
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
[05/04 15:26:55   1062s]   Sources:                     pin pclk
[05/04 15:26:55   1062s]   Total number of sinks:       394
[05/04 15:26:55   1062s]   Delay constrained sinks:     394
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group PCI_CLK/func_worst_mode:
[05/04 15:26:55   1062s]   Sources:                     pin pclk
[05/04 15:26:55   1062s]   Total number of sinks:       394
[05/04 15:26:55   1062s]   Delay constrained sinks:     394
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group PCI_CLK/test_best_mode:
[05/04 15:26:55   1062s]   Sources:                     pin pclk
[05/04 15:26:55   1062s]   Total number of sinks:       394
[05/04 15:26:55   1062s]   Delay constrained sinks:     394
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group PCI_CLK/test_worst_mode:
[05/04 15:26:55   1062s]   Sources:                     pin pclk
[05/04 15:26:55   1062s]   Total number of sinks:       394
[05/04 15:26:55   1062s]   Delay constrained sinks:     394
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
[05/04 15:26:55   1062s]   Sources:                     pin sdram_clk
[05/04 15:26:55   1062s]   Total number of sinks:       2894
[05/04 15:26:55   1062s]   Delay constrained sinks:     2860
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group SDRAM_CLK/func_worst_mode:
[05/04 15:26:55   1062s]   Sources:                     pin sdram_clk
[05/04 15:26:55   1062s]   Total number of sinks:       2894
[05/04 15:26:55   1062s]   Delay constrained sinks:     2860
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group SDRAM_CLK/test_best_mode:
[05/04 15:26:55   1062s]   Sources:                     pin sdram_clk
[05/04 15:26:55   1062s]   Total number of sinks:       2894
[05/04 15:26:55   1062s]   Delay constrained sinks:     2860
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group SDRAM_CLK/test_worst_mode:
[05/04 15:26:55   1062s]   Sources:                     pin sdram_clk
[05/04 15:26:55   1062s]   Total number of sinks:       2894
[05/04 15:26:55   1062s]   Delay constrained sinks:     2860
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
[05/04 15:26:55   1062s]   Sources:                     pin sys_2x_clk
[05/04 15:26:55   1062s]   Total number of sinks:       1928
[05/04 15:26:55   1062s]   Delay constrained sinks:     1928
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
[05/04 15:26:55   1062s]   Sources:                     pin sys_2x_clk
[05/04 15:26:55   1062s]   Total number of sinks:       1928
[05/04 15:26:55   1062s]   Delay constrained sinks:     1928
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group SYS_2x_CLK/test_best_mode:
[05/04 15:26:55   1062s]   Sources:                     pin sys_2x_clk
[05/04 15:26:55   1062s]   Total number of sinks:       1928
[05/04 15:26:55   1062s]   Delay constrained sinks:     1928
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group SYS_2x_CLK/test_worst_mode:
[05/04 15:26:55   1062s]   Sources:                     pin sys_2x_clk
[05/04 15:26:55   1062s]   Total number of sinks:       1928
[05/04 15:26:55   1062s]   Delay constrained sinks:     1928
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
[05/04 15:26:55   1062s]   Sources:                     pin ate_clk
[05/04 15:26:55   1062s]   Total number of sinks:       5196
[05/04 15:26:55   1062s]   Delay constrained sinks:     5162
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
[05/04 15:26:55   1062s]   Sources:                     pin ate_clk
[05/04 15:26:55   1062s]   Total number of sinks:       5196
[05/04 15:26:55   1062s]   Delay constrained sinks:     5162
[05/04 15:26:55   1062s]   Non-leaf sinks:              0
[05/04 15:26:55   1062s]   Ignore pins:                 0
[05/04 15:26:55   1062s]  Timing corner worst_corner:setup.late:
[05/04 15:26:55   1062s]   Skew target:                 0.177ns
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree PCI_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree PCI_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree PCI_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SDRAM_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SDRAM_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SDRAM_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_2x_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_2x_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_2x_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree ate_clk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree ate_clk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree ate_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:26:55   1062s] Primary reporting skew groups are:
[05/04 15:26:55   1062s] skew_group SYS_2x_CLK/func_best_mode with 1928 clock sinks
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] Distribution of half-perimeter wire length by ICG depth:
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] -----------------------------------------------------------------------------
[05/04 15:26:55   1062s] Min ICG    Max ICG    Count    HPWL
[05/04 15:26:55   1062s] Depth      Depth               (um)
[05/04 15:26:55   1062s] -----------------------------------------------------------------------------
[05/04 15:26:55   1062s]    0          0        89      [min=4, max=868, avg=109, sd=150, total=9709]
[05/04 15:26:55   1062s]    0          1        13      [min=3, max=1483, avg=273, sd=486, total=3550]
[05/04 15:26:55   1062s]    0          2         6      [min=24, max=136, avg=66, sd=42, total=394]
[05/04 15:26:55   1062s] -----------------------------------------------------------------------------
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] Via Selection for Estimated Routes (rule default):
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] ---------------------------------------------------------------
[05/04 15:26:55   1062s] Layer      Via Cell     Res.     Cap.     RC       Top of Stack
[05/04 15:26:55   1062s] Range                   (Ohm)    (fF)     (fs)     Only
[05/04 15:26:55   1062s] ---------------------------------------------------------------
[05/04 15:26:55   1062s] M1-M2      VIA12SQ_C    0.500    0.019    0.010    false
[05/04 15:26:55   1062s] M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
[05/04 15:26:55   1062s] M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
[05/04 15:26:55   1062s] M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
[05/04 15:26:55   1062s] M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
[05/04 15:26:55   1062s] M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
[05/04 15:26:55   1062s] M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
[05/04 15:26:55   1062s] M8-M9      VIA89_C      0.100    0.046    0.005    false
[05/04 15:26:55   1062s] M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
[05/04 15:26:55   1062s] ---------------------------------------------------------------
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] Via Selection for Estimated Routes (rule CTS_RULE):
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] -----------------------------------------------------------------------------
[05/04 15:26:55   1062s] Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
[05/04 15:26:55   1062s] Range                                 (Ohm)    (fF)     (fs)     Only
[05/04 15:26:55   1062s] -----------------------------------------------------------------------------
[05/04 15:26:55   1062s] M1-M2      CTS_RULE_VIA12SQ_C_HV_S    0.500    0.019    0.010    false
[05/04 15:26:55   1062s] M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
[05/04 15:26:55   1062s] M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
[05/04 15:26:55   1062s] M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
[05/04 15:26:55   1062s] M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
[05/04 15:26:55   1062s] M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
[05/04 15:26:55   1062s] M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
[05/04 15:26:55   1062s] M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
[05/04 15:26:55   1062s] M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
[05/04 15:26:55   1062s] M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
[05/04 15:26:55   1062s] M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
[05/04 15:26:55   1062s] M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
[05/04 15:26:55   1062s] M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
[05/04 15:26:55   1062s] M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
[05/04 15:26:55   1062s] M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
[05/04 15:26:55   1062s] -----------------------------------------------------------------------------
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] No ideal or dont_touch nets found in the clock tree
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-2387):	CCOpt found 1 clock tree hnets marked as dont_touch. These will not be buffered.
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] dont_touch hnet fanout counts:
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] ------------------------------------------------------
[05/04 15:26:55   1062s] Min fanout    Max fanout    Number of dont_touch hnets
[05/04 15:26:55   1062s] ------------------------------------------------------
[05/04 15:26:55   1062s]       1            10                   1
[05/04 15:26:55   1062s]      11           100                   0
[05/04 15:26:55   1062s]     101          1000                   0
[05/04 15:26:55   1062s]    1001         10000                   0
[05/04 15:26:55   1062s]   10001           +                     0
[05/04 15:26:55   1062s] ------------------------------------------------------
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] Top dont_touch hnets by fanout:
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] ----------------------------
[05/04 15:26:55   1062s] HNet name          Fanout ()
[05/04 15:26:55   1062s] ----------------------------
[05/04 15:26:55   1062s] I_RISC_CORE/clk        1
[05/04 15:26:55   1062s] ----------------------------
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] Filtering reasons for cell type: inverter
[05/04 15:26:55   1062s] =========================================
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:26:55   1062s] Clock trees    Power domain    Reason                         Library cells
[05/04 15:26:55   1062s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:26:55   1062s] all            PD_ORCA_TOP     Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/04 15:26:55   1062s]                                                                 AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/04 15:26:55   1062s]                                                                 IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/04 15:26:55   1062s]                                                                 INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/04 15:26:55   1062s]                                                                 INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/04 15:26:55   1062s]                                                                 INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/04 15:26:55   1062s] all            PD_RISC_CORE    Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/04 15:26:55   1062s]                                                                 AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/04 15:26:55   1062s]                                                                 IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/04 15:26:55   1062s]                                                                 INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/04 15:26:55   1062s]                                                                 INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/04 15:26:55   1062s]                                                                 INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/04 15:26:55   1062s] all            PD_ORCA_TOP     Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX4_HVT IBUFFX8_HVT }
[05/04 15:26:55   1062s] all            PD_RISC_CORE    Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT }
[05/04 15:26:55   1062s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] Validating CTS configuration done. (took cpu=0:00:03.8 real=0:00:03.8)
[05/04 15:26:55   1062s] CCOpt configuration status: all checks passed.
[05/04 15:26:55   1062s] External - Set all clocks to propagated mode...
[05/04 15:26:55   1062s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[05/04 15:26:55   1062s]  * CCOpt property update_io_latency is false
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/04 15:26:55   1062s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] 
[05/04 15:26:55   1062s] Check Prerequisites done. (took cpu=0:00:04.4 real=0:00:04.4)
[05/04 15:26:55   1062s] CCOpt::Phase::Initialization done. (took cpu=0:00:04.4 real=0:00:04.4)
[05/04 15:26:55   1062s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2151.8M
[05/04 15:26:56   1062s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.170, REAL:0.171, MEM:2151.8M
[05/04 15:26:56   1062s] Executing ccopt post-processing.
[05/04 15:26:56   1062s] Synthesizing clock trees with CCOpt...
[05/04 15:26:56   1062s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/04 15:26:56   1062s] CCOpt::Phase::PreparingToBalance...
[05/04 15:26:56   1062s] Leaving CCOpt scope - Initializing power interface...
[05/04 15:26:56   1062s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/04 15:26:56   1062s] 
[05/04 15:26:56   1062s] Positive (advancing) pin insertion delays
[05/04 15:26:56   1062s] =========================================
[05/04 15:26:56   1062s] 
[05/04 15:26:56   1062s] Found 0 advancing pin insertion delay (0.000% of 5228 clock tree sinks)
[05/04 15:26:56   1062s] 
[05/04 15:26:56   1062s] Negative (delaying) pin insertion delays
[05/04 15:26:56   1062s] ========================================
[05/04 15:26:56   1062s] 
[05/04 15:26:56   1062s] Found 0 delaying pin insertion delay (0.000% of 5228 clock tree sinks)
[05/04 15:26:56   1062s] **WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
[05/04 15:26:56   1062s] **WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
[05/04 15:26:56   1062s] **WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
[05/04 15:26:56   1062s] **WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
[05/04 15:26:56   1062s] **WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
[05/04 15:26:56   1062s] **WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
[05/04 15:26:56   1062s] **WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/func_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode
[05/04 15:26:56   1062s] **WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode
[05/04 15:26:56   1062s] **WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode
[05/04 15:26:56   1062s] **WARN: (IMPCCOPT-1127):	The skew group default.ate_clk/test_worst_mode has been identified as a duplicate of: ate_clk/test_best_mode
[05/04 15:26:56   1062s] The skew group PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
[05/04 15:26:56   1062s] The skew group PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
[05/04 15:26:56   1062s] The skew group PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
[05/04 15:26:56   1062s] The skew group SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
[05/04 15:26:56   1062s] The skew group SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
[05/04 15:26:56   1062s] The skew group SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
[05/04 15:26:56   1062s] The skew group SYS_2x_CLK/func_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode, so it will not be cloned.
[05/04 15:26:56   1062s] The skew group SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode, so it will not be cloned.
[05/04 15:26:56   1062s] The skew group SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode, so it will not be cloned.
[05/04 15:26:56   1062s] The skew group ate_clk/test_worst_mode has been identified as a duplicate of: ate_clk/test_best_mode, so it will not be cloned.
[05/04 15:26:56   1062s] Notify start of optimization...
[05/04 15:26:56   1062s] Notify start of optimization done.
[05/04 15:26:56   1062s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/04 15:26:56   1062s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2151.8M
[05/04 15:26:56   1062s] All LLGs are deleted
[05/04 15:26:56   1062s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2151.8M
[05/04 15:26:56   1062s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2143.0M
[05/04 15:26:56   1062s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2143.0M
[05/04 15:26:56   1062s] ### Creating LA Mngr. totSessionCpu=0:17:43 mem=2143.0M
[05/04 15:26:56   1062s] ### Creating LA Mngr, finished. totSessionCpu=0:17:43 mem=2143.0M
[05/04 15:26:56   1062s] (I)       Started Loading and Dumping File ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1062s] (I)       Reading DB...
[05/04 15:26:56   1062s] (I)       Read data from FE... (mem=2143.0M)
[05/04 15:26:56   1062s] (I)       Read nodes and places... (mem=2143.0M)
[05/04 15:26:56   1062s] (I)       Done Read nodes and places (cpu=0.040s, mem=2143.0M)
[05/04 15:26:56   1062s] (I)       Read nets... (mem=2143.0M)
[05/04 15:26:56   1062s] (I)       Done Read nets (cpu=0.170s, mem=2143.0M)
[05/04 15:26:56   1062s] (I)       Done Read data from FE (cpu=0.210s, mem=2143.0M)
[05/04 15:26:56   1062s] (I)       before initializing RouteDB syMemory usage = 2143.0 MB
[05/04 15:26:56   1062s] (I)       Honor MSV route constraint: false
[05/04 15:26:56   1062s] (I)       Maximum routing layer  : 127
[05/04 15:26:56   1062s] (I)       Minimum routing layer  : 2
[05/04 15:26:56   1062s] (I)       Supply scale factor H  : 1.00
[05/04 15:26:56   1062s] (I)       Supply scale factor V  : 1.00
[05/04 15:26:56   1062s] (I)       Tracks used by clock wire: 0
[05/04 15:26:56   1062s] (I)       Reverse direction      : 
[05/04 15:26:56   1062s] (I)       Honor partition pin guides: true
[05/04 15:26:56   1062s] (I)       Route selected nets only: false
[05/04 15:26:56   1062s] (I)       Route secondary PG pins: false
[05/04 15:26:56   1062s] (I)       Second PG max fanout   : 2147483647
[05/04 15:26:56   1062s] (I)       Apply function for special wires: true
[05/04 15:26:56   1062s] (I)       Layer by layer blockage reading: true
[05/04 15:26:56   1062s] (I)       Offset calculation fix : true
[05/04 15:26:56   1062s] (I)       Route stripe layer range: 
[05/04 15:26:56   1062s] (I)       Honor partition fences : 
[05/04 15:26:56   1062s] (I)       Honor partition pin    : 
[05/04 15:26:56   1062s] (I)       Honor partition fences with feedthrough: 
[05/04 15:26:56   1062s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:26:56   1062s] (I)       Use row-based GCell size
[05/04 15:26:56   1062s] (I)       Use row-based GCell align
[05/04 15:26:56   1062s] (I)       GCell unit size   : 1672
[05/04 15:26:56   1062s] (I)       GCell multiplier  : 1
[05/04 15:26:56   1062s] (I)       GCell row height  : 1672
[05/04 15:26:56   1062s] (I)       Actual row height : 1672
[05/04 15:26:56   1062s] (I)       GCell align ref   : 10032 10032
[05/04 15:26:56   1062s] [NR-eGR] Track table information for default rule: 
[05/04 15:26:56   1062s] [NR-eGR] M1 has no routable track
[05/04 15:26:56   1062s] [NR-eGR] M2 has single uniform track structure
[05/04 15:26:56   1062s] [NR-eGR] M3 has single uniform track structure
[05/04 15:26:56   1062s] [NR-eGR] M4 has single uniform track structure
[05/04 15:26:56   1062s] [NR-eGR] M5 has single uniform track structure
[05/04 15:26:56   1062s] [NR-eGR] M6 has single uniform track structure
[05/04 15:26:56   1062s] [NR-eGR] M7 has single uniform track structure
[05/04 15:26:56   1062s] [NR-eGR] M8 has single uniform track structure
[05/04 15:26:56   1062s] [NR-eGR] M9 has single uniform track structure
[05/04 15:26:56   1062s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:26:56   1062s] (I)       ===========================================================================
[05/04 15:26:56   1062s] (I)       == Report All Rule Vias ==
[05/04 15:26:56   1062s] (I)       ===========================================================================
[05/04 15:26:56   1062s] (I)        Via Rule : (Default)
[05/04 15:26:56   1062s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:26:56   1062s] (I)       ---------------------------------------------------------------------------
[05/04 15:26:56   1062s] (I)        1    4 : VIA12SQ                     1 : VIA12SQ_C                
[05/04 15:26:56   1062s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:26:56   1062s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:26:56   1062s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:26:56   1062s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:26:56   1062s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:26:56   1062s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:26:56   1062s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:26:56   1062s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:26:56   1062s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:26:56   1062s] (I)       ===========================================================================
[05/04 15:26:56   1062s] (I)        Via Rule : CTS_RULE
[05/04 15:26:56   1062s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:26:56   1062s] (I)       ---------------------------------------------------------------------------
[05/04 15:26:56   1062s] (I)        1  428 : CTS_RULE_VIA12SQ_C_HV_S   432 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[05/04 15:26:56   1062s] (I)        2  440 : CTS_RULE_VIA23SQ_C_VH     447 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/04 15:26:56   1062s] (I)        3  450 : CTS_RULE_VIA34SQ_C_HV     453 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[05/04 15:26:56   1062s] (I)        4  457 : CTS_RULE_VIA45SQ_C_VH     462 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[05/04 15:26:56   1062s] (I)        5  464 : CTS_RULE_VIA56SQ_C_HV     467 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[05/04 15:26:56   1062s] (I)        6  471 : CTS_RULE_VIA67SQ_C_VH     476 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[05/04 15:26:56   1062s] (I)        7  478 : CTS_RULE_VIA78SQ_C_HV     481 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[05/04 15:26:56   1062s] (I)        8  485 : CTS_RULE_VIA89_C_VH       487 : CTS_RULE_VIA89_C_2x1_VH_E
[05/04 15:26:56   1062s] (I)        9   45 : VIA9RDL                   491 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/04 15:26:56   1062s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:26:56   1062s] (I)       ===========================================================================
[05/04 15:26:56   1062s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1062s] [NR-eGR] Read 96879 PG shapes
[05/04 15:26:56   1062s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1062s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:26:56   1062s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:26:56   1062s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:26:56   1062s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:26:56   1062s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:26:56   1062s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:26:56   1062s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:26:56   1062s] (I)       readDataFromPlaceDB
[05/04 15:26:56   1062s] (I)       Read net information..
[05/04 15:26:56   1062s] [NR-eGR] Read numTotalNets=49823  numIgnoredNets=0
[05/04 15:26:56   1062s] (I)       Read testcase time = 0.030 seconds
[05/04 15:26:56   1062s] 
[05/04 15:26:56   1062s] (I)       early_global_route_priority property id does not exist.
[05/04 15:26:56   1062s] (I)       Start initializing grid graph
[05/04 15:26:56   1062s] (I)       End initializing grid graph
[05/04 15:26:56   1062s] (I)       Model blockages into capacity
[05/04 15:26:56   1062s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:26:56   1062s] (I)       Started Modeling ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1062s] (I)       Started Modeling Layer 1 ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1062s] (I)       Started Modeling Layer 2 ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1062s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:26:56   1062s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1062s] (I)       Started Modeling Layer 3 ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:26:56   1063s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Started Modeling Layer 4 ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:26:56   1063s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Started Modeling Layer 5 ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:26:56   1063s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Started Modeling Layer 6 ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:26:56   1063s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Started Modeling Layer 7 ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:26:56   1063s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Started Modeling Layer 8 ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:26:56   1063s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Started Modeling Layer 9 ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:26:56   1063s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Started Modeling Layer 10 ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:26:56   1063s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       -- layer congestion ratio --
[05/04 15:26:56   1063s] (I)       Layer 1 : 0.100000
[05/04 15:26:56   1063s] (I)       Layer 2 : 0.700000
[05/04 15:26:56   1063s] (I)       Layer 3 : 0.700000
[05/04 15:26:56   1063s] (I)       Layer 4 : 0.700000
[05/04 15:26:56   1063s] (I)       Layer 5 : 0.700000
[05/04 15:26:56   1063s] (I)       Layer 6 : 0.700000
[05/04 15:26:56   1063s] (I)       Layer 7 : 0.700000
[05/04 15:26:56   1063s] (I)       Layer 8 : 0.700000
[05/04 15:26:56   1063s] (I)       Layer 9 : 0.700000
[05/04 15:26:56   1063s] (I)       Layer 10 : 0.700000
[05/04 15:26:56   1063s] (I)       ----------------------------
[05/04 15:26:56   1063s] (I)       Number of ignored nets = 0
[05/04 15:26:56   1063s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:26:56   1063s] (I)       Number of clock nets = 108.  Ignored: No
[05/04 15:26:56   1063s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:26:56   1063s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:26:56   1063s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:26:56   1063s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:26:56   1063s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:26:56   1063s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:26:56   1063s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:26:56   1063s] [NR-eGR] There are 108 clock nets ( 0 with NDR ).
[05/04 15:26:56   1063s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2143.0 MB
[05/04 15:26:56   1063s] (I)       Ndr track 0 does not exist
[05/04 15:26:56   1063s] (I)       Layer1  viaCost=200.00
[05/04 15:26:56   1063s] (I)       Layer2  viaCost=200.00
[05/04 15:26:56   1063s] (I)       Layer3  viaCost=100.00
[05/04 15:26:56   1063s] (I)       Layer4  viaCost=100.00
[05/04 15:26:56   1063s] (I)       Layer5  viaCost=100.00
[05/04 15:26:56   1063s] (I)       Layer6  viaCost=100.00
[05/04 15:26:56   1063s] (I)       Layer7  viaCost=100.00
[05/04 15:26:56   1063s] (I)       Layer8  viaCost=100.00
[05/04 15:26:56   1063s] (I)       Layer9  viaCost=300.00
[05/04 15:26:56   1063s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:26:56   1063s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:26:56   1063s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:26:56   1063s] (I)       Site width          :   152  (dbu)
[05/04 15:26:56   1063s] (I)       Row height          :  1672  (dbu)
[05/04 15:26:56   1063s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:26:56   1063s] (I)       GCell width         :  1672  (dbu)
[05/04 15:26:56   1063s] (I)       GCell height        :  1672  (dbu)
[05/04 15:26:56   1063s] (I)       Grid                :   491   443    10
[05/04 15:26:56   1063s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:26:56   1063s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:26:56   1063s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:26:56   1063s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:26:56   1063s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:26:56   1063s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:26:56   1063s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:26:56   1063s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:26:56   1063s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:26:56   1063s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:26:56   1063s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:26:56   1063s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:26:56   1063s] (I)       --------------------------------------------------------
[05/04 15:26:56   1063s] 
[05/04 15:26:56   1063s] [NR-eGR] ============ Routing rule table ============
[05/04 15:26:56   1063s] [NR-eGR] Rule id: 0  Nets: 49823 
[05/04 15:26:56   1063s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:26:56   1063s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:26:56   1063s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:26:56   1063s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:26:56   1063s] [NR-eGR] ========================================
[05/04 15:26:56   1063s] [NR-eGR] 
[05/04 15:26:56   1063s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:26:56   1063s] (I)       blocked tracks on layer2 : = 1002989 / 2389542 (41.97%)
[05/04 15:26:56   1063s] (I)       blocked tracks on layer3 : = 475585 / 1195094 (39.79%)
[05/04 15:26:56   1063s] (I)       blocked tracks on layer4 : = 501940 / 1194771 (42.01%)
[05/04 15:26:56   1063s] (I)       blocked tracks on layer5 : = 246092 / 597056 (41.22%)
[05/04 15:26:56   1063s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:26:56   1063s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:26:56   1063s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:26:56   1063s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:26:56   1063s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:26:56   1063s] (I)       After initializing earlyGlobalRoute syMemory usage = 2143.0 MB
[05/04 15:26:56   1063s] (I)       Finished Loading and Dumping File ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Started Global Routing ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       ============= Initialization =============
[05/04 15:26:56   1063s] (I)       totalPins=181750  totalGlobalPin=178337 (98.12%)
[05/04 15:26:56   1063s] (I)       Started Build MST ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Generate topology with single threads
[05/04 15:26:56   1063s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       total 2D Cap : 4559493 = (1494409 H, 3065084 V)
[05/04 15:26:56   1063s] [NR-eGR] Layer group 1: route 49823 net(s) in layer range [2, 10]
[05/04 15:26:56   1063s] (I)       ============  Phase 1a Route ============
[05/04 15:26:56   1063s] (I)       Started Phase 1a ( Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Finished Phase 1a ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:56   1063s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:26:57   1063s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Usage: 578941 = (281811 H, 297130 V) = (18.86% H, 9.69% V) = (4.712e+05um H, 4.968e+05um V)
[05/04 15:26:57   1063s] (I)       
[05/04 15:26:57   1063s] (I)       ============  Phase 1b Route ============
[05/04 15:26:57   1063s] (I)       Started Phase 1b ( Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Usage: 579224 = (281910 H, 297314 V) = (18.86% H, 9.70% V) = (4.714e+05um H, 4.971e+05um V)
[05/04 15:26:57   1063s] (I)       
[05/04 15:26:57   1063s] (I)       earlyGlobalRoute overflow of layer group 1: 0.78% H + 0.18% V. EstWL: 9.684625e+05um
[05/04 15:26:57   1063s] (I)       Congestion metric : 0.78%H 0.18%V, 0.96%HV
[05/04 15:26:57   1063s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:26:57   1063s] (I)       ============  Phase 1c Route ============
[05/04 15:26:57   1063s] (I)       Started Phase 1c ( Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Level2 Grid: 99 x 89
[05/04 15:26:57   1063s] (I)       Started Two Level Routing ( Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Finished Phase 1c ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Usage: 579526 = (281943 H, 297583 V) = (18.87% H, 9.71% V) = (4.714e+05um H, 4.976e+05um V)
[05/04 15:26:57   1063s] (I)       
[05/04 15:26:57   1063s] (I)       ============  Phase 1d Route ============
[05/04 15:26:57   1063s] (I)       Started Phase 1d ( Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Usage: 579548 = (281954 H, 297594 V) = (18.87% H, 9.71% V) = (4.714e+05um H, 4.976e+05um V)
[05/04 15:26:57   1063s] (I)       
[05/04 15:26:57   1063s] (I)       ============  Phase 1e Route ============
[05/04 15:26:57   1063s] (I)       Started Phase 1e ( Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Usage: 579548 = (281954 H, 297594 V) = (18.87% H, 9.71% V) = (4.714e+05um H, 4.976e+05um V)
[05/04 15:26:57   1063s] (I)       
[05/04 15:26:57   1063s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.61% H + 0.04% V. EstWL: 9.690043e+05um
[05/04 15:26:57   1063s] [NR-eGR] 
[05/04 15:26:57   1063s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:57   1063s] (I)       Running layer assignment with 1 threads
[05/04 15:26:57   1064s] (I)       Finished Phase 1l ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:57   1064s] (I)       ============  Phase 1l Route ============
[05/04 15:26:57   1064s] (I)       
[05/04 15:26:57   1064s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:26:57   1064s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:26:57   1064s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:26:57   1064s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[05/04 15:26:57   1064s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:26:57   1064s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:26:57   1064s] [NR-eGR]      M2  (2)       207( 0.15%)        21( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[05/04 15:26:57   1064s] [NR-eGR]      M3  (3)      1356( 1.01%)       164( 0.12%)        40( 0.03%)         1( 0.00%)   ( 1.16%) 
[05/04 15:26:57   1064s] [NR-eGR]      M4  (4)        28( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/04 15:26:57   1064s] [NR-eGR]      M5  (5)       400( 0.30%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[05/04 15:26:57   1064s] [NR-eGR]      M6  (6)        48( 0.02%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/04 15:26:57   1064s] [NR-eGR]      M7  (7)       583( 0.28%)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[05/04 15:26:57   1064s] [NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:26:57   1064s] [NR-eGR]      M9  (9)       215( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[05/04 15:26:57   1064s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:26:57   1064s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:26:57   1064s] [NR-eGR] Total             2838( 0.21%)       195( 0.01%)        40( 0.00%)         1( 0.00%)   ( 0.22%) 
[05/04 15:26:57   1064s] [NR-eGR] 
[05/04 15:26:57   1064s] (I)       Finished Global Routing ( CPU: 1.00 sec, Real: 1.00 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:57   1064s] (I)       total 2D Cap : 4581759 = (1501946 H, 3079813 V)
[05/04 15:26:57   1064s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.49% H + 0.00% V
[05/04 15:26:57   1064s] [NR-eGR] Overflow after earlyGlobalRoute 0.57% H + 0.00% V
[05/04 15:26:57   1064s] (I)       ============= track Assignment ============
[05/04 15:26:57   1064s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2142.97 MB )
[05/04 15:26:57   1064s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:57   1064s] (I)       Started Greedy Track Assignment ( Curr Mem: 2142.97 MB )
[05/04 15:26:57   1064s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/04 15:26:57   1064s] (I)       Running track assignment with 1 threads
[05/04 15:26:57   1064s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:57   1064s] (I)       Run Multi-thread track assignment
[05/04 15:26:58   1064s] (I)       Finished Greedy Track Assignment ( CPU: 0.72 sec, Real: 0.71 sec, Curr Mem: 2142.97 MB )
[05/04 15:26:58   1065s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:26:58   1065s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181543
[05/04 15:26:58   1065s] [NR-eGR]     M2  (2V) length: 2.836480e+05um, number of vias: 247011
[05/04 15:26:58   1065s] [NR-eGR]     M3  (3H) length: 3.191541e+05um, number of vias: 77890
[05/04 15:26:58   1065s] [NR-eGR]     M4  (4V) length: 1.642637e+05um, number of vias: 17753
[05/04 15:26:58   1065s] [NR-eGR]     M5  (5H) length: 1.086507e+05um, number of vias: 5118
[05/04 15:26:58   1065s] [NR-eGR]     M6  (6V) length: 7.871266e+04um, number of vias: 2332
[05/04 15:26:58   1065s] [NR-eGR]     M7  (7H) length: 4.943929e+04um, number of vias: 428
[05/04 15:26:58   1065s] [NR-eGR]     M8  (8V) length: 8.157829e+03um, number of vias: 182
[05/04 15:26:58   1065s] [NR-eGR]     M9  (9H) length: 6.811558e+03um, number of vias: 2
[05/04 15:26:58   1065s] [NR-eGR]   MRDL (10V) length: 6.300400e+02um, number of vias: 0
[05/04 15:26:58   1065s] [NR-eGR] Total length: 1.019468e+06um, number of vias: 532259
[05/04 15:26:58   1065s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:26:58   1065s] [NR-eGR] Total eGR-routed clock nets wire length: 3.323656e+04um 
[05/04 15:26:58   1065s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:26:58   1065s] Saved RC grid cleaned up.
[05/04 15:26:59   1065s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.74 sec, Real: 2.74 sec, Curr Mem: 2064.97 MB )
[05/04 15:26:59   1065s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.9 real=0:00:02.9)
[05/04 15:26:59   1065s] Rebuilding timing graph...
[05/04 15:27:01   1068s] Rebuilding timing graph done.
[05/04 15:27:01   1068s] Legalization setup...
[05/04 15:27:01   1068s] Using cell based legalization.
[05/04 15:27:01   1068s] OPERPROF: Starting DPlace-Init at level 1, MEM:2066.3M
[05/04 15:27:01   1068s] z: 2, totalTracks: 1
[05/04 15:27:01   1068s] z: 4, totalTracks: 1
[05/04 15:27:01   1068s] z: 6, totalTracks: 1
[05/04 15:27:01   1068s] z: 8, totalTracks: 1
[05/04 15:27:01   1068s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:27:01   1068s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2066.3M
[05/04 15:27:01   1068s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2066.3M
[05/04 15:27:01   1068s] Core basic site is unit
[05/04 15:27:01   1068s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:27:01   1068s] SiteArray: use 9,248,768 bytes
[05/04 15:27:01   1068s] SiteArray: current memory after site array memory allocation 2075.1M
[05/04 15:27:01   1068s] SiteArray: FP blocked sites are writable
[05/04 15:27:01   1068s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:27:01   1068s] SiteArray: use 1,245,184 bytes
[05/04 15:27:01   1068s] SiteArray: current memory after site array memory allocation 2076.3M
[05/04 15:27:01   1068s] SiteArray: FP blocked sites are writable
[05/04 15:27:01   1068s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:27:01   1068s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:27:01   1068s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:27:01   1068s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2076.3M
[05/04 15:27:02   1068s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:27:02   1068s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.090, MEM:2076.3M
[05/04 15:27:02   1068s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2076.3M
[05/04 15:27:02   1068s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:27:02   1068s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2076.3M
[05/04 15:27:02   1068s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.280, REAL:0.286, MEM:2076.3M
[05/04 15:27:02   1068s] OPERPROF:     Starting CMU at level 3, MEM:2076.3M
[05/04 15:27:02   1068s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.015, MEM:2076.3M
[05/04 15:27:02   1068s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.340, REAL:0.341, MEM:2076.3M
[05/04 15:27:02   1068s] 
[05/04 15:27:02   1068s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2076.3MB).
[05/04 15:27:02   1068s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.470, REAL:0.462, MEM:2076.3M
[05/04 15:27:02   1068s] (I)       Load db... (mem=2076.3M)
[05/04 15:27:02   1068s] (I)       Read data from FE... (mem=2076.3M)
[05/04 15:27:02   1068s] (I)       Read nodes and places... (mem=2076.3M)
[05/04 15:27:02   1068s] (I)       Number of ignored instance 0
[05/04 15:27:02   1068s] (I)       Number of inbound cells 0
[05/04 15:27:02   1068s] (I)       numMoveCells=47103, numMacros=40  numPads=241  numMultiRowHeightInsts=0
[05/04 15:27:02   1068s] (I)       cell height: 1672, count: 47103
[05/04 15:27:02   1068s] (I)       Done Read nodes and places (cpu=0.090s, mem=2092.2M)
[05/04 15:27:02   1068s] (I)       Read rows... (mem=2092.2M)
[05/04 15:27:02   1068s] (I)       Done Read rows (cpu=0.000s, mem=2092.2M)
[05/04 15:27:02   1068s] (I)       Read module constraints... (mem=2092.2M)
[05/04 15:27:02   1068s] (I)       Done Read module constraints (cpu=0.000s, mem=2092.2M)
[05/04 15:27:02   1068s] (I)       Done Read data from FE (cpu=0.090s, mem=2092.2M)
[05/04 15:27:02   1068s] (I)       Done Load db (cpu=0.090s, mem=2092.2M)
[05/04 15:27:02   1068s] (I)       Constructing placeable region... (mem=2092.2M)
[05/04 15:27:02   1068s] (I)       Constructing bin map
[05/04 15:27:02   1068s] (I)       Initialize bin information with width=16720 height=16720
[05/04 15:27:02   1068s] (I)       Done constructing bin map
[05/04 15:27:02   1068s] (I)       Removing 557 blocked bin with high fixed inst density
[05/04 15:27:02   1068s] (I)       Compute region effective width... (mem=2092.2M)
[05/04 15:27:02   1068s] (I)       Done Compute region effective width (cpu=0.000s, mem=2092.2M)
[05/04 15:27:02   1068s] (I)       Done Constructing placeable region (cpu=0.010s, mem=2092.2M)
[05/04 15:27:02   1068s] Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/04 15:27:02   1068s] Validating CTS configuration...
[05/04 15:27:02   1068s] Checking module port directions...
[05/04 15:27:02   1068s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/04 15:27:02   1068s] Non-default CCOpt properties:
[05/04 15:27:02   1068s] buffer_cells is set for at least one key
[05/04 15:27:02   1068s] cts_merge_clock_gates is set for at least one key
[05/04 15:27:02   1068s] cts_merge_clock_logic is set for at least one key
[05/04 15:27:02   1068s] primary_delay_corner: worst_corner (default: )
[05/04 15:27:02   1068s] route_type is set for at least one key
[05/04 15:27:02   1068s] routing_top_min_fanout is set for at least one key
[05/04 15:27:02   1068s] source_driver is set for at least one key
[05/04 15:27:02   1068s] target_max_trans is set for at least one key
[05/04 15:27:02   1068s] target_max_trans_sdc is set for at least one key
[05/04 15:27:02   1068s] update_io_latency: 0 (default: true)
[05/04 15:27:02   1068s] use_inverters is set for at least one key
[05/04 15:27:02   1068s] Route type trimming info:
[05/04 15:27:02   1068s]   No route type modifications were made.
[05/04 15:27:02   1068s] Accumulated time to calculate placeable region: 0.01
[05/04 15:27:02   1068s] Accumulated time to calculate placeable region: 0.01
[05/04 15:27:02   1068s] Accumulated time to calculate placeable region: 0.01
[05/04 15:27:02   1068s] Accumulated time to calculate placeable region: 0.01
[05/04 15:27:02   1068s] Accumulated time to calculate placeable region: 0.01
[05/04 15:27:02   1068s] Accumulated time to calculate placeable region: 0.02
[05/04 15:27:02   1068s] (I)       Initializing Steiner engine. 
[05/04 15:27:02   1069s] LayerId::1 widthSet size::4
[05/04 15:27:02   1069s] LayerId::2 widthSet size::4
[05/04 15:27:02   1069s] LayerId::3 widthSet size::5
[05/04 15:27:02   1069s] LayerId::4 widthSet size::5
[05/04 15:27:02   1069s] LayerId::5 widthSet size::5
[05/04 15:27:02   1069s] LayerId::6 widthSet size::5
[05/04 15:27:02   1069s] LayerId::7 widthSet size::5
[05/04 15:27:02   1069s] LayerId::8 widthSet size::5
[05/04 15:27:02   1069s] LayerId::9 widthSet size::4
[05/04 15:27:02   1069s] LayerId::10 widthSet size::2
[05/04 15:27:02   1069s] Updating RC grid for preRoute extraction ...
[05/04 15:27:02   1069s] Initializing multi-corner capacitance tables ... 
[05/04 15:27:03   1069s] Initializing multi-corner resistance tables ...
[05/04 15:27:03   1069s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.308268 ; uaWl: 0.999226 ; uaWlH: 0.407936 ; aWlH: 0.000773 ; Pmax: 0.889400 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/04 15:27:03   1069s] End AAE Lib Interpolated Model. (MEM=2122.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:27:03   1070s] Library trimming buffers in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 0 of 5 cells
[05/04 15:27:03   1070s] Original list had 5 cells:
[05/04 15:27:03   1070s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:27:03   1070s] Library trimming was not able to trim any cells:
[05/04 15:27:03   1070s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:27:03   1070s] Library trimming buffers in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 0 of 5 cells
[05/04 15:27:03   1070s] Original list had 5 cells:
[05/04 15:27:03   1070s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:27:03   1070s] Library trimming was not able to trim any cells:
[05/04 15:27:03   1070s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:27:03   1070s] Library trimming inverters in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 7 cells
[05/04 15:27:03   1070s] Original list had 7 cells:
[05/04 15:27:03   1070s] IBUFFX32_RVT IBUFFX32_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
[05/04 15:27:03   1070s] New trimmed list has 4 cells:
[05/04 15:27:03   1070s] IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT 
[05/04 15:27:03   1070s] Library trimming inverters in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 5 of 7 cells
[05/04 15:27:03   1070s] Original list had 7 cells:
[05/04 15:27:03   1070s] IBUFFX32_RVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
[05/04 15:27:03   1070s] New trimmed list has 2 cells:
[05/04 15:27:03   1070s] IBUFFX32_RVT IBUFFX16_LVT 
[05/04 15:27:03   1070s] Accumulated time to calculate placeable region: 0.02
[05/04 15:27:05   1072s] Accumulated time to calculate placeable region: 0.02
[05/04 15:27:05   1072s] Accumulated time to calculate placeable region: 0.04
[05/04 15:27:05   1072s] Clock tree balancer configuration for clock_tree SYS_CLK:
[05/04 15:27:05   1072s] Non-default CCOpt properties:
[05/04 15:27:05   1072s]   cts_merge_clock_gates: true (default: false)
[05/04 15:27:05   1072s]   cts_merge_clock_logic: true (default: false)
[05/04 15:27:05   1072s]   route_type (leaf): default_route_type_leaf (default: default)
[05/04 15:27:05   1072s]   route_type (trunk): trunk_type (default: default)
[05/04 15:27:05   1072s]   route_type (top): top_type (default: default)
[05/04 15:27:05   1072s]   routing_top_min_fanout: 10000 (default: unset)
[05/04 15:27:05   1072s]   use_inverters: false (default: auto)
[05/04 15:27:05   1072s] For power domain PD_RISC_CORE:
[05/04 15:27:05   1072s]   Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:27:05   1072s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
[05/04 15:27:05   1072s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
[05/04 15:27:05   1072s] For power domain PD_ORCA_TOP:
[05/04 15:27:05   1072s]   Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:27:05   1072s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
[05/04 15:27:05   1072s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
[05/04 15:27:05   1072s]   Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 29404.969um^2
[05/04 15:27:05   1072s]   Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 309197.944um^2
[05/04 15:27:05   1072s] Top Routing info:
[05/04 15:27:05   1072s]   Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[05/04 15:27:05   1072s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/04 15:27:05   1072s] Trunk Routing info:
[05/04 15:27:05   1072s]   Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[05/04 15:27:05   1072s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/04 15:27:05   1072s] Leaf Routing info:
[05/04 15:27:05   1072s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/04 15:27:05   1072s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/04 15:27:05   1072s] For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
[05/04 15:27:05   1072s]   Slew time target (leaf):    0.300ns
[05/04 15:27:05   1072s]   Slew time target (trunk):   0.300ns
[05/04 15:27:05   1072s]   Slew time target (top):     0.300ns
[05/04 15:27:05   1072s]   Buffer unit delay: 0.176ns
[05/04 15:27:05   1072s]   Buffer max distance: 1320.000um
[05/04 15:27:05   1072s] Fastest wire driving cells and distances:
[05/04 15:27:05   1072s]   For nets routed with trunk routing rules:
[05/04 15:27:05   1072s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.189ns, speed=4450.438um per ns, cellArea=8.086um^2 per 1000um}
[05/04 15:27:05   1072s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.222ns, speed=3018.523um per ns, cellArea=8.857um^2 per 1000um}
[05/04 15:27:05   1072s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.239ns, speed=872.093um per ns, cellArea=17.472um^2 per 1000um}
[05/04 15:27:05   1072s]   For nets routed with top routing rules:
[05/04 15:27:05   1072s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.208ns, speed=4612.029um per ns, cellArea=7.212um^2 per 1000um}
[05/04 15:27:05   1072s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.239ns, speed=3209.020um per ns, cellArea=7.899um^2 per 1000um}
[05/04 15:27:05   1072s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.249ns, speed=996.264um per ns, cellArea=14.976um^2 per 1000um}
[05/04 15:27:05   1072s] For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
[05/04 15:27:05   1072s]   Slew time target (leaf):    0.300ns
[05/04 15:27:05   1072s]   Slew time target (trunk):   0.300ns
[05/04 15:27:05   1072s]   Slew time target (top):     0.300ns
[05/04 15:27:05   1072s]   Buffer unit delay: 0.085ns
[05/04 15:27:05   1072s]   Buffer max distance: 1320.000um
[05/04 15:27:05   1072s] Fastest wire driving cells and distances:
[05/04 15:27:05   1072s]   For nets routed with trunk routing rules:
[05/04 15:27:05   1072s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1013.127um, saturatedSlew=0.094ns, speed=7422.176um per ns, cellArea=10.536um^2 per 1000um}
[05/04 15:27:05   1072s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5962.060um per ns, cellArea=8.857um^2 per 1000um}
[05/04 15:27:05   1072s]     Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
[05/04 15:27:05   1072s]   For nets routed with top routing rules:
[05/04 15:27:05   1072s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1049.702um, saturatedSlew=0.093ns, speed=7758.330um per ns, cellArea=10.169um^2 per 1000um}
[05/04 15:27:05   1072s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
[05/04 15:27:05   1072s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
[05/04 15:27:05   1072s] Non-default CCOpt properties:
[05/04 15:27:05   1072s]   cts_merge_clock_gates: true (default: false)
[05/04 15:27:05   1072s]   cts_merge_clock_logic: true (default: false)
[05/04 15:27:05   1072s]   route_type (leaf): default_route_type_leaf (default: default)
[05/04 15:27:05   1072s]   route_type (trunk): trunk_type (default: default)
[05/04 15:27:05   1072s]   route_type (top): top_type (default: default)
[05/04 15:27:05   1072s]   routing_top_min_fanout: 10000 (default: unset)
[05/04 15:27:05   1072s]   source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
[05/04 15:27:05   1072s]   use_inverters: false (default: auto)
[05/04 15:27:05   1072s] For power domain PD_RISC_CORE:
[05/04 15:27:05   1072s]   Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:27:05   1072s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
[05/04 15:27:05   1072s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
[05/04 15:27:05   1072s] For power domain PD_ORCA_TOP:
[05/04 15:27:05   1072s]   Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/04 15:27:05   1072s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
[05/04 15:27:05   1072s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
[05/04 15:27:05   1072s]   Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 29404.969um^2
[05/04 15:27:05   1072s]   Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 309197.944um^2
[05/04 15:27:05   1072s] Top Routing info:
[05/04 15:27:05   1072s]   Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[05/04 15:27:05   1072s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/04 15:27:05   1072s] Trunk Routing info:
[05/04 15:27:05   1072s]   Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[05/04 15:27:05   1072s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/04 15:27:05   1072s] Leaf Routing info:
[05/04 15:27:05   1072s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/04 15:27:05   1072s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/04 15:27:05   1072s] For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
[05/04 15:27:05   1072s]   Slew time target (leaf):    0.300ns
[05/04 15:27:05   1072s]   Slew time target (trunk):   0.300ns
[05/04 15:27:05   1072s]   Slew time target (top):     0.300ns
[05/04 15:27:05   1072s]   Buffer unit delay: 0.176ns
[05/04 15:27:05   1072s]   Buffer max distance: 1320.000um
[05/04 15:27:05   1072s] Fastest wire driving cells and distances:
[05/04 15:27:05   1072s]   For nets routed with trunk routing rules:
[05/04 15:27:05   1072s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.189ns, speed=4450.438um per ns, cellArea=8.086um^2 per 1000um}
[05/04 15:27:05   1072s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.222ns, speed=3018.523um per ns, cellArea=8.857um^2 per 1000um}
[05/04 15:27:05   1072s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.239ns, speed=872.093um per ns, cellArea=17.472um^2 per 1000um}
[05/04 15:27:05   1072s]   For nets routed with top routing rules:
[05/04 15:27:05   1072s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.208ns, speed=4612.029um per ns, cellArea=7.212um^2 per 1000um}
[05/04 15:27:05   1072s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.239ns, speed=3209.020um per ns, cellArea=7.899um^2 per 1000um}
[05/04 15:27:05   1072s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.249ns, speed=996.264um per ns, cellArea=14.976um^2 per 1000um}
[05/04 15:27:05   1072s] For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
[05/04 15:27:05   1072s]   Slew time target (leaf):    0.300ns
[05/04 15:27:05   1072s]   Slew time target (trunk):   0.300ns
[05/04 15:27:05   1072s]   Slew time target (top):     0.300ns
[05/04 15:27:05   1072s]   Buffer unit delay: 0.085ns
[05/04 15:27:05   1072s]   Buffer max distance: 1320.000um
[05/04 15:27:05   1072s] Fastest wire driving cells and distances:
[05/04 15:27:05   1072s]   For nets routed with trunk routing rules:
[05/04 15:27:05   1072s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1013.127um, saturatedSlew=0.094ns, speed=7422.176um per ns, cellArea=10.536um^2 per 1000um}
[05/04 15:27:05   1072s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5962.060um per ns, cellArea=8.857um^2 per 1000um}
[05/04 15:27:05   1072s]     Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
[05/04 15:27:05   1072s]   For nets routed with top routing rules:
[05/04 15:27:05   1072s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1049.702um, saturatedSlew=0.093ns, speed=7758.330um per ns, cellArea=10.169um^2 per 1000um}
[05/04 15:27:05   1072s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
[05/04 15:27:05   1072s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] Logic Sizing Table:
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] ------------------------------------------------------------------------------------------------------------------
[05/04 15:27:05   1072s] Cell          Instance count    Source         Eligible library cells
[05/04 15:27:05   1072s] ------------------------------------------------------------------------------------------------------------------
[05/04 15:27:05   1072s] AO21X1_HVT           1          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
[05/04 15:27:05   1072s] AO21X2_HVT           3          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
[05/04 15:27:05   1072s] AO22X1_HVT          32          library set    {AO22X2_HVT AO22X1_HVT}
[05/04 15:27:05   1072s] LSUPX1_LVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
[05/04 15:27:05   1072s] ------------------------------------------------------------------------------------------------------------------
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
[05/04 15:27:05   1072s]   Sources:                     pin pclk
[05/04 15:27:05   1072s]   Total number of sinks:       394
[05/04 15:27:05   1072s]   Delay constrained sinks:     394
[05/04 15:27:05   1072s]   Non-leaf sinks:              0
[05/04 15:27:05   1072s]   Ignore pins:                 0
[05/04 15:27:05   1072s]  Timing corner worst_corner:setup.late:
[05/04 15:27:05   1072s]   Skew target:                 0.176ns
[05/04 15:27:05   1072s] Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
[05/04 15:27:05   1072s]   Sources:                     pin sdram_clk
[05/04 15:27:05   1072s]   Total number of sinks:       2894
[05/04 15:27:05   1072s]   Delay constrained sinks:     2860
[05/04 15:27:05   1072s]   Non-leaf sinks:              0
[05/04 15:27:05   1072s]   Ignore pins:                 0
[05/04 15:27:05   1072s]  Timing corner worst_corner:setup.late:
[05/04 15:27:05   1072s]   Skew target:                 0.176ns
[05/04 15:27:05   1072s] Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
[05/04 15:27:05   1072s]   Sources:                     pin sys_2x_clk
[05/04 15:27:05   1072s]   Total number of sinks:       1928
[05/04 15:27:05   1072s]   Delay constrained sinks:     1928
[05/04 15:27:05   1072s]   Non-leaf sinks:              0
[05/04 15:27:05   1072s]   Ignore pins:                 0
[05/04 15:27:05   1072s]  Timing corner worst_corner:setup.late:
[05/04 15:27:05   1072s]   Skew target:                 0.176ns
[05/04 15:27:05   1072s] Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
[05/04 15:27:05   1072s]   Sources:                     pin ate_clk
[05/04 15:27:05   1072s]   Total number of sinks:       5196
[05/04 15:27:05   1072s]   Delay constrained sinks:     5162
[05/04 15:27:05   1072s]   Non-leaf sinks:              0
[05/04 15:27:05   1072s]   Ignore pins:                 0
[05/04 15:27:05   1072s]  Timing corner worst_corner:setup.late:
[05/04 15:27:05   1072s]   Skew target:                 0.176ns
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree PCI_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree PCI_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree PCI_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SDRAM_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SDRAM_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SDRAM_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_2x_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_2x_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_2x_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree ate_clk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree ate_clk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree ate_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/04 15:27:05   1072s] Primary reporting skew groups are:
[05/04 15:27:05   1072s] skew_group SYS_2x_CLK/func_best_mode with 1928 clock sinks
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] Distribution of half-perimeter wire length by ICG depth:
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] -----------------------------------------------------------------------------
[05/04 15:27:05   1072s] Min ICG    Max ICG    Count    HPWL
[05/04 15:27:05   1072s] Depth      Depth               (um)
[05/04 15:27:05   1072s] -----------------------------------------------------------------------------
[05/04 15:27:05   1072s]    0          0        89      [min=4, max=868, avg=109, sd=150, total=9709]
[05/04 15:27:05   1072s]    0          1        13      [min=3, max=1483, avg=273, sd=486, total=3550]
[05/04 15:27:05   1072s]    0          2         6      [min=24, max=136, avg=66, sd=42, total=394]
[05/04 15:27:05   1072s] -----------------------------------------------------------------------------
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] Via Selection for Estimated Routes (rule default):
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] ---------------------------------------------------------------
[05/04 15:27:05   1072s] Layer      Via Cell     Res.     Cap.     RC       Top of Stack
[05/04 15:27:05   1072s] Range                   (Ohm)    (fF)     (fs)     Only
[05/04 15:27:05   1072s] ---------------------------------------------------------------
[05/04 15:27:05   1072s] M1-M2      VIA12SQ      0.500    0.021    0.011    false
[05/04 15:27:05   1072s] M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
[05/04 15:27:05   1072s] M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
[05/04 15:27:05   1072s] M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
[05/04 15:27:05   1072s] M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
[05/04 15:27:05   1072s] M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
[05/04 15:27:05   1072s] M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
[05/04 15:27:05   1072s] M8-M9      VIA89_C      0.100    0.046    0.005    false
[05/04 15:27:05   1072s] M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
[05/04 15:27:05   1072s] ---------------------------------------------------------------
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] Via Selection for Estimated Routes (rule CTS_RULE):
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] -----------------------------------------------------------------------------
[05/04 15:27:05   1072s] Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
[05/04 15:27:05   1072s] Range                                 (Ohm)    (fF)     (fs)     Only
[05/04 15:27:05   1072s] -----------------------------------------------------------------------------
[05/04 15:27:05   1072s] M1-M2      CTS_RULE_VIA12SQ_C_HV_S    0.500    0.019    0.010    false
[05/04 15:27:05   1072s] M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
[05/04 15:27:05   1072s] M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
[05/04 15:27:05   1072s] M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
[05/04 15:27:05   1072s] M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
[05/04 15:27:05   1072s] M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
[05/04 15:27:05   1072s] M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
[05/04 15:27:05   1072s] M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
[05/04 15:27:05   1072s] M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
[05/04 15:27:05   1072s] M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
[05/04 15:27:05   1072s] M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
[05/04 15:27:05   1072s] M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
[05/04 15:27:05   1072s] M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
[05/04 15:27:05   1072s] M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
[05/04 15:27:05   1072s] M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
[05/04 15:27:05   1072s] -----------------------------------------------------------------------------
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] No ideal or dont_touch nets found in the clock tree
[05/04 15:27:05   1072s] **WARN: (IMPCCOPT-2387):	CCOpt found 1 clock tree hnets marked as dont_touch. These will not be buffered.
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] dont_touch hnet fanout counts:
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] ------------------------------------------------------
[05/04 15:27:05   1072s] Min fanout    Max fanout    Number of dont_touch hnets
[05/04 15:27:05   1072s] ------------------------------------------------------
[05/04 15:27:05   1072s]       1            10                   1
[05/04 15:27:05   1072s]      11           100                   0
[05/04 15:27:05   1072s]     101          1000                   0
[05/04 15:27:05   1072s]    1001         10000                   0
[05/04 15:27:05   1072s]   10001           +                     0
[05/04 15:27:05   1072s] ------------------------------------------------------
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] Top dont_touch hnets by fanout:
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] ----------------------------
[05/04 15:27:05   1072s] HNet name          Fanout ()
[05/04 15:27:05   1072s] ----------------------------
[05/04 15:27:05   1072s] I_RISC_CORE/clk        1
[05/04 15:27:05   1072s] ----------------------------
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] Filtering reasons for cell type: inverter
[05/04 15:27:05   1072s] =========================================
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:27:05   1072s] Clock trees    Power domain    Reason                         Library cells
[05/04 15:27:05   1072s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:27:05   1072s] all            PD_ORCA_TOP     Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/04 15:27:05   1072s]                                                                 AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/04 15:27:05   1072s]                                                                 IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/04 15:27:05   1072s]                                                                 INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/04 15:27:05   1072s]                                                                 INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/04 15:27:05   1072s]                                                                 INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/04 15:27:05   1072s] all            PD_RISC_CORE    Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/04 15:27:05   1072s]                                                                 AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/04 15:27:05   1072s]                                                                 IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/04 15:27:05   1072s]                                                                 INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/04 15:27:05   1072s]                                                                 INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/04 15:27:05   1072s]                                                                 INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/04 15:27:05   1072s] all            PD_ORCA_TOP     Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX4_HVT IBUFFX8_HVT }
[05/04 15:27:05   1072s] all            PD_RISC_CORE    Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT }
[05/04 15:27:05   1072s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] 
[05/04 15:27:05   1072s] Validating CTS configuration done. (took cpu=0:00:03.7 real=0:00:03.7)
[05/04 15:27:05   1072s] CCOpt configuration status: all checks passed.
[05/04 15:27:05   1072s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/04 15:27:05   1072s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/04 15:27:05   1072s]   No exclusion drivers are needed.
[05/04 15:27:05   1072s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/04 15:27:05   1072s] Antenna diode management...
[05/04 15:27:05   1072s]   Found 0 antenna diodes in the clock trees.
[05/04 15:27:05   1072s]   
[05/04 15:27:05   1072s] Antenna diode management done.
[05/04 15:27:05   1072s] Adding driver cells for primary IOs...
[05/04 15:27:05   1072s]   
[05/04 15:27:05   1072s]   ----------------------------------------------------------------------------------------------
[05/04 15:27:05   1072s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/04 15:27:05   1072s]   ----------------------------------------------------------------------------------------------
[05/04 15:27:05   1072s]     (empty table)
[05/04 15:27:05   1072s]   ----------------------------------------------------------------------------------------------
[05/04 15:27:05   1072s]   
[05/04 15:27:05   1072s]   
[05/04 15:27:05   1072s] Adding driver cells for primary IOs done.
[05/04 15:27:05   1072s] Adding driver cell for primary IO roots...
[05/04 15:27:05   1072s] Adding driver cell for primary IO roots done.
[05/04 15:27:05   1072s] Maximizing clock DAG abstraction...
[05/04 15:27:06   1072s] Maximizing clock DAG abstraction done.
[05/04 15:27:06   1072s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:09.9 real=0:00:09.9)
[05/04 15:27:06   1072s] Synthesizing clock trees...
[05/04 15:27:06   1072s]   Preparing To Balance...
[05/04 15:27:06   1072s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2170.4M
[05/04 15:27:06   1072s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.150, REAL:0.151, MEM:2170.4M
[05/04 15:27:06   1072s] OPERPROF: Starting DPlace-Init at level 1, MEM:2170.4M
[05/04 15:27:06   1072s] z: 2, totalTracks: 1
[05/04 15:27:06   1072s] z: 4, totalTracks: 1
[05/04 15:27:06   1072s] z: 6, totalTracks: 1
[05/04 15:27:06   1072s] z: 8, totalTracks: 1
[05/04 15:27:06   1072s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:27:06   1072s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2170.4M
[05/04 15:27:06   1072s] OPERPROF:     Starting CMU at level 3, MEM:2170.4M
[05/04 15:27:06   1072s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.013, MEM:2170.4M
[05/04 15:27:06   1072s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.187, MEM:2170.4M
[05/04 15:27:06   1072s] 
[05/04 15:27:06   1072s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2170.4MB).
[05/04 15:27:06   1072s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.294, MEM:2170.4M
[05/04 15:27:06   1072s]   Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
[05/04 15:27:06   1072s]   Original list had 6 cells:
[05/04 15:27:06   1072s]   CGLNPRX8_LVT CGLNPRX8_RVT CGLNPRX2_LVT CGLNPRX2_RVT CGLNPRX8_HVT CGLNPRX2_HVT 
[05/04 15:27:06   1072s]   New trimmed list has 2 cells:
[05/04 15:27:06   1072s]   CGLNPRX8_LVT CGLNPRX2_LVT 
[05/04 15:27:06   1072s]   Library trimming clock gates in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 6 cells
[05/04 15:27:06   1072s]   Original list had 6 cells:
[05/04 15:27:06   1072s]   CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX8_HVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX2_HVT 
[05/04 15:27:06   1072s]   New trimmed list has 3 cells:
[05/04 15:27:06   1072s]   CGLPPRX8_LVT CGLPPRX2_LVT CGLPPRX2_HVT 
[05/04 15:27:06   1072s]   Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
[05/04 15:27:06   1072s]   Original list had 6 cells:
[05/04 15:27:06   1072s]   CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX8_HVT CGLPPRX2_HVT 
[05/04 15:27:06   1072s]   New trimmed list has 2 cells:
[05/04 15:27:06   1072s]   CGLPPRX8_LVT CGLPPRX2_LVT 
[05/04 15:27:06   1072s]   Accumulated time to calculate placeable region: 0.04
[05/04 15:27:06   1072s]   Checking for inverting clock gates...
[05/04 15:27:06   1072s]   Checking for inverting clock gates done.
[05/04 15:27:06   1072s]   Merging duplicate siblings in DAG...
[05/04 15:27:06   1072s]     Clock DAG stats before merging:
[05/04 15:27:06   1072s]       cell counts      : b=0, i=2, icg=31, nicg=0, l=37, total=70
[05/04 15:27:06   1072s]       cell areas       : b=0.000um^2, i=3.558um^2, icg=210.177um^2, nicg=0.000um^2, l=99.370um^2, total=313.105um^2
[05/04 15:27:06   1072s]       hp wire lengths  : top=0.000um, trunk=434.568um, leaf=12824.651um, total=13259.219um
[05/04 15:27:06   1072s]     Clock DAG library cell distribution before merging {count}:
[05/04 15:27:06   1072s]        Invs: INVX2_LVT: 1 INVX4_HVT: 1 
[05/04 15:27:06   1072s]        ICGs: CGLPPRX8_LVT: 16 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 9 
[05/04 15:27:06   1072s]      Logics: LSUPX1_LVT: 1 AO21X2_HVT: 3 AO21X1_HVT: 1 AO22X1_HVT: 32 
[05/04 15:27:06   1072s]     Resynthesising clock tree into netlist...
[05/04 15:27:06   1072s]       Reset timing graph...
[05/04 15:27:06   1073s] Ignoring AAE DB Resetting ...
[05/04 15:27:06   1073s]       Reset timing graph done.
[05/04 15:27:06   1073s]     Resynthesising clock tree into netlist done.
[05/04 15:27:06   1073s]     
[05/04 15:27:06   1073s]     Clock gate merging summary:
[05/04 15:27:06   1073s]     
[05/04 15:27:06   1073s]     ----------------------------------------------------------
[05/04 15:27:06   1073s]     Description                          Number of occurrences
[05/04 15:27:06   1073s]     ----------------------------------------------------------
[05/04 15:27:06   1073s]     Total clock gates                             31
[05/04 15:27:06   1073s]     Globally unique enables                       29
[05/04 15:27:06   1073s]     Potentially mergeable clock gates              2
[05/04 15:27:06   1073s]     Actually merged clock gates                    0
[05/04 15:27:06   1073s]     ----------------------------------------------------------
[05/04 15:27:06   1073s]     
[05/04 15:27:06   1073s]     --------------------------------------------
[05/04 15:27:06   1073s]     Cannot merge reason    Number of occurrences
[05/04 15:27:06   1073s]     --------------------------------------------
[05/04 15:27:06   1073s]     GloballyUnique                  27
[05/04 15:27:06   1073s]     UndrivenEnablePins               4
[05/04 15:27:06   1073s]     --------------------------------------------
[05/04 15:27:06   1073s]     
[05/04 15:27:06   1073s]     Clock logic merging summary:
[05/04 15:27:06   1073s]     
[05/04 15:27:06   1073s]     -----------------------------------------------------------
[05/04 15:27:06   1073s]     Description                           Number of occurrences
[05/04 15:27:06   1073s]     -----------------------------------------------------------
[05/04 15:27:06   1073s]     Total clock logics                             37
[05/04 15:27:06   1073s]     Globally unique logic expressions              37
[05/04 15:27:06   1073s]     Potentially mergeable clock logics              0
[05/04 15:27:06   1073s]     Actually merged clock logics                    0
[05/04 15:27:06   1073s]     -----------------------------------------------------------
[05/04 15:27:06   1073s]     
[05/04 15:27:06   1073s]     --------------------------------------------
[05/04 15:27:06   1073s]     Cannot merge reason    Number of occurrences
[05/04 15:27:06   1073s]     --------------------------------------------
[05/04 15:27:06   1073s]     GloballyUnique                  37
[05/04 15:27:06   1073s]     --------------------------------------------
[05/04 15:27:06   1073s]     
[05/04 15:27:06   1073s]     Disconnecting clock tree from netlist...
[05/04 15:27:06   1073s]     Disconnecting clock tree from netlist done.
[05/04 15:27:06   1073s]   Merging duplicate siblings in DAG done.
[05/04 15:27:06   1073s]   Accumulated time to calculate placeable region: 0.04
[05/04 15:27:06   1073s]   Accumulated time to calculate placeable region: 0.04
[05/04 15:27:06   1073s]   Accumulated time to calculate placeable region: 0.04
[05/04 15:27:06   1073s]   Preparing To Balance done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/04 15:27:06   1073s]   CCOpt::Phase::Construction...
[05/04 15:27:06   1073s]   Stage::Clustering...
[05/04 15:27:06   1073s]   Clustering...
[05/04 15:27:06   1073s]     Initialize for clustering...
[05/04 15:27:06   1073s]     Clock DAG stats before clustering:
[05/04 15:27:06   1073s]       cell counts      : b=0, i=2, icg=31, nicg=0, l=37, total=70
[05/04 15:27:06   1073s]       cell areas       : b=0.000um^2, i=23.381um^2, icg=233.050um^2, nicg=0.000um^2, l=111.823um^2, total=368.255um^2
[05/04 15:27:06   1073s]       hp wire lengths  : top=0.000um, trunk=434.568um, leaf=12824.651um, total=13259.219um
[05/04 15:27:06   1073s]     Clock DAG library cell distribution before clustering {count}:
[05/04 15:27:06   1073s]        Invs: IBUFFX32_RVT: 2 
[05/04 15:27:06   1073s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 22 
[05/04 15:27:06   1073s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
[05/04 15:27:06   1073s]     Computing max distances from locked parents...
[05/04 15:27:06   1073s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/04 15:27:06   1073s]     Computing max distances from locked parents done.
[05/04 15:27:06   1073s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/04 15:27:06   1073s]     Bottom-up phase...
[05/04 15:27:06   1073s]     Clustering clock_tree ate_clk...
[05/04 15:27:06   1073s] End AAE Lib Interpolated Model. (MEM=2160.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:27:07   1073s]         Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/04 15:27:07   1073s]         Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/04 15:27:09   1076s] **WARN: (EMS-42):	Message (IMPESI-3194) has been suppressed from output.
[05/04 15:27:09   1076s] **WARN: (EMS-42):	Message (IMPESI-3199) has been suppressed from output.
[05/04 15:27:09   1076s]         Accumulated time to calculate placeable region: 0.04
[05/04 15:27:09   1076s]         Accumulated time to calculate placeable region: 0.04
[05/04 15:27:09   1076s]         Accumulated time to calculate placeable region: 0.04
[05/04 15:27:10   1077s]         Accumulated time to calculate placeable region: 0.04
[05/04 15:27:11   1077s]     Clustering clock_tree ate_clk done.
[05/04 15:27:11   1077s]     Clustering clock_tree SYS_2x_CLK...
[05/04 15:27:11   1077s]       Clustering clock_tree SYS_CLK...
[05/04 15:27:11   1077s]       Clustering clock_tree SYS_CLK done.
[05/04 15:27:11   1077s]     Clustering clock_tree SYS_2x_CLK done.
[05/04 15:27:11   1077s]     Clustering clock_tree SDRAM_CLK...
[05/04 15:27:11   1077s]     Clustering clock_tree SDRAM_CLK done.
[05/04 15:27:11   1077s]     Clustering clock_tree PCI_CLK...
[05/04 15:27:11   1077s]     Clustering clock_tree PCI_CLK done.
[05/04 15:27:11   1077s]     Clock DAG stats after bottom-up phase:
[05/04 15:27:11   1077s]       cell counts      : b=119, i=2, icg=31, nicg=0, l=37, total=189
[05/04 15:27:11   1077s]       cell areas       : b=1263.350um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=111.823um^2, total=1611.781um^2
[05/04 15:27:11   1077s]       hp wire lengths  : top=0.000um, trunk=8609.584um, leaf=17367.318um, total=25976.902um
[05/04 15:27:11   1077s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/04 15:27:11   1077s]        Bufs: NBUFFX32_LVT: 118 NBUFFX8_LVT: 1 
[05/04 15:27:11   1077s]        Invs: IBUFFX32_RVT: 2 
[05/04 15:27:11   1077s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/04 15:27:11   1077s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
[05/04 15:27:11   1077s]     Bottom-up phase done. (took cpu=0:00:04.3 real=0:00:04.3)
[05/04 15:27:11   1077s]     Legalizing clock trees...
[05/04 15:27:11   1077s]     Resynthesising clock tree into netlist...
[05/04 15:27:11   1077s]       Reset timing graph...
[05/04 15:27:11   1077s] Ignoring AAE DB Resetting ...
[05/04 15:27:11   1077s]       Reset timing graph done.
[05/04 15:27:11   1077s]     Resynthesising clock tree into netlist done.
[05/04 15:27:11   1077s]     Commiting net attributes....
[05/04 15:27:11   1077s]     Commiting net attributes. done.
[05/04 15:27:11   1077s]     Leaving CCOpt scope - ClockRefiner...
[05/04 15:27:11   1077s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2170.4M
[05/04 15:27:11   1077s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.160, REAL:0.164, MEM:2170.4M
[05/04 15:27:11   1077s]     Assigned high priority to 5359 cells.
[05/04 15:27:11   1078s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[05/04 15:27:11   1078s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[05/04 15:27:11   1078s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2170.4M
[05/04 15:27:11   1078s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2170.4M
[05/04 15:27:11   1078s] z: 2, totalTracks: 1
[05/04 15:27:11   1078s] z: 4, totalTracks: 1
[05/04 15:27:11   1078s] z: 6, totalTracks: 1
[05/04 15:27:11   1078s] z: 8, totalTracks: 1
[05/04 15:27:11   1078s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:27:11   1078s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2170.4M
[05/04 15:27:11   1078s] Info: 97 insts are soft-fixed.
[05/04 15:27:11   1078s] # Found 8 fixed insts to be non-legal.
[05/04 15:27:11   1078s] OPERPROF:       Starting CMU at level 4, MEM:2170.4M
[05/04 15:27:11   1078s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.013, MEM:2170.4M
[05/04 15:27:11   1078s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.190, REAL:0.194, MEM:2170.4M
[05/04 15:27:11   1078s] 
[05/04 15:27:11   1078s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2170.4MB).
[05/04 15:27:11   1078s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.290, REAL:0.298, MEM:2170.4M
[05/04 15:27:11   1078s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.290, REAL:0.298, MEM:2170.4M
[05/04 15:27:11   1078s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.10
[05/04 15:27:11   1078s] OPERPROF: Starting RefinePlace at level 1, MEM:2170.4M
[05/04 15:27:11   1078s] *** Starting refinePlace (0:17:58 mem=2170.4M) ***
[05/04 15:27:11   1078s] Total net bbox length = 8.836e+05 (4.282e+05 4.554e+05) (ext = 1.408e+04)
[05/04 15:27:12   1078s] # spcSbClkGt: 32
[05/04 15:27:12   1078s] Info: 97 insts are soft-fixed.
[05/04 15:27:12   1078s] Move report: Soft Fixed moves 1 insts, mean move: 1.22 um, max move: 1.22 um
[05/04 15:27:12   1078s] 	Max move on inst (I_RISC_CORE/test_si1_UPF_LS): (564.98, 259.16) --> (566.20, 259.16)
[05/04 15:27:12   1078s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:27:12   1078s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:27:12   1078s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:27:12   1078s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2170.4M
[05/04 15:27:12   1078s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2170.4M
[05/04 15:27:12   1078s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2170.4M
[05/04 15:27:12   1078s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2170.4M
[05/04 15:27:12   1078s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2170.4M
[05/04 15:27:12   1078s] Starting refinePlace ...
[05/04 15:27:12   1078s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:27:12   1078s]    Spread Effort: high, standalone mode, useDDP on.
[05/04 15:27:13   1079s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=2170.4MB) @(0:17:59 - 0:18:00).
[05/04 15:27:13   1079s] Move report: preRPlace moves 1314 insts, mean move: 2.46 um, max move: 25.08 um
[05/04 15:27:13   1079s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U13039): (521.97, 593.56) --> (513.61, 576.84)
[05/04 15:27:13   1079s] 	Length: 11 sites, height: 1 rows, site name: unit, cell type: AO22X2_HVT
[05/04 15:27:13   1079s] wireLenOptFixPriorityInst 5130 inst fixed
[05/04 15:27:13   1079s] 
[05/04 15:27:13   1079s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:27:13   1079s] 
[05/04 15:27:13   1079s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:27:15   1081s] Move report: legalization moves 48 insts, mean move: 1.71 um, max move: 6.38 um
[05/04 15:27:15   1081s] 	Max move on inst (I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_): (557.69, 257.49) --> (560.73, 254.14)
[05/04 15:27:15   1081s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=2170.4MB) @(0:18:00 - 0:18:02).
[05/04 15:27:15   1081s] Move report: Detail placement moves 1362 insts, mean move: 2.43 um, max move: 25.08 um
[05/04 15:27:15   1081s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U13039): (521.97, 593.56) --> (513.61, 576.84)
[05/04 15:27:15   1081s] 	Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 2170.4MB
[05/04 15:27:15   1081s] Statistics of distance of Instance movement in refine placement:
[05/04 15:27:15   1081s]   maximum (X+Y) =        25.08 um
[05/04 15:27:15   1081s]   inst (I_SDRAM_TOP/I_SDRAM_IF/U13039) with max move: (521.968, 593.56) -> (513.608, 576.84)
[05/04 15:27:15   1081s]   mean    (X+Y) =         2.43 um
[05/04 15:27:15   1081s] Summary Report:
[05/04 15:27:15   1081s] Instances move: 1363 (out of 47286 movable)
[05/04 15:27:15   1081s] Instances flipped: 0
[05/04 15:27:15   1081s] Mean displacement: 2.43 um
[05/04 15:27:15   1081s] Max displacement: 25.08 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/U13039) (521.968, 593.56) -> (513.608, 576.84)
[05/04 15:27:15   1081s] 	Length: 11 sites, height: 1 rows, site name: unit, cell type: AO22X2_HVT
[05/04 15:27:15   1081s] Total instances moved : 1363
[05/04 15:27:15   1081s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.400, REAL:3.394, MEM:2170.4M
[05/04 15:27:15   1081s] Total net bbox length = 8.857e+05 (4.292e+05 4.565e+05) (ext = 1.405e+04)
[05/04 15:27:15   1081s] Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 2170.4MB
[05/04 15:27:15   1081s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:04.0, mem=2170.4MB) @(0:17:58 - 0:18:02).
[05/04 15:27:15   1081s] *** Finished refinePlace (0:18:02 mem=2170.4M) ***
[05/04 15:27:15   1081s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.10
[05/04 15:27:15   1081s] OPERPROF: Finished RefinePlace at level 1, CPU:3.590, REAL:3.591, MEM:2170.4M
[05/04 15:27:15   1081s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2170.4M
[05/04 15:27:15   1082s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.160, REAL:0.152, MEM:2170.4M
[05/04 15:27:15   1082s]     Moved 331, flipped 122 and cell swapped 0 of 5383 clock instance(s) during refinement.
[05/04 15:27:15   1082s]     The largest move was 25.1 microns for I_SDRAM_TOP/I_SDRAM_IF/U13039.
[05/04 15:27:15   1082s]     Moved 100 and flipped 6 of 189 clock instances (excluding sinks) during refinement
[05/04 15:27:15   1082s]     The largest move for clock insts (excluding sinks) was 25.1 microns. The inst with this movement was I_SDRAM_TOP/I_SDRAM_IF/U13039
[05/04 15:27:15   1082s]     Moved 231 and flipped 116 of 5194 clock sinks during refinement.
[05/04 15:27:15   1082s]     The largest move for clock sinks was 9.12 microns. The inst with this movement was I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__29_
[05/04 15:27:15   1082s]     Revert refine place priority changes on 0 cells.
[05/04 15:27:15   1082s] OPERPROF: Starting DPlace-Init at level 1, MEM:2170.4M
[05/04 15:27:15   1082s] z: 2, totalTracks: 1
[05/04 15:27:15   1082s] z: 4, totalTracks: 1
[05/04 15:27:15   1082s] z: 6, totalTracks: 1
[05/04 15:27:15   1082s] z: 8, totalTracks: 1
[05/04 15:27:15   1082s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:27:15   1082s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2170.4M
[05/04 15:27:15   1082s] OPERPROF:     Starting CMU at level 3, MEM:2170.4M
[05/04 15:27:15   1082s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.013, MEM:2170.4M
[05/04 15:27:15   1082s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.220, REAL:0.213, MEM:2170.4M
[05/04 15:27:15   1082s] 
[05/04 15:27:16   1082s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2170.4MB).
[05/04 15:27:16   1082s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.317, MEM:2170.4M
[05/04 15:27:16   1082s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.6 real=0:00:04.6)
[05/04 15:27:16   1082s]     Disconnecting clock tree from netlist...
[05/04 15:27:16   1082s]     Disconnecting clock tree from netlist done.
[05/04 15:27:16   1082s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2170.4M
[05/04 15:27:16   1082s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.150, REAL:0.155, MEM:2170.4M
[05/04 15:27:16   1082s] OPERPROF: Starting DPlace-Init at level 1, MEM:2170.4M
[05/04 15:27:16   1082s] z: 2, totalTracks: 1
[05/04 15:27:16   1082s] z: 4, totalTracks: 1
[05/04 15:27:16   1082s] z: 6, totalTracks: 1
[05/04 15:27:16   1082s] z: 8, totalTracks: 1
[05/04 15:27:16   1082s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:27:16   1082s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2170.4M
[05/04 15:27:16   1082s] OPERPROF:     Starting CMU at level 3, MEM:2170.4M
[05/04 15:27:16   1082s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.014, MEM:2170.4M
[05/04 15:27:16   1082s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.217, MEM:2170.4M
[05/04 15:27:16   1082s] 
[05/04 15:27:16   1082s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2170.4MB).
[05/04 15:27:16   1082s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.329, MEM:2170.4M
[05/04 15:27:16   1082s]     Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/04 15:27:16   1082s] End AAE Lib Interpolated Model. (MEM=2170.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:27:16   1083s]     Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/04 15:27:16   1083s]     
[05/04 15:27:16   1083s]     Clock tree legalization - Histogram:
[05/04 15:27:16   1083s]     ====================================
[05/04 15:27:16   1083s]     
[05/04 15:27:16   1083s]     ------------------------------------
[05/04 15:27:16   1083s]     Movement (um)        Number of cells
[05/04 15:27:16   1083s]     ------------------------------------
[05/04 15:27:16   1083s]     [0.304,2.7816)              5
[05/04 15:27:16   1083s]     [2.7816,5.2592)            27
[05/04 15:27:16   1083s]     [5.2592,7.7368)             6
[05/04 15:27:16   1083s]     [7.7368,10.2144)            4
[05/04 15:27:16   1083s]     [10.2144,12.692)            4
[05/04 15:27:16   1083s]     [12.692,15.1696)            3
[05/04 15:27:16   1083s]     [15.1696,17.6472)           9
[05/04 15:27:16   1083s]     [17.6472,20.1248)          11
[05/04 15:27:16   1083s]     [20.1248,22.6024)          15
[05/04 15:27:16   1083s]     [22.6024,25.08)            17
[05/04 15:27:16   1083s]     ------------------------------------
[05/04 15:27:16   1083s]     
[05/04 15:27:16   1083s]     
[05/04 15:27:16   1083s]     Clock tree legalization - Top 10 Movements:
[05/04 15:27:16   1083s]     ===========================================
[05/04 15:27:16   1083s]     
[05/04 15:27:16   1083s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:27:16   1083s]     Movement (um)    Desired              Achieved             Node
[05/04 15:27:16   1083s]                      location             location             
[05/04 15:27:16   1083s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:27:16   1083s]        25.08         (521.968,593.560)    (513.608,576.840)    cell I_SDRAM_TOP/I_SDRAM_IF/U13039 (a lib_cell AO22X2_HVT) at (513.608,576.840), in power domain PD_ORCA_TOP
[05/04 15:27:16   1083s]        24.624        (521.968,593.560)    (507.376,603.592)    cell I_SDRAM_TOP/I_SDRAM_IF/U13038 (a lib_cell AO22X2_HVT) at (507.376,603.592), in power domain PD_ORCA_TOP
[05/04 15:27:16   1083s]        24.624        (521.968,593.560)    (507.376,583.528)    cell I_SDRAM_TOP/I_SDRAM_IF/U13037 (a lib_cell AO22X2_HVT) at (507.376,583.528), in power domain PD_ORCA_TOP
[05/04 15:27:16   1083s]        24.472        (521.968,593.560)    (500.840,590.216)    cell I_SDRAM_TOP/I_SDRAM_IF/U13036 (a lib_cell AO22X2_HVT) at (500.840,590.216), in power domain PD_ORCA_TOP
[05/04 15:27:16   1083s]        24.168        (521.968,593.560)    (501.144,596.904)    cell I_SDRAM_TOP/I_SDRAM_IF/U13035 (a lib_cell AO22X2_HVT) at (501.144,596.904), in power domain PD_ORCA_TOP
[05/04 15:27:16   1083s]        24.016        (521.968,593.560)    (511.328,606.936)    cell I_SDRAM_TOP/I_SDRAM_IF/U13034 (a lib_cell AO22X2_HVT) at (511.328,606.936), in power domain PD_ORCA_TOP
[05/04 15:27:16   1083s]        24.016        (521.968,593.560)    (511.328,580.184)    cell I_SDRAM_TOP/I_SDRAM_IF/U13033 (a lib_cell AO22X2_HVT) at (511.328,580.184), in power domain PD_ORCA_TOP
[05/04 15:27:16   1083s]        23.864        (521.968,593.560)    (518.168,573.496)    cell I_SDRAM_TOP/I_SDRAM_IF/U13031 (a lib_cell AO22X2_HVT) at (518.168,573.496), in power domain PD_ORCA_TOP
[05/04 15:27:16   1083s]        23.864        (521.968,593.560)    (518.168,613.624)    cell I_SDRAM_TOP/I_SDRAM_IF/U13032 (a lib_cell AO22X2_HVT) at (518.168,613.624), in power domain PD_ORCA_TOP
[05/04 15:27:16   1083s]        23.712        (521.968,593.560)    (538.992,586.872)    cell I_SDRAM_TOP/I_SDRAM_IF/U13030 (a lib_cell AO22X2_HVT) at (538.992,586.872), in power domain PD_ORCA_TOP
[05/04 15:27:16   1083s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:27:16   1083s]     
[05/04 15:27:16   1083s]     Legalizing clock trees done. (took cpu=0:00:05.7 real=0:00:05.7)
[05/04 15:27:16   1083s]     Clock DAG stats after 'Clustering':
[05/04 15:27:16   1083s]       cell counts      : b=119, i=2, icg=31, nicg=0, l=37, total=189
[05/04 15:27:16   1083s]       cell areas       : b=1263.350um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=111.823um^2, total=1611.781um^2
[05/04 15:27:16   1083s]       cell capacitance : b=395.930fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.721fF, total=453.328fF
[05/04 15:27:16   1083s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:16   1083s]       wire capacitance : top=0.000fF, trunk=1117.747fF, leaf=3133.618fF, total=4251.364fF
[05/04 15:27:16   1083s]       wire lengths     : top=0.000um, trunk=11151.324um, leaf=32524.317um, total=43675.641um
[05/04 15:27:16   1083s]       hp wire lengths  : top=0.000um, trunk=9665.680um, leaf=17462.470um, total=27128.150um
[05/04 15:27:16   1083s]     Clock DAG net violations after 'Clustering':
[05/04 15:27:16   1083s]       Remaining Transition : {count=32, worst=[0.128ns, 0.128ns, 0.128ns, 0.127ns, 0.122ns, 0.121ns, 0.121ns, 0.118ns, 0.117ns, 0.116ns, ...]} avg=0.097ns sd=0.023ns sum=3.097ns
[05/04 15:27:16   1083s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/04 15:27:16   1083s]       Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/04 15:27:16   1083s]       Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:16   1083s]       Trunk : target=0.184ns count=9 avg=0.135ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 1 <= 0.166ns, 1 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:16   1083s]       Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.144ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:16   1083s]       Trunk : target=0.240ns count=4 avg=0.139ns sd=0.038ns min=0.120ns max=0.196ns {3 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:16   1083s]       Trunk : target=0.300ns count=60 avg=0.242ns sd=0.169ns min=0.000ns max=0.428ns {28 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 1 <= 0.360ns, 31 <= 0.450ns, 0 > 0.450ns}
[05/04 15:27:16   1083s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.062ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:16   1083s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:16   1083s]       Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:16   1083s]       Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/04 15:27:16   1083s]       Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:16   1083s]       Leaf  : target=0.300ns count=97 avg=0.095ns sd=0.033ns min=0.042ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:16   1083s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/04 15:27:16   1083s]        Bufs: NBUFFX32_LVT: 118 NBUFFX8_LVT: 1 
[05/04 15:27:16   1083s]        Invs: IBUFFX32_RVT: 2 
[05/04 15:27:16   1083s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/04 15:27:16   1083s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
[05/04 15:27:16   1083s]     Primary reporting skew groups after 'Clustering':
[05/04 15:27:16   1083s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.630, avg=1.516, sd=0.225], skew [1.448 vs 0.176*], 81.1% {1.504, 1.630} (wid=0.100 ws=0.100) (gid=1.588 gs=1.407)
[05/04 15:27:17   1083s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/04 15:27:17   1083s]           max path sink: I_BLENDER_1/R_155/CLK
[05/04 15:27:17   1083s]     Skew group summary after 'Clustering':
[05/04 15:27:17   1083s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.100, max=1.065, avg=1.033, sd=0.138], skew [0.965 vs 0.176*], 97.5% {1.041, 1.065} (wid=0.020 ws=0.020) (gid=1.047 gs=0.948)
[05/04 15:27:17   1083s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.121, max=1.277, avg=1.241, sd=0.077], skew [1.156 vs 0.176*], 93.9% {1.235, 1.277} (wid=0.073 ws=0.073) (gid=1.255 gs=1.135)
[05/04 15:27:17   1083s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.630, avg=1.516, sd=0.225], skew [1.448 vs 0.176*], 81.1% {1.504, 1.630} (wid=0.100 ws=0.100) (gid=1.588 gs=1.407)
[05/04 15:27:17   1083s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.357, max=1.353, avg=1.277, sd=0.079], skew [0.997 vs 0.176*], 90.7% {1.178, 1.353} (wid=0.102 ws=0.101) (gid=1.310 gs=0.954)
[05/04 15:27:17   1083s]     Legalizer API calls during this step: 3563 succeeded with high effort: 3563 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:17   1083s]   Clustering done. (took cpu=0:00:10.2 real=0:00:10.2)
[05/04 15:27:17   1083s]   
[05/04 15:27:17   1083s]   Post-Clustering Statistics Report
[05/04 15:27:17   1083s]   =================================
[05/04 15:27:17   1083s]   
[05/04 15:27:17   1083s]   Fanout Statistics:
[05/04 15:27:17   1083s]   
[05/04 15:27:17   1083s]   ----------------------------------------------------------------------------------------------------------------
[05/04 15:27:17   1083s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/04 15:27:17   1083s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[05/04 15:27:17   1083s]   ----------------------------------------------------------------------------------------------------------------
[05/04 15:27:17   1083s]   Trunk         81      2.444      1         32        4.367      {75 <= 7, 4 <= 14, 1 <= 21, 1 <= 35}
[05/04 15:27:17   1083s]   Leaf         116     45.362      1        100       44.428      {60 <= 20, 3 <= 40, 1 <= 60, 4 <= 80, 48 <= 100}
[05/04 15:27:17   1083s]   ----------------------------------------------------------------------------------------------------------------
[05/04 15:27:17   1083s]   
[05/04 15:27:17   1083s]   Clustering Failure Statistics:
[05/04 15:27:17   1083s]   
[05/04 15:27:17   1083s]   -------------------------------------------------------------
[05/04 15:27:17   1083s]   Net Type    Clusters    Clusters    Capacitance    Transition
[05/04 15:27:17   1083s]               Tried       Failed      Failures       Failures
[05/04 15:27:17   1083s]   -------------------------------------------------------------
[05/04 15:27:17   1083s]   Trunk          21          0             0             0
[05/04 15:27:17   1083s]   Leaf          103          3             3             3
[05/04 15:27:17   1083s]   -------------------------------------------------------------
[05/04 15:27:17   1083s]   
[05/04 15:27:17   1083s]   Clustering Partition Statistics:
[05/04 15:27:17   1083s]   
[05/04 15:27:17   1083s]   ------------------------------------------------------------------------------------
[05/04 15:27:17   1083s]   Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[05/04 15:27:17   1083s]               Fraction    Fraction    Count        Size      Size    Size    Size
[05/04 15:27:17   1083s]   ------------------------------------------------------------------------------------
[05/04 15:27:17   1083s]   Trunk        0.690       0.310         29         3.310     1        16       4.417
[05/04 15:27:17   1083s]   Leaf         0.513       0.487         78        65.385     1      1343     246.795
[05/04 15:27:17   1083s]   ------------------------------------------------------------------------------------
[05/04 15:27:17   1083s]   
[05/04 15:27:17   1083s]   
[05/04 15:27:17   1083s]   Looking for fanout violations...
[05/04 15:27:17   1083s]   Looking for fanout violations done.
[05/04 15:27:17   1083s]   CongRepair After Initial Clustering...
[05/04 15:27:17   1083s]   Reset timing graph...
[05/04 15:27:17   1083s] Ignoring AAE DB Resetting ...
[05/04 15:27:17   1083s]   Reset timing graph done.
[05/04 15:27:17   1083s]   Leaving CCOpt scope - Early Global Route...
[05/04 15:27:17   1083s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2170.4M
[05/04 15:27:17   1083s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2170.4M
[05/04 15:27:17   1083s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.006, MEM:2160.4M
[05/04 15:27:17   1083s] All LLGs are deleted
[05/04 15:27:17   1083s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2160.4M
[05/04 15:27:17   1083s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2160.4M
[05/04 15:27:17   1083s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.160, REAL:0.165, MEM:2160.4M
[05/04 15:27:17   1083s]   Clock implementation routing...
[05/04 15:27:17   1083s] Net route status summary:
[05/04 15:27:17   1083s]   Clock:       194 (unrouted=194, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:27:17   1083s]   Non-clock: 52989 (unrouted=3380, trialRouted=49609, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3272, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:27:17   1083s]     Routing using eGR only...
[05/04 15:27:17   1083s]       Early Global Route - eGR->NR step...
[05/04 15:27:17   1083s] (ccopt eGR): There are 194 nets for routing of which 194 have one or more fixed wires.
[05/04 15:27:17   1084s] (ccopt eGR): Start to route 194 all nets
[05/04 15:27:17   1084s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2160.42 MB )
[05/04 15:27:17   1084s] (I)       Started Loading and Dumping File ( Curr Mem: 2160.42 MB )
[05/04 15:27:17   1084s] (I)       Reading DB...
[05/04 15:27:17   1084s] (I)       Read data from FE... (mem=2160.4M)
[05/04 15:27:17   1084s] (I)       Read nodes and places... (mem=2160.4M)
[05/04 15:27:17   1084s] (I)       Done Read nodes and places (cpu=0.060s, mem=2160.4M)
[05/04 15:27:17   1084s] (I)       Read nets... (mem=2160.4M)
[05/04 15:27:17   1084s] (I)       Done Read nets (cpu=0.160s, mem=2160.4M)
[05/04 15:27:17   1084s] (I)       Done Read data from FE (cpu=0.220s, mem=2160.4M)
[05/04 15:27:17   1084s] (I)       before initializing RouteDB syMemory usage = 2160.4 MB
[05/04 15:27:17   1084s] (I)       Clean congestion better: true
[05/04 15:27:17   1084s] (I)       Estimate vias on DPT layer: true
[05/04 15:27:17   1084s] (I)       Clean congestion LA rounds: 5
[05/04 15:27:17   1084s] (I)       Layer constraints as soft constraints: true
[05/04 15:27:17   1084s] (I)       Soft top layer         : true
[05/04 15:27:17   1084s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/04 15:27:17   1084s] (I)       Better NDR handling    : true
[05/04 15:27:17   1084s] (I)       Routing cost fix for NDR handling: true
[05/04 15:27:17   1084s] (I)       Update initial WL after Phase 1a: true
[05/04 15:27:17   1084s] (I)       Block tracks for preroutes: true
[05/04 15:27:17   1084s] (I)       Assign IRoute by net group key: true
[05/04 15:27:17   1084s] (I)       Block unroutable channels: true
[05/04 15:27:17   1084s] (I)       Block unroutable channel fix: true
[05/04 15:27:17   1084s] (I)       Block unroutable channels 3D: true
[05/04 15:27:17   1084s] (I)       Check blockage within NDR space in TA: true
[05/04 15:27:17   1084s] (I)       Handle EOL spacing     : true
[05/04 15:27:17   1084s] (I)       Honor MSV route constraint: false
[05/04 15:27:17   1084s] (I)       Maximum routing layer  : 127
[05/04 15:27:17   1084s] (I)       Minimum routing layer  : 2
[05/04 15:27:17   1084s] (I)       Supply scale factor H  : 1.00
[05/04 15:27:17   1084s] (I)       Supply scale factor V  : 1.00
[05/04 15:27:17   1084s] (I)       Tracks used by clock wire: 0
[05/04 15:27:17   1084s] (I)       Reverse direction      : 
[05/04 15:27:17   1084s] (I)       Honor partition pin guides: true
[05/04 15:27:17   1084s] (I)       Route selected nets only: true
[05/04 15:27:17   1084s] (I)       Route secondary PG pins: false
[05/04 15:27:17   1084s] (I)       Second PG max fanout   : 2147483647
[05/04 15:27:17   1084s] (I)       Refine MST             : true
[05/04 15:27:17   1084s] (I)       Honor PRL              : true
[05/04 15:27:17   1084s] (I)       Strong congestion aware: true
[05/04 15:27:17   1084s] (I)       Improved initial location for IRoutes: true
[05/04 15:27:17   1084s] (I)       Multi panel TA         : true
[05/04 15:27:17   1084s] (I)       Penalize wire overlap  : true
[05/04 15:27:17   1084s] (I)       Expand small instance blockage: true
[05/04 15:27:17   1084s] (I)       Reduce via in TA       : true
[05/04 15:27:17   1084s] (I)       SS-aware routing       : true
[05/04 15:27:17   1084s] (I)       Improve tree edge sharing: true
[05/04 15:27:17   1084s] (I)       Improve 2D via estimation: true
[05/04 15:27:17   1084s] (I)       Refine Steiner tree    : true
[05/04 15:27:17   1084s] (I)       Build spine tree       : true
[05/04 15:27:17   1084s] (I)       Model pass through capacity: true
[05/04 15:27:17   1084s] (I)       Extend blockages by a half GCell: true
[05/04 15:27:17   1084s] (I)       Partial layer blockage modeling: true
[05/04 15:27:17   1084s] (I)       Consider pin shapes    : true
[05/04 15:27:17   1084s] (I)       Consider pin shapes for all nodes: true
[05/04 15:27:17   1084s] (I)       Consider NR APA        : true
[05/04 15:27:17   1084s] (I)       Consider IO pin shape  : true
[05/04 15:27:17   1084s] (I)       Fix pin connection bug : true
[05/04 15:27:17   1084s] (I)       Consider layer RC for local wires: true
[05/04 15:27:17   1084s] (I)       LA-aware pin escape length: 2
[05/04 15:27:17   1084s] (I)       Split for must join    : true
[05/04 15:27:17   1084s] (I)       Route guide main branches file: /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ/.rgfeMRGeQ.trunk.1
[05/04 15:27:17   1084s] (I)       Route guide min downstream WL type: SUBTREE
[05/04 15:27:17   1084s] (I)       Routing effort level   : 10000
[05/04 15:27:17   1084s] (I)       Special modeling for N7: 0
[05/04 15:27:17   1084s] (I)       Special modeling for N6: 0
[05/04 15:27:17   1084s] (I)       N3 special modeling    : 0
[05/04 15:27:17   1084s] (I)       Special modeling for N5 v6: 0
[05/04 15:27:17   1084s] (I)       Special settings for S3: 0
[05/04 15:27:17   1084s] (I)       Special settings for S4: 0
[05/04 15:27:17   1084s] (I)       Special settings for S5 v2: 0
[05/04 15:27:17   1084s] (I)       Special settings for S7: 0
[05/04 15:27:17   1084s] (I)       Special settings for S8: 0
[05/04 15:27:17   1084s] (I)       Prefer layer length threshold: 8
[05/04 15:27:17   1084s] (I)       Overflow penalty cost  : 10
[05/04 15:27:17   1084s] (I)       A-star cost            : 0.30
[05/04 15:27:17   1084s] (I)       Misalignment cost      : 10.00
[05/04 15:27:17   1084s] (I)       Threshold for short IRoute: 6
[05/04 15:27:17   1084s] (I)       Via cost during post routing: 1.00
[05/04 15:27:17   1084s] (I)       source-to-sink ratio   : 0.30
[05/04 15:27:17   1084s] (I)       Scenic ratio bound     : 3.00
[05/04 15:27:17   1084s] (I)       Segment layer relax scenic ratio: 1.25
[05/04 15:27:17   1084s] (I)       Source-sink aware LA ratio: 0.50
[05/04 15:27:17   1084s] (I)       PG-aware similar topology routing: true
[05/04 15:27:17   1084s] (I)       Maze routing via cost fix: true
[05/04 15:27:17   1084s] (I)       Apply PRL on PG terms  : true
[05/04 15:27:17   1084s] (I)       Apply PRL on obs objects: true
[05/04 15:27:17   1084s] (I)       Handle range-type spacing rules: true
[05/04 15:27:17   1084s] (I)       Apply function for special wires: true
[05/04 15:27:17   1084s] (I)       Layer by layer blockage reading: true
[05/04 15:27:17   1084s] (I)       Offset calculation fix : true
[05/04 15:27:17   1084s] (I)       Parallel spacing query fix: true
[05/04 15:27:17   1084s] (I)       Force source to root IR: true
[05/04 15:27:17   1084s] (I)       Layer Weights          : L2:4 L3:2.5
[05/04 15:27:17   1084s] (I)       Route stripe layer range: 
[05/04 15:27:17   1084s] (I)       Honor partition fences : 
[05/04 15:27:17   1084s] (I)       Honor partition pin    : 
[05/04 15:27:17   1084s] (I)       Honor partition fences with feedthrough: 
[05/04 15:27:17   1084s] (I)       Do not relax to DPT layer: true
[05/04 15:27:17   1084s] (I)       Pass through capacity modeling: true
[05/04 15:27:17   1084s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:27:17   1084s] (I)       Use row-based GCell size
[05/04 15:27:17   1084s] (I)       Use row-based GCell align
[05/04 15:27:17   1084s] (I)       GCell unit size   : 1672
[05/04 15:27:17   1084s] (I)       GCell multiplier  : 1
[05/04 15:27:17   1084s] (I)       GCell row height  : 1672
[05/04 15:27:17   1084s] (I)       Actual row height : 1672
[05/04 15:27:17   1084s] (I)       GCell align ref   : 10032 10032
[05/04 15:27:17   1084s] [NR-eGR] Track table information for default rule: 
[05/04 15:27:17   1084s] [NR-eGR] M1 has no routable track
[05/04 15:27:17   1084s] [NR-eGR] M2 has single uniform track structure
[05/04 15:27:17   1084s] [NR-eGR] M3 has single uniform track structure
[05/04 15:27:17   1084s] [NR-eGR] M4 has single uniform track structure
[05/04 15:27:17   1084s] [NR-eGR] M5 has single uniform track structure
[05/04 15:27:17   1084s] [NR-eGR] M6 has single uniform track structure
[05/04 15:27:17   1084s] [NR-eGR] M7 has single uniform track structure
[05/04 15:27:17   1084s] [NR-eGR] M8 has single uniform track structure
[05/04 15:27:17   1084s] [NR-eGR] M9 has single uniform track structure
[05/04 15:27:17   1084s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:27:17   1084s] (I)       ===========================================================================
[05/04 15:27:17   1084s] (I)       == Report All Rule Vias ==
[05/04 15:27:17   1084s] (I)       ===========================================================================
[05/04 15:27:17   1084s] (I)        Via Rule : (Default)
[05/04 15:27:17   1084s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:27:17   1084s] (I)       ---------------------------------------------------------------------------
[05/04 15:27:17   1084s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/04 15:27:17   1084s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:27:17   1084s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:27:17   1084s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:27:17   1084s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:27:17   1084s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:27:17   1084s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:27:17   1084s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:27:17   1084s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:27:17   1084s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:27:17   1084s] (I)       ===========================================================================
[05/04 15:27:17   1084s] (I)        Via Rule : CTS_RULE
[05/04 15:27:17   1084s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:27:17   1084s] (I)       ---------------------------------------------------------------------------
[05/04 15:27:17   1084s] (I)        1  428 : CTS_RULE_VIA12SQ_C_HV_S   432 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[05/04 15:27:17   1084s] (I)        2  440 : CTS_RULE_VIA23SQ_C_VH     447 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/04 15:27:17   1084s] (I)        3  450 : CTS_RULE_VIA34SQ_C_HV     453 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[05/04 15:27:17   1084s] (I)        4  457 : CTS_RULE_VIA45SQ_C_VH     462 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[05/04 15:27:17   1084s] (I)        5  464 : CTS_RULE_VIA56SQ_C_HV     467 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[05/04 15:27:17   1084s] (I)        6  471 : CTS_RULE_VIA67SQ_C_VH     476 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[05/04 15:27:17   1084s] (I)        7  478 : CTS_RULE_VIA78SQ_C_HV     481 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[05/04 15:27:17   1084s] (I)        8  485 : CTS_RULE_VIA89_C_VH       487 : CTS_RULE_VIA89_C_2x1_VH_E
[05/04 15:27:17   1084s] (I)        9   45 : VIA9RDL                   491 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/04 15:27:17   1084s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:27:17   1084s] (I)       ===========================================================================
[05/04 15:27:17   1084s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2160.42 MB )
[05/04 15:27:17   1084s] [NR-eGR] Read 96879 PG shapes
[05/04 15:27:17   1084s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:17   1084s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:27:17   1084s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:27:17   1084s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:27:17   1084s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:27:17   1084s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:27:17   1084s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:27:17   1084s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:27:17   1084s] (I)       readDataFromPlaceDB
[05/04 15:27:17   1084s] (I)       Read net information..
[05/04 15:27:17   1084s] [NR-eGR] Read numTotalNets=49909  numIgnoredNets=49715
[05/04 15:27:17   1084s] (I)       Read testcase time = 0.010 seconds
[05/04 15:27:17   1084s] 
[05/04 15:27:17   1084s] [NR-eGR] Connected 0 must-join pins/ports
[05/04 15:27:17   1084s] (I)       early_global_route_priority property id does not exist.
[05/04 15:27:17   1084s] (I)       Start initializing grid graph
[05/04 15:27:17   1084s] (I)       End initializing grid graph
[05/04 15:27:17   1084s] (I)       Model blockages into capacity
[05/04 15:27:17   1084s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:27:17   1084s] (I)       Started Modeling ( Curr Mem: 2160.42 MB )
[05/04 15:27:17   1084s] (I)       Started Modeling Layer 1 ( Curr Mem: 2160.42 MB )
[05/04 15:27:17   1084s] (I)       Started Modeling Layer 2 ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:27:18   1084s] (I)       Finished Modeling Layer 2 ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Modeling Layer 3 ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:27:18   1084s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Modeling Layer 4 ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:27:18   1084s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Modeling Layer 5 ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:27:18   1084s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Modeling Layer 6 ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:27:18   1084s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Modeling Layer 7 ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:27:18   1084s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Modeling Layer 8 ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:27:18   1084s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Modeling Layer 9 ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:27:18   1084s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Modeling Layer 10 ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:27:18   1084s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Modeling ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       -- layer congestion ratio --
[05/04 15:27:18   1084s] (I)       Layer 1 : 0.100000
[05/04 15:27:18   1084s] (I)       Layer 2 : 0.700000
[05/04 15:27:18   1084s] (I)       Layer 3 : 0.700000
[05/04 15:27:18   1084s] (I)       Layer 4 : 1.000000
[05/04 15:27:18   1084s] (I)       Layer 5 : 1.000000
[05/04 15:27:18   1084s] (I)       Layer 6 : 1.000000
[05/04 15:27:18   1084s] (I)       Layer 7 : 1.000000
[05/04 15:27:18   1084s] (I)       Layer 8 : 1.000000
[05/04 15:27:18   1084s] (I)       Layer 9 : 1.000000
[05/04 15:27:18   1084s] (I)       Layer 10 : 1.000000
[05/04 15:27:18   1084s] (I)       ----------------------------
[05/04 15:27:18   1084s] (I)       Moved 10 terms for better access 
[05/04 15:27:18   1084s] (I)       Number of ignored nets = 0
[05/04 15:27:18   1084s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:27:18   1084s] (I)       Number of clock nets = 194.  Ignored: No
[05/04 15:27:18   1084s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:27:18   1084s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:27:18   1084s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:27:18   1084s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:27:18   1084s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:27:18   1084s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:27:18   1084s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:27:18   1084s] [NR-eGR] There are 194 clock nets ( 194 with NDR ).
[05/04 15:27:18   1084s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2160.4 MB
[05/04 15:27:18   1084s] (I)       Ndr track 0 does not exist
[05/04 15:27:18   1084s] (I)       Ndr track 0 does not exist
[05/04 15:27:18   1084s] (I)       Ndr track 0 does not exist
[05/04 15:27:18   1084s] (I)       Layer1  viaCost=200.00
[05/04 15:27:18   1084s] (I)       Layer2  viaCost=200.00
[05/04 15:27:18   1084s] (I)       Layer3  viaCost=100.00
[05/04 15:27:18   1084s] (I)       Layer4  viaCost=100.00
[05/04 15:27:18   1084s] (I)       Layer5  viaCost=100.00
[05/04 15:27:18   1084s] (I)       Layer6  viaCost=100.00
[05/04 15:27:18   1084s] (I)       Layer7  viaCost=100.00
[05/04 15:27:18   1084s] (I)       Layer8  viaCost=100.00
[05/04 15:27:18   1084s] (I)       Layer9  viaCost=300.00
[05/04 15:27:18   1084s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:27:18   1084s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:27:18   1084s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:27:18   1084s] (I)       Site width          :   152  (dbu)
[05/04 15:27:18   1084s] (I)       Row height          :  1672  (dbu)
[05/04 15:27:18   1084s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:27:18   1084s] (I)       GCell width         :  1672  (dbu)
[05/04 15:27:18   1084s] (I)       GCell height        :  1672  (dbu)
[05/04 15:27:18   1084s] (I)       Grid                :   491   443    10
[05/04 15:27:18   1084s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:27:18   1084s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:27:18   1084s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:27:18   1084s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:27:18   1084s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:27:18   1084s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:27:18   1084s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:27:18   1084s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:27:18   1084s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:27:18   1084s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:27:18   1084s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:27:18   1084s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:27:18   1084s] (I)       --------------------------------------------------------
[05/04 15:27:18   1084s] 
[05/04 15:27:18   1084s] [NR-eGR] ============ Routing rule table ============
[05/04 15:27:18   1084s] [NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 78 
[05/04 15:27:18   1084s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/04 15:27:18   1084s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:27:18   1084s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:27:18   1084s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:27:18   1084s] [NR-eGR] Rule id: 1  Nets: 116 
[05/04 15:27:18   1084s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/04 15:27:18   1084s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/04 15:27:18   1084s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/04 15:27:18   1084s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:27:18   1084s] [NR-eGR] Rule id: 2  Nets: 0 
[05/04 15:27:18   1084s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:27:18   1084s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:27:18   1084s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:27:18   1084s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:27:18   1084s] [NR-eGR] ========================================
[05/04 15:27:18   1084s] [NR-eGR] 
[05/04 15:27:18   1084s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:27:18   1084s] (I)       blocked tracks on layer2 : = 981702 / 2389542 (41.08%)
[05/04 15:27:18   1084s] (I)       blocked tracks on layer3 : = 467861 / 1195094 (39.15%)
[05/04 15:27:18   1084s] (I)       blocked tracks on layer4 : = 491317 / 1194771 (41.12%)
[05/04 15:27:18   1084s] (I)       blocked tracks on layer5 : = 243752 / 597056 (40.83%)
[05/04 15:27:18   1084s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:27:18   1084s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:27:18   1084s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:27:18   1084s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:27:18   1084s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:27:18   1084s] (I)       After initializing earlyGlobalRoute syMemory usage = 2160.4 MB
[05/04 15:27:18   1084s] (I)       Finished Loading and Dumping File ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Global Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       ============= Initialization =============
[05/04 15:27:18   1084s] (I)       totalPins=5650  totalGlobalPin=5650 (100.00%)
[05/04 15:27:18   1084s] (I)       Started Build MST ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Generate topology with single threads
[05/04 15:27:18   1084s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       total 2D Cap : 931238 = (354217 H, 577021 V)
[05/04 15:27:18   1084s] [NR-eGR] Layer group 1: route 78 net(s) in layer range [5, 6]
[05/04 15:27:18   1084s] (I)       ============  Phase 1a Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1a ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 3
[05/04 15:27:18   1084s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 6654 = (2319 H, 4335 V) = (0.65% H, 0.75% V) = (3.877e+03um H, 7.248e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       ============  Phase 1b Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1b ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 6654 = (2319 H, 4335 V) = (0.65% H, 0.75% V) = (3.877e+03um H, 7.248e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.112549e+04um
[05/04 15:27:18   1084s] (I)       ============  Phase 1c Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1c ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Level2 Grid: 99 x 89
[05/04 15:27:18   1084s] (I)       Started Two Level Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 6654 = (2319 H, 4335 V) = (0.65% H, 0.75% V) = (3.877e+03um H, 7.248e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       ============  Phase 1d Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1d ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 6654 = (2319 H, 4335 V) = (0.65% H, 0.75% V) = (3.877e+03um H, 7.248e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       ============  Phase 1e Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1e ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 6654 = (2319 H, 4335 V) = (0.65% H, 0.75% V) = (3.877e+03um H, 7.248e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.112549e+04um
[05/04 15:27:18   1084s] [NR-eGR] 
[05/04 15:27:18   1084s] (I)       ============  Phase 1f Route ============
[05/04 15:27:18   1084s] (I)       Usage: 6654 = (2319 H, 4335 V) = (0.65% H, 0.75% V) = (3.877e+03um H, 7.248e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       ============  Phase 1g Route ============
[05/04 15:27:18   1084s] (I)       Started Post Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 6644 = (2309 H, 4335 V) = (0.65% H, 0.75% V) = (3.861e+03um H, 7.248e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       numNets=78  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=6121
[05/04 15:27:18   1084s] [NR-eGR] Create a new net group with 3 nets and layer range [5, 8]
[05/04 15:27:18   1084s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Running layer assignment with 1 threads
[05/04 15:27:18   1084s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Build MST ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Generate topology with single threads
[05/04 15:27:18   1084s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       total 2D Cap : 1064335 = (354217 H, 710118 V)
[05/04 15:27:18   1084s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [4, 5]
[05/04 15:27:18   1084s] (I)       ============  Phase 1a Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1a ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/04 15:27:18   1084s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 6647 = (2310 H, 4337 V) = (0.65% H, 0.61% V) = (3.862e+03um H, 7.251e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       ============  Phase 1b Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1b ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 6647 = (2310 H, 4337 V) = (0.65% H, 0.61% V) = (3.862e+03um H, 7.251e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.111378e+04um
[05/04 15:27:18   1084s] (I)       ============  Phase 1c Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1c ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Level2 Grid: 99 x 89
[05/04 15:27:18   1084s] (I)       Started Two Level Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 6647 = (2310 H, 4337 V) = (0.65% H, 0.61% V) = (3.862e+03um H, 7.251e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       ============  Phase 1d Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1d ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 6647 = (2310 H, 4337 V) = (0.65% H, 0.61% V) = (3.862e+03um H, 7.251e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       ============  Phase 1e Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1e ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 6647 = (2310 H, 4337 V) = (0.65% H, 0.61% V) = (3.862e+03um H, 7.251e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.111378e+04um
[05/04 15:27:18   1084s] [NR-eGR] 
[05/04 15:27:18   1084s] (I)       ============  Phase 1f Route ============
[05/04 15:27:18   1084s] (I)       Usage: 6647 = (2310 H, 4337 V) = (0.65% H, 0.61% V) = (3.862e+03um H, 7.251e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       ============  Phase 1g Route ============
[05/04 15:27:18   1084s] (I)       Started Post Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 6647 = (2310 H, 4337 V) = (0.65% H, 0.61% V) = (3.862e+03um H, 7.251e+03um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=0
[05/04 15:27:18   1084s] [NR-eGR] Create a new net group with 1 nets and layer range [4, 7]
[05/04 15:27:18   1084s] (I)       Started Build MST ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Generate topology with single threads
[05/04 15:27:18   1084s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       total 2D Cap : 1440362 = (730244 H, 710118 V)
[05/04 15:27:18   1084s] [NR-eGR] Layer group 3: route 116 net(s) in layer range [3, 4]
[05/04 15:27:18   1084s] (I)       ============  Phase 1a Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1a ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 30
[05/04 15:27:18   1084s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 26188 = (10167 H, 16021 V) = (1.39% H, 2.26% V) = (1.700e+04um H, 2.679e+04um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       ============  Phase 1b Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1b ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 26166 = (10148 H, 16018 V) = (1.39% H, 2.26% V) = (1.697e+04um H, 2.678e+04um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       earlyGlobalRoute overflow of layer group 3: 0.09% H + 0.03% V. EstWL: 4.374955e+04um
[05/04 15:27:18   1084s] (I)       ============  Phase 1c Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1c ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Level2 Grid: 99 x 89
[05/04 15:27:18   1084s] (I)       Started Two Level Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1084s] (I)       Usage: 26256 = (10228 H, 16028 V) = (1.40% H, 2.26% V) = (1.710e+04um H, 2.680e+04um V)
[05/04 15:27:18   1084s] (I)       
[05/04 15:27:18   1084s] (I)       ============  Phase 1d Route ============
[05/04 15:27:18   1084s] (I)       Started Phase 1d ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1085s] (I)       Finished Phase 1d ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1085s] (I)       Usage: 26322 = (10322 H, 16000 V) = (1.41% H, 2.25% V) = (1.726e+04um H, 2.675e+04um V)
[05/04 15:27:18   1085s] (I)       
[05/04 15:27:18   1085s] (I)       ============  Phase 1e Route ============
[05/04 15:27:18   1085s] (I)       Started Phase 1e ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1085s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2160.42 MB )
[05/04 15:27:18   1085s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1085s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:18   1085s] (I)       Usage: 26322 = (10322 H, 16000 V) = (1.41% H, 2.25% V) = (1.726e+04um H, 2.675e+04um V)
[05/04 15:27:18   1085s] (I)       
[05/04 15:27:18   1085s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.02% H + 0.02% V. EstWL: 4.401038e+04um
[05/04 15:27:18   1085s] [NR-eGR] 
[05/04 15:27:18   1085s] (I)       ============  Phase 1f Route ============
[05/04 15:27:18   1085s] (I)       Started Phase 1f ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1f ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26308 = (10380 H, 15928 V) = (1.42% H, 2.24% V) = (1.736e+04um H, 2.663e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1g Route ============
[05/04 15:27:19   1085s] (I)       Started Post Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Post Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26107 = (10260 H, 15847 V) = (1.41% H, 2.23% V) = (1.715e+04um H, 2.650e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       numNets=116  numFullyRipUpNets=53  numPartialRipUpNets=53 routedWL=5299
[05/04 15:27:19   1085s] [NR-eGR] Create a new net group with 53 nets and layer range [3, 6]
[05/04 15:27:19   1085s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Running layer assignment with 1 threads
[05/04 15:27:19   1085s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Build MST ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Generate topology with single threads
[05/04 15:27:19   1085s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       total 2D Cap : 1475563 = (624890 H, 850673 V)
[05/04 15:27:19   1085s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [5, 8]
[05/04 15:27:19   1085s] (I)       ============  Phase 1a Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1a ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/04 15:27:19   1085s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26631 = (10549 H, 16082 V) = (1.69% H, 1.89% V) = (1.764e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1b Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1b ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26631 = (10549 H, 16082 V) = (1.69% H, 1.89% V) = (1.764e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       earlyGlobalRoute overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 4.452703e+04um
[05/04 15:27:19   1085s] (I)       ============  Phase 1c Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1c ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Level2 Grid: 99 x 89
[05/04 15:27:19   1085s] (I)       Started Two Level Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26631 = (10549 H, 16082 V) = (1.69% H, 1.89% V) = (1.764e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1d Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1d ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26631 = (10549 H, 16082 V) = (1.69% H, 1.89% V) = (1.764e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1e Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1e ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26631 = (10549 H, 16082 V) = (1.69% H, 1.89% V) = (1.764e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 4.452703e+04um
[05/04 15:27:19   1085s] [NR-eGR] 
[05/04 15:27:19   1085s] (I)       ============  Phase 1f Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1f ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26631 = (10549 H, 16082 V) = (1.69% H, 1.89% V) = (1.764e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1g Route ============
[05/04 15:27:19   1085s] (I)       Started Post Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26630 = (10546 H, 16084 V) = (1.69% H, 1.89% V) = (1.763e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       numNets=3  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=0
[05/04 15:27:19   1085s] [NR-eGR] Create a new net group with 3 nets and layer range [5, 10]
[05/04 15:27:19   1085s] (I)       Started Build MST ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Generate topology with single threads
[05/04 15:27:19   1085s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       total 2D Cap : 1915816 = (624890 H, 1290926 V)
[05/04 15:27:19   1085s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [4, 7]
[05/04 15:27:19   1085s] (I)       ============  Phase 1a Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1a ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/04 15:27:19   1085s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26631 = (10547 H, 16084 V) = (1.69% H, 1.25% V) = (1.763e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1b Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1b ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26631 = (10547 H, 16084 V) = (1.69% H, 1.25% V) = (1.763e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       earlyGlobalRoute overflow of layer group 5: 0.01% H + 0.00% V. EstWL: 4.452703e+04um
[05/04 15:27:19   1085s] (I)       ============  Phase 1c Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1c ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Level2 Grid: 99 x 89
[05/04 15:27:19   1085s] (I)       Started Two Level Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26631 = (10547 H, 16084 V) = (1.69% H, 1.25% V) = (1.763e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1d Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1d ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26631 = (10547 H, 16084 V) = (1.69% H, 1.25% V) = (1.763e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1e Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1e ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26631 = (10547 H, 16084 V) = (1.69% H, 1.25% V) = (1.763e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.01% H + 0.00% V. EstWL: 4.452703e+04um
[05/04 15:27:19   1085s] [NR-eGR] 
[05/04 15:27:19   1085s] (I)       ============  Phase 1f Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1f ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26631 = (10547 H, 16084 V) = (1.69% H, 1.25% V) = (1.763e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1g Route ============
[05/04 15:27:19   1085s] (I)       Started Post Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 26631 = (10547 H, 16084 V) = (1.69% H, 1.25% V) = (1.763e+04um H, 2.689e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=1
[05/04 15:27:19   1085s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Running layer assignment with 1 threads
[05/04 15:27:19   1085s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Build MST ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Generate topology with single threads
[05/04 15:27:19   1085s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       total 2D Cap : 2378642 = (1087716 H, 1290926 V)
[05/04 15:27:19   1085s] [NR-eGR] Layer group 6: route 53 net(s) in layer range [3, 6]
[05/04 15:27:19   1085s] (I)       ============  Phase 1a Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1a ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/04 15:27:19   1085s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40512 = (16686 H, 23826 V) = (1.53% H, 1.85% V) = (2.790e+04um H, 3.984e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1b Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1b ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40512 = (16686 H, 23826 V) = (1.53% H, 1.85% V) = (2.790e+04um H, 3.984e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       earlyGlobalRoute overflow of layer group 6: 0.03% H + 0.00% V. EstWL: 6.773606e+04um
[05/04 15:27:19   1085s] (I)       ============  Phase 1c Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1c ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Level2 Grid: 99 x 89
[05/04 15:27:19   1085s] (I)       Started Two Level Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40512 = (16686 H, 23826 V) = (1.53% H, 1.85% V) = (2.790e+04um H, 3.984e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1d Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1d ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40498 = (16698 H, 23800 V) = (1.54% H, 1.84% V) = (2.792e+04um H, 3.979e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1e Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1e ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40498 = (16698 H, 23800 V) = (1.54% H, 1.84% V) = (2.792e+04um H, 3.979e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] [NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.01% H + 0.00% V. EstWL: 6.771266e+04um
[05/04 15:27:19   1085s] [NR-eGR] 
[05/04 15:27:19   1085s] (I)       ============  Phase 1f Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1f ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1f ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40494 = (16693 H, 23801 V) = (1.53% H, 1.84% V) = (2.791e+04um H, 3.980e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1g Route ============
[05/04 15:27:19   1085s] (I)       Started Post Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Post Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40456 = (16676 H, 23780 V) = (1.53% H, 1.84% V) = (2.788e+04um H, 3.976e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       numNets=53  numFullyRipUpNets=51  numPartialRipUpNets=51 routedWL=1210
[05/04 15:27:19   1085s] [NR-eGR] Create a new net group with 51 nets and layer range [3, 8]
[05/04 15:27:19   1085s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Running layer assignment with 1 threads
[05/04 15:27:19   1085s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Build MST ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Generate topology with single threads
[05/04 15:27:19   1085s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       total 2D Cap : 1701071 = (775395 H, 925676 V)
[05/04 15:27:19   1085s] [NR-eGR] Layer group 7: route 3 net(s) in layer range [5, 10]
[05/04 15:27:19   1085s] (I)       ============  Phase 1a Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1a ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/04 15:27:19   1085s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40980 = (16965 H, 24015 V) = (2.19% H, 2.59% V) = (2.837e+04um H, 4.015e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1b Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1b ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40980 = (16965 H, 24015 V) = (2.19% H, 2.59% V) = (2.837e+04um H, 4.015e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       earlyGlobalRoute overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 6.851856e+04um
[05/04 15:27:19   1085s] (I)       ============  Phase 1c Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1c ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Level2 Grid: 99 x 89
[05/04 15:27:19   1085s] (I)       Started Two Level Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40980 = (16965 H, 24015 V) = (2.19% H, 2.59% V) = (2.837e+04um H, 4.015e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1d Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1d ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40980 = (16965 H, 24015 V) = (2.19% H, 2.59% V) = (2.837e+04um H, 4.015e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1e Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1e ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40980 = (16965 H, 24015 V) = (2.19% H, 2.59% V) = (2.837e+04um H, 4.015e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] [NR-eGR] earlyGlobalRoute overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 6.851856e+04um
[05/04 15:27:19   1085s] [NR-eGR] 
[05/04 15:27:19   1085s] (I)       ============  Phase 1f Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1f ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40980 = (16965 H, 24015 V) = (2.19% H, 2.59% V) = (2.837e+04um H, 4.015e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1g Route ============
[05/04 15:27:19   1085s] (I)       Started Post Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 40979 = (16962 H, 24017 V) = (2.19% H, 2.59% V) = (2.836e+04um H, 4.016e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=434
[05/04 15:27:19   1085s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[05/04 15:27:19   1085s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Running layer assignment with 1 threads
[05/04 15:27:19   1085s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Build MST ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Generate topology with single threads
[05/04 15:27:19   1085s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       total 2D Cap : 2923249 = (1358637 H, 1564612 V)
[05/04 15:27:19   1085s] [NR-eGR] Layer group 8: route 51 net(s) in layer range [3, 8]
[05/04 15:27:19   1085s] (I)       ============  Phase 1a Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1a ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:27:19   1085s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 53615 = (22789 H, 30826 V) = (1.68% H, 1.97% V) = (3.810e+04um H, 5.154e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1b Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1b ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 53615 = (22789 H, 30826 V) = (1.68% H, 1.97% V) = (3.810e+04um H, 5.154e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       earlyGlobalRoute overflow of layer group 8: 0.08% H + 0.00% V. EstWL: 8.964428e+04um
[05/04 15:27:19   1085s] (I)       ============  Phase 1c Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1c ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Level2 Grid: 99 x 89
[05/04 15:27:19   1085s] (I)       Started Two Level Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 53616 = (22789 H, 30827 V) = (1.68% H, 1.97% V) = (3.810e+04um H, 5.154e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1d Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1d ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 53637 = (22794 H, 30843 V) = (1.68% H, 1.97% V) = (3.811e+04um H, 5.157e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1e Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1e ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 53637 = (22794 H, 30843 V) = (1.68% H, 1.97% V) = (3.811e+04um H, 5.157e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] [NR-eGR] earlyGlobalRoute overflow of layer group 8: 0.05% H + 0.00% V. EstWL: 8.968106e+04um
[05/04 15:27:19   1085s] [NR-eGR] 
[05/04 15:27:19   1085s] (I)       ============  Phase 1f Route ============
[05/04 15:27:19   1085s] (I)       Started Phase 1f ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1085s] (I)       Usage: 53647 = (22793 H, 30854 V) = (1.68% H, 1.97% V) = (3.811e+04um H, 5.159e+04um V)
[05/04 15:27:19   1085s] (I)       
[05/04 15:27:19   1085s] (I)       ============  Phase 1g Route ============
[05/04 15:27:19   1085s] (I)       Started Post Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Post Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 53584 = (22778 H, 30806 V) = (1.68% H, 1.97% V) = (3.808e+04um H, 5.151e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] (I)       numNets=51  numFullyRipUpNets=50  numPartialRipUpNets=50 routedWL=935
[05/04 15:27:19   1086s] [NR-eGR] Move 50 nets to the existing net group with layer range [3, 10]
[05/04 15:27:19   1086s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Running layer assignment with 1 threads
[05/04 15:27:19   1086s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Started Build MST ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Generate topology with single threads
[05/04 15:27:19   1086s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       total 2D Cap : 3147209 = (1508145 H, 1639064 V)
[05/04 15:27:19   1086s] [NR-eGR] Layer group 9: route 51 net(s) in layer range [3, 10]
[05/04 15:27:19   1086s] (I)       ============  Phase 1a Route ============
[05/04 15:27:19   1086s] (I)       Started Phase 1a ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/04 15:27:19   1086s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 65464 = (28360 H, 37104 V) = (1.88% H, 2.26% V) = (4.742e+04um H, 6.204e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] (I)       ============  Phase 1b Route ============
[05/04 15:27:19   1086s] (I)       Started Phase 1b ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 65464 = (28360 H, 37104 V) = (1.88% H, 2.26% V) = (4.742e+04um H, 6.204e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] (I)       earlyGlobalRoute overflow of layer group 9: 0.01% H + 0.00% V. EstWL: 1.094558e+05um
[05/04 15:27:19   1086s] (I)       ============  Phase 1c Route ============
[05/04 15:27:19   1086s] (I)       Started Phase 1c ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Level2 Grid: 99 x 89
[05/04 15:27:19   1086s] (I)       Started Two Level Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 65464 = (28360 H, 37104 V) = (1.88% H, 2.26% V) = (4.742e+04um H, 6.204e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] (I)       ============  Phase 1d Route ============
[05/04 15:27:19   1086s] (I)       Started Phase 1d ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 65467 = (28361 H, 37106 V) = (1.88% H, 2.26% V) = (4.742e+04um H, 6.204e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] (I)       ============  Phase 1e Route ============
[05/04 15:27:19   1086s] (I)       Started Phase 1e ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 65467 = (28361 H, 37106 V) = (1.88% H, 2.26% V) = (4.742e+04um H, 6.204e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] [NR-eGR] earlyGlobalRoute overflow of layer group 9: 0.01% H + 0.00% V. EstWL: 1.094608e+05um
[05/04 15:27:19   1086s] [NR-eGR] 
[05/04 15:27:19   1086s] (I)       ============  Phase 1f Route ============
[05/04 15:27:19   1086s] (I)       Started Phase 1f ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 65467 = (28361 H, 37106 V) = (1.88% H, 2.26% V) = (4.742e+04um H, 6.204e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] (I)       ============  Phase 1g Route ============
[05/04 15:27:19   1086s] (I)       Started Post Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Post Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 65424 = (28347 H, 37077 V) = (1.88% H, 2.26% V) = (4.740e+04um H, 6.199e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] (I)       numNets=51  numFullyRipUpNets=0  numPartialRipUpNets=9 routedWL=9448
[05/04 15:27:19   1086s] [NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[05/04 15:27:19   1086s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Running layer assignment with 1 threads
[05/04 15:27:19   1086s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Started Build MST ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Generate topology with single threads
[05/04 15:27:19   1086s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       total 2D Cap : 4600922 = (1508145 H, 3092777 V)
[05/04 15:27:19   1086s] [NR-eGR] Layer group 10: route 9 net(s) in layer range [2, 10]
[05/04 15:27:19   1086s] (I)       ============  Phase 1a Route ============
[05/04 15:27:19   1086s] (I)       Started Phase 1a ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 11
[05/04 15:27:19   1086s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 70014 = (30644 H, 39370 V) = (2.03% H, 1.27% V) = (5.124e+04um H, 6.583e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] (I)       ============  Phase 1b Route ============
[05/04 15:27:19   1086s] (I)       Started Phase 1b ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 70014 = (30644 H, 39370 V) = (2.03% H, 1.27% V) = (5.124e+04um H, 6.583e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] (I)       earlyGlobalRoute overflow of layer group 10: 0.01% H + 0.00% V. EstWL: 1.170634e+05um
[05/04 15:27:19   1086s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[05/04 15:27:19   1086s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:27:19   1086s] (I)       ============  Phase 1c Route ============
[05/04 15:27:19   1086s] (I)       Started Phase 1c ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Level2 Grid: 99 x 89
[05/04 15:27:19   1086s] (I)       Started Two Level Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 70014 = (30644 H, 39370 V) = (2.03% H, 1.27% V) = (5.124e+04um H, 6.583e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] (I)       ============  Phase 1d Route ============
[05/04 15:27:19   1086s] (I)       Started Phase 1d ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 70014 = (30644 H, 39370 V) = (2.03% H, 1.27% V) = (5.124e+04um H, 6.583e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] (I)       ============  Phase 1e Route ============
[05/04 15:27:19   1086s] (I)       Started Phase 1e ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 70014 = (30644 H, 39370 V) = (2.03% H, 1.27% V) = (5.124e+04um H, 6.583e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] [NR-eGR] earlyGlobalRoute overflow of layer group 10: 0.01% H + 0.00% V. EstWL: 1.170634e+05um
[05/04 15:27:19   1086s] [NR-eGR] 
[05/04 15:27:19   1086s] (I)       ============  Phase 1f Route ============
[05/04 15:27:19   1086s] (I)       Started Phase 1f ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 70014 = (30644 H, 39370 V) = (2.03% H, 1.27% V) = (5.124e+04um H, 6.583e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] (I)       ============  Phase 1g Route ============
[05/04 15:27:19   1086s] (I)       Started Post Routing ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Usage: 70012 = (30643 H, 39369 V) = (2.03% H, 1.27% V) = (5.124e+04um H, 6.582e+04um V)
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Running layer assignment with 1 threads
[05/04 15:27:19   1086s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       
[05/04 15:27:19   1086s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:27:19   1086s] [NR-eGR]                        OverCon           OverCon            
[05/04 15:27:19   1086s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/04 15:27:19   1086s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/04 15:27:19   1086s] [NR-eGR] ---------------------------------------------------------------
[05/04 15:27:19   1086s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:27:19   1086s] [NR-eGR]      M2  (2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:27:19   1086s] [NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:27:19   1086s] [NR-eGR]      M4  (4)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:27:19   1086s] [NR-eGR]      M5  (5)        50( 0.04%)         1( 0.00%)   ( 0.04%) 
[05/04 15:27:19   1086s] [NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:27:19   1086s] [NR-eGR]      M7  (7)        85( 0.04%)         5( 0.00%)   ( 0.04%) 
[05/04 15:27:19   1086s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:27:19   1086s] [NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:27:19   1086s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:27:19   1086s] [NR-eGR] ---------------------------------------------------------------
[05/04 15:27:19   1086s] [NR-eGR] Total              145( 0.01%)         6( 0.00%)   ( 0.01%) 
[05/04 15:27:19   1086s] [NR-eGR] 
[05/04 15:27:19   1086s] (I)       Finished Global Routing ( CPU: 1.74 sec, Real: 1.73 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       total 2D Cap : 4624118 = (1516537 H, 3107581 V)
[05/04 15:27:19   1086s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/04 15:27:19   1086s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[05/04 15:27:19   1086s] (I)       ============= track Assignment ============
[05/04 15:27:19   1086s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Started Greedy Track Assignment ( Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/04 15:27:19   1086s] (I)       Running track assignment with 1 threads
[05/04 15:27:19   1086s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:19   1086s] (I)       Run Multi-thread track assignment
[05/04 15:27:20   1086s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2160.42 MB )
[05/04 15:27:20   1086s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:27:20   1086s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181166
[05/04 15:27:20   1086s] [NR-eGR]     M2  (2V) length: 2.736403e+05um, number of vias: 243636
[05/04 15:27:20   1086s] [NR-eGR]     M3  (3H) length: 3.175658e+05um, number of vias: 79007
[05/04 15:27:20   1086s] [NR-eGR]     M4  (4V) length: 1.732585e+05um, number of vias: 18026
[05/04 15:27:20   1086s] [NR-eGR]     M5  (5H) length: 1.130633e+05um, number of vias: 5234
[05/04 15:27:20   1086s] [NR-eGR]     M6  (6V) length: 8.444698e+04um, number of vias: 2286
[05/04 15:27:20   1086s] [NR-eGR]     M7  (7H) length: 4.910748e+04um, number of vias: 396
[05/04 15:27:20   1086s] [NR-eGR]     M8  (8V) length: 7.365453e+03um, number of vias: 179
[05/04 15:27:20   1086s] [NR-eGR]     M9  (9H) length: 6.780094e+03um, number of vias: 2
[05/04 15:27:20   1086s] [NR-eGR]   MRDL (10V) length: 6.300400e+02um, number of vias: 0
[05/04 15:27:20   1086s] [NR-eGR] Total length: 1.025858e+06um, number of vias: 529932
[05/04 15:27:20   1086s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:27:20   1086s] [NR-eGR] Total eGR-routed clock nets wire length: 4.387516e+04um 
[05/04 15:27:20   1086s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:27:20   1086s] [NR-eGR] Report for selected net(s) only.
[05/04 15:27:20   1086s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5608
[05/04 15:27:20   1086s] [NR-eGR]     M2  (2V) length: 3.359409e+03um, number of vias: 6219
[05/04 15:27:20   1086s] [NR-eGR]     M3  (3H) length: 1.064578e+04um, number of vias: 4417
[05/04 15:27:20   1086s] [NR-eGR]     M4  (4V) length: 1.450855e+04um, number of vias: 620
[05/04 15:27:20   1086s] [NR-eGR]     M5  (5H) length: 5.974510e+03um, number of vias: 314
[05/04 15:27:20   1086s] [NR-eGR]     M6  (6V) length: 9.043693e+03um, number of vias: 48
[05/04 15:27:20   1086s] [NR-eGR]     M7  (7H) length: 3.205680e+02um, number of vias: 34
[05/04 15:27:20   1086s] [NR-eGR]     M8  (8V) length: 2.264800e+01um, number of vias: 0
[05/04 15:27:20   1086s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[05/04 15:27:20   1086s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/04 15:27:20   1086s] [NR-eGR] Total length: 4.387516e+04um, number of vias: 17260
[05/04 15:27:20   1086s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:27:20   1086s] [NR-eGR] Total routed clock nets wire length: 4.387516e+04um, number of vias: 17260
[05/04 15:27:20   1086s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:27:20   1086s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.66 sec, Real: 2.66 sec, Curr Mem: 2104.42 MB )
[05/04 15:27:20   1086s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ/.rgfeMRGeQ
[05/04 15:27:20   1086s]       Early Global Route - eGR->NR step done. (took cpu=0:00:02.8 real=0:00:02.8)
[05/04 15:27:20   1086s]     Routing using eGR only done.
[05/04 15:27:20   1086s] Net route status summary:
[05/04 15:27:20   1086s]   Clock:       194 (unrouted=0, trialRouted=0, noStatus=0, routed=194, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:27:20   1086s]   Non-clock: 52989 (unrouted=3380, trialRouted=49609, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3272, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:27:20   1086s] 
[05/04 15:27:20   1086s] CCOPT: Done with clock implementation routing.
[05/04 15:27:20   1086s] 
[05/04 15:27:20   1086s]   Clock implementation routing done.
[05/04 15:27:20   1086s]   Fixed 194 wires.
[05/04 15:27:20   1086s]   CCOpt: Starting congestion repair using flow wrapper...
[05/04 15:27:20   1086s]     Congestion Repair...
[05/04 15:27:20   1086s] 
[05/04 15:27:20   1086s] Starting congRepair ...
[05/04 15:27:20   1086s] User Input Parameters:
[05/04 15:27:20   1086s] - Congestion Driven    : On
[05/04 15:27:20   1086s] - Timing Driven        : Off
[05/04 15:27:20   1086s] - Area-Violation Based : On
[05/04 15:27:20   1086s] - Start Rollback Level : -5
[05/04 15:27:20   1086s] - Legalized            : On
[05/04 15:27:20   1086s] - Window Based         : Off
[05/04 15:27:20   1086s] - eDen incr mode       : Off
[05/04 15:27:20   1086s] - Small incr mode      : Off
[05/04 15:27:20   1086s] 
[05/04 15:27:20   1086s] Collecting buffer chain nets ...
[05/04 15:27:20   1086s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2104.4M
[05/04 15:27:20   1086s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.021, MEM:2104.4M
[05/04 15:27:20   1086s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2104.4M
[05/04 15:27:20   1086s] Starting Early Global Route congestion estimation: mem = 2104.4M
[05/04 15:27:20   1086s] (I)       Started Loading and Dumping File ( Curr Mem: 2104.42 MB )
[05/04 15:27:20   1086s] (I)       Reading DB...
[05/04 15:27:20   1086s] (I)       Read data from FE... (mem=2104.4M)
[05/04 15:27:20   1086s] (I)       Read nodes and places... (mem=2104.4M)
[05/04 15:27:20   1086s] (I)       Done Read nodes and places (cpu=0.060s, mem=2119.3M)
[05/04 15:27:20   1086s] (I)       Read nets... (mem=2119.3M)
[05/04 15:27:20   1087s] (I)       Done Read nets (cpu=0.190s, mem=2129.8M)
[05/04 15:27:20   1087s] (I)       Done Read data from FE (cpu=0.260s, mem=2129.8M)
[05/04 15:27:20   1087s] (I)       before initializing RouteDB syMemory usage = 2129.8 MB
[05/04 15:27:20   1087s] (I)       Honor MSV route constraint: false
[05/04 15:27:20   1087s] (I)       Maximum routing layer  : 127
[05/04 15:27:20   1087s] (I)       Minimum routing layer  : 2
[05/04 15:27:20   1087s] (I)       Supply scale factor H  : 1.00
[05/04 15:27:20   1087s] (I)       Supply scale factor V  : 1.00
[05/04 15:27:20   1087s] (I)       Tracks used by clock wire: 0
[05/04 15:27:20   1087s] (I)       Reverse direction      : 
[05/04 15:27:20   1087s] (I)       Honor partition pin guides: true
[05/04 15:27:20   1087s] (I)       Route selected nets only: false
[05/04 15:27:20   1087s] (I)       Route secondary PG pins: false
[05/04 15:27:20   1087s] (I)       Second PG max fanout   : 2147483647
[05/04 15:27:20   1087s] (I)       Apply function for special wires: true
[05/04 15:27:20   1087s] (I)       Layer by layer blockage reading: true
[05/04 15:27:20   1087s] (I)       Offset calculation fix : true
[05/04 15:27:20   1087s] (I)       Route stripe layer range: 
[05/04 15:27:20   1087s] (I)       Honor partition fences : 
[05/04 15:27:20   1087s] (I)       Honor partition pin    : 
[05/04 15:27:20   1087s] (I)       Honor partition fences with feedthrough: 
[05/04 15:27:20   1087s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:27:20   1087s] (I)       Use row-based GCell size
[05/04 15:27:20   1087s] (I)       Use row-based GCell align
[05/04 15:27:20   1087s] (I)       GCell unit size   : 1672
[05/04 15:27:20   1087s] (I)       GCell multiplier  : 1
[05/04 15:27:20   1087s] (I)       GCell row height  : 1672
[05/04 15:27:20   1087s] (I)       Actual row height : 1672
[05/04 15:27:20   1087s] (I)       GCell align ref   : 10032 10032
[05/04 15:27:20   1087s] [NR-eGR] Track table information for default rule: 
[05/04 15:27:20   1087s] [NR-eGR] M1 has no routable track
[05/04 15:27:20   1087s] [NR-eGR] M2 has single uniform track structure
[05/04 15:27:20   1087s] [NR-eGR] M3 has single uniform track structure
[05/04 15:27:20   1087s] [NR-eGR] M4 has single uniform track structure
[05/04 15:27:20   1087s] [NR-eGR] M5 has single uniform track structure
[05/04 15:27:20   1087s] [NR-eGR] M6 has single uniform track structure
[05/04 15:27:20   1087s] [NR-eGR] M7 has single uniform track structure
[05/04 15:27:20   1087s] [NR-eGR] M8 has single uniform track structure
[05/04 15:27:20   1087s] [NR-eGR] M9 has single uniform track structure
[05/04 15:27:20   1087s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:27:20   1087s] (I)       ===========================================================================
[05/04 15:27:20   1087s] (I)       == Report All Rule Vias ==
[05/04 15:27:20   1087s] (I)       ===========================================================================
[05/04 15:27:20   1087s] (I)        Via Rule : (Default)
[05/04 15:27:20   1087s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:27:20   1087s] (I)       ---------------------------------------------------------------------------
[05/04 15:27:20   1087s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/04 15:27:20   1087s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:27:20   1087s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:27:20   1087s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:27:20   1087s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:27:20   1087s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:27:20   1087s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:27:20   1087s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:27:20   1087s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:27:20   1087s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:27:20   1087s] (I)       ===========================================================================
[05/04 15:27:20   1087s] (I)        Via Rule : CTS_RULE
[05/04 15:27:20   1087s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:27:20   1087s] (I)       ---------------------------------------------------------------------------
[05/04 15:27:20   1087s] (I)        1  428 : CTS_RULE_VIA12SQ_C_HV_S   432 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[05/04 15:27:20   1087s] (I)        2  440 : CTS_RULE_VIA23SQ_C_VH     447 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/04 15:27:20   1087s] (I)        3  450 : CTS_RULE_VIA34SQ_C_HV     453 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[05/04 15:27:20   1087s] (I)        4  457 : CTS_RULE_VIA45SQ_C_VH     462 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[05/04 15:27:20   1087s] (I)        5  464 : CTS_RULE_VIA56SQ_C_HV     467 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[05/04 15:27:20   1087s] (I)        6  471 : CTS_RULE_VIA67SQ_C_VH     476 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[05/04 15:27:20   1087s] (I)        7  478 : CTS_RULE_VIA78SQ_C_HV     481 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[05/04 15:27:20   1087s] (I)        8  485 : CTS_RULE_VIA89_C_VH       487 : CTS_RULE_VIA89_C_2x1_VH_E
[05/04 15:27:20   1087s] (I)        9   45 : VIA9RDL                   491 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/04 15:27:20   1087s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:27:20   1087s] (I)       ===========================================================================
[05/04 15:27:20   1087s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2129.79 MB )
[05/04 15:27:20   1087s] [NR-eGR] Read 96879 PG shapes
[05/04 15:27:20   1087s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2129.79 MB )
[05/04 15:27:20   1087s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:27:20   1087s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:27:20   1087s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:27:20   1087s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:27:20   1087s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:27:20   1087s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:27:20   1087s] [NR-eGR] Num Prerouted Nets = 194  Num Prerouted Wires = 19470
[05/04 15:27:20   1087s] (I)       readDataFromPlaceDB
[05/04 15:27:20   1087s] (I)       Read net information..
[05/04 15:27:20   1087s] [NR-eGR] Read numTotalNets=49909  numIgnoredNets=194
[05/04 15:27:20   1087s] (I)       Read testcase time = 0.060 seconds
[05/04 15:27:20   1087s] 
[05/04 15:27:20   1087s] (I)       early_global_route_priority property id does not exist.
[05/04 15:27:20   1087s] (I)       Start initializing grid graph
[05/04 15:27:20   1087s] (I)       End initializing grid graph
[05/04 15:27:20   1087s] (I)       Model blockages into capacity
[05/04 15:27:20   1087s] (I)       Read Num Blocks=119899  Num Prerouted Wires=19470  Num CS=0
[05/04 15:27:20   1087s] (I)       Started Modeling ( Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Started Modeling Layer 1 ( Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Started Modeling Layer 2 ( Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 8150
[05/04 15:27:20   1087s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Started Modeling Layer 3 ( Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 8267
[05/04 15:27:20   1087s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Started Modeling Layer 4 ( Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 2112
[05/04 15:27:20   1087s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Started Modeling Layer 5 ( Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 696
[05/04 15:27:20   1087s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Started Modeling Layer 6 ( Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 171
[05/04 15:27:20   1087s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Started Modeling Layer 7 ( Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 53
[05/04 15:27:20   1087s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Started Modeling Layer 8 ( Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 21
[05/04 15:27:20   1087s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Started Modeling Layer 9 ( Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:27:20   1087s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Started Modeling Layer 10 ( Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:27:20   1087s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2140.79 MB )
[05/04 15:27:20   1087s] (I)       -- layer congestion ratio --
[05/04 15:27:20   1087s] (I)       Layer 1 : 0.100000
[05/04 15:27:20   1087s] (I)       Layer 2 : 0.700000
[05/04 15:27:20   1087s] (I)       Layer 3 : 0.700000
[05/04 15:27:20   1087s] (I)       Layer 4 : 0.700000
[05/04 15:27:20   1087s] (I)       Layer 5 : 0.700000
[05/04 15:27:20   1087s] (I)       Layer 6 : 0.700000
[05/04 15:27:20   1087s] (I)       Layer 7 : 0.700000
[05/04 15:27:20   1087s] (I)       Layer 8 : 0.700000
[05/04 15:27:20   1087s] (I)       Layer 9 : 0.700000
[05/04 15:27:20   1087s] (I)       Layer 10 : 0.700000
[05/04 15:27:20   1087s] (I)       ----------------------------
[05/04 15:27:21   1087s] (I)       Number of ignored nets = 194
[05/04 15:27:21   1087s] (I)       Number of fixed nets = 194.  Ignored: Yes
[05/04 15:27:21   1087s] (I)       Number of clock nets = 194.  Ignored: No
[05/04 15:27:21   1087s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:27:21   1087s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:27:21   1087s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:27:21   1087s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:27:21   1087s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:27:21   1087s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:27:21   1087s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:27:21   1087s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2140.8 MB
[05/04 15:27:21   1087s] (I)       Ndr track 0 does not exist
[05/04 15:27:21   1087s] (I)       Ndr track 0 does not exist
[05/04 15:27:21   1087s] (I)       Ndr track 0 does not exist
[05/04 15:27:21   1087s] (I)       Layer1  viaCost=200.00
[05/04 15:27:21   1087s] (I)       Layer2  viaCost=200.00
[05/04 15:27:21   1087s] (I)       Layer3  viaCost=100.00
[05/04 15:27:21   1087s] (I)       Layer4  viaCost=100.00
[05/04 15:27:21   1087s] (I)       Layer5  viaCost=100.00
[05/04 15:27:21   1087s] (I)       Layer6  viaCost=100.00
[05/04 15:27:21   1087s] (I)       Layer7  viaCost=100.00
[05/04 15:27:21   1087s] (I)       Layer8  viaCost=100.00
[05/04 15:27:21   1087s] (I)       Layer9  viaCost=300.00
[05/04 15:27:21   1087s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:27:21   1087s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:27:21   1087s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:27:21   1087s] (I)       Site width          :   152  (dbu)
[05/04 15:27:21   1087s] (I)       Row height          :  1672  (dbu)
[05/04 15:27:21   1087s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:27:21   1087s] (I)       GCell width         :  1672  (dbu)
[05/04 15:27:21   1087s] (I)       GCell height        :  1672  (dbu)
[05/04 15:27:21   1087s] (I)       Grid                :   491   443    10
[05/04 15:27:21   1087s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:27:21   1087s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:27:21   1087s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:27:21   1087s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:27:21   1087s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:27:21   1087s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:27:21   1087s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:27:21   1087s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:27:21   1087s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:27:21   1087s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:27:21   1087s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:27:21   1087s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:27:21   1087s] (I)       --------------------------------------------------------
[05/04 15:27:21   1087s] 
[05/04 15:27:21   1087s] [NR-eGR] ============ Routing rule table ============
[05/04 15:27:21   1087s] [NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 0 
[05/04 15:27:21   1087s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/04 15:27:21   1087s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:27:21   1087s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:27:21   1087s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:27:21   1087s] [NR-eGR] Rule id: 1  Nets: 0 
[05/04 15:27:21   1087s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/04 15:27:21   1087s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/04 15:27:21   1087s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/04 15:27:21   1087s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:27:21   1087s] [NR-eGR] Rule id: 2  Nets: 49715 
[05/04 15:27:21   1087s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:27:21   1087s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:27:21   1087s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:27:21   1087s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:27:21   1087s] [NR-eGR] ========================================
[05/04 15:27:21   1087s] [NR-eGR] 
[05/04 15:27:21   1087s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:27:21   1087s] (I)       blocked tracks on layer2 : = 1002989 / 2389542 (41.97%)
[05/04 15:27:21   1087s] (I)       blocked tracks on layer3 : = 475585 / 1195094 (39.79%)
[05/04 15:27:21   1087s] (I)       blocked tracks on layer4 : = 501940 / 1194771 (42.01%)
[05/04 15:27:21   1087s] (I)       blocked tracks on layer5 : = 246092 / 597056 (41.22%)
[05/04 15:27:21   1087s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:27:21   1087s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:27:21   1087s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:27:21   1087s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:27:21   1087s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:27:21   1087s] (I)       After initializing earlyGlobalRoute syMemory usage = 2149.5 MB
[05/04 15:27:21   1087s] (I)       Finished Loading and Dumping File ( CPU: 0.56 sec, Real: 0.51 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Started Global Routing ( Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       ============= Initialization =============
[05/04 15:27:21   1087s] (I)       totalPins=176274  totalGlobalPin=172807 (98.03%)
[05/04 15:27:21   1087s] (I)       Started Build MST ( Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Generate topology with single threads
[05/04 15:27:21   1087s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       total 2D Cap : 4559493 = (1494409 H, 3065084 V)
[05/04 15:27:21   1087s] [NR-eGR] Layer group 1: route 49715 net(s) in layer range [2, 10]
[05/04 15:27:21   1087s] (I)       ============  Phase 1a Route ============
[05/04 15:27:21   1087s] (I)       Started Phase 1a ( Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Finished Phase 1a ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:27:21   1087s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Usage: 563440 = (275219 H, 288221 V) = (18.42% H, 9.40% V) = (4.602e+05um H, 4.819e+05um V)
[05/04 15:27:21   1087s] (I)       
[05/04 15:27:21   1087s] (I)       ============  Phase 1b Route ============
[05/04 15:27:21   1087s] (I)       Started Phase 1b ( Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Usage: 563749 = (275351 H, 288398 V) = (18.43% H, 9.41% V) = (4.604e+05um H, 4.822e+05um V)
[05/04 15:27:21   1087s] (I)       
[05/04 15:27:21   1087s] (I)       earlyGlobalRoute overflow of layer group 1: 0.83% H + 0.20% V. EstWL: 9.425883e+05um
[05/04 15:27:21   1087s] (I)       Congestion metric : 0.83%H 0.20%V, 1.02%HV
[05/04 15:27:21   1087s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:27:21   1087s] (I)       ============  Phase 1c Route ============
[05/04 15:27:21   1087s] (I)       Started Phase 1c ( Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Level2 Grid: 99 x 89
[05/04 15:27:21   1087s] (I)       Started Two Level Routing ( Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Finished Phase 1c ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Usage: 564060 = (275386 H, 288674 V) = (18.43% H, 9.42% V) = (4.604e+05um H, 4.827e+05um V)
[05/04 15:27:21   1087s] (I)       
[05/04 15:27:21   1087s] (I)       ============  Phase 1d Route ============
[05/04 15:27:21   1087s] (I)       Started Phase 1d ( Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Usage: 564085 = (275400 H, 288685 V) = (18.43% H, 9.42% V) = (4.605e+05um H, 4.827e+05um V)
[05/04 15:27:21   1087s] (I)       
[05/04 15:27:21   1087s] (I)       ============  Phase 1e Route ============
[05/04 15:27:21   1087s] (I)       Started Phase 1e ( Curr Mem: 2149.51 MB )
[05/04 15:27:21   1087s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2149.51 MB )
[05/04 15:27:21   1088s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:21   1088s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:21   1088s] (I)       Usage: 564085 = (275400 H, 288685 V) = (18.43% H, 9.42% V) = (4.605e+05um H, 4.827e+05um V)
[05/04 15:27:21   1088s] (I)       
[05/04 15:27:21   1088s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.68% H + 0.06% V. EstWL: 9.431501e+05um
[05/04 15:27:21   1088s] [NR-eGR] 
[05/04 15:27:21   1088s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:21   1088s] (I)       Running layer assignment with 1 threads
[05/04 15:27:21   1088s] (I)       Finished Phase 1l ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:21   1088s] (I)       ============  Phase 1l Route ============
[05/04 15:27:22   1088s] (I)       
[05/04 15:27:22   1088s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:27:22   1088s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:27:22   1088s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:27:22   1088s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[05/04 15:27:22   1088s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:27:22   1088s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:27:22   1088s] [NR-eGR]      M2  (2)       183( 0.14%)        16( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[05/04 15:27:22   1088s] [NR-eGR]      M3  (3)      1483( 1.11%)       171( 0.13%)        69( 0.05%)         5( 0.00%)   ( 1.29%) 
[05/04 15:27:22   1088s] [NR-eGR]      M4  (4)        43( 0.03%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/04 15:27:22   1088s] [NR-eGR]      M5  (5)       401( 0.30%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[05/04 15:27:22   1088s] [NR-eGR]      M6  (6)        51( 0.02%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/04 15:27:22   1088s] [NR-eGR]      M7  (7)       707( 0.34%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.35%) 
[05/04 15:27:22   1088s] [NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:27:22   1088s] [NR-eGR]      M9  (9)        93( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[05/04 15:27:22   1088s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:27:22   1088s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:27:22   1088s] [NR-eGR] Total             2963( 0.21%)       194( 0.01%)        69( 0.00%)         5( 0.00%)   ( 0.23%) 
[05/04 15:27:22   1088s] [NR-eGR] 
[05/04 15:27:22   1088s] (I)       Finished Global Routing ( CPU: 0.98 sec, Real: 0.98 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:22   1088s] (I)       total 2D Cap : 4581759 = (1501946 H, 3079813 V)
[05/04 15:27:22   1088s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.53% H + 0.00% V
[05/04 15:27:22   1088s] [NR-eGR] Overflow after earlyGlobalRoute 0.60% H + 0.00% V
[05/04 15:27:22   1088s] Early Global Route congestion estimation runtime: 1.57 seconds, mem = 2149.5M
[05/04 15:27:22   1088s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.610, REAL:1.569, MEM:2149.5M
[05/04 15:27:22   1088s] OPERPROF: Starting HotSpotCal at level 1, MEM:2149.5M
[05/04 15:27:22   1088s] [hotspot] +------------+---------------+---------------+
[05/04 15:27:22   1088s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:27:22   1088s] [hotspot] +------------+---------------+---------------+
[05/04 15:27:22   1088s] [hotspot] | normalized |          3.02 |          6.69 |
[05/04 15:27:22   1088s] [hotspot] +------------+---------------+---------------+
[05/04 15:27:22   1088s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.02, normalized total congestion hotspot area = 6.69 (area is in unit of 4 std-cell row bins)
[05/04 15:27:22   1088s] [hotspot] max/total 3.02/6.69, big hotspot (>10) total 0.00
[05/04 15:27:22   1088s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:27:22   1088s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:27:22   1088s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:27:22   1088s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:27:22   1088s] [hotspot] |  1  |   200.64    93.63   227.39   120.38 |        2.75   |
[05/04 15:27:22   1088s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:27:22   1088s] [hotspot] |  2  |   267.52    93.63   294.27   120.38 |        1.57   |
[05/04 15:27:22   1088s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:27:22   1088s] [hotspot] |  3  |    93.63    93.63   120.38   120.38 |        1.05   |
[05/04 15:27:22   1088s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:27:22   1088s] [hotspot] |  4  |   227.39    93.63   254.14   120.38 |        0.79   |
[05/04 15:27:22   1088s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:27:22   1088s] [hotspot] |  5  |   173.89    93.63   200.64   120.38 |        0.52   |
[05/04 15:27:22   1088s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:27:22   1088s] Top 5 hotspots total area: 6.69
[05/04 15:27:22   1088s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.017, MEM:2149.5M
[05/04 15:27:22   1088s] Skipped repairing congestion.
[05/04 15:27:22   1088s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2149.5M
[05/04 15:27:22   1088s] Starting Early Global Route wiring: mem = 2149.5M
[05/04 15:27:22   1088s] (I)       ============= track Assignment ============
[05/04 15:27:22   1088s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2149.51 MB )
[05/04 15:27:22   1088s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:22   1088s] (I)       Started Greedy Track Assignment ( Curr Mem: 2149.51 MB )
[05/04 15:27:22   1088s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/04 15:27:22   1088s] (I)       Running track assignment with 1 threads
[05/04 15:27:22   1088s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:22   1088s] (I)       Run Multi-thread track assignment
[05/04 15:27:22   1089s] (I)       Finished Greedy Track Assignment ( CPU: 0.68 sec, Real: 0.68 sec, Curr Mem: 2149.51 MB )
[05/04 15:27:23   1089s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:27:23   1089s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181713
[05/04 15:27:23   1089s] [NR-eGR]     M2  (2V) length: 2.787132e+05um, number of vias: 244453
[05/04 15:27:23   1089s] [NR-eGR]     M3  (3H) length: 3.209823e+05um, number of vias: 79433
[05/04 15:27:23   1089s] [NR-eGR]     M4  (4V) length: 1.732217e+05um, number of vias: 18513
[05/04 15:27:23   1089s] [NR-eGR]     M5  (5H) length: 1.122672e+05um, number of vias: 5624
[05/04 15:27:23   1089s] [NR-eGR]     M6  (6V) length: 8.691260e+04um, number of vias: 2422
[05/04 15:27:23   1089s] [NR-eGR]     M7  (7H) length: 4.957018e+04um, number of vias: 408
[05/04 15:27:23   1089s] [NR-eGR]     M8  (8V) length: 7.388647e+03um, number of vias: 181
[05/04 15:27:23   1089s] [NR-eGR]     M9  (9H) length: 6.705761e+03um, number of vias: 2
[05/04 15:27:23   1089s] [NR-eGR]   MRDL (10V) length: 6.300400e+02um, number of vias: 0
[05/04 15:27:23   1089s] [NR-eGR] Total length: 1.036392e+06um, number of vias: 532749
[05/04 15:27:23   1089s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:27:23   1089s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/04 15:27:23   1089s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:27:23   1089s] Early Global Route wiring runtime: 1.30 seconds, mem = 2118.5M
[05/04 15:27:23   1089s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.300, REAL:1.300, MEM:2118.5M
[05/04 15:27:23   1089s] End of congRepair (cpu=0:00:03.0, real=0:00:03.0)
[05/04 15:27:23   1089s]     Congestion Repair done. (took cpu=0:00:03.1 real=0:00:03.0)
[05/04 15:27:23   1089s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/04 15:27:23   1089s] OPERPROF: Starting DPlace-Init at level 1, MEM:2118.5M
[05/04 15:27:23   1089s] z: 2, totalTracks: 1
[05/04 15:27:23   1089s] z: 4, totalTracks: 1
[05/04 15:27:23   1089s] z: 6, totalTracks: 1
[05/04 15:27:23   1089s] z: 8, totalTracks: 1
[05/04 15:27:23   1089s] #spOpts: N=28 autoPA advPA 
[05/04 15:27:23   1089s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2118.5M
[05/04 15:27:23   1089s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2118.5M
[05/04 15:27:23   1089s] Core basic site is unit
[05/04 15:27:23   1090s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:27:23   1090s] SiteArray: use 9,248,768 bytes
[05/04 15:27:23   1090s] SiteArray: current memory after site array memory allocation 2127.3M
[05/04 15:27:23   1090s] SiteArray: FP blocked sites are writable
[05/04 15:27:23   1090s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:27:23   1090s] SiteArray: use 1,245,184 bytes
[05/04 15:27:23   1090s] SiteArray: current memory after site array memory allocation 2128.5M
[05/04 15:27:23   1090s] SiteArray: FP blocked sites are writable
[05/04 15:27:23   1090s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:27:23   1090s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:27:23   1090s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:27:23   1090s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2128.5M
[05/04 15:27:23   1090s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:27:23   1090s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.081, MEM:2128.5M
[05/04 15:27:23   1090s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2128.5M
[05/04 15:27:23   1090s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:27:23   1090s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2128.5M
[05/04 15:27:23   1090s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.260, REAL:0.264, MEM:2128.5M
[05/04 15:27:23   1090s] OPERPROF:     Starting CMU at level 3, MEM:2128.5M
[05/04 15:27:23   1090s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.013, MEM:2128.5M
[05/04 15:27:23   1090s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.340, REAL:0.328, MEM:2128.5M
[05/04 15:27:23   1090s] 
[05/04 15:27:23   1090s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2128.5MB).
[05/04 15:27:23   1090s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.440, REAL:0.438, MEM:2128.5M
[05/04 15:27:23   1090s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.7 real=0:00:06.7)
[05/04 15:27:23   1090s]   Leaving CCOpt scope - extractRC...
[05/04 15:27:23   1090s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/04 15:27:23   1090s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/04 15:27:23   1090s] Type 'man IMPEXT-6191' for more detail.
[05/04 15:27:23   1090s] Extraction called for design 'ORCA_TOP' of instances=47326 and nets=53183 using extraction engine 'preRoute' .
[05/04 15:27:23   1090s] PreRoute RC Extraction called for design ORCA_TOP.
[05/04 15:27:23   1090s] RC Extraction called in multi-corner(2) mode.
[05/04 15:27:23   1090s] RCMode: PreRoute
[05/04 15:27:23   1090s]       RC Corner Indexes            0       1   
[05/04 15:27:23   1090s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/04 15:27:23   1090s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/04 15:27:23   1090s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/04 15:27:23   1090s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/04 15:27:23   1090s] Shrink Factor                : 1.00000
[05/04 15:27:23   1090s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:27:23   1090s] Using capacitance table file ...
[05/04 15:27:24   1090s] LayerId::1 widthSet size::4
[05/04 15:27:24   1090s] LayerId::2 widthSet size::4
[05/04 15:27:24   1090s] LayerId::3 widthSet size::5
[05/04 15:27:24   1090s] LayerId::4 widthSet size::5
[05/04 15:27:24   1090s] LayerId::5 widthSet size::5
[05/04 15:27:24   1090s] LayerId::6 widthSet size::5
[05/04 15:27:24   1090s] LayerId::7 widthSet size::5
[05/04 15:27:24   1090s] LayerId::8 widthSet size::5
[05/04 15:27:24   1090s] LayerId::9 widthSet size::4
[05/04 15:27:24   1090s] LayerId::10 widthSet size::2
[05/04 15:27:24   1090s] Updating RC grid for preRoute extraction ...
[05/04 15:27:24   1090s] Initializing multi-corner capacitance tables ... 
[05/04 15:27:24   1090s] Initializing multi-corner resistance tables ...
[05/04 15:27:24   1091s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.310838 ; uaWl: 0.999205 ; uaWlH: 0.409100 ; aWlH: 0.000794 ; Pmax: 0.889700 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/04 15:27:24   1091s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2128.520M)
[05/04 15:27:24   1091s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/04 15:27:24   1091s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/04 15:27:24   1091s]   Not writing Steiner routes to the DB after clustering cong repair call.
[05/04 15:27:24   1091s]   Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/04 15:27:24   1091s] End AAE Lib Interpolated Model. (MEM=2128.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:27:25   1091s]   Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/04 15:27:25   1091s]   Clock DAG stats after clustering cong repair call:
[05/04 15:27:25   1091s]     cell counts      : b=119, i=2, icg=31, nicg=0, l=37, total=189
[05/04 15:27:25   1091s]     cell areas       : b=1263.350um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=111.823um^2, total=1611.781um^2
[05/04 15:27:25   1091s]     cell capacitance : b=395.930fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.721fF, total=453.328fF
[05/04 15:27:25   1091s]     sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:25   1091s]     wire capacitance : top=0.000fF, trunk=1127.635fF, leaf=3140.019fF, total=4267.653fF
[05/04 15:27:25   1091s]     wire lengths     : top=0.000um, trunk=11151.324um, leaf=32524.317um, total=43675.641um
[05/04 15:27:25   1091s]     hp wire lengths  : top=0.000um, trunk=9665.680um, leaf=17462.470um, total=27128.150um
[05/04 15:27:25   1091s]   Clock DAG net violations after clustering cong repair call:
[05/04 15:27:25   1091s]     Remaining Transition : {count=32, worst=[0.132ns, 0.131ns, 0.131ns, 0.131ns, 0.125ns, 0.124ns, 0.124ns, 0.122ns, 0.119ns, 0.119ns, ...]} avg=0.099ns sd=0.024ns sum=3.171ns
[05/04 15:27:25   1091s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/04 15:27:25   1091s]     Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/04 15:27:25   1091s]     Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:25   1091s]     Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:25   1091s]     Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.145ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:25   1091s]     Trunk : target=0.240ns count=4 avg=0.139ns sd=0.038ns min=0.120ns max=0.197ns {3 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:25   1091s]     Trunk : target=0.300ns count=60 avg=0.243ns sd=0.170ns min=0.000ns max=0.432ns {28 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 1 <= 0.360ns, 31 <= 0.450ns, 0 > 0.450ns}
[05/04 15:27:25   1091s]     Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:25   1091s]     Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:25   1091s]     Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:25   1091s]     Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/04 15:27:25   1091s]     Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:25   1091s]     Leaf  : target=0.300ns count=97 avg=0.096ns sd=0.035ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:25   1091s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[05/04 15:27:25   1091s]      Bufs: NBUFFX32_LVT: 118 NBUFFX8_LVT: 1 
[05/04 15:27:25   1091s]      Invs: IBUFFX32_RVT: 2 
[05/04 15:27:25   1091s]      ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/04 15:27:25   1091s]    Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
[05/04 15:27:25   1091s]   Primary reporting skew groups after clustering cong repair call:
[05/04 15:27:25   1091s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635, avg=1.519, sd=0.225], skew [1.452 vs 0.176*], 81.1% {1.508, 1.635} (wid=0.100 ws=0.100) (gid=1.593 gs=1.411)
[05/04 15:27:25   1091s]         min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/04 15:27:25   1091s]         max path sink: I_BLENDER_1/R_155/CLK
[05/04 15:27:25   1091s]   Skew group summary after clustering cong repair call:
[05/04 15:27:25   1091s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.066, avg=1.034, sd=0.138], skew [0.965 vs 0.176*], 97.5% {1.042, 1.066} (wid=0.020 ws=0.020) (gid=1.048 gs=0.948)
[05/04 15:27:25   1091s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.278, avg=1.241, sd=0.077], skew [1.158 vs 0.176*], 93.9% {1.234, 1.278} (wid=0.074 ws=0.073) (gid=1.257 gs=1.137)
[05/04 15:27:25   1091s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635, avg=1.519, sd=0.225], skew [1.452 vs 0.176*], 81.1% {1.508, 1.635} (wid=0.100 ws=0.100) (gid=1.593 gs=1.411)
[05/04 15:27:25   1091s]     skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.356, avg=1.278, sd=0.079], skew [0.997 vs 0.176*], 90.7% {1.180, 1.356} (wid=0.102 ws=0.101) (gid=1.312 gs=0.954)
[05/04 15:27:25   1091s]   CongRepair After Initial Clustering done. (took cpu=0:00:08.3 real=0:00:08.3)
[05/04 15:27:25   1091s]   Stage::Clustering done. (took cpu=0:00:18.6 real=0:00:18.5)
[05/04 15:27:25   1091s]   Stage::DRV Fixing...
[05/04 15:27:25   1091s]   Fixing clock tree slew time and max cap violations...
[05/04 15:27:25   1091s]     Fixing clock tree overload: .
[05/04 15:27:25   1091s]       Accumulated time to calculate placeable region: 0.04
[05/04 15:27:25   1091s]       Accumulated time to calculate placeable region: 0.04
[05/04 15:27:25   1091s]       Accumulated time to calculate placeable region: 0.04
[05/04 15:27:25   1092s]       Accumulated time to calculate placeable region: 0.04
[05/04 15:27:25   1092s]       Accumulated time to calculate placeable region: 0.04
[05/04 15:27:26   1092s]     ..20% ...
[05/04 15:27:31   1097s]       Accumulated time to calculate placeable region: 0.04
[05/04 15:27:31   1098s]     40% ...60% ...80% ...100% 
[05/04 15:27:31   1098s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/04 15:27:32   1098s]       cell counts      : b=151, i=2, icg=31, nicg=0, l=37, total=221
[05/04 15:27:32   1098s]       cell areas       : b=1383.814um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=105.216um^2, total=1725.638um^2
[05/04 15:27:32   1098s]       cell capacitance : b=435.359fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.793fF, total=492.829fF
[05/04 15:27:32   1098s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:32   1098s]       wire capacitance : top=0.000fF, trunk=1204.997fF, leaf=3143.972fF, total=4348.969fF
[05/04 15:27:32   1098s]       wire lengths     : top=0.000um, trunk=11883.810um, leaf=32567.029um, total=44450.839um
[05/04 15:27:32   1098s]       hp wire lengths  : top=0.000um, trunk=10324.296um, leaf=17469.006um, total=27793.302um
[05/04 15:27:32   1098s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/04 15:27:32   1098s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/04 15:27:32   1098s]       Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/04 15:27:32   1098s]       Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:32   1098s]       Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:32   1098s]       Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.145ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:32   1098s]       Trunk : target=0.240ns count=4 avg=0.139ns sd=0.038ns min=0.120ns max=0.197ns {3 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:32   1098s]       Trunk : target=0.300ns count=92 avg=0.150ns sd=0.105ns min=0.000ns max=0.300ns {60 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 9 <= 0.285ns, 23 <= 0.300ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.300ns count=97 avg=0.081ns sd=0.040ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:32   1098s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/04 15:27:32   1098s]        Bufs: NBUFFX32_LVT: 118 NBUFFX16_LVT: 10 NBUFFX8_LVT: 7 NBUFFX4_LVT: 8 NBUFFX2_LVT: 8 
[05/04 15:27:32   1098s]        Invs: IBUFFX32_RVT: 2 
[05/04 15:27:32   1098s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/04 15:27:32   1098s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
[05/04 15:27:32   1098s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/04 15:27:32   1098s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
[05/04 15:27:32   1098s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/04 15:27:32   1098s]           max path sink: I_BLENDER_1/R_155/CLK
[05/04 15:27:32   1098s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/04 15:27:32   1098s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.066], skew [0.965 vs 0.176*]
[05/04 15:27:32   1098s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.278], skew [1.158 vs 0.176*]
[05/04 15:27:32   1098s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
[05/04 15:27:32   1098s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.356], skew [0.997 vs 0.176*]
[05/04 15:27:32   1098s]     Legalizer API calls during this step: 1421 succeeded with high effort: 1407 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 14
[05/04 15:27:32   1098s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:06.6 real=0:00:06.6)
[05/04 15:27:32   1098s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/04 15:27:32   1098s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/04 15:27:32   1098s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/04 15:27:32   1098s]       cell counts      : b=151, i=2, icg=31, nicg=0, l=37, total=221
[05/04 15:27:32   1098s]       cell areas       : b=1383.814um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=105.216um^2, total=1725.638um^2
[05/04 15:27:32   1098s]       cell capacitance : b=435.359fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.793fF, total=492.829fF
[05/04 15:27:32   1098s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:32   1098s]       wire capacitance : top=0.000fF, trunk=1204.997fF, leaf=3143.972fF, total=4348.969fF
[05/04 15:27:32   1098s]       wire lengths     : top=0.000um, trunk=11883.810um, leaf=32567.029um, total=44450.839um
[05/04 15:27:32   1098s]       hp wire lengths  : top=0.000um, trunk=10324.296um, leaf=17469.006um, total=27793.302um
[05/04 15:27:32   1098s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/04 15:27:32   1098s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/04 15:27:32   1098s]       Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/04 15:27:32   1098s]       Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:32   1098s]       Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:32   1098s]       Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.145ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:32   1098s]       Trunk : target=0.240ns count=4 avg=0.139ns sd=0.038ns min=0.120ns max=0.197ns {3 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:32   1098s]       Trunk : target=0.300ns count=92 avg=0.150ns sd=0.105ns min=0.000ns max=0.300ns {60 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 9 <= 0.285ns, 23 <= 0.300ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.300ns count=97 avg=0.081ns sd=0.040ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:32   1098s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/04 15:27:32   1098s]        Bufs: NBUFFX32_LVT: 118 NBUFFX16_LVT: 10 NBUFFX8_LVT: 7 NBUFFX4_LVT: 8 NBUFFX2_LVT: 8 
[05/04 15:27:32   1098s]        Invs: IBUFFX32_RVT: 2 
[05/04 15:27:32   1098s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/04 15:27:32   1098s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
[05/04 15:27:32   1098s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/04 15:27:32   1098s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635, avg=1.519, sd=0.225], skew [1.452 vs 0.176*], 81.1% {1.508, 1.635} (wid=0.100 ws=0.100) (gid=1.593 gs=1.411)
[05/04 15:27:32   1098s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/04 15:27:32   1098s]           max path sink: I_BLENDER_1/R_155/CLK
[05/04 15:27:32   1098s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/04 15:27:32   1098s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.066, avg=1.034, sd=0.138], skew [0.965 vs 0.176*], 97.5% {1.042, 1.066} (wid=0.020 ws=0.020) (gid=1.048 gs=0.948)
[05/04 15:27:32   1098s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.278, avg=1.241, sd=0.077], skew [1.158 vs 0.176*], 93.9% {1.234, 1.278} (wid=0.074 ws=0.073) (gid=1.257 gs=1.137)
[05/04 15:27:32   1098s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635, avg=1.519, sd=0.225], skew [1.452 vs 0.176*], 81.1% {1.508, 1.635} (wid=0.100 ws=0.100) (gid=1.593 gs=1.411)
[05/04 15:27:32   1098s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.356, avg=1.278, sd=0.079], skew [0.997 vs 0.176*], 90.7% {1.180, 1.356} (wid=0.102 ws=0.101) (gid=1.312 gs=0.954)
[05/04 15:27:32   1098s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:32   1098s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/04 15:27:32   1098s]   Stage::DRV Fixing done. (took cpu=0:00:06.7 real=0:00:06.7)
[05/04 15:27:32   1098s]   Stage::Insertion Delay Reduction...
[05/04 15:27:32   1098s]   Removing unnecessary root buffering...
[05/04 15:27:32   1098s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/04 15:27:32   1098s]       cell counts      : b=151, i=2, icg=31, nicg=0, l=37, total=221
[05/04 15:27:32   1098s]       cell areas       : b=1383.814um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=105.216um^2, total=1725.638um^2
[05/04 15:27:32   1098s]       cell capacitance : b=435.359fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.793fF, total=492.829fF
[05/04 15:27:32   1098s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:32   1098s]       wire capacitance : top=0.000fF, trunk=1204.997fF, leaf=3143.972fF, total=4348.969fF
[05/04 15:27:32   1098s]       wire lengths     : top=0.000um, trunk=11883.810um, leaf=32567.029um, total=44450.839um
[05/04 15:27:32   1098s]       hp wire lengths  : top=0.000um, trunk=10324.296um, leaf=17469.006um, total=27793.302um
[05/04 15:27:32   1098s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/04 15:27:32   1098s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/04 15:27:32   1098s]       Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/04 15:27:32   1098s]       Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:32   1098s]       Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:32   1098s]       Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.145ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:32   1098s]       Trunk : target=0.240ns count=4 avg=0.139ns sd=0.038ns min=0.120ns max=0.197ns {3 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:32   1098s]       Trunk : target=0.300ns count=92 avg=0.150ns sd=0.105ns min=0.000ns max=0.300ns {60 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 9 <= 0.285ns, 23 <= 0.300ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:32   1098s]       Leaf  : target=0.300ns count=97 avg=0.081ns sd=0.040ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:32   1098s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/04 15:27:32   1098s]        Bufs: NBUFFX32_LVT: 118 NBUFFX16_LVT: 10 NBUFFX8_LVT: 7 NBUFFX4_LVT: 8 NBUFFX2_LVT: 8 
[05/04 15:27:32   1098s]        Invs: IBUFFX32_RVT: 2 
[05/04 15:27:32   1098s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/04 15:27:32   1098s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
[05/04 15:27:32   1098s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/04 15:27:32   1098s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
[05/04 15:27:32   1098s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/04 15:27:32   1098s]           max path sink: I_BLENDER_1/R_155/CLK
[05/04 15:27:32   1098s]     Skew group summary after 'Removing unnecessary root buffering':
[05/04 15:27:32   1098s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.066], skew [0.965 vs 0.176*]
[05/04 15:27:32   1098s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.278], skew [1.158 vs 0.176*]
[05/04 15:27:32   1098s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
[05/04 15:27:32   1098s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.356], skew [0.997 vs 0.176*]
[05/04 15:27:32   1098s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:32   1098s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:27:32   1098s]   Removing unconstrained drivers...
[05/04 15:27:32   1098s]     Have 33 candidate drivers for removal.
[05/04 15:27:32   1098s]     Removing drivers: ...20% ...40% ...60% ...80% ...100% 
[05/04 15:27:32   1099s]     Removed 26 unconstrained drivers.
[05/04 15:27:32   1099s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/04 15:27:32   1099s]       cell counts      : b=125, i=2, icg=31, nicg=0, l=37, total=195
[05/04 15:27:32   1099s]       cell areas       : b=1142.631um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=105.216um^2, total=1484.455um^2
[05/04 15:27:32   1099s]       cell capacitance : b=361.319fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.793fF, total=418.789fF
[05/04 15:27:32   1099s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:32   1099s]       wire capacitance : top=0.000fF, trunk=1089.904fF, leaf=3165.183fF, total=4255.087fF
[05/04 15:27:32   1099s]       wire lengths     : top=0.000um, trunk=10787.890um, leaf=32801.869um, total=43589.759um
[05/04 15:27:32   1099s]       hp wire lengths  : top=0.000um, trunk=9235.520um, leaf=17703.542um, total=26939.062um
[05/04 15:27:32   1099s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/04 15:27:32   1099s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/04 15:27:32   1099s]       Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/04 15:27:32   1099s]       Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:32   1099s]       Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:32   1099s]       Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.145ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:32   1099s]       Trunk : target=0.240ns count=4 avg=0.139ns sd=0.038ns min=0.120ns max=0.197ns {3 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:32   1099s]       Trunk : target=0.300ns count=66 avg=0.176ns sd=0.111ns min=0.000ns max=0.300ns {34 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 15 <= 0.285ns, 17 <= 0.300ns}
[05/04 15:27:32   1099s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:32   1099s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:32   1099s]       Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:32   1099s]       Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/04 15:27:32   1099s]       Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:32   1099s]       Leaf  : target=0.300ns count=97 avg=0.092ns sd=0.037ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:32   1099s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/04 15:27:32   1099s]        Bufs: NBUFFX32_LVT: 92 NBUFFX16_LVT: 21 NBUFFX8_LVT: 4 NBUFFX4_LVT: 2 NBUFFX2_LVT: 6 
[05/04 15:27:32   1099s]        Invs: IBUFFX32_RVT: 2 
[05/04 15:27:32   1099s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/04 15:27:32   1099s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
[05/04 15:27:32   1099s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/04 15:27:32   1099s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
[05/04 15:27:32   1099s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/04 15:27:32   1099s]           max path sink: I_BLENDER_1/R_155/CLK
[05/04 15:27:32   1099s]     Skew group summary after 'Removing unconstrained drivers':
[05/04 15:27:32   1099s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.066], skew [0.965 vs 0.176*]
[05/04 15:27:32   1099s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.278], skew [1.158 vs 0.176*]
[05/04 15:27:32   1099s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
[05/04 15:27:32   1099s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.356], skew [0.997 vs 0.176*]
[05/04 15:27:32   1099s]     Legalizer API calls during this step: 155 succeeded with high effort: 152 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
[05/04 15:27:32   1099s]   Removing unconstrained drivers done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/04 15:27:32   1099s]   Checking for inverting clock gates...
[05/04 15:27:32   1099s]   Checking for inverting clock gates done.
[05/04 15:27:32   1099s]   Reducing insertion delay 1...
[05/04 15:27:33   1099s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/04 15:27:33   1099s]       cell counts      : b=126, i=2, icg=31, nicg=0, l=37, total=196
[05/04 15:27:33   1099s]       cell areas       : b=1153.305um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=105.216um^2, total=1495.129um^2
[05/04 15:27:33   1099s]       cell capacitance : b=364.661fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.793fF, total=422.132fF
[05/04 15:27:33   1099s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:33   1099s]       wire capacitance : top=0.000fF, trunk=1090.816fF, leaf=3165.183fF, total=4255.999fF
[05/04 15:27:33   1099s]       wire lengths     : top=0.000um, trunk=10795.489um, leaf=32801.869um, total=43597.358um
[05/04 15:27:33   1099s]       hp wire lengths  : top=0.000um, trunk=9238.864um, leaf=17703.542um, total=26942.406um
[05/04 15:27:33   1099s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/04 15:27:33   1099s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/04 15:27:33   1099s]       Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/04 15:27:33   1099s]       Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:33   1099s]       Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:33   1099s]       Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.145ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:33   1099s]       Trunk : target=0.240ns count=4 avg=0.120ns sd=0.000ns min=0.120ns max=0.120ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:33   1099s]       Trunk : target=0.300ns count=67 avg=0.174ns sd=0.111ns min=0.000ns max=0.300ns {35 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 15 <= 0.285ns, 17 <= 0.300ns}
[05/04 15:27:33   1099s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:33   1099s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:33   1099s]       Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:33   1099s]       Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/04 15:27:33   1099s]       Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:33   1099s]       Leaf  : target=0.300ns count=97 avg=0.092ns sd=0.037ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:33   1099s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/04 15:27:33   1099s]        Bufs: NBUFFX32_LVT: 93 NBUFFX16_LVT: 21 NBUFFX8_LVT: 4 NBUFFX4_LVT: 2 NBUFFX2_LVT: 6 
[05/04 15:27:33   1099s]        Invs: IBUFFX32_RVT: 2 
[05/04 15:27:33   1099s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/04 15:27:33   1099s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
[05/04 15:27:33   1099s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/04 15:27:33   1099s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
[05/04 15:27:33   1099s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/04 15:27:33   1099s]           max path sink: I_BLENDER_1/R_155/CLK
[05/04 15:27:33   1099s]     Skew group summary after 'Reducing insertion delay 1':
[05/04 15:27:33   1099s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.057], skew [0.956 vs 0.176*]
[05/04 15:27:33   1099s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.278], skew [1.158 vs 0.176*]
[05/04 15:27:33   1099s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
[05/04 15:27:33   1099s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.356], skew [0.997 vs 0.176*]
[05/04 15:27:33   1099s]     Legalizer API calls during this step: 75 succeeded with high effort: 75 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:33   1099s]   Reducing insertion delay 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/04 15:27:33   1099s]   Removing longest path buffering...
[05/04 15:27:34   1101s]     Accumulated time to calculate placeable region: 0.04
[05/04 15:27:36   1103s]     Accumulated time to calculate placeable region: 0.04
[05/04 15:27:37   1103s]     Clock DAG stats after 'Removing longest path buffering':
[05/04 15:27:37   1103s]       cell counts      : b=123, i=2, icg=31, nicg=0, l=37, total=193
[05/04 15:27:37   1103s]       cell areas       : b=1114.421um^2, i=23.381um^2, icg=211.702um^2, nicg=0.000um^2, l=105.216um^2, total=1454.720um^2
[05/04 15:27:37   1103s]       cell capacitance : b=352.708fF, i=2.754fF, icg=21.916fF, nicg=0.000fF, l=32.793fF, total=410.172fF
[05/04 15:27:37   1103s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:37   1103s]       wire capacitance : top=0.000fF, trunk=1087.498fF, leaf=3165.183fF, total=4252.681fF
[05/04 15:27:37   1103s]       wire lengths     : top=0.000um, trunk=10761.440um, leaf=32801.869um, total=43563.309um
[05/04 15:27:37   1103s]       hp wire lengths  : top=0.000um, trunk=9207.400um, leaf=17703.542um, total=26910.942um
[05/04 15:27:37   1103s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/04 15:27:37   1103s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/04 15:27:37   1103s]       Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/04 15:27:37   1103s]       Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:37   1103s]       Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:37   1103s]       Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:37   1103s]       Trunk : target=0.235ns count=4 avg=0.119ns sd=0.037ns min=0.081ns max=0.155ns {2 <= 0.141ns, 2 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:37   1103s]       Trunk : target=0.240ns count=3 avg=0.120ns sd=0.000ns min=0.120ns max=0.120ns {3 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:37   1103s]       Trunk : target=0.300ns count=64 avg=0.181ns sd=0.109ns min=0.000ns max=0.300ns {32 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 15 <= 0.285ns, 17 <= 0.300ns}
[05/04 15:27:37   1103s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:37   1103s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:37   1103s]       Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:37   1103s]       Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/04 15:27:37   1103s]       Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:37   1103s]       Leaf  : target=0.300ns count=97 avg=0.092ns sd=0.037ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:37   1103s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/04 15:27:37   1103s]        Bufs: NBUFFX32_LVT: 89 NBUFFX16_LVT: 21 NBUFFX8_LVT: 5 NBUFFX4_LVT: 2 NBUFFX2_LVT: 6 
[05/04 15:27:37   1103s]        Invs: IBUFFX32_RVT: 2 
[05/04 15:27:37   1103s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 8 CGLPPRX2_LVT: 14 
[05/04 15:27:37   1103s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
[05/04 15:27:37   1103s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/04 15:27:37   1103s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.633], skew [1.451 vs 0.176*]
[05/04 15:27:37   1103s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/04 15:27:37   1103s]           max path sink: I_BLENDER_1/R_155/CLK
[05/04 15:27:37   1103s]     Skew group summary after 'Removing longest path buffering':
[05/04 15:27:37   1103s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.057], skew [0.956 vs 0.176*]
[05/04 15:27:37   1103s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.190], skew [1.069 vs 0.176*]
[05/04 15:27:37   1103s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.633], skew [1.451 vs 0.176*]
[05/04 15:27:37   1103s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.268], skew [0.909 vs 0.176*]
[05/04 15:27:37   1103s]     Legalizer API calls during this step: 275 succeeded with high effort: 275 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:37   1103s]   Removing longest path buffering done. (took cpu=0:00:04.2 real=0:00:04.2)
[05/04 15:27:37   1103s]   Reducing insertion delay 2...
[05/04 15:27:41   1108s]     Accumulated time to calculate placeable region: 0.04
[05/04 15:27:41   1108s]     Accumulated time to calculate placeable region: 0.04
[05/04 15:27:41   1108s]     Accumulated time to calculate placeable region: 0.04
[05/04 15:27:41   1108s]     Accumulated time to calculate placeable region: 0.04
[05/04 15:27:41   1108s]     Accumulated time to calculate placeable region: 0.04
[05/04 15:27:43   1110s]     Path optimization required 3253 stage delay updates 
[05/04 15:27:43   1110s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/04 15:27:43   1110s]       cell counts      : b=123, i=2, icg=31, nicg=0, l=37, total=193
[05/04 15:27:43   1110s]       cell areas       : b=1098.410um^2, i=23.381um^2, icg=205.602um^2, nicg=0.000um^2, l=102.674um^2, total=1430.068um^2
[05/04 15:27:43   1110s]       cell capacitance : b=348.212fF, i=2.754fF, icg=21.892fF, nicg=0.000fF, l=32.823fF, total=405.681fF
[05/04 15:27:43   1110s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:43   1110s]       wire capacitance : top=0.000fF, trunk=1067.462fF, leaf=3166.696fF, total=4234.159fF
[05/04 15:27:43   1110s]       wire lengths     : top=0.000um, trunk=10556.851um, leaf=32820.566um, total=43377.417um
[05/04 15:27:43   1110s]       hp wire lengths  : top=0.000um, trunk=9142.952um, leaf=17703.542um, total=26846.494um
[05/04 15:27:43   1110s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/04 15:27:43   1110s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/04 15:27:43   1110s]       Trunk : target=0.077ns count=1 avg=0.038ns sd=0.000ns min=0.038ns max=0.038ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:43   1110s]       Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:43   1110s]       Trunk : target=0.177ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:43   1110s]       Trunk : target=0.180ns count=4 avg=0.077ns sd=0.001ns min=0.076ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:43   1110s]       Trunk : target=0.184ns count=8 avg=0.137ns sd=0.022ns min=0.115ns max=0.171ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:43   1110s]       Trunk : target=0.235ns count=4 avg=0.116ns sd=0.033ns min=0.081ns max=0.146ns {2 <= 0.141ns, 2 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:43   1110s]       Trunk : target=0.300ns count=64 avg=0.180ns sd=0.110ns min=0.000ns max=0.300ns {32 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 15 <= 0.285ns, 17 <= 0.300ns}
[05/04 15:27:43   1110s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:43   1110s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:43   1110s]       Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:43   1110s]       Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/04 15:27:43   1110s]       Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:43   1110s]       Leaf  : target=0.300ns count=97 avg=0.092ns sd=0.037ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:43   1110s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/04 15:27:43   1110s]        Bufs: NBUFFX32_LVT: 86 NBUFFX16_LVT: 23 NBUFFX8_LVT: 6 NBUFFX4_LVT: 2 NBUFFX2_LVT: 6 
[05/04 15:27:43   1110s]        Invs: IBUFFX32_RVT: 2 
[05/04 15:27:43   1110s]        ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 17 CGLNPRX2_LVT: 1 
[05/04 15:27:43   1110s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
[05/04 15:27:43   1110s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/04 15:27:43   1110s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.512, avg=1.424, sd=0.187], skew [1.330 vs 0.176*], 83.7% {1.337, 1.512} (wid=0.098 ws=0.097) (gid=1.475 gs=1.293)
[05/04 15:27:43   1110s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/04 15:27:43   1110s]           max path sink: I_BLENDER_1/s3_op2_reg_14_/CLK
[05/04 15:27:43   1110s]     Skew group summary after 'Reducing insertion delay 2':
[05/04 15:27:43   1110s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.943, avg=0.917, sd=0.121], skew [0.847 vs 0.176*], 97.5% {0.922, 0.943} (wid=0.020 ws=0.020) (gid=0.929 gs=0.833)
[05/04 15:27:44   1110s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.115, avg=1.096, sd=0.061], skew [0.994 vs 0.176*], 99.7% {0.944, 1.115} (wid=0.073 ws=0.072) (gid=1.101 gs=0.981)
[05/04 15:27:44   1110s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.512, avg=1.424, sd=0.187], skew [1.330 vs 0.176*], 83.7% {1.337, 1.512} (wid=0.098 ws=0.097) (gid=1.475 gs=1.293)
[05/04 15:27:44   1110s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.338, max=1.159, avg=1.113, sd=0.050], skew [0.821 vs 0.176*], 96.7% {0.967, 1.144} (wid=0.102 ws=0.101) (gid=1.148 gs=0.811)
[05/04 15:27:44   1110s]     Legalizer API calls during this step: 1398 succeeded with high effort: 1398 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:44   1110s]   Reducing insertion delay 2 done. (took cpu=0:00:06.9 real=0:00:06.9)
[05/04 15:27:44   1110s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:11.9 real=0:00:11.9)
[05/04 15:27:44   1110s]   CCOpt::Phase::Construction done. (took cpu=0:00:37.2 real=0:00:37.2)
[05/04 15:27:44   1110s]   CCOpt::Phase::Implementation...
[05/04 15:27:44   1110s]   Stage::Reducing Power...
[05/04 15:27:44   1110s]   Improving clock tree routing...
[05/04 15:27:44   1110s]     Iteration 1...
[05/04 15:27:44   1110s]     Iteration 1 done.
[05/04 15:27:44   1110s]     Clock DAG stats after 'Improving clock tree routing':
[05/04 15:27:44   1110s]       cell counts      : b=123, i=2, icg=31, nicg=0, l=37, total=193
[05/04 15:27:44   1110s]       cell areas       : b=1098.410um^2, i=23.381um^2, icg=205.602um^2, nicg=0.000um^2, l=102.674um^2, total=1430.068um^2
[05/04 15:27:44   1110s]       cell capacitance : b=348.212fF, i=2.754fF, icg=21.892fF, nicg=0.000fF, l=32.823fF, total=405.681fF
[05/04 15:27:44   1110s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:44   1110s]       wire capacitance : top=0.000fF, trunk=1066.456fF, leaf=3166.696fF, total=4233.152fF
[05/04 15:27:44   1110s]       wire lengths     : top=0.000um, trunk=10546.819um, leaf=32820.566um, total=43367.385um
[05/04 15:27:44   1110s]       hp wire lengths  : top=0.000um, trunk=9132.920um, leaf=17703.542um, total=26836.462um
[05/04 15:27:44   1110s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/04 15:27:44   1110s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/04 15:27:44   1110s]       Trunk : target=0.077ns count=1 avg=0.038ns sd=0.000ns min=0.038ns max=0.038ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:44   1110s]       Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:44   1110s]       Trunk : target=0.177ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:44   1110s]       Trunk : target=0.180ns count=4 avg=0.077ns sd=0.001ns min=0.076ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:44   1110s]       Trunk : target=0.184ns count=8 avg=0.137ns sd=0.022ns min=0.115ns max=0.171ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:44   1110s]       Trunk : target=0.235ns count=4 avg=0.116ns sd=0.033ns min=0.081ns max=0.146ns {2 <= 0.141ns, 2 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:44   1110s]       Trunk : target=0.300ns count=64 avg=0.180ns sd=0.110ns min=0.000ns max=0.300ns {32 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 15 <= 0.285ns, 17 <= 0.300ns}
[05/04 15:27:44   1110s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:44   1110s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:44   1110s]       Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:44   1110s]       Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/04 15:27:44   1110s]       Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/04 15:27:44   1110s]       Leaf  : target=0.300ns count=97 avg=0.092ns sd=0.037ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:44   1110s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/04 15:27:44   1110s]        Bufs: NBUFFX32_LVT: 86 NBUFFX16_LVT: 23 NBUFFX8_LVT: 6 NBUFFX4_LVT: 2 NBUFFX2_LVT: 6 
[05/04 15:27:44   1110s]        Invs: IBUFFX32_RVT: 2 
[05/04 15:27:44   1110s]        ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 17 CGLNPRX2_LVT: 1 
[05/04 15:27:44   1110s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
[05/04 15:27:44   1110s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/04 15:27:44   1110s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.512], skew [1.330 vs 0.176*]
[05/04 15:27:44   1110s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/04 15:27:44   1110s]           max path sink: I_BLENDER_1/s3_op2_reg_14_/CLK
[05/04 15:27:44   1110s]     Skew group summary after 'Improving clock tree routing':
[05/04 15:27:44   1110s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.943], skew [0.847 vs 0.176*]
[05/04 15:27:44   1110s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.115], skew [0.994 vs 0.176*]
[05/04 15:27:44   1110s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.512], skew [1.330 vs 0.176*]
[05/04 15:27:44   1110s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.338, max=1.159], skew [0.821 vs 0.176*]
[05/04 15:27:44   1110s]     Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:44   1110s]   Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/04 15:27:44   1110s]   Reducing clock tree power 1...
[05/04 15:27:44   1110s]     Resizing gates: ..
[05/04 15:27:44   1110s]     Accumulated time to calculate placeable region: 0.04
[05/04 15:27:44   1110s]     .20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/04 15:27:46   1112s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/04 15:27:46   1112s]     100% 
[05/04 15:27:46   1112s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/04 15:27:46   1112s]       cell counts      : b=123, i=2, icg=31, nicg=0, l=37, total=193
[05/04 15:27:46   1112s]       cell areas       : b=822.664um^2, i=13.215um^2, icg=204.078um^2, nicg=0.000um^2, l=101.149um^2, total=1141.107um^2
[05/04 15:27:46   1112s]       cell capacitance : b=255.471fF, i=1.537fF, icg=21.885fF, nicg=0.000fF, l=32.840fF, total=311.732fF
[05/04 15:27:46   1112s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:46   1112s]       wire capacitance : top=0.000fF, trunk=1065.702fF, leaf=3165.798fF, total=4231.500fF
[05/04 15:27:46   1112s]       wire lengths     : top=0.000um, trunk=10541.196um, leaf=32804.453um, total=43345.649um
[05/04 15:27:46   1112s]       hp wire lengths  : top=0.000um, trunk=9132.920um, leaf=17703.542um, total=26836.462um
[05/04 15:27:46   1112s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/04 15:27:46   1112s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/04 15:27:46   1112s]       Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:46   1112s]       Trunk : target=0.137ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:46   1112s]       Trunk : target=0.177ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:46   1112s]       Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:46   1112s]       Trunk : target=0.184ns count=8 avg=0.136ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:46   1112s]       Trunk : target=0.235ns count=4 avg=0.102ns sd=0.036ns min=0.062ns max=0.143ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:46   1112s]       Trunk : target=0.300ns count=64 avg=0.157ns sd=0.083ns min=0.000ns max=0.282ns {32 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:46   1112s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:46   1112s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:46   1112s]       Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:46   1112s]       Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:46   1112s]       Leaf  : target=0.300ns count=97 avg=0.116ns sd=0.043ns min=0.043ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:46   1112s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/04 15:27:46   1112s]        Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 39 NBUFFX2_LVT: 15 
[05/04 15:27:46   1112s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:27:46   1112s]        ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 1 
[05/04 15:27:46   1112s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 4 AO22X1_HVT: 32 
[05/04 15:27:46   1112s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/04 15:27:46   1112s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.198, max=1.465], skew [1.267 vs 0.176*]
[05/04 15:27:46   1112s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/04 15:27:46   1112s]           max path sink: I_BLENDER_1/s3_op2_reg_14_/CLK
[05/04 15:27:46   1112s]     Skew group summary after 'Reducing clock tree power 1':
[05/04 15:27:46   1112s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.097, max=0.907], skew [0.810 vs 0.176*]
[05/04 15:27:46   1112s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.129, max=1.083], skew [0.954 vs 0.176*]
[05/04 15:27:46   1112s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.198, max=1.465], skew [1.267 vs 0.176*]
[05/04 15:27:46   1112s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.373, max=1.167], skew [0.793 vs 0.176*]
[05/04 15:27:46   1112s]     Legalizer API calls during this step: 475 succeeded with high effort: 475 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:46   1112s]   Reducing clock tree power 1 done. (took cpu=0:00:01.9 real=0:00:01.9)
[05/04 15:27:46   1112s]   Reducing clock tree power 2...
[05/04 15:27:46   1113s]     Path optimization required 490 stage delay updates 
[05/04 15:27:46   1113s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/04 15:27:46   1113s]       cell counts      : b=123, i=2, icg=31, nicg=0, l=37, total=193
[05/04 15:27:46   1113s]       cell areas       : b=815.548um^2, i=13.215um^2, icg=204.078um^2, nicg=0.000um^2, l=101.149um^2, total=1133.991um^2
[05/04 15:27:46   1113s]       cell capacitance : b=253.198fF, i=1.537fF, icg=21.885fF, nicg=0.000fF, l=32.840fF, total=309.460fF
[05/04 15:27:46   1113s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:46   1113s]       wire capacitance : top=0.000fF, trunk=1093.137fF, leaf=3195.462fF, total=4288.599fF
[05/04 15:27:46   1113s]       wire lengths     : top=0.000um, trunk=10816.013um, leaf=33136.877um, total=43952.890um
[05/04 15:27:46   1113s]       hp wire lengths  : top=0.000um, trunk=9396.944um, leaf=18026.390um, total=27423.334um
[05/04 15:27:46   1113s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/04 15:27:46   1113s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/04 15:27:46   1113s]       Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:46   1113s]       Trunk : target=0.137ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:46   1113s]       Trunk : target=0.177ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:46   1113s]       Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:46   1113s]       Trunk : target=0.184ns count=8 avg=0.136ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:46   1113s]       Trunk : target=0.235ns count=4 avg=0.102ns sd=0.036ns min=0.062ns max=0.143ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:46   1113s]       Trunk : target=0.300ns count=64 avg=0.159ns sd=0.082ns min=0.000ns max=0.282ns {32 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:46   1113s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:46   1113s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:46   1113s]       Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:46   1113s]       Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:46   1113s]       Leaf  : target=0.300ns count=97 avg=0.118ns sd=0.042ns min=0.043ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:46   1113s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/04 15:27:46   1113s]        Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 42 NBUFFX2_LVT: 13 
[05/04 15:27:46   1113s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:27:46   1113s]        ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 1 
[05/04 15:27:46   1113s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 4 AO22X1_HVT: 32 
[05/04 15:27:46   1113s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/04 15:27:46   1113s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.388, max=1.465, avg=1.399, sd=0.147], skew [1.076 vs 0.176*], 83.7% {1.289, 1.465} (wid=0.097 ws=0.097) (gid=1.433 gs=1.046)
[05/04 15:27:46   1113s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/04 15:27:46   1113s]           max path sink: I_BLENDER_1/s3_op2_reg_14_/CLK
[05/04 15:27:46   1113s]     Skew group summary after 'Reducing clock tree power 2':
[05/04 15:27:46   1113s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.107, max=0.907, avg=0.883, sd=0.114], skew [0.800 vs 0.176*], 97.5% {0.886, 0.907} (wid=0.020 ws=0.020) (gid=0.893 gs=0.787)
[05/04 15:27:46   1113s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.140, max=1.083, avg=1.068, sd=0.052], skew [0.943 vs 0.176*], 99.7% {0.979, 1.083} (wid=0.072 ws=0.071) (gid=1.070 gs=0.931)
[05/04 15:27:46   1113s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.388, max=1.465, avg=1.399, sd=0.147], skew [1.076 vs 0.176*], 83.7% {1.289, 1.465} (wid=0.097 ws=0.097) (gid=1.433 gs=1.046)
[05/04 15:27:46   1113s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.378, max=1.166, avg=1.130, sd=0.048], skew [0.788 vs 0.176*], 97.6% {0.992, 1.166} (wid=0.102 ws=0.101) (gid=1.155 gs=0.778)
[05/04 15:27:46   1113s]     Legalizer API calls during this step: 247 succeeded with high effort: 247 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:46   1113s]   Reducing clock tree power 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/04 15:27:46   1113s]   Stage::Reducing Power done. (took cpu=0:00:02.7 real=0:00:02.7)
[05/04 15:27:46   1113s]   Stage::Balancing...
[05/04 15:27:46   1113s]   Approximately balancing fragments step...
[05/04 15:27:46   1113s]     Resolve constraints - Approximately balancing fragments...
[05/04 15:27:46   1113s]     Resolving skew group constraints...
[05/04 15:27:47   1113s]       Solving LP: 4 skew groups; 120 fragments, 131 fraglets and 98 vertices; 267 variables and 794 constraints; tolerance 1
[05/04 15:27:47   1113s]     Resolving skew group constraints done.
[05/04 15:27:47   1113s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/04 15:27:47   1113s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/04 15:27:47   1114s]     Trial balancer estimated the amount of delay to be added in balancing: 4.528ns
[05/04 15:27:47   1114s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/04 15:27:47   1114s]     Approximately balancing fragments...
[05/04 15:27:47   1114s]       Moving gates to improve sub-tree skew...
[05/04 15:27:47   1114s]         Tried: 200 Succeeded: 0
[05/04 15:27:47   1114s]         Topology Tried: 0 Succeeded: 0
[05/04 15:27:47   1114s]         0 Succeeded with SS ratio
[05/04 15:27:47   1114s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/04 15:27:47   1114s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/04 15:27:47   1114s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/04 15:27:47   1114s]           cell counts      : b=123, i=2, icg=31, nicg=0, l=37, total=193
[05/04 15:27:47   1114s]           cell areas       : b=815.548um^2, i=13.215um^2, icg=204.078um^2, nicg=0.000um^2, l=101.149um^2, total=1133.991um^2
[05/04 15:27:47   1114s]           cell capacitance : b=253.198fF, i=1.537fF, icg=21.885fF, nicg=0.000fF, l=32.840fF, total=309.460fF
[05/04 15:27:47   1114s]           sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:47   1114s]           wire capacitance : top=0.000fF, trunk=1093.137fF, leaf=3195.462fF, total=4288.599fF
[05/04 15:27:47   1114s]           wire lengths     : top=0.000um, trunk=10816.013um, leaf=33136.877um, total=43952.890um
[05/04 15:27:47   1114s]           hp wire lengths  : top=0.000um, trunk=9396.944um, leaf=18026.390um, total=27423.334um
[05/04 15:27:47   1114s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/04 15:27:47   1114s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/04 15:27:47   1114s]           Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:47   1114s]           Trunk : target=0.137ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:47   1114s]           Trunk : target=0.177ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:47   1114s]           Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:47   1114s]           Trunk : target=0.184ns count=8 avg=0.136ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:47   1114s]           Trunk : target=0.235ns count=4 avg=0.102ns sd=0.036ns min=0.062ns max=0.143ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:47   1114s]           Trunk : target=0.300ns count=64 avg=0.159ns sd=0.082ns min=0.000ns max=0.282ns {32 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:47   1114s]           Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:47   1114s]           Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:47   1114s]           Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:47   1114s]           Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:47   1114s]           Leaf  : target=0.300ns count=97 avg=0.118ns sd=0.042ns min=0.043ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:47   1114s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/04 15:27:47   1114s]            Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 42 NBUFFX2_LVT: 13 
[05/04 15:27:47   1114s]            Invs: IBUFFX16_LVT: 2 
[05/04 15:27:47   1114s]            ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 1 
[05/04 15:27:47   1114s]          Logics: LSUPX4_LVT: 1 AO21X2_LVT: 4 AO22X1_HVT: 32 
[05/04 15:27:47   1114s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:47   1114s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:27:47   1114s]       Approximately balancing fragments bottom up...
[05/04 15:27:47   1114s]         bottom up balancing: 
[05/04 15:27:48   1114s]         Accumulated time to calculate placeable region: 0.04
[05/04 15:27:48   1114s]         ...20% ...40% ...60% ...80% ...100% 
[05/04 15:27:48   1114s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/04 15:27:48   1114s]           cell counts      : b=125, i=2, icg=31, nicg=0, l=37, total=195
[05/04 15:27:48   1114s]           cell areas       : b=818.598um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1135.007um^2
[05/04 15:27:48   1114s]           cell capacitance : b=253.985fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=310.279fF
[05/04 15:27:48   1114s]           sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:48   1114s]           wire capacitance : top=0.000fF, trunk=1094.208fF, leaf=3195.411fF, total=4289.619fF
[05/04 15:27:48   1114s]           wire lengths     : top=0.000um, trunk=10824.981um, leaf=33136.422um, total=43961.403um
[05/04 15:27:48   1114s]           hp wire lengths  : top=0.000um, trunk=9398.464um, leaf=18026.390um, total=27424.854um
[05/04 15:27:48   1114s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/04 15:27:48   1114s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/04 15:27:48   1114s]           Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:48   1114s]           Trunk : target=0.137ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:48   1114s]           Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.068ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:48   1114s]           Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:48   1114s]           Trunk : target=0.184ns count=7 avg=0.139ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:48   1114s]           Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:48   1114s]           Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.143ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:48   1114s]           Trunk : target=0.300ns count=66 avg=0.155ns sd=0.084ns min=0.000ns max=0.282ns {34 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:48   1114s]           Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:48   1114s]           Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:48   1114s]           Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:48   1114s]           Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:48   1114s]           Leaf  : target=0.300ns count=97 avg=0.118ns sd=0.042ns min=0.043ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:48   1114s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/04 15:27:48   1114s]            Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 17 
[05/04 15:27:48   1114s]            Invs: IBUFFX16_LVT: 2 
[05/04 15:27:48   1114s]            ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
[05/04 15:27:48   1114s]          Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:48   1114s]         Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:48   1114s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/04 15:27:48   1114s]       Approximately balancing fragments, wire and cell delays...
[05/04 15:27:48   1114s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/04 15:27:50   1117s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/04 15:27:50   1117s]           cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:27:50   1117s]           cell areas       : b=891.791um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1208.201um^2
[05/04 15:27:50   1117s]           cell capacitance : b=274.232fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=330.527fF
[05/04 15:27:50   1117s]           sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:50   1117s]           wire capacitance : top=0.000fF, trunk=1480.635fF, leaf=3241.085fF, total=4721.720fF
[05/04 15:27:50   1117s]           wire lengths     : top=0.000um, trunk=14676.357um, leaf=33643.190um, total=48319.547um
[05/04 15:27:50   1117s]           hp wire lengths  : top=0.000um, trunk=13219.592um, leaf=18549.422um, total=31769.014um
[05/04 15:27:50   1117s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/04 15:27:50   1117s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/04 15:27:50   1117s]           Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:50   1117s]           Trunk : target=0.137ns count=1 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:50   1117s]           Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.068ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:50   1117s]           Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:50   1117s]           Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:50   1117s]           Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:50   1117s]           Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:50   1117s]           Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:50   1117s]           Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:50   1117s]           Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:50   1117s]           Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:50   1117s]           Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:50   1117s]           Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:50   1117s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/04 15:27:50   1117s]            Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
[05/04 15:27:50   1117s]            Invs: IBUFFX16_LVT: 2 
[05/04 15:27:50   1117s]            ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
[05/04 15:27:50   1117s]          Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:50   1117s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/04 15:27:50   1117s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[05/04 15:27:50   1117s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/04 15:27:50   1117s]           cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:27:50   1117s]           cell areas       : b=891.791um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1208.201um^2
[05/04 15:27:50   1117s]           cell capacitance : b=274.232fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=330.527fF
[05/04 15:27:50   1117s]           sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:50   1117s]           wire capacitance : top=0.000fF, trunk=1480.641fF, leaf=3241.085fF, total=4721.726fF
[05/04 15:27:50   1117s]           wire lengths     : top=0.000um, trunk=14676.357um, leaf=33643.190um, total=48319.547um
[05/04 15:27:50   1117s]           hp wire lengths  : top=0.000um, trunk=13218.984um, leaf=18549.422um, total=31768.406um
[05/04 15:27:50   1117s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[05/04 15:27:50   1117s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/04 15:27:50   1117s]           Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:50   1117s]           Trunk : target=0.137ns count=1 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:50   1117s]           Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:50   1117s]           Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:50   1117s]           Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:50   1117s]           Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:50   1117s]           Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:50   1117s]           Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:50   1117s]           Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:50   1117s]           Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:50   1117s]           Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:50   1117s]           Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:50   1117s]           Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:50   1117s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[05/04 15:27:50   1117s]            Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
[05/04 15:27:50   1117s]            Invs: IBUFFX16_LVT: 2 
[05/04 15:27:50   1117s]            ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
[05/04 15:27:50   1117s]          Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:50   1117s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[05/04 15:27:50   1117s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:02.7 real=0:00:02.6)
[05/04 15:27:50   1117s]     Approximately balancing fragments done.
[05/04 15:27:50   1117s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/04 15:27:50   1117s]       cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:27:50   1117s]       cell areas       : b=891.791um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1208.201um^2
[05/04 15:27:50   1117s]       cell capacitance : b=274.232fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=330.527fF
[05/04 15:27:50   1117s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:50   1117s]       wire capacitance : top=0.000fF, trunk=1480.641fF, leaf=3241.085fF, total=4721.726fF
[05/04 15:27:50   1117s]       wire lengths     : top=0.000um, trunk=14676.357um, leaf=33643.190um, total=48319.547um
[05/04 15:27:50   1117s]       hp wire lengths  : top=0.000um, trunk=13218.984um, leaf=18549.422um, total=31768.406um
[05/04 15:27:50   1117s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/04 15:27:50   1117s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/04 15:27:50   1117s]       Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:50   1117s]       Trunk : target=0.137ns count=1 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:50   1117s]       Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:50   1117s]       Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:50   1117s]       Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:50   1117s]       Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:50   1117s]       Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:50   1117s]       Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:50   1117s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:50   1117s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:50   1117s]       Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:50   1117s]       Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:50   1117s]       Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:50   1117s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/04 15:27:50   1117s]        Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
[05/04 15:27:50   1117s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:27:50   1117s]        ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
[05/04 15:27:50   1117s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:50   1117s]     Legalizer API calls during this step: 2214 succeeded with high effort: 2214 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:50   1117s]   Approximately balancing fragments step done. (took cpu=0:00:04.3 real=0:00:04.2)
[05/04 15:27:51   1117s]   Clock DAG stats after Approximately balancing fragments:
[05/04 15:27:51   1117s]     cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:27:51   1117s]     cell areas       : b=891.791um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1208.201um^2
[05/04 15:27:51   1117s]     cell capacitance : b=274.232fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=330.527fF
[05/04 15:27:51   1117s]     sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:51   1117s]     wire capacitance : top=0.000fF, trunk=1480.641fF, leaf=3241.085fF, total=4721.726fF
[05/04 15:27:51   1117s]     wire lengths     : top=0.000um, trunk=14676.357um, leaf=33643.190um, total=48319.547um
[05/04 15:27:51   1117s]     hp wire lengths  : top=0.000um, trunk=13218.984um, leaf=18549.422um, total=31768.406um
[05/04 15:27:51   1117s]   Clock DAG net violations after Approximately balancing fragments: none
[05/04 15:27:51   1117s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/04 15:27:51   1117s]     Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:51   1117s]     Trunk : target=0.137ns count=1 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:51   1117s]     Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:51   1117s]     Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:51   1117s]     Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:51   1117s]     Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:51   1117s]     Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:51   1117s]     Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:51   1117s]     Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:51   1117s]     Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:51   1117s]     Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:51   1117s]     Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:51   1117s]     Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:51   1117s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/04 15:27:51   1117s]      Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
[05/04 15:27:51   1117s]      Invs: IBUFFX16_LVT: 2 
[05/04 15:27:51   1117s]      ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
[05/04 15:27:51   1117s]    Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:51   1117s]   Primary reporting skew groups after Approximately balancing fragments:
[05/04 15:27:51   1117s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.284, max=1.474], skew [0.190 vs 0.177*]
[05/04 15:27:51   1117s]         min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:27:51   1117s]         max path sink: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK
[05/04 15:27:51   1117s]   Skew group summary after Approximately balancing fragments:
[05/04 15:27:51   1117s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.734, max=0.907], skew [0.173 vs 0.176]
[05/04 15:27:51   1117s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.930, max=1.083], skew [0.153 vs 0.176]
[05/04 15:27:51   1117s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.284, max=1.474], skew [0.190 vs 0.177*]
[05/04 15:27:51   1117s]     skew_group ate_clk/test_best_mode: insertion delay [min=0.984, max=1.178], skew [0.195 vs 0.176*]
[05/04 15:27:51   1117s]   Improving fragments clock skew...
[05/04 15:27:51   1117s]     Iteration 1...
[05/04 15:27:51   1118s]       Path optimization required 1086 stage delay updates 
[05/04 15:27:51   1118s]       Path optimization required 0 stage delay updates 
[05/04 15:27:51   1118s]     Iteration 1 done.
[05/04 15:27:51   1118s]     Clock DAG stats after 'Improving fragments clock skew':
[05/04 15:27:51   1118s]       cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:27:51   1118s]       cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
[05/04 15:27:51   1118s]       cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
[05/04 15:27:51   1118s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:51   1118s]       wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
[05/04 15:27:51   1118s]       wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
[05/04 15:27:51   1118s]       hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
[05/04 15:27:51   1118s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/04 15:27:51   1118s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/04 15:27:51   1118s]       Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:51   1118s]       Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:51   1118s]       Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:51   1118s]       Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:51   1118s]       Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:51   1118s]       Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:51   1118s]       Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:51   1118s]       Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:51   1118s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:51   1118s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:51   1118s]       Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:51   1118s]       Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:51   1118s]       Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:51   1118s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/04 15:27:51   1118s]        Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
[05/04 15:27:51   1118s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:27:51   1118s]        ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
[05/04 15:27:51   1118s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:51   1118s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/04 15:27:51   1118s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474], skew [0.175 vs 0.177]
[05/04 15:27:51   1118s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:27:51   1118s]           max path sink: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK
[05/04 15:27:51   1118s]     Skew group summary after 'Improving fragments clock skew':
[05/04 15:27:51   1118s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.748, max=0.907], skew [0.159 vs 0.176]
[05/04 15:27:51   1118s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.930, max=1.083], skew [0.153 vs 0.176]
[05/04 15:27:51   1118s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474], skew [0.175 vs 0.177]
[05/04 15:27:51   1118s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.992, max=1.166], skew [0.174 vs 0.176]
[05/04 15:27:51   1118s]     Legalizer API calls during this step: 452 succeeded with high effort: 452 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:51   1118s]   Improving fragments clock skew done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/04 15:27:51   1118s]   Approximately balancing step...
[05/04 15:27:51   1118s]     Resolve constraints - Approximately balancing...
[05/04 15:27:51   1118s]     Resolving skew group constraints...
[05/04 15:27:52   1118s]       Solving LP: 4 skew groups; 120 fragments, 132 fraglets and 99 vertices; 271 variables and 804 constraints; tolerance 1
[05/04 15:27:52   1118s]     Resolving skew group constraints done.
[05/04 15:27:52   1118s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/04 15:27:52   1118s]     Approximately balancing...
[05/04 15:27:52   1118s]       Approximately balancing, wire and cell delays...
[05/04 15:27:52   1118s]       Approximately balancing, wire and cell delays, iteration 1...
[05/04 15:27:52   1118s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/04 15:27:52   1118s]           cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:27:52   1118s]           cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
[05/04 15:27:52   1118s]           cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
[05/04 15:27:52   1118s]           sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:52   1118s]           wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
[05/04 15:27:52   1118s]           wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
[05/04 15:27:52   1118s]           hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
[05/04 15:27:52   1118s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/04 15:27:52   1118s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/04 15:27:52   1118s]           Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:52   1118s]           Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:52   1118s]           Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:52   1118s]           Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:52   1118s]           Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:52   1118s]           Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:52   1118s]           Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:52   1118s]           Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:52   1118s]           Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:52   1118s]           Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:52   1118s]           Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:52   1118s]           Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:52   1118s]           Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:52   1118s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/04 15:27:52   1118s]            Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
[05/04 15:27:52   1118s]            Invs: IBUFFX16_LVT: 2 
[05/04 15:27:52   1118s]            ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
[05/04 15:27:52   1118s]          Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:52   1118s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/04 15:27:52   1118s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:27:52   1118s]     Approximately balancing done.
[05/04 15:27:52   1118s]     Clock DAG stats after 'Approximately balancing step':
[05/04 15:27:52   1118s]       cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:27:52   1118s]       cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
[05/04 15:27:52   1118s]       cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
[05/04 15:27:52   1118s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:52   1118s]       wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
[05/04 15:27:52   1118s]       wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
[05/04 15:27:52   1118s]       hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
[05/04 15:27:52   1118s]     Clock DAG net violations after 'Approximately balancing step': none
[05/04 15:27:52   1118s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/04 15:27:52   1118s]       Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:52   1118s]       Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:52   1118s]       Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:52   1118s]       Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:52   1118s]       Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:52   1118s]       Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:52   1118s]       Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:52   1118s]       Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:52   1118s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:52   1118s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:52   1118s]       Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:52   1118s]       Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:52   1118s]       Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:52   1118s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/04 15:27:52   1118s]        Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
[05/04 15:27:52   1118s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:27:52   1118s]        ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
[05/04 15:27:52   1118s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:52   1118s]     Primary reporting skew groups after 'Approximately balancing step':
[05/04 15:27:52   1118s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474], skew [0.175 vs 0.176]
[05/04 15:27:52   1118s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:27:52   1118s]           max path sink: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK
[05/04 15:27:52   1118s]     Skew group summary after 'Approximately balancing step':
[05/04 15:27:52   1118s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.748, max=0.907], skew [0.159 vs 0.176]
[05/04 15:27:52   1118s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.930, max=1.083], skew [0.153 vs 0.176]
[05/04 15:27:52   1118s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474], skew [0.175 vs 0.176]
[05/04 15:27:52   1118s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.992, max=1.166], skew [0.174 vs 0.176]
[05/04 15:27:52   1118s]     BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
[05/04 15:27:52   1118s]     {PCI_CLK/func_best_mode,WC: 0.907 -> 0.908, SDRAM_CLK/func_best_mode,WC: 1.084 -> 1.084, SYS_2x_CLK/func_best_mode,WC: 1.465 -> 1.475, ate_clk/test_best_mode,WC: 1.167 -> 1.167}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:52   1118s]   Approximately balancing step done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/04 15:27:52   1118s]   Fixing clock tree overload...
[05/04 15:27:52   1118s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/04 15:27:52   1119s]     Clock DAG stats after 'Fixing clock tree overload':
[05/04 15:27:52   1119s]       cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:27:52   1119s]       cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
[05/04 15:27:52   1119s]       cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
[05/04 15:27:52   1119s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:52   1119s]       wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
[05/04 15:27:52   1119s]       wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
[05/04 15:27:52   1119s]       hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
[05/04 15:27:52   1119s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/04 15:27:52   1119s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/04 15:27:52   1119s]       Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:52   1119s]       Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:52   1119s]       Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:52   1119s]       Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:52   1119s]       Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:52   1119s]       Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:52   1119s]       Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:52   1119s]       Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:52   1119s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:52   1119s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:52   1119s]       Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:52   1119s]       Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:52   1119s]       Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:52   1119s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/04 15:27:52   1119s]        Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
[05/04 15:27:52   1119s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:27:52   1119s]        ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
[05/04 15:27:52   1119s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:52   1119s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/04 15:27:52   1119s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474], skew [0.175 vs 0.176]
[05/04 15:27:52   1119s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:27:52   1119s]           max path sink: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK
[05/04 15:27:52   1119s]     Skew group summary after 'Fixing clock tree overload':
[05/04 15:27:52   1119s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.748, max=0.907], skew [0.159 vs 0.176]
[05/04 15:27:52   1119s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.930, max=1.083], skew [0.153 vs 0.176]
[05/04 15:27:52   1119s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474], skew [0.175 vs 0.176]
[05/04 15:27:52   1119s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.992, max=1.166], skew [0.174 vs 0.176]
[05/04 15:27:52   1119s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:52   1119s]   Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:27:52   1119s]   Approximately balancing paths...
[05/04 15:27:52   1119s]     Added 0 buffers.
[05/04 15:27:52   1119s]     Clock DAG stats after 'Approximately balancing paths':
[05/04 15:27:52   1119s]       cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:27:52   1119s]       cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
[05/04 15:27:52   1119s]       cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
[05/04 15:27:52   1119s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:52   1119s]       wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
[05/04 15:27:52   1119s]       wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
[05/04 15:27:52   1119s]       hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
[05/04 15:27:52   1119s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/04 15:27:52   1119s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/04 15:27:52   1119s]       Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:52   1119s]       Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:52   1119s]       Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:52   1119s]       Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:52   1119s]       Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:52   1119s]       Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:52   1119s]       Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:52   1119s]       Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:52   1119s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:52   1119s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:52   1119s]       Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:52   1119s]       Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:52   1119s]       Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:52   1119s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/04 15:27:52   1119s]        Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
[05/04 15:27:52   1119s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:27:52   1119s]        ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
[05/04 15:27:52   1119s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:52   1119s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/04 15:27:52   1119s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474, avg=1.452, sd=0.033], skew [0.175 vs 0.176], 100% {1.299, 1.474} (wid=0.098 ws=0.090) (gid=1.460 gs=0.183)
[05/04 15:27:52   1119s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:27:52   1119s]           max path sink: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK
[05/04 15:27:52   1119s]     Skew group summary after 'Approximately balancing paths':
[05/04 15:27:52   1119s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.748, max=0.907, avg=0.897, sd=0.023], skew [0.159 vs 0.176], 100% {0.748, 0.907} (wid=0.021 ws=0.018) (gid=0.893 gs=0.156)
[05/04 15:27:52   1119s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.930, max=1.083, avg=1.070, sd=0.019], skew [0.153 vs 0.176], 100% {0.930, 1.083} (wid=0.072 ws=0.067) (gid=1.070 gs=0.146)
[05/04 15:27:52   1119s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474, avg=1.452, sd=0.033], skew [0.175 vs 0.176], 100% {1.299, 1.474} (wid=0.098 ws=0.090) (gid=1.460 gs=0.183)
[05/04 15:27:52   1119s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.992, max=1.166, avg=1.137, sd=0.024], skew [0.174 vs 0.176], 100% {0.992, 1.166} (wid=0.102 ws=0.099) (gid=1.155 gs=0.206)
[05/04 15:27:52   1119s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:52   1119s]   Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/04 15:27:52   1119s]   Stage::Balancing done. (took cpu=0:00:06.0 real=0:00:06.0)
[05/04 15:27:52   1119s]   Stage::Polishing...
[05/04 15:27:52   1119s]   Merging balancing drivers for power...
[05/04 15:27:52   1119s]     Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/04 15:27:53   1119s]     Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/04 15:27:53   1119s]     Tried: 238 Succeeded: 0
[05/04 15:27:53   1119s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/04 15:27:53   1119s]       cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:27:53   1119s]       cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
[05/04 15:27:53   1119s]       cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
[05/04 15:27:53   1119s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:53   1119s]       wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
[05/04 15:27:53   1119s]       wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
[05/04 15:27:53   1119s]       hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
[05/04 15:27:53   1119s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/04 15:27:53   1119s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/04 15:27:53   1119s]       Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:53   1119s]       Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:53   1119s]       Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:53   1119s]       Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:53   1119s]       Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:53   1119s]       Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.102ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:53   1119s]       Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:53   1119s]       Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:53   1119s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:53   1119s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:53   1119s]       Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:53   1119s]       Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:53   1119s]       Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:53   1119s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/04 15:27:53   1119s]        Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
[05/04 15:27:53   1119s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:27:53   1119s]        ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
[05/04 15:27:53   1119s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:53   1119s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/04 15:27:53   1119s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475], skew [0.175 vs 0.176]
[05/04 15:27:53   1119s]           min path sink: occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg/CLK
[05/04 15:27:53   1119s]           max path sink: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK
[05/04 15:27:53   1119s]     Skew group summary after 'Merging balancing drivers for power':
[05/04 15:27:53   1119s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.747, max=0.907], skew [0.160 vs 0.176]
[05/04 15:27:53   1119s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.929, max=1.084], skew [0.155 vs 0.176]
[05/04 15:27:53   1119s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475], skew [0.175 vs 0.176]
[05/04 15:27:53   1119s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.993, max=1.169], skew [0.175 vs 0.176]
[05/04 15:27:53   1119s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:53   1119s]   Merging balancing drivers for power done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/04 15:27:53   1119s]   Checking for inverting clock gates...
[05/04 15:27:53   1119s]   Checking for inverting clock gates done.
[05/04 15:27:53   1119s]   Improving clock skew...
[05/04 15:27:53   1119s]     Clock DAG stats after 'Improving clock skew':
[05/04 15:27:53   1119s]       cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:27:53   1119s]       cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
[05/04 15:27:53   1119s]       cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
[05/04 15:27:53   1119s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:53   1119s]       wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
[05/04 15:27:53   1119s]       wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
[05/04 15:27:53   1119s]       hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
[05/04 15:27:53   1119s]     Clock DAG net violations after 'Improving clock skew': none
[05/04 15:27:53   1119s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/04 15:27:53   1119s]       Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:53   1119s]       Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:53   1119s]       Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:53   1119s]       Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:53   1119s]       Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:53   1119s]       Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.102ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:53   1119s]       Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:53   1119s]       Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:53   1119s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:53   1119s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:53   1119s]       Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:53   1119s]       Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:53   1119s]       Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:53   1119s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/04 15:27:53   1119s]        Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
[05/04 15:27:53   1119s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:27:53   1119s]        ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
[05/04 15:27:53   1119s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:53   1119s]     Primary reporting skew groups after 'Improving clock skew':
[05/04 15:27:53   1119s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475, avg=1.452, sd=0.033], skew [0.175 vs 0.176], 100% {1.300, 1.475} (wid=0.098 ws=0.090) (gid=1.461 gs=0.183)
[05/04 15:27:53   1119s]           min path sink: occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg/CLK
[05/04 15:27:53   1119s]           max path sink: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK
[05/04 15:27:53   1119s]     Skew group summary after 'Improving clock skew':
[05/04 15:27:53   1119s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.747, max=0.907, avg=0.897, sd=0.023], skew [0.160 vs 0.176], 100% {0.747, 0.907} (wid=0.021 ws=0.018) (gid=0.893 gs=0.156)
[05/04 15:27:53   1119s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.929, max=1.084, avg=1.071, sd=0.019], skew [0.155 vs 0.176], 100% {0.929, 1.084} (wid=0.073 ws=0.067) (gid=1.070 gs=0.148)
[05/04 15:27:53   1119s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475, avg=1.452, sd=0.033], skew [0.175 vs 0.176], 100% {1.300, 1.475} (wid=0.098 ws=0.090) (gid=1.461 gs=0.183)
[05/04 15:27:53   1119s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.993, max=1.169, avg=1.138, sd=0.024], skew [0.175 vs 0.176], 100% {0.993, 1.169} (wid=0.102 ws=0.099) (gid=1.158 gs=0.207)
[05/04 15:27:53   1119s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:53   1119s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:27:53   1119s]   Reducing clock tree power 3...
[05/04 15:27:53   1119s]     Initial gate capacitance is (rise=4116.419fF fall=3835.133fF).
[05/04 15:27:53   1119s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/04 15:27:54   1120s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/04 15:27:54   1120s]     100% 
[05/04 15:27:54   1120s]     Stopping in iteration 1: unable to make further power recovery in this step.
[05/04 15:27:54   1120s]     Iteration 1: gate capacitance is (rise=4111.494fF fall=3830.892fF).
[05/04 15:27:54   1120s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/04 15:27:54   1120s]       cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:27:54   1120s]       cell areas       : b=887.217um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1202.101um^2
[05/04 15:27:54   1120s]       cell capacitance : b=272.947fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.237fF
[05/04 15:27:54   1120s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:54   1120s]       wire capacitance : top=0.000fF, trunk=1485.998fF, leaf=3243.731fF, total=4729.729fF
[05/04 15:27:54   1120s]       wire lengths     : top=0.000um, trunk=14727.886um, leaf=33672.222um, total=48400.108um
[05/04 15:27:54   1120s]       hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
[05/04 15:27:54   1120s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[05/04 15:27:54   1120s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/04 15:27:54   1120s]       Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:54   1120s]       Trunk : target=0.137ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:54   1120s]       Trunk : target=0.177ns count=3 avg=0.087ns sd=0.029ns min=0.069ns max=0.120ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:54   1120s]       Trunk : target=0.180ns count=4 avg=0.071ns sd=0.006ns min=0.065ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:54   1120s]       Trunk : target=0.184ns count=6 avg=0.143ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:54   1120s]       Trunk : target=0.209ns count=2 avg=0.081ns sd=0.029ns min=0.061ns max=0.102ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:54   1120s]       Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:54   1120s]       Trunk : target=0.300ns count=102 avg=0.139ns sd=0.071ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:54   1120s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:54   1120s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:54   1120s]       Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:54   1120s]       Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:54   1120s]       Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:54   1120s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/04 15:27:54   1120s]        Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
[05/04 15:27:54   1120s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:27:54   1120s]        ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/04 15:27:54   1120s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:54   1120s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/04 15:27:54   1120s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475, avg=1.453, sd=0.033], skew [0.175 vs 0.176], 100% {1.300, 1.475} (wid=0.098 ws=0.090) (gid=1.461 gs=0.183)
[05/04 15:27:54   1120s]           min path sink: occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg/CLK
[05/04 15:27:54   1120s]           max path sink: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK
[05/04 15:27:54   1120s]     Skew group summary after 'Reducing clock tree power 3':
[05/04 15:27:54   1120s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.745, max=0.886, avg=0.876, sd=0.021], skew [0.141 vs 0.176], 100% {0.745, 0.886} (wid=0.021 ws=0.018) (gid=0.872 gs=0.135)
[05/04 15:27:54   1120s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.929, max=1.084, avg=1.071, sd=0.019], skew [0.155 vs 0.176], 100% {0.929, 1.084} (wid=0.073 ws=0.067) (gid=1.070 gs=0.148)
[05/04 15:27:54   1120s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475, avg=1.453, sd=0.033], skew [0.175 vs 0.176], 100% {1.300, 1.475} (wid=0.098 ws=0.090) (gid=1.461 gs=0.183)
[05/04 15:27:54   1120s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.997, max=1.172, avg=1.142, sd=0.024], skew [0.175 vs 0.176], 100% {0.997, 1.172} (wid=0.102 ws=0.099) (gid=1.161 gs=0.211)
[05/04 15:27:54   1120s]     Legalizer API calls during this step: 489 succeeded with high effort: 489 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:54   1120s]   Reducing clock tree power 3 done. (took cpu=0:00:01.1 real=0:00:01.1)
[05/04 15:27:54   1120s]   Improving insertion delay...
[05/04 15:27:54   1121s]     Clock DAG stats after 'Improving insertion delay':
[05/04 15:27:54   1121s]       cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:27:54   1121s]       cell areas       : b=887.217um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1202.101um^2
[05/04 15:27:54   1121s]       cell capacitance : b=272.947fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.237fF
[05/04 15:27:54   1121s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:27:54   1121s]       wire capacitance : top=0.000fF, trunk=1485.998fF, leaf=3243.731fF, total=4729.729fF
[05/04 15:27:54   1121s]       wire lengths     : top=0.000um, trunk=14727.886um, leaf=33672.222um, total=48400.108um
[05/04 15:27:54   1121s]       hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
[05/04 15:27:54   1121s]     Clock DAG net violations after 'Improving insertion delay': none
[05/04 15:27:54   1121s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/04 15:27:54   1121s]       Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:27:54   1121s]       Trunk : target=0.137ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:27:54   1121s]       Trunk : target=0.177ns count=3 avg=0.087ns sd=0.029ns min=0.069ns max=0.120ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:27:54   1121s]       Trunk : target=0.180ns count=4 avg=0.071ns sd=0.006ns min=0.065ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:54   1121s]       Trunk : target=0.184ns count=6 avg=0.143ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:27:54   1121s]       Trunk : target=0.209ns count=2 avg=0.081ns sd=0.029ns min=0.061ns max=0.102ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:27:54   1121s]       Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:27:54   1121s]       Trunk : target=0.300ns count=102 avg=0.139ns sd=0.071ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:54   1121s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:27:54   1121s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:27:54   1121s]       Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:27:54   1121s]       Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:27:54   1121s]       Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:27:54   1121s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/04 15:27:54   1121s]        Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
[05/04 15:27:54   1121s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:27:54   1121s]        ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/04 15:27:54   1121s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:27:54   1121s]     Primary reporting skew groups after 'Improving insertion delay':
[05/04 15:27:54   1121s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475, avg=1.453, sd=0.033], skew [0.175 vs 0.176], 100% {1.300, 1.475} (wid=0.098 ws=0.090) (gid=1.461 gs=0.183)
[05/04 15:27:54   1121s]           min path sink: occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg/CLK
[05/04 15:27:54   1121s]           max path sink: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK
[05/04 15:27:54   1121s]     Skew group summary after 'Improving insertion delay':
[05/04 15:27:54   1121s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.745, max=0.886, avg=0.876, sd=0.021], skew [0.141 vs 0.176], 100% {0.745, 0.886} (wid=0.021 ws=0.018) (gid=0.872 gs=0.135)
[05/04 15:27:54   1121s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.929, max=1.084, avg=1.071, sd=0.019], skew [0.155 vs 0.176], 100% {0.929, 1.084} (wid=0.073 ws=0.067) (gid=1.070 gs=0.148)
[05/04 15:27:54   1121s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475, avg=1.453, sd=0.033], skew [0.175 vs 0.176], 100% {1.300, 1.475} (wid=0.098 ws=0.090) (gid=1.461 gs=0.183)
[05/04 15:27:54   1121s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.997, max=1.172, avg=1.142, sd=0.024], skew [0.175 vs 0.176], 100% {0.997, 1.172} (wid=0.102 ws=0.099) (gid=1.161 gs=0.211)
[05/04 15:27:54   1121s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:54   1121s]   Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/04 15:27:54   1121s]   Wire Opt OverFix...
[05/04 15:27:54   1121s]     Wire Reduction extra effort...
[05/04 15:27:54   1121s]       Artificially removing short and long paths...
[05/04 15:27:54   1121s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:54   1121s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:27:54   1121s]       Global shorten wires A0...
[05/04 15:27:54   1121s]         Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:54   1121s]       Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/04 15:27:54   1121s]       Move For Wirelength - core...
[05/04 15:27:56   1123s]         Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=15, resolved=208, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=142, accepted=53
[05/04 15:27:56   1123s]         Max accepted move=126.160um, total accepted move=1825.064um, average move=34.435um
[05/04 15:27:57   1124s]         Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=25, resolved=198, predictFail=80, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=69, accepted=30
[05/04 15:27:57   1124s]         Max accepted move=69.616um, total accepted move=494.456um, average move=16.481um
[05/04 15:27:58   1125s]         Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=35, resolved=181, predictFail=85, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=32, ignoredLeafDriver=0, worse=44, accepted=20
[05/04 15:27:58   1125s]         Max accepted move=33.896um, total accepted move=199.120um, average move=9.956um
[05/04 15:27:58   1125s]         Legalizer API calls during this step: 422 succeeded with high effort: 422 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:58   1125s]       Move For Wirelength - core done. (took cpu=0:00:03.8 real=0:00:03.8)
[05/04 15:27:58   1125s]       Global shorten wires A1...
[05/04 15:27:58   1125s]         Legalizer API calls during this step: 120 succeeded with high effort: 120 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:58   1125s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:27:58   1125s]       Move For Wirelength - core...
[05/04 15:27:59   1125s]         Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=19, resolved=19, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=9, accepted=1
[05/04 15:27:59   1125s]         Max accepted move=5.472um, total accepted move=5.472um, average move=5.472um
[05/04 15:27:59   1126s]         Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=16, resolved=15, predictFail=8, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=0, accepted=1
[05/04 15:27:59   1126s]         Max accepted move=3.192um, total accepted move=3.192um, average move=3.192um
[05/04 15:27:59   1126s]         Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=9, resolved=11, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=0, accepted=0
[05/04 15:27:59   1126s]         Max accepted move=0.000um, total accepted move=0.000um
[05/04 15:27:59   1126s]         Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:27:59   1126s]       Move For Wirelength - core done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/04 15:27:59   1126s]       Global shorten wires B...
[05/04 15:27:59   1126s]         Modifying slew-target multiplier from 1 to 0.95
[05/04 15:28:01   1127s]         Reverting slew-target multiplier from 0.95 to 1
[05/04 15:28:01   1127s]         Legalizer API calls during this step: 481 succeeded with high effort: 481 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:28:01   1127s]       Global shorten wires B done. (took cpu=0:00:01.3 real=0:00:01.3)
[05/04 15:28:01   1127s]       Move For Wirelength - branch...
[05/04 15:28:01   1127s]         Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=0, resolved=91, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=57, accepted=34
[05/04 15:28:01   1127s]         Max accepted move=44.536um, total accepted move=234.992um, average move=6.911um
[05/04 15:28:01   1127s]         Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=0, resolved=68, predictFail=28, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=38, accepted=2
[05/04 15:28:01   1127s]         Max accepted move=4.104um, total accepted move=4.712um, average move=2.356um
[05/04 15:28:01   1127s]         Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=0, resolved=62, predictFail=33, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=28, accepted=1
[05/04 15:28:01   1127s]         Max accepted move=2.432um, total accepted move=2.432um, average move=2.432um
[05/04 15:28:01   1127s]         Legalizer API calls during this step: 160 succeeded with high effort: 160 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:28:01   1127s]       Move For Wirelength - branch done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/04 15:28:01   1128s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/04 15:28:01   1128s]         cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:28:01   1128s]         cell areas       : b=887.217um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1202.101um^2
[05/04 15:28:01   1128s]         cell capacitance : b=272.947fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.237fF
[05/04 15:28:01   1128s]         sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:28:01   1128s]         wire capacitance : top=0.000fF, trunk=1288.578fF, leaf=3221.117fF, total=4509.695fF
[05/04 15:28:01   1128s]         wire lengths     : top=0.000um, trunk=12744.285um, leaf=33444.470um, total=46188.755um
[05/04 15:28:01   1128s]         hp wire lengths  : top=0.000um, trunk=11878.952um, leaf=18567.206um, total=30446.158um
[05/04 15:28:01   1128s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[05/04 15:28:01   1128s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/04 15:28:01   1128s]         Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:28:01   1128s]         Trunk : target=0.137ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:28:01   1128s]         Trunk : target=0.177ns count=3 avg=0.079ns sd=0.017ns min=0.069ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:28:01   1128s]         Trunk : target=0.180ns count=4 avg=0.073ns sd=0.005ns min=0.069ns max=0.078ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:01   1128s]         Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:28:01   1128s]         Trunk : target=0.209ns count=2 avg=0.077ns sd=0.024ns min=0.060ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:28:01   1128s]         Trunk : target=0.235ns count=2 avg=0.131ns sd=0.013ns min=0.121ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:28:01   1128s]         Trunk : target=0.300ns count=102 avg=0.134ns sd=0.070ns min=0.000ns max=0.256ns {70 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:01   1128s]         Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:28:01   1128s]         Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.009ns min=0.070ns max=0.090ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:28:01   1128s]         Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:28:01   1128s]         Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:01   1128s]         Leaf  : target=0.300ns count=97 avg=0.122ns sd=0.043ns min=0.039ns max=0.283ns {92 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:01   1128s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[05/04 15:28:01   1128s]          Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
[05/04 15:28:01   1128s]          Invs: IBUFFX16_LVT: 2 
[05/04 15:28:01   1128s]          ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/04 15:28:01   1128s]        Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:28:01   1128s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/04 15:28:01   1128s]         skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.297, max=1.465, avg=1.433, sd=0.039], skew [0.168 vs 0.176], 100% {1.297, 1.465} (wid=0.114 ws=0.107) (gid=1.422 gs=0.147)
[05/04 15:28:01   1128s]             min path sink: occ_int2/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:28:01   1128s]             max path sink: I_BLENDER_1/R_412/CLK
[05/04 15:28:01   1128s]       Skew group summary after 'Wire Reduction extra effort':
[05/04 15:28:01   1128s]         skew_group PCI_CLK/func_best_mode: insertion delay [min=0.727, max=0.887, avg=0.857, sd=0.023], skew [0.160 vs 0.176], 100% {0.727, 0.887} (wid=0.052 ws=0.050) (gid=0.848 gs=0.128)
[05/04 15:28:01   1128s]         skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.912, max=1.079, avg=1.054, sd=0.019], skew [0.167 vs 0.176], 100% {0.912, 1.079} (wid=0.081 ws=0.076) (gid=1.051 gs=0.145)
[05/04 15:28:01   1128s]         skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.297, max=1.465, avg=1.433, sd=0.039], skew [0.168 vs 0.176], 100% {1.297, 1.465} (wid=0.114 ws=0.107) (gid=1.422 gs=0.147)
[05/04 15:28:01   1128s]         skew_group ate_clk/test_best_mode: insertion delay [min=0.987, max=1.151, avg=1.122, sd=0.024], skew [0.163 vs 0.176], 100% {0.987, 1.151} (wid=0.116 ws=0.114) (gid=1.138 gs=0.196)
[05/04 15:28:01   1128s]       Legalizer API calls during this step: 1329 succeeded with high effort: 1329 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:28:01   1128s]     Wire Reduction extra effort done. (took cpu=0:00:07.0 real=0:00:07.0)
[05/04 15:28:01   1128s]     Optimizing orientation...
[05/04 15:28:01   1128s]     FlipOpt...
[05/04 15:28:01   1128s]     Optimizing orientation on clock cells...
[05/04 15:28:02   1128s]       Orientation Wirelength Optimization: Attempted = 238 , Succeeded = 37 , Wirelength increased = 193 , CannotMove = 8 , Illegal = 0 , Other = 0
[05/04 15:28:02   1128s]     Optimizing orientation on clock cells done.
[05/04 15:28:02   1128s]     FlipOpt done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/04 15:28:02   1128s]     Optimizing orientation done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/04 15:28:02   1128s]     Clock DAG stats after 'Wire Opt OverFix':
[05/04 15:28:02   1128s]       cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:28:02   1128s]       cell areas       : b=887.217um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1202.101um^2
[05/04 15:28:02   1128s]       cell capacitance : b=272.947fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.237fF
[05/04 15:28:02   1128s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:28:02   1128s]       wire capacitance : top=0.000fF, trunk=1283.225fF, leaf=3220.189fF, total=4503.414fF
[05/04 15:28:02   1128s]       wire lengths     : top=0.000um, trunk=12691.997um, leaf=33434.591um, total=46126.588um
[05/04 15:28:02   1128s]       hp wire lengths  : top=0.000um, trunk=11878.952um, leaf=18567.206um, total=30446.158um
[05/04 15:28:02   1128s]     Clock DAG net violations after 'Wire Opt OverFix': none
[05/04 15:28:02   1128s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/04 15:28:02   1128s]       Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:28:02   1128s]       Trunk : target=0.137ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:28:02   1128s]       Trunk : target=0.177ns count=3 avg=0.079ns sd=0.017ns min=0.069ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:28:02   1128s]       Trunk : target=0.180ns count=4 avg=0.073ns sd=0.005ns min=0.069ns max=0.078ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:02   1128s]       Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.112ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:28:02   1128s]       Trunk : target=0.209ns count=2 avg=0.077ns sd=0.024ns min=0.060ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:28:02   1128s]       Trunk : target=0.235ns count=2 avg=0.131ns sd=0.013ns min=0.121ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:28:02   1128s]       Trunk : target=0.300ns count=102 avg=0.134ns sd=0.070ns min=0.000ns max=0.256ns {70 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:02   1128s]       Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:28:02   1128s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.009ns min=0.070ns max=0.090ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:28:02   1128s]       Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:28:02   1128s]       Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:02   1128s]       Leaf  : target=0.300ns count=97 avg=0.122ns sd=0.043ns min=0.039ns max=0.283ns {92 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:02   1128s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[05/04 15:28:02   1128s]        Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
[05/04 15:28:02   1128s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:28:02   1128s]        ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/04 15:28:02   1128s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:28:02   1129s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/04 15:28:02   1129s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.296, max=1.465, avg=1.433, sd=0.039], skew [0.169 vs 0.176], 100% {1.296, 1.465} (wid=0.114 ws=0.107) (gid=1.422 gs=0.147)
[05/04 15:28:02   1129s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:28:02   1129s]           max path sink: I_BLENDER_1/R_412/CLK
[05/04 15:28:02   1129s]     Skew group summary after 'Wire Opt OverFix':
[05/04 15:28:02   1129s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.727, max=0.887, avg=0.857, sd=0.023], skew [0.160 vs 0.176], 100% {0.727, 0.887} (wid=0.052 ws=0.050) (gid=0.848 gs=0.128)
[05/04 15:28:02   1129s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.910, max=1.078, avg=1.054, sd=0.020], skew [0.168 vs 0.176], 100% {0.910, 1.078} (wid=0.081 ws=0.076) (gid=1.051 gs=0.146)
[05/04 15:28:02   1129s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.296, max=1.465, avg=1.433, sd=0.039], skew [0.169 vs 0.176], 100% {1.296, 1.465} (wid=0.114 ws=0.107) (gid=1.422 gs=0.147)
[05/04 15:28:02   1129s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.149, avg=1.120, sd=0.024], skew [0.166 vs 0.176], 100% {0.983, 1.149} (wid=0.115 ws=0.114) (gid=1.134 gs=0.194)
[05/04 15:28:02   1129s]     Legalizer API calls during this step: 1329 succeeded with high effort: 1329 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:28:02   1129s]   Wire Opt OverFix done. (took cpu=0:00:08.0 real=0:00:08.0)
[05/04 15:28:02   1129s]   Total capacitance is (rise=8614.909fF fall=8334.306fF), of which (rise=4503.414fF fall=4503.414fF) is wire, and (rise=4111.494fF fall=3830.892fF) is gate.
[05/04 15:28:02   1129s]   Stage::Polishing done. (took cpu=0:00:10.0 real=0:00:10.0)
[05/04 15:28:02   1129s]   Stage::Updating netlist...
[05/04 15:28:02   1129s]   Reset timing graph...
[05/04 15:28:02   1129s] Ignoring AAE DB Resetting ...
[05/04 15:28:02   1129s]   Reset timing graph done.
[05/04 15:28:02   1129s]   Setting non-default rules before calling refine place.
[05/04 15:28:02   1129s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2166.7M
[05/04 15:28:03   1129s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.170, REAL:0.165, MEM:2166.7M
[05/04 15:28:03   1129s]   Leaving CCOpt scope - ClockRefiner...
[05/04 15:28:03   1129s]   Assigned high priority to 162 cells.
[05/04 15:28:03   1129s]   Performing Clock Only Refine Place.
[05/04 15:28:03   1129s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[05/04 15:28:03   1129s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2166.7M
[05/04 15:28:03   1129s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2166.7M
[05/04 15:28:03   1129s] z: 2, totalTracks: 1
[05/04 15:28:03   1129s] z: 4, totalTracks: 1
[05/04 15:28:03   1129s] z: 6, totalTracks: 1
[05/04 15:28:03   1129s] z: 8, totalTracks: 1
[05/04 15:28:03   1129s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:28:03   1129s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2166.7M
[05/04 15:28:03   1129s] Info: 327 insts are soft-fixed.
[05/04 15:28:03   1129s] # Found 8 fixed insts to be non-legal.
[05/04 15:28:03   1129s] OPERPROF:       Starting CMU at level 4, MEM:2166.7M
[05/04 15:28:03   1129s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.014, MEM:2166.7M
[05/04 15:28:03   1129s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.210, REAL:0.204, MEM:2166.7M
[05/04 15:28:03   1129s] 
[05/04 15:28:03   1129s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2166.7MB).
[05/04 15:28:03   1129s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.310, REAL:0.315, MEM:2166.7M
[05/04 15:28:03   1129s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.310, REAL:0.315, MEM:2166.7M
[05/04 15:28:03   1129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.11
[05/04 15:28:03   1129s] OPERPROF: Starting RefinePlace at level 1, MEM:2166.7M
[05/04 15:28:03   1129s] *** Starting refinePlace (0:18:50 mem=2166.7M) ***
[05/04 15:28:03   1129s] Total net bbox length = 8.887e+05 (4.308e+05 4.579e+05) (ext = 1.392e+04)
[05/04 15:28:03   1130s] Info: 327 insts are soft-fixed.
[05/04 15:28:03   1130s] Move report: Soft Fixed moves 9 insts, mean move: 1.67 um, max move: 1.67 um
[05/04 15:28:03   1130s] 	Max move on inst (I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_ccl_a_buf_00345): (514.06, 727.32) --> (514.06, 725.65)
[05/04 15:28:03   1130s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:28:03   1130s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:28:03   1130s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:28:03   1130s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2166.7M
[05/04 15:28:03   1130s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2166.7M
[05/04 15:28:03   1130s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2166.7M
[05/04 15:28:03   1130s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2166.7M
[05/04 15:28:03   1130s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2166.7M
[05/04 15:28:03   1130s] Starting refinePlace ...
[05/04 15:28:03   1130s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:28:03   1130s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2166.7MB
[05/04 15:28:03   1130s] Statistics of distance of Instance movement in refine placement:
[05/04 15:28:03   1130s]   maximum (X+Y) =         1.67 um
[05/04 15:28:03   1130s]   inst (I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_ccl_a_buf_00345) with max move: (514.064, 727.32) -> (514.064, 725.648)
[05/04 15:28:03   1130s]   mean    (X+Y) =         1.67 um
[05/04 15:28:03   1130s] Summary Report:
[05/04 15:28:03   1130s] Instances move: 9 (out of 47328 movable)
[05/04 15:28:03   1130s] Instances flipped: 0
[05/04 15:28:03   1130s] Mean displacement: 1.67 um
[05/04 15:28:03   1130s] Max displacement: 1.67 um (Instance: I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_ccl_a_buf_00345) (514.064, 727.32) -> (514.064, 725.648)
[05/04 15:28:03   1130s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
[05/04 15:28:03   1130s] Total instances moved : 9
[05/04 15:28:03   1130s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.033, MEM:2166.7M
[05/04 15:28:03   1130s] Total net bbox length = 8.887e+05 (4.308e+05 4.579e+05) (ext = 1.392e+04)
[05/04 15:28:03   1130s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2166.7MB
[05/04 15:28:03   1130s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2166.7MB) @(0:18:50 - 0:18:50).
[05/04 15:28:03   1130s] *** Finished refinePlace (0:18:50 mem=2166.7M) ***
[05/04 15:28:03   1130s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.11
[05/04 15:28:03   1130s] OPERPROF: Finished RefinePlace at level 1, CPU:0.250, REAL:0.251, MEM:2166.7M
[05/04 15:28:03   1130s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2166.7M
[05/04 15:28:03   1130s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.170, REAL:0.170, MEM:2166.7M
[05/04 15:28:03   1130s]   Moved 9, flipped 9 and cell swapped 0 of 5425 clock instance(s) during refinement.
[05/04 15:28:03   1130s]   The largest move was 1.67 microns for snps_clk_chain_1/CTS_cdb_buf_00522.
[05/04 15:28:03   1130s]   Moved 9 and flipped 9 of 231 clock instances (excluding sinks) during refinement
[05/04 15:28:03   1130s]   The largest move for clock insts (excluding sinks) was 1.67 microns. The inst with this movement was snps_clk_chain_1/CTS_cdb_buf_00522
[05/04 15:28:03   1130s]   Moved 0 and flipped 0 of 5194 clock sinks during refinement.
[05/04 15:28:03   1130s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/04 15:28:03   1130s]   Revert refine place priority changes on 0 cells.
[05/04 15:28:03   1130s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.8)
[05/04 15:28:03   1130s]   Stage::Updating netlist done. (took cpu=0:00:01.2 real=0:00:01.2)
[05/04 15:28:03   1130s]   CCOpt::Phase::Implementation done. (took cpu=0:00:19.8 real=0:00:19.8)
[05/04 15:28:03   1130s]   CCOpt::Phase::eGRPC...
[05/04 15:28:03   1130s]   eGR Post Conditioning loop iteration 0...
[05/04 15:28:04   1130s]     Clock implementation routing...
[05/04 15:28:04   1130s]       Leaving CCOpt scope - Routing Tools...
[05/04 15:28:04   1130s] Net route status summary:
[05/04 15:28:04   1130s]   Clock:       236 (unrouted=236, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:28:04   1130s]   Non-clock: 52991 (unrouted=3382, trialRouted=49609, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3274, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:28:04   1130s]       Routing using eGR only...
[05/04 15:28:04   1130s]         Early Global Route - eGR->NR step...
[05/04 15:28:04   1130s] (ccopt eGR): There are 236 nets for routing of which 236 have one or more fixed wires.
[05/04 15:28:04   1130s] (ccopt eGR): Start to route 236 all nets
[05/04 15:28:04   1130s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1130s] (I)       Started Loading and Dumping File ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1130s] (I)       Reading DB...
[05/04 15:28:04   1130s] (I)       Read data from FE... (mem=2166.7M)
[05/04 15:28:04   1130s] (I)       Read nodes and places... (mem=2166.7M)
[05/04 15:28:04   1130s] (I)       Done Read nodes and places (cpu=0.070s, mem=2166.7M)
[05/04 15:28:04   1130s] (I)       Read nets... (mem=2166.7M)
[05/04 15:28:04   1130s] (I)       Done Read nets (cpu=0.200s, mem=2166.7M)
[05/04 15:28:04   1130s] (I)       Done Read data from FE (cpu=0.270s, mem=2166.7M)
[05/04 15:28:04   1130s] (I)       before initializing RouteDB syMemory usage = 2166.7 MB
[05/04 15:28:04   1130s] (I)       Clean congestion better: true
[05/04 15:28:04   1130s] (I)       Estimate vias on DPT layer: true
[05/04 15:28:04   1130s] (I)       Clean congestion LA rounds: 5
[05/04 15:28:04   1130s] (I)       Layer constraints as soft constraints: true
[05/04 15:28:04   1130s] (I)       Soft top layer         : true
[05/04 15:28:04   1130s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/04 15:28:04   1130s] (I)       Better NDR handling    : true
[05/04 15:28:04   1130s] (I)       Routing cost fix for NDR handling: true
[05/04 15:28:04   1130s] (I)       Update initial WL after Phase 1a: true
[05/04 15:28:04   1130s] (I)       Block tracks for preroutes: true
[05/04 15:28:04   1130s] (I)       Assign IRoute by net group key: true
[05/04 15:28:04   1130s] (I)       Block unroutable channels: true
[05/04 15:28:04   1130s] (I)       Block unroutable channel fix: true
[05/04 15:28:04   1130s] (I)       Block unroutable channels 3D: true
[05/04 15:28:04   1130s] (I)       Check blockage within NDR space in TA: true
[05/04 15:28:04   1130s] (I)       Handle EOL spacing     : true
[05/04 15:28:04   1130s] (I)       Honor MSV route constraint: false
[05/04 15:28:04   1130s] (I)       Maximum routing layer  : 127
[05/04 15:28:04   1130s] (I)       Minimum routing layer  : 2
[05/04 15:28:04   1130s] (I)       Supply scale factor H  : 1.00
[05/04 15:28:04   1130s] (I)       Supply scale factor V  : 1.00
[05/04 15:28:04   1130s] (I)       Tracks used by clock wire: 0
[05/04 15:28:04   1130s] (I)       Reverse direction      : 
[05/04 15:28:04   1130s] (I)       Honor partition pin guides: true
[05/04 15:28:04   1130s] (I)       Route selected nets only: true
[05/04 15:28:04   1130s] (I)       Route secondary PG pins: false
[05/04 15:28:04   1130s] (I)       Second PG max fanout   : 2147483647
[05/04 15:28:04   1130s] (I)       Refine MST             : true
[05/04 15:28:04   1130s] (I)       Honor PRL              : true
[05/04 15:28:04   1130s] (I)       Strong congestion aware: true
[05/04 15:28:04   1130s] (I)       Improved initial location for IRoutes: true
[05/04 15:28:04   1130s] (I)       Multi panel TA         : true
[05/04 15:28:04   1130s] (I)       Penalize wire overlap  : true
[05/04 15:28:04   1130s] (I)       Expand small instance blockage: true
[05/04 15:28:04   1130s] (I)       Reduce via in TA       : true
[05/04 15:28:04   1130s] (I)       SS-aware routing       : true
[05/04 15:28:04   1130s] (I)       Improve tree edge sharing: true
[05/04 15:28:04   1130s] (I)       Improve 2D via estimation: true
[05/04 15:28:04   1130s] (I)       Refine Steiner tree    : true
[05/04 15:28:04   1130s] (I)       Build spine tree       : true
[05/04 15:28:04   1130s] (I)       Model pass through capacity: true
[05/04 15:28:04   1130s] (I)       Extend blockages by a half GCell: true
[05/04 15:28:04   1130s] (I)       Partial layer blockage modeling: true
[05/04 15:28:04   1130s] (I)       Consider pin shapes    : true
[05/04 15:28:04   1130s] (I)       Consider pin shapes for all nodes: true
[05/04 15:28:04   1130s] (I)       Consider NR APA        : true
[05/04 15:28:04   1130s] (I)       Consider IO pin shape  : true
[05/04 15:28:04   1130s] (I)       Fix pin connection bug : true
[05/04 15:28:04   1130s] (I)       Consider layer RC for local wires: true
[05/04 15:28:04   1130s] (I)       LA-aware pin escape length: 2
[05/04 15:28:04   1130s] (I)       Split for must join    : true
[05/04 15:28:04   1130s] (I)       Route guide main branches file: /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ/.rgfcT0r4O.trunk.1
[05/04 15:28:04   1130s] (I)       Route guide min downstream WL type: SUBTREE
[05/04 15:28:04   1130s] (I)       Routing effort level   : 10000
[05/04 15:28:04   1130s] (I)       Special modeling for N7: 0
[05/04 15:28:04   1130s] (I)       Special modeling for N6: 0
[05/04 15:28:04   1130s] (I)       N3 special modeling    : 0
[05/04 15:28:04   1130s] (I)       Special modeling for N5 v6: 0
[05/04 15:28:04   1130s] (I)       Special settings for S3: 0
[05/04 15:28:04   1130s] (I)       Special settings for S4: 0
[05/04 15:28:04   1130s] (I)       Special settings for S5 v2: 0
[05/04 15:28:04   1130s] (I)       Special settings for S7: 0
[05/04 15:28:04   1130s] (I)       Special settings for S8: 0
[05/04 15:28:04   1130s] (I)       Prefer layer length threshold: 8
[05/04 15:28:04   1130s] (I)       Overflow penalty cost  : 10
[05/04 15:28:04   1130s] (I)       A-star cost            : 0.30
[05/04 15:28:04   1130s] (I)       Misalignment cost      : 10.00
[05/04 15:28:04   1130s] (I)       Threshold for short IRoute: 6
[05/04 15:28:04   1130s] (I)       Via cost during post routing: 1.00
[05/04 15:28:04   1130s] (I)       source-to-sink ratio   : 0.30
[05/04 15:28:04   1130s] (I)       Scenic ratio bound     : 3.00
[05/04 15:28:04   1130s] (I)       Segment layer relax scenic ratio: 1.25
[05/04 15:28:04   1130s] (I)       Source-sink aware LA ratio: 0.50
[05/04 15:28:04   1130s] (I)       PG-aware similar topology routing: true
[05/04 15:28:04   1130s] (I)       Maze routing via cost fix: true
[05/04 15:28:04   1130s] (I)       Apply PRL on PG terms  : true
[05/04 15:28:04   1130s] (I)       Apply PRL on obs objects: true
[05/04 15:28:04   1130s] (I)       Handle range-type spacing rules: true
[05/04 15:28:04   1130s] (I)       Apply function for special wires: true
[05/04 15:28:04   1130s] (I)       Layer by layer blockage reading: true
[05/04 15:28:04   1130s] (I)       Offset calculation fix : true
[05/04 15:28:04   1130s] (I)       Parallel spacing query fix: true
[05/04 15:28:04   1130s] (I)       Force source to root IR: true
[05/04 15:28:04   1130s] (I)       Layer Weights          : L2:4 L3:2.5
[05/04 15:28:04   1130s] (I)       Route stripe layer range: 
[05/04 15:28:04   1130s] (I)       Honor partition fences : 
[05/04 15:28:04   1130s] (I)       Honor partition pin    : 
[05/04 15:28:04   1130s] (I)       Honor partition fences with feedthrough: 
[05/04 15:28:04   1130s] (I)       Do not relax to DPT layer: true
[05/04 15:28:04   1130s] (I)       Pass through capacity modeling: true
[05/04 15:28:04   1130s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:28:04   1130s] (I)       Use row-based GCell size
[05/04 15:28:04   1130s] (I)       Use row-based GCell align
[05/04 15:28:04   1130s] (I)       GCell unit size   : 1672
[05/04 15:28:04   1130s] (I)       GCell multiplier  : 1
[05/04 15:28:04   1130s] (I)       GCell row height  : 1672
[05/04 15:28:04   1130s] (I)       Actual row height : 1672
[05/04 15:28:04   1130s] (I)       GCell align ref   : 10032 10032
[05/04 15:28:04   1130s] [NR-eGR] Track table information for default rule: 
[05/04 15:28:04   1130s] [NR-eGR] M1 has no routable track
[05/04 15:28:04   1130s] [NR-eGR] M2 has single uniform track structure
[05/04 15:28:04   1130s] [NR-eGR] M3 has single uniform track structure
[05/04 15:28:04   1130s] [NR-eGR] M4 has single uniform track structure
[05/04 15:28:04   1130s] [NR-eGR] M5 has single uniform track structure
[05/04 15:28:04   1130s] [NR-eGR] M6 has single uniform track structure
[05/04 15:28:04   1130s] [NR-eGR] M7 has single uniform track structure
[05/04 15:28:04   1130s] [NR-eGR] M8 has single uniform track structure
[05/04 15:28:04   1130s] [NR-eGR] M9 has single uniform track structure
[05/04 15:28:04   1130s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:28:04   1130s] (I)       ===========================================================================
[05/04 15:28:04   1130s] (I)       == Report All Rule Vias ==
[05/04 15:28:04   1130s] (I)       ===========================================================================
[05/04 15:28:04   1130s] (I)        Via Rule : (Default)
[05/04 15:28:04   1130s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:28:04   1130s] (I)       ---------------------------------------------------------------------------
[05/04 15:28:04   1130s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/04 15:28:04   1130s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:28:04   1130s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:28:04   1130s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:28:04   1130s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:28:04   1130s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:28:04   1130s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:28:04   1130s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:28:04   1130s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:28:04   1130s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:28:04   1130s] (I)       ===========================================================================
[05/04 15:28:04   1130s] (I)        Via Rule : CTS_RULE
[05/04 15:28:04   1130s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:28:04   1130s] (I)       ---------------------------------------------------------------------------
[05/04 15:28:04   1130s] (I)        1  428 : CTS_RULE_VIA12SQ_C_HV_S   432 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[05/04 15:28:04   1130s] (I)        2  440 : CTS_RULE_VIA23SQ_C_VH     447 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/04 15:28:04   1130s] (I)        3  450 : CTS_RULE_VIA34SQ_C_HV     453 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[05/04 15:28:04   1130s] (I)        4  457 : CTS_RULE_VIA45SQ_C_VH     462 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[05/04 15:28:04   1130s] (I)        5  464 : CTS_RULE_VIA56SQ_C_HV     467 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[05/04 15:28:04   1130s] (I)        6  471 : CTS_RULE_VIA67SQ_C_VH     476 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[05/04 15:28:04   1130s] (I)        7  478 : CTS_RULE_VIA78SQ_C_HV     481 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[05/04 15:28:04   1130s] (I)        8  485 : CTS_RULE_VIA89_C_VH       487 : CTS_RULE_VIA89_C_2x1_VH_E
[05/04 15:28:04   1130s] (I)        9   45 : VIA9RDL                   491 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/04 15:28:04   1130s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:28:04   1130s] (I)       ===========================================================================
[05/04 15:28:04   1130s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1130s] [NR-eGR] Read 96879 PG shapes
[05/04 15:28:04   1130s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1130s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:28:04   1130s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:28:04   1130s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:28:04   1130s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:28:04   1130s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:28:04   1130s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:28:04   1130s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:28:04   1131s] (I)       readDataFromPlaceDB
[05/04 15:28:04   1131s] (I)       Read net information..
[05/04 15:28:04   1131s] [NR-eGR] Read numTotalNets=49951  numIgnoredNets=49715
[05/04 15:28:04   1131s] (I)       Read testcase time = 0.000 seconds
[05/04 15:28:04   1131s] 
[05/04 15:28:04   1131s] [NR-eGR] Connected 0 must-join pins/ports
[05/04 15:28:04   1131s] (I)       early_global_route_priority property id does not exist.
[05/04 15:28:04   1131s] (I)       Start initializing grid graph
[05/04 15:28:04   1131s] (I)       End initializing grid graph
[05/04 15:28:04   1131s] (I)       Model blockages into capacity
[05/04 15:28:04   1131s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:28:04   1131s] (I)       Started Modeling ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Modeling Layer 1 ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Modeling Layer 2 ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:28:04   1131s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Modeling Layer 3 ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:28:04   1131s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Modeling Layer 4 ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:28:04   1131s] (I)       Finished Modeling Layer 4 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Modeling Layer 5 ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:28:04   1131s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Modeling Layer 6 ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:28:04   1131s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Modeling Layer 7 ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:28:04   1131s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Modeling Layer 8 ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:28:04   1131s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Modeling Layer 9 ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:28:04   1131s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Modeling Layer 10 ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:28:04   1131s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Finished Modeling ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       -- layer congestion ratio --
[05/04 15:28:04   1131s] (I)       Layer 1 : 0.100000
[05/04 15:28:04   1131s] (I)       Layer 2 : 0.700000
[05/04 15:28:04   1131s] (I)       Layer 3 : 0.700000
[05/04 15:28:04   1131s] (I)       Layer 4 : 1.000000
[05/04 15:28:04   1131s] (I)       Layer 5 : 1.000000
[05/04 15:28:04   1131s] (I)       Layer 6 : 1.000000
[05/04 15:28:04   1131s] (I)       Layer 7 : 1.000000
[05/04 15:28:04   1131s] (I)       Layer 8 : 1.000000
[05/04 15:28:04   1131s] (I)       Layer 9 : 1.000000
[05/04 15:28:04   1131s] (I)       Layer 10 : 1.000000
[05/04 15:28:04   1131s] (I)       ----------------------------
[05/04 15:28:04   1131s] (I)       Moved 10 terms for better access 
[05/04 15:28:04   1131s] (I)       Number of ignored nets = 0
[05/04 15:28:04   1131s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:28:04   1131s] (I)       Number of clock nets = 236.  Ignored: No
[05/04 15:28:04   1131s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:28:04   1131s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:28:04   1131s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:28:04   1131s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:28:04   1131s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:28:04   1131s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:28:04   1131s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:28:04   1131s] [NR-eGR] There are 236 clock nets ( 236 with NDR ).
[05/04 15:28:04   1131s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2166.7 MB
[05/04 15:28:04   1131s] (I)       Ndr track 0 does not exist
[05/04 15:28:04   1131s] (I)       Ndr track 0 does not exist
[05/04 15:28:04   1131s] (I)       Ndr track 0 does not exist
[05/04 15:28:04   1131s] (I)       Layer1  viaCost=200.00
[05/04 15:28:04   1131s] (I)       Layer2  viaCost=200.00
[05/04 15:28:04   1131s] (I)       Layer3  viaCost=100.00
[05/04 15:28:04   1131s] (I)       Layer4  viaCost=100.00
[05/04 15:28:04   1131s] (I)       Layer5  viaCost=100.00
[05/04 15:28:04   1131s] (I)       Layer6  viaCost=100.00
[05/04 15:28:04   1131s] (I)       Layer7  viaCost=100.00
[05/04 15:28:04   1131s] (I)       Layer8  viaCost=100.00
[05/04 15:28:04   1131s] (I)       Layer9  viaCost=300.00
[05/04 15:28:04   1131s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:28:04   1131s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:28:04   1131s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:28:04   1131s] (I)       Site width          :   152  (dbu)
[05/04 15:28:04   1131s] (I)       Row height          :  1672  (dbu)
[05/04 15:28:04   1131s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:28:04   1131s] (I)       GCell width         :  1672  (dbu)
[05/04 15:28:04   1131s] (I)       GCell height        :  1672  (dbu)
[05/04 15:28:04   1131s] (I)       Grid                :   491   443    10
[05/04 15:28:04   1131s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:28:04   1131s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:28:04   1131s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:28:04   1131s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:28:04   1131s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:28:04   1131s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:28:04   1131s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:28:04   1131s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:28:04   1131s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:28:04   1131s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:28:04   1131s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:28:04   1131s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:28:04   1131s] (I)       --------------------------------------------------------
[05/04 15:28:04   1131s] 
[05/04 15:28:04   1131s] [NR-eGR] ============ Routing rule table ============
[05/04 15:28:04   1131s] [NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 120 
[05/04 15:28:04   1131s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/04 15:28:04   1131s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:28:04   1131s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:28:04   1131s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:28:04   1131s] [NR-eGR] Rule id: 1  Nets: 116 
[05/04 15:28:04   1131s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/04 15:28:04   1131s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/04 15:28:04   1131s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/04 15:28:04   1131s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:28:04   1131s] [NR-eGR] Rule id: 2  Nets: 0 
[05/04 15:28:04   1131s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:28:04   1131s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:28:04   1131s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:28:04   1131s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:28:04   1131s] [NR-eGR] ========================================
[05/04 15:28:04   1131s] [NR-eGR] 
[05/04 15:28:04   1131s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:28:04   1131s] (I)       blocked tracks on layer2 : = 981702 / 2389542 (41.08%)
[05/04 15:28:04   1131s] (I)       blocked tracks on layer3 : = 467861 / 1195094 (39.15%)
[05/04 15:28:04   1131s] (I)       blocked tracks on layer4 : = 491317 / 1194771 (41.12%)
[05/04 15:28:04   1131s] (I)       blocked tracks on layer5 : = 243752 / 597056 (40.83%)
[05/04 15:28:04   1131s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:28:04   1131s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:28:04   1131s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:28:04   1131s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:28:04   1131s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:28:04   1131s] (I)       After initializing earlyGlobalRoute syMemory usage = 2166.7 MB
[05/04 15:28:04   1131s] (I)       Finished Loading and Dumping File ( CPU: 0.54 sec, Real: 0.53 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Global Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       ============= Initialization =============
[05/04 15:28:04   1131s] (I)       totalPins=5732  totalGlobalPin=5726 (99.90%)
[05/04 15:28:04   1131s] (I)       Started Build MST ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Generate topology with single threads
[05/04 15:28:04   1131s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       total 2D Cap : 931238 = (354217 H, 577021 V)
[05/04 15:28:04   1131s] [NR-eGR] Layer group 1: route 120 net(s) in layer range [5, 6]
[05/04 15:28:04   1131s] (I)       ============  Phase 1a Route ============
[05/04 15:28:04   1131s] (I)       Started Phase 1a ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/04 15:28:04   1131s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Usage: 7568 = (2747 H, 4821 V) = (0.78% H, 0.84% V) = (4.593e+03um H, 8.061e+03um V)
[05/04 15:28:04   1131s] (I)       
[05/04 15:28:04   1131s] (I)       ============  Phase 1b Route ============
[05/04 15:28:04   1131s] (I)       Started Phase 1b ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Usage: 7568 = (2747 H, 4821 V) = (0.78% H, 0.84% V) = (4.593e+03um H, 8.061e+03um V)
[05/04 15:28:04   1131s] (I)       
[05/04 15:28:04   1131s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.265370e+04um
[05/04 15:28:04   1131s] (I)       ============  Phase 1c Route ============
[05/04 15:28:04   1131s] (I)       Started Phase 1c ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:04   1131s] (I)       Started Two Level Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Usage: 7568 = (2747 H, 4821 V) = (0.78% H, 0.84% V) = (4.593e+03um H, 8.061e+03um V)
[05/04 15:28:04   1131s] (I)       
[05/04 15:28:04   1131s] (I)       ============  Phase 1d Route ============
[05/04 15:28:04   1131s] (I)       Started Phase 1d ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Usage: 7582 = (2753 H, 4829 V) = (0.78% H, 0.84% V) = (4.603e+03um H, 8.074e+03um V)
[05/04 15:28:04   1131s] (I)       
[05/04 15:28:04   1131s] (I)       ============  Phase 1e Route ============
[05/04 15:28:04   1131s] (I)       Started Phase 1e ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Usage: 7582 = (2753 H, 4829 V) = (0.78% H, 0.84% V) = (4.603e+03um H, 8.074e+03um V)
[05/04 15:28:04   1131s] (I)       
[05/04 15:28:04   1131s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.267710e+04um
[05/04 15:28:04   1131s] [NR-eGR] 
[05/04 15:28:04   1131s] (I)       ============  Phase 1f Route ============
[05/04 15:28:04   1131s] (I)       Usage: 7582 = (2753 H, 4829 V) = (0.78% H, 0.84% V) = (4.603e+03um H, 8.074e+03um V)
[05/04 15:28:04   1131s] (I)       
[05/04 15:28:04   1131s] (I)       ============  Phase 1g Route ============
[05/04 15:28:04   1131s] (I)       Started Post Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Usage: 7564 = (2742 H, 4822 V) = (0.77% H, 0.84% V) = (4.585e+03um H, 8.062e+03um V)
[05/04 15:28:04   1131s] (I)       
[05/04 15:28:04   1131s] (I)       numNets=120  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=7087
[05/04 15:28:04   1131s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 8]
[05/04 15:28:04   1131s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Running layer assignment with 1 threads
[05/04 15:28:04   1131s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Build MST ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Generate topology with single threads
[05/04 15:28:04   1131s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       total 2D Cap : 1440361 = (730243 H, 710118 V)
[05/04 15:28:04   1131s] [NR-eGR] Layer group 2: route 116 net(s) in layer range [3, 4]
[05/04 15:28:04   1131s] (I)       ============  Phase 1a Route ============
[05/04 15:28:04   1131s] (I)       Started Phase 1a ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 32
[05/04 15:28:04   1131s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Usage: 27738 = (11168 H, 16570 V) = (1.53% H, 2.33% V) = (1.867e+04um H, 2.771e+04um V)
[05/04 15:28:04   1131s] (I)       
[05/04 15:28:04   1131s] (I)       ============  Phase 1b Route ============
[05/04 15:28:04   1131s] (I)       Started Phase 1b ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Usage: 27729 = (11158 H, 16571 V) = (1.53% H, 2.33% V) = (1.866e+04um H, 2.771e+04um V)
[05/04 15:28:04   1131s] (I)       
[05/04 15:28:04   1131s] (I)       earlyGlobalRoute overflow of layer group 2: 0.10% H + 0.03% V. EstWL: 4.636289e+04um
[05/04 15:28:04   1131s] (I)       ============  Phase 1c Route ============
[05/04 15:28:04   1131s] (I)       Started Phase 1c ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:04   1131s] (I)       Started Two Level Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:04   1131s] (I)       Usage: 27809 = (11226 H, 16583 V) = (1.54% H, 2.34% V) = (1.877e+04um H, 2.773e+04um V)
[05/04 15:28:04   1131s] (I)       
[05/04 15:28:04   1131s] (I)       ============  Phase 1d Route ============
[05/04 15:28:04   1131s] (I)       Started Phase 1d ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1131s] (I)       Finished Phase 1d ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1131s] (I)       Usage: 27849 = (11239 H, 16610 V) = (1.54% H, 2.34% V) = (1.879e+04um H, 2.777e+04um V)
[05/04 15:28:05   1131s] (I)       
[05/04 15:28:05   1131s] (I)       ============  Phase 1e Route ============
[05/04 15:28:05   1131s] (I)       Started Phase 1e ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1131s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1131s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1131s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1131s] (I)       Usage: 27849 = (11239 H, 16610 V) = (1.54% H, 2.34% V) = (1.879e+04um H, 2.777e+04um V)
[05/04 15:28:05   1131s] (I)       
[05/04 15:28:05   1131s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.02% V. EstWL: 4.656353e+04um
[05/04 15:28:05   1131s] [NR-eGR] 
[05/04 15:28:05   1131s] (I)       ============  Phase 1f Route ============
[05/04 15:28:05   1131s] (I)       Started Phase 1f ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1f ( CPU: 0.36 sec, Real: 0.35 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 27821 = (11331 H, 16490 V) = (1.55% H, 2.32% V) = (1.895e+04um H, 2.757e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       ============  Phase 1g Route ============
[05/04 15:28:05   1132s] (I)       Started Post Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Post Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 27688 = (11198 H, 16490 V) = (1.53% H, 2.32% V) = (1.872e+04um H, 2.757e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       numNets=116  numFullyRipUpNets=50  numPartialRipUpNets=50 routedWL=6760
[05/04 15:28:05   1132s] [NR-eGR] Create a new net group with 50 nets and layer range [3, 6]
[05/04 15:28:05   1132s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Running layer assignment with 1 threads
[05/04 15:28:05   1132s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Started Build MST ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Generate topology with single threads
[05/04 15:28:05   1132s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       total 2D Cap : 1475563 = (624890 H, 850673 V)
[05/04 15:28:05   1132s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 8]
[05/04 15:28:05   1132s] (I)       ============  Phase 1a Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1a ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:28:05   1132s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 28167 = (11455 H, 16712 V) = (1.83% H, 1.96% V) = (1.915e+04um H, 2.794e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       ============  Phase 1b Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1b ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 28167 = (11455 H, 16712 V) = (1.83% H, 1.96% V) = (1.915e+04um H, 2.794e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 4.709522e+04um
[05/04 15:28:05   1132s] (I)       ============  Phase 1c Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1c ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:05   1132s] (I)       Started Two Level Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 28167 = (11455 H, 16712 V) = (1.83% H, 1.96% V) = (1.915e+04um H, 2.794e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       ============  Phase 1d Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1d ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 28167 = (11455 H, 16712 V) = (1.83% H, 1.96% V) = (1.915e+04um H, 2.794e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       ============  Phase 1e Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1e ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 28167 = (11455 H, 16712 V) = (1.83% H, 1.96% V) = (1.915e+04um H, 2.794e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 4.709522e+04um
[05/04 15:28:05   1132s] [NR-eGR] 
[05/04 15:28:05   1132s] (I)       ============  Phase 1f Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1f ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 28167 = (11455 H, 16712 V) = (1.83% H, 1.96% V) = (1.915e+04um H, 2.794e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       ============  Phase 1g Route ============
[05/04 15:28:05   1132s] (I)       Started Post Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 28165 = (11453 H, 16712 V) = (1.83% H, 1.96% V) = (1.915e+04um H, 2.794e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[05/04 15:28:05   1132s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 10]
[05/04 15:28:05   1132s] (I)       Started Build MST ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Generate topology with single threads
[05/04 15:28:05   1132s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       total 2D Cap : 2378641 = (1087715 H, 1290926 V)
[05/04 15:28:05   1132s] [NR-eGR] Layer group 4: route 50 net(s) in layer range [3, 6]
[05/04 15:28:05   1132s] (I)       ============  Phase 1a Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1a ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/04 15:28:05   1132s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41211 = (17287 H, 23924 V) = (1.59% H, 1.85% V) = (2.890e+04um H, 4.000e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       ============  Phase 1b Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1b ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41211 = (17287 H, 23924 V) = (1.59% H, 1.85% V) = (2.890e+04um H, 4.000e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       earlyGlobalRoute overflow of layer group 4: 0.03% H + 0.00% V. EstWL: 6.890479e+04um
[05/04 15:28:05   1132s] (I)       ============  Phase 1c Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1c ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:05   1132s] (I)       Started Two Level Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41211 = (17287 H, 23924 V) = (1.59% H, 1.85% V) = (2.890e+04um H, 4.000e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       ============  Phase 1d Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1d ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41213 = (17307 H, 23906 V) = (1.59% H, 1.85% V) = (2.894e+04um H, 3.997e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       ============  Phase 1e Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1e ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41213 = (17307 H, 23906 V) = (1.59% H, 1.85% V) = (2.894e+04um H, 3.997e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 6.890814e+04um
[05/04 15:28:05   1132s] [NR-eGR] 
[05/04 15:28:05   1132s] (I)       ============  Phase 1f Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1f ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1f ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41210 = (17306 H, 23904 V) = (1.59% H, 1.85% V) = (2.894e+04um H, 3.997e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       ============  Phase 1g Route ============
[05/04 15:28:05   1132s] (I)       Started Post Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Post Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41152 = (17274 H, 23878 V) = (1.59% H, 1.85% V) = (2.888e+04um H, 3.992e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       numNets=50  numFullyRipUpNets=47  numPartialRipUpNets=47 routedWL=1437
[05/04 15:28:05   1132s] [NR-eGR] Create a new net group with 47 nets and layer range [3, 8]
[05/04 15:28:05   1132s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Running layer assignment with 1 threads
[05/04 15:28:05   1132s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Started Build MST ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Generate topology with single threads
[05/04 15:28:05   1132s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       total 2D Cap : 1701071 = (775395 H, 925676 V)
[05/04 15:28:05   1132s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [5, 10]
[05/04 15:28:05   1132s] (I)       ============  Phase 1a Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1a ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:28:05   1132s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41631 = (17531 H, 24100 V) = (2.26% H, 2.60% V) = (2.931e+04um H, 4.030e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       ============  Phase 1b Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1b ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41631 = (17531 H, 24100 V) = (2.26% H, 2.60% V) = (2.931e+04um H, 4.030e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       earlyGlobalRoute overflow of layer group 5: 0.01% H + 0.00% V. EstWL: 6.960703e+04um
[05/04 15:28:05   1132s] (I)       ============  Phase 1c Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1c ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:05   1132s] (I)       Started Two Level Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41631 = (17531 H, 24100 V) = (2.26% H, 2.60% V) = (2.931e+04um H, 4.030e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       ============  Phase 1d Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1d ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41631 = (17531 H, 24100 V) = (2.26% H, 2.60% V) = (2.931e+04um H, 4.030e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       ============  Phase 1e Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1e ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41631 = (17531 H, 24100 V) = (2.26% H, 2.60% V) = (2.931e+04um H, 4.030e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.01% H + 0.00% V. EstWL: 6.960703e+04um
[05/04 15:28:05   1132s] [NR-eGR] 
[05/04 15:28:05   1132s] (I)       ============  Phase 1f Route ============
[05/04 15:28:05   1132s] (I)       Started Phase 1f ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41631 = (17531 H, 24100 V) = (2.26% H, 2.60% V) = (2.931e+04um H, 4.030e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       ============  Phase 1g Route ============
[05/04 15:28:05   1132s] (I)       Started Post Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Usage: 41629 = (17529 H, 24100 V) = (2.26% H, 2.60% V) = (2.931e+04um H, 4.030e+04um V)
[05/04 15:28:05   1132s] (I)       
[05/04 15:28:05   1132s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=477
[05/04 15:28:05   1132s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Running layer assignment with 1 threads
[05/04 15:28:05   1132s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Started Build MST ( Curr Mem: 2166.68 MB )
[05/04 15:28:05   1132s] (I)       Generate topology with single threads
[05/04 15:28:05   1132s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       total 2D Cap : 2923248 = (1358636 H, 1564612 V)
[05/04 15:28:06   1132s] [NR-eGR] Layer group 6: route 47 net(s) in layer range [3, 8]
[05/04 15:28:06   1132s] (I)       ============  Phase 1a Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1a ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:28:06   1132s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 53195 = (22940 H, 30255 V) = (1.69% H, 1.93% V) = (3.836e+04um H, 5.059e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       ============  Phase 1b Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1b ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 53195 = (22940 H, 30255 V) = (1.69% H, 1.93% V) = (3.836e+04um H, 5.059e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       earlyGlobalRoute overflow of layer group 6: 0.08% H + 0.00% V. EstWL: 8.894204e+04um
[05/04 15:28:06   1132s] (I)       ============  Phase 1c Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1c ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:06   1132s] (I)       Started Two Level Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 53196 = (22940 H, 30256 V) = (1.69% H, 1.93% V) = (3.836e+04um H, 5.059e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       ============  Phase 1d Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1d ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 53221 = (22942 H, 30279 V) = (1.69% H, 1.94% V) = (3.836e+04um H, 5.063e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       ============  Phase 1e Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1e ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 53221 = (22942 H, 30279 V) = (1.69% H, 1.94% V) = (3.836e+04um H, 5.063e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] [NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.05% H + 0.00% V. EstWL: 8.898551e+04um
[05/04 15:28:06   1132s] [NR-eGR] 
[05/04 15:28:06   1132s] (I)       ============  Phase 1f Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1f ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 53231 = (22941 H, 30290 V) = (1.69% H, 1.94% V) = (3.836e+04um H, 5.064e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       ============  Phase 1g Route ============
[05/04 15:28:06   1132s] (I)       Started Post Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Post Routing ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 53169 = (22928 H, 30241 V) = (1.69% H, 1.93% V) = (3.834e+04um H, 5.056e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       numNets=47  numFullyRipUpNets=47  numPartialRipUpNets=47 routedWL=0
[05/04 15:28:06   1132s] [NR-eGR] Create a new net group with 47 nets and layer range [3, 10]
[05/04 15:28:06   1132s] (I)       Started Build MST ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Generate topology with single threads
[05/04 15:28:06   1132s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       total 2D Cap : 3147208 = (1508144 H, 1639064 V)
[05/04 15:28:06   1132s] [NR-eGR] Layer group 7: route 47 net(s) in layer range [3, 10]
[05/04 15:28:06   1132s] (I)       ============  Phase 1a Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1a ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:28:06   1132s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 64735 = (28339 H, 36396 V) = (1.88% H, 2.22% V) = (4.738e+04um H, 6.085e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       ============  Phase 1b Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1b ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 64735 = (28339 H, 36396 V) = (1.88% H, 2.22% V) = (4.738e+04um H, 6.085e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       earlyGlobalRoute overflow of layer group 7: 0.02% H + 0.00% V. EstWL: 1.082369e+05um
[05/04 15:28:06   1132s] (I)       ============  Phase 1c Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1c ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:06   1132s] (I)       Started Two Level Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 64735 = (28339 H, 36396 V) = (1.88% H, 2.22% V) = (4.738e+04um H, 6.085e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       ============  Phase 1d Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1d ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 64738 = (28340 H, 36398 V) = (1.88% H, 2.22% V) = (4.738e+04um H, 6.086e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       ============  Phase 1e Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1e ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 64738 = (28340 H, 36398 V) = (1.88% H, 2.22% V) = (4.738e+04um H, 6.086e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] [NR-eGR] earlyGlobalRoute overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 1.082419e+05um
[05/04 15:28:06   1132s] [NR-eGR] 
[05/04 15:28:06   1132s] (I)       ============  Phase 1f Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1f ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 64738 = (28340 H, 36398 V) = (1.88% H, 2.22% V) = (4.738e+04um H, 6.086e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       ============  Phase 1g Route ============
[05/04 15:28:06   1132s] (I)       Started Post Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Post Routing ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 64699 = (28327 H, 36372 V) = (1.88% H, 2.22% V) = (4.736e+04um H, 6.081e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       numNets=47  numFullyRipUpNets=0  numPartialRipUpNets=4 routedWL=10540
[05/04 15:28:06   1132s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 10]
[05/04 15:28:06   1132s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Running layer assignment with 1 threads
[05/04 15:28:06   1132s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Started Build MST ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Generate topology with single threads
[05/04 15:28:06   1132s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       total 2D Cap : 4600921 = (1508144 H, 3092777 V)
[05/04 15:28:06   1132s] [NR-eGR] Layer group 8: route 4 net(s) in layer range [2, 10]
[05/04 15:28:06   1132s] (I)       ============  Phase 1a Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1a ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/04 15:28:06   1132s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 66670 = (29195 H, 37475 V) = (1.94% H, 1.21% V) = (4.881e+04um H, 6.266e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       ============  Phase 1b Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1b ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 66670 = (29195 H, 37475 V) = (1.94% H, 1.21% V) = (4.881e+04um H, 6.266e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       earlyGlobalRoute overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 1.114722e+05um
[05/04 15:28:06   1132s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[05/04 15:28:06   1132s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:28:06   1132s] (I)       ============  Phase 1c Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1c ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:06   1132s] (I)       Started Two Level Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 66670 = (29195 H, 37475 V) = (1.94% H, 1.21% V) = (4.881e+04um H, 6.266e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       ============  Phase 1d Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1d ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 66670 = (29195 H, 37475 V) = (1.94% H, 1.21% V) = (4.881e+04um H, 6.266e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       ============  Phase 1e Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1e ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 66670 = (29195 H, 37475 V) = (1.94% H, 1.21% V) = (4.881e+04um H, 6.266e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] [NR-eGR] earlyGlobalRoute overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 1.114722e+05um
[05/04 15:28:06   1132s] [NR-eGR] 
[05/04 15:28:06   1132s] (I)       ============  Phase 1f Route ============
[05/04 15:28:06   1132s] (I)       Started Phase 1f ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 66670 = (29195 H, 37475 V) = (1.94% H, 1.21% V) = (4.881e+04um H, 6.266e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       ============  Phase 1g Route ============
[05/04 15:28:06   1132s] (I)       Started Post Routing ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Usage: 66670 = (29195 H, 37475 V) = (1.94% H, 1.21% V) = (4.881e+04um H, 6.266e+04um V)
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Running layer assignment with 1 threads
[05/04 15:28:06   1132s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       
[05/04 15:28:06   1132s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:28:06   1132s] [NR-eGR]                        OverCon           OverCon            
[05/04 15:28:06   1132s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/04 15:28:06   1132s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[05/04 15:28:06   1132s] [NR-eGR] ---------------------------------------------------------------
[05/04 15:28:06   1132s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:06   1132s] [NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:06   1132s] [NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:06   1132s] [NR-eGR]      M4  (4)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:06   1132s] [NR-eGR]      M5  (5)        30( 0.02%)         2( 0.00%)   ( 0.02%) 
[05/04 15:28:06   1132s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:06   1132s] [NR-eGR]      M7  (7)       167( 0.08%)         5( 0.00%)   ( 0.08%) 
[05/04 15:28:06   1132s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:06   1132s] [NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:06   1132s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:06   1132s] [NR-eGR] ---------------------------------------------------------------
[05/04 15:28:06   1132s] [NR-eGR] Total              202( 0.01%)         7( 0.00%)   ( 0.02%) 
[05/04 15:28:06   1132s] [NR-eGR] 
[05/04 15:28:06   1132s] (I)       Finished Global Routing ( CPU: 1.66 sec, Real: 1.66 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       total 2D Cap : 4624117 = (1516536 H, 3107581 V)
[05/04 15:28:06   1132s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/04 15:28:06   1132s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[05/04 15:28:06   1132s] (I)       ============= track Assignment ============
[05/04 15:28:06   1132s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Started Greedy Track Assignment ( Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/04 15:28:06   1132s] (I)       Running track assignment with 1 threads
[05/04 15:28:06   1132s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1132s] (I)       Run Multi-thread track assignment
[05/04 15:28:06   1132s] (I)       Finished Greedy Track Assignment ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2166.68 MB )
[05/04 15:28:06   1133s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:28:06   1133s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181250
[05/04 15:28:06   1133s] [NR-eGR]     M2  (2V) length: 2.741416e+05um, number of vias: 243707
[05/04 15:28:06   1133s] [NR-eGR]     M3  (3H) length: 3.203883e+05um, number of vias: 79227
[05/04 15:28:06   1133s] [NR-eGR]     M4  (4V) length: 1.718911e+05um, number of vias: 18448
[05/04 15:28:06   1133s] [NR-eGR]     M5  (5H) length: 1.123438e+05um, number of vias: 5586
[05/04 15:28:06   1133s] [NR-eGR]     M6  (6V) length: 8.680696e+04um, number of vias: 2420
[05/04 15:28:06   1133s] [NR-eGR]     M7  (7H) length: 4.956912e+04um, number of vias: 406
[05/04 15:28:06   1133s] [NR-eGR]     M8  (8V) length: 7.350647e+03um, number of vias: 181
[05/04 15:28:06   1133s] [NR-eGR]     M9  (9H) length: 6.705761e+03um, number of vias: 2
[05/04 15:28:06   1133s] [NR-eGR]   MRDL (10V) length: 6.300400e+02um, number of vias: 0
[05/04 15:28:06   1133s] [NR-eGR] Total length: 1.029827e+06um, number of vias: 531227
[05/04 15:28:06   1133s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:28:06   1133s] [NR-eGR] Total eGR-routed clock nets wire length: 4.650643e+04um 
[05/04 15:28:06   1133s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:28:06   1133s] [NR-eGR] Report for selected net(s) only.
[05/04 15:28:06   1133s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5692
[05/04 15:28:06   1133s] [NR-eGR]     M2  (2V) length: 3.321567e+03um, number of vias: 6291
[05/04 15:28:06   1133s] [NR-eGR]     M3  (3H) length: 1.167178e+04um, number of vias: 4523
[05/04 15:28:06   1133s] [NR-eGR]     M4  (4V) length: 1.465675e+04um, number of vias: 641
[05/04 15:28:06   1133s] [NR-eGR]     M5  (5H) length: 6.513960e+03um, number of vias: 319
[05/04 15:28:06   1133s] [NR-eGR]     M6  (6V) length: 9.879845e+03um, number of vias: 60
[05/04 15:28:06   1133s] [NR-eGR]     M7  (7H) length: 4.426230e+02um, number of vias: 34
[05/04 15:28:06   1133s] [NR-eGR]     M8  (8V) length: 1.991200e+01um, number of vias: 0
[05/04 15:28:06   1133s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[05/04 15:28:06   1133s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/04 15:28:06   1133s] [NR-eGR] Total length: 4.650643e+04um, number of vias: 17560
[05/04 15:28:06   1133s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:28:06   1133s] [NR-eGR] Total routed clock nets wire length: 4.650643e+04um, number of vias: 17560
[05/04 15:28:06   1133s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:28:06   1133s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.67 sec, Real: 2.66 sec, Curr Mem: 2116.68 MB )
[05/04 15:28:06   1133s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ/.rgfcT0r4O
[05/04 15:28:06   1133s]         Early Global Route - eGR->NR step done. (took cpu=0:00:02.8 real=0:00:02.8)
[05/04 15:28:06   1133s] Set FIXED routing status on 236 net(s)
[05/04 15:28:06   1133s]       Routing using eGR only done.
[05/04 15:28:06   1133s] Net route status summary:
[05/04 15:28:06   1133s]   Clock:       236 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=236, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:28:06   1133s]   Non-clock: 52991 (unrouted=3382, trialRouted=49609, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3274, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:28:06   1133s] 
[05/04 15:28:06   1133s] CCOPT: Done with clock implementation routing.
[05/04 15:28:06   1133s] 
[05/04 15:28:06   1133s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.9 real=0:00:02.9)
[05/04 15:28:06   1133s]     Clock implementation routing done.
[05/04 15:28:06   1133s]     Leaving CCOpt scope - extractRC...
[05/04 15:28:06   1133s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/04 15:28:06   1133s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/04 15:28:06   1133s] Type 'man IMPEXT-6191' for more detail.
[05/04 15:28:06   1133s] Extraction called for design 'ORCA_TOP' of instances=47368 and nets=53227 using extraction engine 'preRoute' .
[05/04 15:28:06   1133s] PreRoute RC Extraction called for design ORCA_TOP.
[05/04 15:28:06   1133s] RC Extraction called in multi-corner(2) mode.
[05/04 15:28:06   1133s] RCMode: PreRoute
[05/04 15:28:06   1133s]       RC Corner Indexes            0       1   
[05/04 15:28:06   1133s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/04 15:28:06   1133s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/04 15:28:06   1133s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/04 15:28:06   1133s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/04 15:28:06   1133s] Shrink Factor                : 1.00000
[05/04 15:28:06   1133s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:28:06   1133s] Using capacitance table file ...
[05/04 15:28:07   1133s] LayerId::1 widthSet size::4
[05/04 15:28:07   1133s] LayerId::2 widthSet size::4
[05/04 15:28:07   1133s] LayerId::3 widthSet size::5
[05/04 15:28:07   1133s] LayerId::4 widthSet size::5
[05/04 15:28:07   1133s] LayerId::5 widthSet size::5
[05/04 15:28:07   1133s] LayerId::6 widthSet size::5
[05/04 15:28:07   1133s] LayerId::7 widthSet size::5
[05/04 15:28:07   1133s] LayerId::8 widthSet size::5
[05/04 15:28:07   1133s] LayerId::9 widthSet size::4
[05/04 15:28:07   1133s] LayerId::10 widthSet size::2
[05/04 15:28:07   1133s] Updating RC grid for preRoute extraction ...
[05/04 15:28:07   1133s] Initializing multi-corner capacitance tables ... 
[05/04 15:28:07   1133s] Initializing multi-corner resistance tables ...
[05/04 15:28:07   1134s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.310738 ; uaWl: 0.999198 ; uaWlH: 0.409832 ; aWlH: 0.000801 ; Pmax: 0.889900 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/04 15:28:07   1134s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2116.676M)
[05/04 15:28:07   1134s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/04 15:28:07   1134s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/04 15:28:07   1134s] OPERPROF: Starting DPlace-Init at level 1, MEM:2116.7M
[05/04 15:28:07   1134s] z: 2, totalTracks: 1
[05/04 15:28:07   1134s] z: 4, totalTracks: 1
[05/04 15:28:07   1134s] z: 6, totalTracks: 1
[05/04 15:28:07   1134s] z: 8, totalTracks: 1
[05/04 15:28:07   1134s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:28:08   1134s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2116.7M
[05/04 15:28:08   1134s] OPERPROF:     Starting CMU at level 3, MEM:2116.7M
[05/04 15:28:08   1134s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.014, MEM:2116.7M
[05/04 15:28:08   1134s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.197, MEM:2116.7M
[05/04 15:28:08   1134s] 
[05/04 15:28:08   1134s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2116.7MB).
[05/04 15:28:08   1134s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.340, REAL:0.335, MEM:2116.7M
[05/04 15:28:08   1134s]     Calling post conditioning for eGRPC...
[05/04 15:28:08   1134s]       eGRPC...
[05/04 15:28:08   1134s]         eGRPC active optimizations:
[05/04 15:28:08   1134s]          - Move Down
[05/04 15:28:08   1134s]          - Downsizing before DRV sizing
[05/04 15:28:08   1134s]          - DRV fixing with cell sizing
[05/04 15:28:08   1134s]          - Move to fanout
[05/04 15:28:08   1134s]          - Cloning
[05/04 15:28:08   1134s]         
[05/04 15:28:08   1134s]         Currently running CTS, using active skew data
[05/04 15:28:08   1134s]         Reset bufferability constraints...
[05/04 15:28:08   1134s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/04 15:28:08   1134s]         Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/04 15:28:08   1134s] End AAE Lib Interpolated Model. (MEM=2116.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:28:08   1135s]         Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/04 15:28:08   1135s]         Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/04 15:28:08   1135s]         Clock DAG stats eGRPC initial state:
[05/04 15:28:08   1135s]           cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:28:08   1135s]           cell areas       : b=887.217um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1202.101um^2
[05/04 15:28:08   1135s]           cell capacitance : b=272.947fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.237fF
[05/04 15:28:08   1135s]           sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:28:08   1135s]           wire capacitance : top=0.000fF, trunk=1300.956fF, leaf=3269.059fF, total=4570.015fF
[05/04 15:28:08   1135s]           wire lengths     : top=0.000um, trunk=12781.680um, leaf=33724.751um, total=46506.431um
[05/04 15:28:08   1135s]           hp wire lengths  : top=0.000um, trunk=11860.560um, leaf=18565.534um, total=30426.094um
[05/04 15:28:08   1135s]         Clock DAG net violations eGRPC initial state:
[05/04 15:28:08   1135s]           Capacitance : {count=1, worst=[0.236fF]} avg=0.236fF sd=0.000fF sum=0.236fF
[05/04 15:28:08   1135s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/04 15:28:08   1135s]           Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:28:08   1135s]           Trunk : target=0.137ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:28:08   1135s]           Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:28:08   1135s]           Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[05/04 15:28:08   1135s]           Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:28:08   1135s]           Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:08   1135s]           Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.112ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:28:08   1135s]           Trunk : target=0.209ns count=2 avg=0.078ns sd=0.025ns min=0.060ns max=0.095ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:28:08   1135s]           Trunk : target=0.224ns count=49 avg=0.095ns sd=0.029ns min=0.038ns max=0.142ns {46 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:28:08   1135s]           Trunk : target=0.235ns count=2 avg=0.131ns sd=0.012ns min=0.123ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:28:08   1135s]           Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.067ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:28:08   1135s]           Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.074ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:28:08   1135s]           Trunk : target=0.251ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:28:08   1135s]           Trunk : target=0.260ns count=3 avg=0.110ns sd=0.065ns min=0.043ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:28:08   1135s]           Trunk : target=0.300ns count=37 avg=0.206ns sd=0.061ns min=0.000ns max=0.259ns {5 <= 0.180ns, 26 <= 0.240ns, 6 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:08   1135s]           Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:28:08   1135s]           Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:28:08   1135s]           Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:28:08   1135s]           Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.104ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:08   1135s]           Leaf  : target=0.184ns count=1 avg=0.059ns sd=0.000ns min=0.059ns max=0.059ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:28:08   1135s]           Leaf  : target=0.224ns count=4 avg=0.089ns sd=0.043ns min=0.039ns max=0.132ns {4 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:28:08   1135s]           Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:28:08   1135s]           Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:28:08   1135s]           Leaf  : target=0.260ns count=37 avg=0.148ns sd=0.024ns min=0.056ns max=0.178ns {21 <= 0.156ns, 16 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:28:08   1135s]           Leaf  : target=0.300ns count=5 avg=0.246ns sd=0.030ns min=0.212ns max=0.283ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:08   1135s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/04 15:28:08   1135s]            Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
[05/04 15:28:08   1135s]            Invs: IBUFFX16_LVT: 2 
[05/04 15:28:08   1135s]            ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/04 15:28:08   1135s]          Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:28:08   1135s]         Primary reporting skew groups eGRPC initial state:
[05/04 15:28:08   1135s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.302, max=1.467, avg=1.437, sd=0.038], skew [0.165 vs 0.176], 100% {1.302, 1.467} (wid=0.112 ws=0.104) (gid=1.425 gs=0.143)
[05/04 15:28:08   1135s]               min path sink: I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
[05/04 15:28:08   1135s]               max path sink: I_BLENDER_1/R_514/CLK
[05/04 15:28:08   1135s]         Skew group summary eGRPC initial state:
[05/04 15:28:08   1135s]           skew_group PCI_CLK/func_best_mode: insertion delay [min=0.730, max=0.887, avg=0.857, sd=0.023], skew [0.158 vs 0.176], 100% {0.730, 0.887} (wid=0.051 ws=0.050) (gid=0.849 gs=0.126)
[05/04 15:28:08   1135s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.920, max=1.080, avg=1.055, sd=0.019], skew [0.160 vs 0.176], 100% {0.920, 1.080} (wid=0.081 ws=0.078) (gid=1.052 gs=0.138)
[05/04 15:28:08   1135s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.302, max=1.467, avg=1.437, sd=0.038], skew [0.165 vs 0.176], 100% {1.302, 1.467} (wid=0.112 ws=0.104) (gid=1.425 gs=0.143)
[05/04 15:28:08   1135s]           skew_group ate_clk/test_best_mode: insertion delay [min=0.988, max=1.151, avg=1.124, sd=0.024], skew [0.164 vs 0.176], 100% {0.988, 1.151} (wid=0.113 ws=0.111) (gid=1.141 gs=0.195)
[05/04 15:28:08   1135s]         Moving buffers...
[05/04 15:28:08   1135s]         Violation analysis...
[05/04 15:28:08   1135s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:28:08   1135s]         Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[05/04 15:28:09   1135s]         
[05/04 15:28:09   1135s]           Nodes to move:         1
[05/04 15:28:09   1135s]           Processed:             1
[05/04 15:28:09   1135s]           Moved (slew improved): 0
[05/04 15:28:09   1135s]           Moved (slew fixed):    0
[05/04 15:28:09   1135s]           Not moved:             1
[05/04 15:28:09   1135s]         Clock DAG stats eGRPC after moving buffers:
[05/04 15:28:09   1135s]           cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:28:09   1135s]           cell areas       : b=887.217um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1202.101um^2
[05/04 15:28:09   1135s]           cell capacitance : b=272.947fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.237fF
[05/04 15:28:09   1135s]           sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:28:09   1135s]           wire capacitance : top=0.000fF, trunk=1300.956fF, leaf=3269.059fF, total=4570.015fF
[05/04 15:28:09   1135s]           wire lengths     : top=0.000um, trunk=12781.680um, leaf=33724.751um, total=46506.431um
[05/04 15:28:09   1135s]           hp wire lengths  : top=0.000um, trunk=11860.560um, leaf=18565.534um, total=30426.094um
[05/04 15:28:09   1135s]         Clock DAG net violations eGRPC after moving buffers:
[05/04 15:28:09   1135s]           Capacitance : {count=1, worst=[0.236fF]} avg=0.236fF sd=0.000fF sum=0.236fF
[05/04 15:28:09   1135s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[05/04 15:28:09   1135s]           Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:28:09   1135s]           Trunk : target=0.137ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:28:09   1135s]           Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:28:09   1135s]           Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[05/04 15:28:09   1135s]           Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:28:09   1135s]           Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:09   1135s]           Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.112ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:28:09   1135s]           Trunk : target=0.209ns count=2 avg=0.078ns sd=0.025ns min=0.060ns max=0.095ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:28:09   1135s]           Trunk : target=0.224ns count=49 avg=0.095ns sd=0.029ns min=0.038ns max=0.142ns {46 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:28:09   1135s]           Trunk : target=0.235ns count=2 avg=0.131ns sd=0.012ns min=0.123ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:28:09   1135s]           Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.067ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:28:09   1135s]           Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.074ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:28:09   1135s]           Trunk : target=0.251ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:28:09   1135s]           Trunk : target=0.260ns count=3 avg=0.110ns sd=0.065ns min=0.043ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:28:09   1135s]           Trunk : target=0.300ns count=37 avg=0.206ns sd=0.061ns min=0.000ns max=0.259ns {5 <= 0.180ns, 26 <= 0.240ns, 6 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:09   1135s]           Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:28:09   1135s]           Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:28:09   1135s]           Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:28:09   1135s]           Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.104ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:09   1135s]           Leaf  : target=0.184ns count=1 avg=0.059ns sd=0.000ns min=0.059ns max=0.059ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:28:09   1135s]           Leaf  : target=0.224ns count=4 avg=0.089ns sd=0.043ns min=0.039ns max=0.132ns {4 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:28:09   1135s]           Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:28:09   1135s]           Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:28:09   1135s]           Leaf  : target=0.260ns count=37 avg=0.148ns sd=0.024ns min=0.056ns max=0.178ns {21 <= 0.156ns, 16 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:28:09   1135s]           Leaf  : target=0.300ns count=5 avg=0.246ns sd=0.030ns min=0.212ns max=0.283ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:09   1135s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[05/04 15:28:09   1135s]            Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
[05/04 15:28:09   1135s]            Invs: IBUFFX16_LVT: 2 
[05/04 15:28:09   1135s]            ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/04 15:28:09   1135s]          Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:28:09   1135s]         Primary reporting skew groups eGRPC after moving buffers:
[05/04 15:28:09   1135s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.302, max=1.467, avg=1.437, sd=0.038], skew [0.165 vs 0.176], 100% {1.302, 1.467} (wid=0.112 ws=0.104) (gid=1.425 gs=0.143)
[05/04 15:28:09   1135s]               min path sink: I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
[05/04 15:28:09   1135s]               max path sink: I_BLENDER_1/R_514/CLK
[05/04 15:28:09   1135s]         Skew group summary eGRPC after moving buffers:
[05/04 15:28:09   1135s]           skew_group PCI_CLK/func_best_mode: insertion delay [min=0.730, max=0.887, avg=0.857, sd=0.023], skew [0.158 vs 0.176], 100% {0.730, 0.887} (wid=0.051 ws=0.050) (gid=0.849 gs=0.126)
[05/04 15:28:09   1135s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.920, max=1.080, avg=1.055, sd=0.019], skew [0.160 vs 0.176], 100% {0.920, 1.080} (wid=0.081 ws=0.078) (gid=1.052 gs=0.138)
[05/04 15:28:09   1135s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.302, max=1.467, avg=1.437, sd=0.038], skew [0.165 vs 0.176], 100% {1.302, 1.467} (wid=0.112 ws=0.104) (gid=1.425 gs=0.143)
[05/04 15:28:09   1135s]           skew_group ate_clk/test_best_mode: insertion delay [min=0.988, max=1.151, avg=1.124, sd=0.024], skew [0.164 vs 0.176], 100% {0.988, 1.151} (wid=0.113 ws=0.111) (gid=1.141 gs=0.195)
[05/04 15:28:09   1135s]         Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/04 15:28:09   1135s]         Initial Pass of Downsizing Clock Tree Cells...
[05/04 15:28:09   1135s]         Artificially removing long paths...
[05/04 15:28:09   1135s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/04 15:28:09   1135s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/04 15:28:09   1135s]         Modifying slew-target multiplier from 1 to 0.9
[05/04 15:28:09   1135s]         Downsizing prefiltering...
[05/04 15:28:09   1135s]         Downsizing prefiltering done.
[05/04 15:28:09   1135s]         Downsizing: ...20% ...40% .**WARN: (IMPCCOPT-2256):	CCOpt post-route optimization found legalization moved inst 'I_RISC_CORE/ls_in_0_clk' before optimization. Moved 2.584um, from (565.896,255.816), N (0) to (563.312,255.816), N (0).
[05/04 15:28:09   1136s] ..60% ...80% ...100% 
[05/04 15:28:10   1136s]         DoDownSizing Summary : numSized = 3, numUnchanged = 207, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 10, numSkippedDueToCloseToSkewTarget = 16
[05/04 15:28:10   1136s]         CCOpt-eGRPC Downsizing: considered: 210, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 2, attempted: 208, unsuccessful: 0, sized: 2
[05/04 15:28:10   1137s]         Downsizing prefiltering...
[05/04 15:28:10   1137s]         Downsizing prefiltering done.
[05/04 15:28:10   1137s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/04 15:28:10   1137s]         DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[05/04 15:28:10   1137s]         CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
[05/04 15:28:10   1137s]         Reverting slew-target multiplier from 0.9 to 1
[05/04 15:28:10   1137s]         Clock DAG stats eGRPC after downsizing:
[05/04 15:28:10   1137s]           cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:28:10   1137s]           cell areas       : b=886.200um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1201.085um^2
[05/04 15:28:10   1137s]           cell capacitance : b=272.609fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=328.899fF
[05/04 15:28:10   1137s]           sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:28:10   1137s]           wire capacitance : top=0.000fF, trunk=1300.956fF, leaf=3269.059fF, total=4570.015fF
[05/04 15:28:10   1137s]           wire lengths     : top=0.000um, trunk=12781.680um, leaf=33724.751um, total=46506.431um
[05/04 15:28:10   1137s]           hp wire lengths  : top=0.000um, trunk=11858.584um, leaf=18565.534um, total=30424.118um
[05/04 15:28:10   1137s]         Clock DAG net violations eGRPC after downsizing:
[05/04 15:28:10   1137s]           Capacitance : {count=1, worst=[0.236fF]} avg=0.236fF sd=0.000fF sum=0.236fF
[05/04 15:28:10   1137s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[05/04 15:28:10   1137s]           Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:28:10   1137s]           Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:28:10   1137s]           Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:28:10   1137s]           Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[05/04 15:28:10   1137s]           Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:28:10   1137s]           Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:10   1137s]           Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.112ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:28:10   1137s]           Trunk : target=0.209ns count=2 avg=0.078ns sd=0.025ns min=0.060ns max=0.095ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:28:10   1137s]           Trunk : target=0.224ns count=50 avg=0.094ns sd=0.030ns min=0.038ns max=0.142ns {47 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:28:10   1137s]           Trunk : target=0.235ns count=2 avg=0.131ns sd=0.012ns min=0.123ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:28:10   1137s]           Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.067ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:28:10   1137s]           Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.074ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:28:10   1137s]           Trunk : target=0.251ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:28:10   1137s]           Trunk : target=0.260ns count=2 avg=0.143ns sd=0.044ns min=0.111ns max=0.174ns {1 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:28:10   1137s]           Trunk : target=0.300ns count=37 avg=0.206ns sd=0.061ns min=0.000ns max=0.259ns {5 <= 0.180ns, 26 <= 0.240ns, 6 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.104ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.184ns count=1 avg=0.059ns sd=0.000ns min=0.059ns max=0.059ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.132ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {20 <= 0.156ns, 16 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.300ns count=5 avg=0.246ns sd=0.030ns min=0.212ns max=0.283ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:10   1137s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[05/04 15:28:10   1137s]            Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 38 NBUFFX2_LVT: 55 
[05/04 15:28:10   1137s]            Invs: IBUFFX16_LVT: 2 
[05/04 15:28:10   1137s]            ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/04 15:28:10   1137s]          Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:28:10   1137s]         Primary reporting skew groups eGRPC after downsizing:
[05/04 15:28:10   1137s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.293, max=1.449, avg=1.420, sd=0.035], skew [0.156 vs 0.176], 100% {1.293, 1.449} (wid=0.112 ws=0.104) (gid=1.406 gs=0.136)
[05/04 15:28:10   1137s]               min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:28:10   1137s]               max path sink: I_BLENDER_1/R_514/CLK
[05/04 15:28:10   1137s]         Skew group summary eGRPC after downsizing:
[05/04 15:28:10   1137s]           skew_group PCI_CLK/func_best_mode: insertion delay [min=0.730, max=0.887, avg=0.857, sd=0.023], skew [0.158 vs 0.176], 100% {0.730, 0.887} (wid=0.051 ws=0.050) (gid=0.849 gs=0.126)
[05/04 15:28:10   1137s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.920, max=1.080, avg=1.055, sd=0.019], skew [0.160 vs 0.176], 100% {0.920, 1.080} (wid=0.081 ws=0.078) (gid=1.052 gs=0.138)
[05/04 15:28:10   1137s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.293, max=1.449, avg=1.420, sd=0.035], skew [0.156 vs 0.176], 100% {1.293, 1.449} (wid=0.112 ws=0.104) (gid=1.406 gs=0.136)
[05/04 15:28:10   1137s]           skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.151, avg=1.124, sd=0.024], skew [0.169 vs 0.176], 100% {0.983, 1.151} (wid=0.113 ws=0.111) (gid=1.141 gs=0.208)
[05/04 15:28:10   1137s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.6 real=0:00:01.6)
[05/04 15:28:10   1137s]         Fixing DRVs...
[05/04 15:28:10   1137s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/04 15:28:10   1137s]         CCOpt-eGRPC: considered: 236, tested: 236, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
[05/04 15:28:10   1137s]         
[05/04 15:28:10   1137s]         PRO Statistics: Fix DRVs (cell sizing):
[05/04 15:28:10   1137s]         =======================================
[05/04 15:28:10   1137s]         
[05/04 15:28:10   1137s]         Cell changes by Net Type:
[05/04 15:28:10   1137s]         
[05/04 15:28:10   1137s]         ----------------------------------------------------------------------------------------------------------------------------
[05/04 15:28:10   1137s]         Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[05/04 15:28:10   1137s]         ----------------------------------------------------------------------------------------------------------------------------
[05/04 15:28:10   1137s]         top                0                    0                    0            0                    0                    0
[05/04 15:28:10   1137s]         trunk              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[05/04 15:28:10   1137s]         leaf               0                    0                    0            0                    0                    0
[05/04 15:28:10   1137s]         ----------------------------------------------------------------------------------------------------------------------------
[05/04 15:28:10   1137s]         Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[05/04 15:28:10   1137s]         ----------------------------------------------------------------------------------------------------------------------------
[05/04 15:28:10   1137s]         
[05/04 15:28:10   1137s]         Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.508um^2 (0.042%)
[05/04 15:28:10   1137s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/04 15:28:10   1137s]         
[05/04 15:28:10   1137s]         Clock DAG stats eGRPC after DRV fixing:
[05/04 15:28:10   1137s]           cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:28:10   1137s]           cell areas       : b=886.708um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1201.593um^2
[05/04 15:28:10   1137s]           cell capacitance : b=272.778fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.068fF
[05/04 15:28:10   1137s]           sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:28:10   1137s]           wire capacitance : top=0.000fF, trunk=1300.956fF, leaf=3269.059fF, total=4570.015fF
[05/04 15:28:10   1137s]           wire lengths     : top=0.000um, trunk=12781.680um, leaf=33724.751um, total=46506.431um
[05/04 15:28:10   1137s]           hp wire lengths  : top=0.000um, trunk=11858.584um, leaf=18565.534um, total=30424.118um
[05/04 15:28:10   1137s]         Clock DAG net violations eGRPC after DRV fixing: none
[05/04 15:28:10   1137s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[05/04 15:28:10   1137s]           Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:28:10   1137s]           Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:28:10   1137s]           Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:28:10   1137s]           Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[05/04 15:28:10   1137s]           Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:28:10   1137s]           Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:10   1137s]           Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.112ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:28:10   1137s]           Trunk : target=0.209ns count=2 avg=0.078ns sd=0.025ns min=0.060ns max=0.095ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:28:10   1137s]           Trunk : target=0.224ns count=49 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {47 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:28:10   1137s]           Trunk : target=0.235ns count=2 avg=0.131ns sd=0.012ns min=0.123ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:28:10   1137s]           Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.067ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:28:10   1137s]           Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.074ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:28:10   1137s]           Trunk : target=0.251ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:28:10   1137s]           Trunk : target=0.260ns count=3 avg=0.130ns sd=0.038ns min=0.105ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:28:10   1137s]           Trunk : target=0.300ns count=37 avg=0.206ns sd=0.061ns min=0.000ns max=0.259ns {5 <= 0.180ns, 26 <= 0.240ns, 6 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.104ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.184ns count=1 avg=0.059ns sd=0.000ns min=0.059ns max=0.059ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.132ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {20 <= 0.156ns, 16 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:28:10   1137s]           Leaf  : target=0.300ns count=5 avg=0.246ns sd=0.030ns min=0.212ns max=0.283ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:10   1137s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[05/04 15:28:10   1137s]            Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 39 NBUFFX2_LVT: 54 
[05/04 15:28:10   1137s]            Invs: IBUFFX16_LVT: 2 
[05/04 15:28:10   1137s]            ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/04 15:28:10   1137s]          Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:28:10   1137s]         Primary reporting skew groups eGRPC after DRV fixing:
[05/04 15:28:10   1137s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.293, max=1.449, avg=1.420, sd=0.035], skew [0.156 vs 0.176], 100% {1.293, 1.449} (wid=0.112 ws=0.104) (gid=1.406 gs=0.136)
[05/04 15:28:10   1137s]               min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:28:10   1137s]               max path sink: I_BLENDER_1/R_514/CLK
[05/04 15:28:10   1137s]         Skew group summary eGRPC after DRV fixing:
[05/04 15:28:10   1137s]           skew_group PCI_CLK/func_best_mode: insertion delay [min=0.721, max=0.888, avg=0.858, sd=0.024], skew [0.167 vs 0.176], 100% {0.721, 0.888} (wid=0.051 ws=0.050) (gid=0.850 gs=0.140)
[05/04 15:28:10   1137s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.920, max=1.080, avg=1.055, sd=0.019], skew [0.160 vs 0.176], 100% {0.920, 1.080} (wid=0.081 ws=0.078) (gid=1.052 gs=0.138)
[05/04 15:28:10   1137s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.293, max=1.449, avg=1.420, sd=0.035], skew [0.156 vs 0.176], 100% {1.293, 1.449} (wid=0.112 ws=0.104) (gid=1.406 gs=0.136)
[05/04 15:28:10   1137s]           skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.151, avg=1.124, sd=0.024], skew [0.169 vs 0.176], 100% {0.983, 1.151} (wid=0.113 ws=0.111) (gid=1.141 gs=0.208)
[05/04 15:28:10   1137s]         Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/04 15:28:11   1137s]         
[05/04 15:28:11   1137s]         Slew Diagnostics: After DRV fixing
[05/04 15:28:11   1137s]         ==================================
[05/04 15:28:11   1137s]         
[05/04 15:28:11   1137s]         Global Causes:
[05/04 15:28:11   1137s]         
[05/04 15:28:11   1137s]         -------------------------------------
[05/04 15:28:11   1137s]         Cause
[05/04 15:28:11   1137s]         -------------------------------------
[05/04 15:28:11   1137s]         DRV fixing with buffering is disabled
[05/04 15:28:11   1137s]         -------------------------------------
[05/04 15:28:11   1137s]         
[05/04 15:28:11   1137s]         Top 5 overslews:
[05/04 15:28:11   1137s]         
[05/04 15:28:11   1137s]         ---------------------------------
[05/04 15:28:11   1137s]         Overslew    Causes    Driving Pin
[05/04 15:28:11   1137s]         ---------------------------------
[05/04 15:28:11   1137s]           (empty table)
[05/04 15:28:11   1137s]         ---------------------------------
[05/04 15:28:11   1137s]         
[05/04 15:28:11   1137s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/04 15:28:11   1137s]         
[05/04 15:28:11   1137s]         -------------------
[05/04 15:28:11   1137s]         Cause    Occurences
[05/04 15:28:11   1137s]         -------------------
[05/04 15:28:11   1137s]           (empty table)
[05/04 15:28:11   1137s]         -------------------
[05/04 15:28:11   1137s]         
[05/04 15:28:11   1137s]         Violation diagnostics counts from the 0 nodes that have violations:
[05/04 15:28:11   1137s]         
[05/04 15:28:11   1137s]         -------------------
[05/04 15:28:11   1137s]         Cause    Occurences
[05/04 15:28:11   1137s]         -------------------
[05/04 15:28:11   1137s]           (empty table)
[05/04 15:28:11   1137s]         -------------------
[05/04 15:28:11   1137s]         
[05/04 15:28:11   1137s]         Reconnecting optimized routes...
[05/04 15:28:11   1137s]         Reset timing graph...
[05/04 15:28:11   1137s] Ignoring AAE DB Resetting ...
[05/04 15:28:11   1137s]         Reset timing graph done.
[05/04 15:28:11   1137s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/04 15:28:11   1137s]         Violation analysis...
[05/04 15:28:11   1137s] End AAE Lib Interpolated Model. (MEM=2157.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:28:11   1137s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:28:11   1137s]         Clock instances to consider for cloning: 0
[05/04 15:28:11   1137s]         Reset timing graph...
[05/04 15:28:11   1137s] Ignoring AAE DB Resetting ...
[05/04 15:28:11   1137s]         Reset timing graph done.
[05/04 15:28:11   1137s]         Set dirty flag on 221 insts, 478 nets
[05/04 15:28:11   1137s]         Clock DAG stats before routing clock trees:
[05/04 15:28:11   1137s]           cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:28:11   1137s]           cell areas       : b=886.708um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1201.593um^2
[05/04 15:28:11   1137s]           cell capacitance : b=272.778fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.068fF
[05/04 15:28:11   1137s]           sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:28:11   1137s]           wire capacitance : top=0.000fF, trunk=1300.956fF, leaf=3269.059fF, total=4570.015fF
[05/04 15:28:11   1137s]           wire lengths     : top=0.000um, trunk=12781.680um, leaf=33724.751um, total=46506.431um
[05/04 15:28:11   1137s]           hp wire lengths  : top=0.000um, trunk=11858.584um, leaf=18565.534um, total=30424.118um
[05/04 15:28:11   1137s]         Clock DAG net violations before routing clock trees: none
[05/04 15:28:11   1137s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/04 15:28:11   1137s]           Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:28:11   1137s]           Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:28:11   1137s]           Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:28:11   1137s]           Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[05/04 15:28:11   1137s]           Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:28:11   1137s]           Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:11   1137s]           Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.112ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:28:11   1137s]           Trunk : target=0.209ns count=2 avg=0.078ns sd=0.025ns min=0.060ns max=0.095ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:28:11   1137s]           Trunk : target=0.224ns count=49 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {47 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:28:11   1137s]           Trunk : target=0.235ns count=2 avg=0.131ns sd=0.012ns min=0.123ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:28:11   1137s]           Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.067ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:28:11   1137s]           Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.074ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:28:11   1137s]           Trunk : target=0.251ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:28:11   1137s]           Trunk : target=0.260ns count=3 avg=0.130ns sd=0.038ns min=0.105ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:28:11   1137s]           Trunk : target=0.300ns count=37 avg=0.206ns sd=0.061ns min=0.000ns max=0.259ns {5 <= 0.180ns, 26 <= 0.240ns, 6 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:11   1137s]           Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:28:11   1137s]           Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:28:11   1137s]           Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:28:11   1137s]           Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.104ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:28:11   1137s]           Leaf  : target=0.184ns count=1 avg=0.059ns sd=0.000ns min=0.059ns max=0.059ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:28:11   1137s]           Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.132ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:28:11   1137s]           Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:28:11   1137s]           Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:28:11   1137s]           Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {20 <= 0.156ns, 16 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:28:11   1137s]           Leaf  : target=0.300ns count=5 avg=0.246ns sd=0.030ns min=0.212ns max=0.283ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:28:11   1137s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/04 15:28:11   1137s]            Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 39 NBUFFX2_LVT: 54 
[05/04 15:28:11   1137s]            Invs: IBUFFX16_LVT: 2 
[05/04 15:28:11   1137s]            ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/04 15:28:11   1137s]          Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:28:11   1137s]         Primary reporting skew groups before routing clock trees:
[05/04 15:28:11   1137s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.293, max=1.449, avg=1.420, sd=0.035], skew [0.156 vs 0.176], 100% {1.293, 1.449} (wid=0.112 ws=0.104) (gid=1.406 gs=0.136)
[05/04 15:28:11   1137s]               min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:28:11   1137s]               max path sink: I_BLENDER_1/R_514/CLK
[05/04 15:28:11   1137s]         Skew group summary before routing clock trees:
[05/04 15:28:11   1137s]           skew_group PCI_CLK/func_best_mode: insertion delay [min=0.721, max=0.888, avg=0.858, sd=0.024], skew [0.167 vs 0.176], 100% {0.721, 0.888} (wid=0.051 ws=0.050) (gid=0.850 gs=0.140)
[05/04 15:28:11   1137s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.920, max=1.080, avg=1.055, sd=0.019], skew [0.160 vs 0.176], 100% {0.920, 1.080} (wid=0.081 ws=0.078) (gid=1.052 gs=0.138)
[05/04 15:28:11   1137s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.293, max=1.449, avg=1.420, sd=0.035], skew [0.156 vs 0.176], 100% {1.293, 1.449} (wid=0.112 ws=0.104) (gid=1.406 gs=0.136)
[05/04 15:28:11   1137s]           skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.151, avg=1.124, sd=0.024], skew [0.169 vs 0.176], 100% {0.983, 1.151} (wid=0.113 ws=0.111) (gid=1.141 gs=0.208)
[05/04 15:28:11   1137s]       eGRPC done.
[05/04 15:28:11   1137s]     Calling post conditioning for eGRPC done.
[05/04 15:28:11   1137s]   eGR Post Conditioning loop iteration 0 done.
[05/04 15:28:11   1137s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/04 15:28:11   1137s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2138.9M
[05/04 15:28:11   1137s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.160, REAL:0.162, MEM:2138.9M
[05/04 15:28:11   1137s]   Leaving CCOpt scope - ClockRefiner...
[05/04 15:28:11   1137s]   Assigned high priority to 0 cells.
[05/04 15:28:11   1137s]   Performing Single Pass Refine Place.
[05/04 15:28:11   1137s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[05/04 15:28:11   1137s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2138.9M
[05/04 15:28:11   1137s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2138.9M
[05/04 15:28:11   1137s] z: 2, totalTracks: 1
[05/04 15:28:11   1137s] z: 4, totalTracks: 1
[05/04 15:28:11   1137s] z: 6, totalTracks: 1
[05/04 15:28:11   1137s] z: 8, totalTracks: 1
[05/04 15:28:11   1137s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:28:11   1138s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2138.9M
[05/04 15:28:11   1138s] Info: 327 insts are soft-fixed.
[05/04 15:28:11   1138s] # Found 8 fixed insts to be non-legal.
[05/04 15:28:11   1138s] OPERPROF:       Starting CMU at level 4, MEM:2138.9M
[05/04 15:28:11   1138s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.013, MEM:2138.9M
[05/04 15:28:11   1138s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.200, REAL:0.200, MEM:2138.9M
[05/04 15:28:11   1138s] 
[05/04 15:28:11   1138s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2138.9MB).
[05/04 15:28:11   1138s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.310, REAL:0.307, MEM:2138.9M
[05/04 15:28:11   1138s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.310, REAL:0.307, MEM:2138.9M
[05/04 15:28:11   1138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.12
[05/04 15:28:11   1138s] OPERPROF: Starting RefinePlace at level 1, MEM:2138.9M
[05/04 15:28:11   1138s] *** Starting refinePlace (0:18:58 mem=2138.9M) ***
[05/04 15:28:11   1138s] Total net bbox length = 8.887e+05 (4.308e+05 4.579e+05) (ext = 1.392e+04)
[05/04 15:28:11   1138s] Info: 327 insts are soft-fixed.
[05/04 15:28:11   1138s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:28:11   1138s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:28:11   1138s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:28:11   1138s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:28:11   1138s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2138.9M
[05/04 15:28:11   1138s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2138.9M
[05/04 15:28:11   1138s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2138.9M
[05/04 15:28:11   1138s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2138.9M
[05/04 15:28:11   1138s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2138.9M
[05/04 15:28:11   1138s] Starting refinePlace ...
[05/04 15:28:12   1138s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:28:12   1138s]    Spread Effort: high, standalone mode, useDDP on.
[05/04 15:28:13   1139s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=2138.9MB) @(0:18:58 - 0:19:00).
[05/04 15:28:13   1139s] Move report: preRPlace moves 816 insts, mean move: 0.85 um, max move: 3.65 um
[05/04 15:28:13   1139s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U2638): (446.73, 402.95) --> (450.38, 402.95)
[05/04 15:28:13   1139s] 	Length: 10 sites, height: 1 rows, site name: unit, cell type: AO22X1_HVT
[05/04 15:28:13   1139s] 	Violation at original loc: Placement Blockage Violation
[05/04 15:28:13   1139s] wireLenOptFixPriorityInst 5130 inst fixed
[05/04 15:28:13   1139s] 
[05/04 15:28:13   1139s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:28:13   1139s] 
[05/04 15:28:13   1139s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:28:15   1141s] Move report: legalization moves 23 insts, mean move: 1.76 um, max move: 3.65 um
[05/04 15:28:15   1141s] 	Max move on inst (I_RISC_CORE/U463): (621.38, 230.74) --> (619.40, 232.41)
[05/04 15:28:15   1141s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=2138.9MB) @(0:19:00 - 0:19:02).
[05/04 15:28:15   1141s] Move report: Detail placement moves 839 insts, mean move: 0.88 um, max move: 3.65 um
[05/04 15:28:15   1141s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U2638): (446.73, 402.95) --> (450.38, 402.95)
[05/04 15:28:15   1141s] 	Runtime: CPU: 0:00:03.4 REAL: 0:00:04.0 MEM: 2138.9MB
[05/04 15:28:15   1141s] Statistics of distance of Instance movement in refine placement:
[05/04 15:28:15   1141s]   maximum (X+Y) =         3.65 um
[05/04 15:28:15   1141s]   inst (I_SDRAM_TOP/I_SDRAM_IF/U2638) with max move: (446.728, 402.952) -> (450.376, 402.952)
[05/04 15:28:15   1141s]   mean    (X+Y) =         0.88 um
[05/04 15:28:15   1141s] Summary Report:
[05/04 15:28:15   1141s] Instances move: 839 (out of 47328 movable)
[05/04 15:28:15   1141s] Instances flipped: 0
[05/04 15:28:15   1141s] Mean displacement: 0.88 um
[05/04 15:28:15   1141s] Max displacement: 3.65 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/U2638) (446.728, 402.952) -> (450.376, 402.952)
[05/04 15:28:15   1141s] 	Length: 10 sites, height: 1 rows, site name: unit, cell type: AO22X1_HVT
[05/04 15:28:15   1141s] 	Violation at original loc: Placement Blockage Violation
[05/04 15:28:15   1141s] Total instances moved : 839
[05/04 15:28:15   1141s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.430, REAL:3.432, MEM:2138.9M
[05/04 15:28:15   1141s] Total net bbox length = 8.891e+05 (4.310e+05 4.581e+05) (ext = 1.393e+04)
[05/04 15:28:15   1141s] Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 2138.9MB
[05/04 15:28:15   1141s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:04.0, mem=2138.9MB) @(0:18:58 - 0:19:02).
[05/04 15:28:15   1141s] *** Finished refinePlace (0:19:02 mem=2138.9M) ***
[05/04 15:28:15   1141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.12
[05/04 15:28:15   1141s] OPERPROF: Finished RefinePlace at level 1, CPU:3.640, REAL:3.638, MEM:2138.9M
[05/04 15:28:15   1141s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2138.9M
[05/04 15:28:15   1142s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.160, REAL:0.159, MEM:2138.9M
[05/04 15:28:15   1142s]   Moved 71, flipped 2 and cell swapped 0 of 5425 clock instance(s) during refinement.
[05/04 15:28:15   1142s]   The largest move was 3.5 microns for I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_.
[05/04 15:28:15   1142s]   Moved 0 and flipped 0 of 231 clock instances (excluding sinks) during refinement
[05/04 15:28:15   1142s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/04 15:28:15   1142s]   Moved 71 and flipped 2 of 5194 clock sinks during refinement.
[05/04 15:28:15   1142s]   The largest move for clock sinks was 3.5 microns. The inst with this movement was I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_
[05/04 15:28:15   1142s]   Revert refine place priority changes on 0 cells.
[05/04 15:28:15   1142s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.1 real=0:00:04.1)
[05/04 15:28:15   1142s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:11.7 real=0:00:11.7)
[05/04 15:28:15   1142s]   CCOpt::Phase::Routing...
[05/04 15:28:15   1142s]   Clock implementation routing...
[05/04 15:28:15   1142s]     Leaving CCOpt scope - Routing Tools...
[05/04 15:28:15   1142s] Net route status summary:
[05/04 15:28:15   1142s]   Clock:       236 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=236, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:28:15   1142s]   Non-clock: 52991 (unrouted=3382, trialRouted=49609, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3274, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:28:15   1142s]     Routing using eGR in eGR->NR Step...
[05/04 15:28:15   1142s]       Early Global Route - eGR->NR step...
[05/04 15:28:15   1142s] (ccopt eGR): There are 236 nets for routing of which 236 have one or more fixed wires.
[05/04 15:28:15   1142s] (ccopt eGR): Start to route 236 all nets
[05/04 15:28:15   1142s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2138.89 MB )
[05/04 15:28:15   1142s] (I)       Started Loading and Dumping File ( Curr Mem: 2138.89 MB )
[05/04 15:28:15   1142s] (I)       Reading DB...
[05/04 15:28:15   1142s] (I)       Read data from FE... (mem=2138.9M)
[05/04 15:28:15   1142s] (I)       Read nodes and places... (mem=2138.9M)
[05/04 15:28:15   1142s] (I)       Done Read nodes and places (cpu=0.040s, mem=2138.9M)
[05/04 15:28:15   1142s] (I)       Read nets... (mem=2138.9M)
[05/04 15:28:16   1142s] (I)       Done Read nets (cpu=0.180s, mem=2146.9M)
[05/04 15:28:16   1142s] (I)       Done Read data from FE (cpu=0.220s, mem=2146.9M)
[05/04 15:28:16   1142s] (I)       before initializing RouteDB syMemory usage = 2146.9 MB
[05/04 15:28:16   1142s] (I)       Clean congestion better: true
[05/04 15:28:16   1142s] (I)       Estimate vias on DPT layer: true
[05/04 15:28:16   1142s] (I)       Clean congestion LA rounds: 5
[05/04 15:28:16   1142s] (I)       Layer constraints as soft constraints: true
[05/04 15:28:16   1142s] (I)       Soft top layer         : true
[05/04 15:28:16   1142s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/04 15:28:16   1142s] (I)       Better NDR handling    : true
[05/04 15:28:16   1142s] (I)       Routing cost fix for NDR handling: true
[05/04 15:28:16   1142s] (I)       Update initial WL after Phase 1a: true
[05/04 15:28:16   1142s] (I)       Block tracks for preroutes: true
[05/04 15:28:16   1142s] (I)       Assign IRoute by net group key: true
[05/04 15:28:16   1142s] (I)       Block unroutable channels: true
[05/04 15:28:16   1142s] (I)       Block unroutable channel fix: true
[05/04 15:28:16   1142s] (I)       Block unroutable channels 3D: true
[05/04 15:28:16   1142s] (I)       Check blockage within NDR space in TA: true
[05/04 15:28:16   1142s] (I)       Handle EOL spacing     : true
[05/04 15:28:16   1142s] (I)       Honor MSV route constraint: false
[05/04 15:28:16   1142s] (I)       Maximum routing layer  : 127
[05/04 15:28:16   1142s] (I)       Minimum routing layer  : 2
[05/04 15:28:16   1142s] (I)       Supply scale factor H  : 1.00
[05/04 15:28:16   1142s] (I)       Supply scale factor V  : 1.00
[05/04 15:28:16   1142s] (I)       Tracks used by clock wire: 0
[05/04 15:28:16   1142s] (I)       Reverse direction      : 
[05/04 15:28:16   1142s] (I)       Honor partition pin guides: true
[05/04 15:28:16   1142s] (I)       Route selected nets only: true
[05/04 15:28:16   1142s] (I)       Route secondary PG pins: false
[05/04 15:28:16   1142s] (I)       Second PG max fanout   : 2147483647
[05/04 15:28:16   1142s] (I)       Refine MST             : true
[05/04 15:28:16   1142s] (I)       Honor PRL              : true
[05/04 15:28:16   1142s] (I)       Strong congestion aware: true
[05/04 15:28:16   1142s] (I)       Improved initial location for IRoutes: true
[05/04 15:28:16   1142s] (I)       Multi panel TA         : true
[05/04 15:28:16   1142s] (I)       Penalize wire overlap  : true
[05/04 15:28:16   1142s] (I)       Expand small instance blockage: true
[05/04 15:28:16   1142s] (I)       Reduce via in TA       : true
[05/04 15:28:16   1142s] (I)       SS-aware routing       : true
[05/04 15:28:16   1142s] (I)       Improve tree edge sharing: true
[05/04 15:28:16   1142s] (I)       Improve 2D via estimation: true
[05/04 15:28:16   1142s] (I)       Refine Steiner tree    : true
[05/04 15:28:16   1142s] (I)       Build spine tree       : true
[05/04 15:28:16   1142s] (I)       Model pass through capacity: true
[05/04 15:28:16   1142s] (I)       Extend blockages by a half GCell: true
[05/04 15:28:16   1142s] (I)       Partial layer blockage modeling: true
[05/04 15:28:16   1142s] (I)       Consider pin shapes    : true
[05/04 15:28:16   1142s] (I)       Consider pin shapes for all nodes: true
[05/04 15:28:16   1142s] (I)       Consider NR APA        : true
[05/04 15:28:16   1142s] (I)       Consider IO pin shape  : true
[05/04 15:28:16   1142s] (I)       Fix pin connection bug : true
[05/04 15:28:16   1142s] (I)       Consider layer RC for local wires: true
[05/04 15:28:16   1142s] (I)       LA-aware pin escape length: 2
[05/04 15:28:16   1142s] (I)       Split for must join    : true
[05/04 15:28:16   1142s] (I)       Route guide main branches file: /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ/.rgfMlgoMe.trunk.1
[05/04 15:28:16   1142s] (I)       Route guide min downstream WL type: SUBTREE
[05/04 15:28:16   1142s] (I)       Routing effort level   : 10000
[05/04 15:28:16   1142s] (I)       Special modeling for N7: 0
[05/04 15:28:16   1142s] (I)       Special modeling for N6: 0
[05/04 15:28:16   1142s] (I)       N3 special modeling    : 0
[05/04 15:28:16   1142s] (I)       Special modeling for N5 v6: 0
[05/04 15:28:16   1142s] (I)       Special settings for S3: 0
[05/04 15:28:16   1142s] (I)       Special settings for S4: 0
[05/04 15:28:16   1142s] (I)       Special settings for S5 v2: 0
[05/04 15:28:16   1142s] (I)       Special settings for S7: 0
[05/04 15:28:16   1142s] (I)       Special settings for S8: 0
[05/04 15:28:16   1142s] (I)       Prefer layer length threshold: 8
[05/04 15:28:16   1142s] (I)       Overflow penalty cost  : 10
[05/04 15:28:16   1142s] (I)       A-star cost            : 0.30
[05/04 15:28:16   1142s] (I)       Misalignment cost      : 10.00
[05/04 15:28:16   1142s] (I)       Threshold for short IRoute: 6
[05/04 15:28:16   1142s] (I)       Via cost during post routing: 1.00
[05/04 15:28:16   1142s] (I)       source-to-sink ratio   : 0.30
[05/04 15:28:16   1142s] (I)       Scenic ratio bound     : 3.00
[05/04 15:28:16   1142s] (I)       Segment layer relax scenic ratio: 1.25
[05/04 15:28:16   1142s] (I)       Source-sink aware LA ratio: 0.50
[05/04 15:28:16   1142s] (I)       PG-aware similar topology routing: true
[05/04 15:28:16   1142s] (I)       Maze routing via cost fix: true
[05/04 15:28:16   1142s] (I)       Apply PRL on PG terms  : true
[05/04 15:28:16   1142s] (I)       Apply PRL on obs objects: true
[05/04 15:28:16   1142s] (I)       Handle range-type spacing rules: true
[05/04 15:28:16   1142s] (I)       Apply function for special wires: true
[05/04 15:28:16   1142s] (I)       Layer by layer blockage reading: true
[05/04 15:28:16   1142s] (I)       Offset calculation fix : true
[05/04 15:28:16   1142s] (I)       Parallel spacing query fix: true
[05/04 15:28:16   1142s] (I)       Force source to root IR: true
[05/04 15:28:16   1142s] (I)       Layer Weights          : L2:4 L3:2.5
[05/04 15:28:16   1142s] (I)       Route stripe layer range: 
[05/04 15:28:16   1142s] (I)       Honor partition fences : 
[05/04 15:28:16   1142s] (I)       Honor partition pin    : 
[05/04 15:28:16   1142s] (I)       Honor partition fences with feedthrough: 
[05/04 15:28:16   1142s] (I)       Do not relax to DPT layer: true
[05/04 15:28:16   1142s] (I)       Pass through capacity modeling: true
[05/04 15:28:16   1142s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:28:16   1142s] (I)       Use row-based GCell size
[05/04 15:28:16   1142s] (I)       Use row-based GCell align
[05/04 15:28:16   1142s] (I)       GCell unit size   : 1672
[05/04 15:28:16   1142s] (I)       GCell multiplier  : 1
[05/04 15:28:16   1142s] (I)       GCell row height  : 1672
[05/04 15:28:16   1142s] (I)       Actual row height : 1672
[05/04 15:28:16   1142s] (I)       GCell align ref   : 10032 10032
[05/04 15:28:16   1142s] [NR-eGR] Track table information for default rule: 
[05/04 15:28:16   1142s] [NR-eGR] M1 has no routable track
[05/04 15:28:16   1142s] [NR-eGR] M2 has single uniform track structure
[05/04 15:28:16   1142s] [NR-eGR] M3 has single uniform track structure
[05/04 15:28:16   1142s] [NR-eGR] M4 has single uniform track structure
[05/04 15:28:16   1142s] [NR-eGR] M5 has single uniform track structure
[05/04 15:28:16   1142s] [NR-eGR] M6 has single uniform track structure
[05/04 15:28:16   1142s] [NR-eGR] M7 has single uniform track structure
[05/04 15:28:16   1142s] [NR-eGR] M8 has single uniform track structure
[05/04 15:28:16   1142s] [NR-eGR] M9 has single uniform track structure
[05/04 15:28:16   1142s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:28:16   1142s] (I)       ===========================================================================
[05/04 15:28:16   1142s] (I)       == Report All Rule Vias ==
[05/04 15:28:16   1142s] (I)       ===========================================================================
[05/04 15:28:16   1142s] (I)        Via Rule : (Default)
[05/04 15:28:16   1142s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:28:16   1142s] (I)       ---------------------------------------------------------------------------
[05/04 15:28:16   1142s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/04 15:28:16   1142s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:28:16   1142s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:28:16   1142s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:28:16   1142s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:28:16   1142s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:28:16   1142s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:28:16   1142s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:28:16   1142s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:28:16   1142s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:28:16   1142s] (I)       ===========================================================================
[05/04 15:28:16   1142s] (I)        Via Rule : CTS_RULE
[05/04 15:28:16   1142s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:28:16   1142s] (I)       ---------------------------------------------------------------------------
[05/04 15:28:16   1142s] (I)        1  428 : CTS_RULE_VIA12SQ_C_HV_S   432 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[05/04 15:28:16   1142s] (I)        2  440 : CTS_RULE_VIA23SQ_C_VH     447 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/04 15:28:16   1142s] (I)        3  450 : CTS_RULE_VIA34SQ_C_HV     453 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[05/04 15:28:16   1142s] (I)        4  457 : CTS_RULE_VIA45SQ_C_VH     462 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[05/04 15:28:16   1142s] (I)        5  464 : CTS_RULE_VIA56SQ_C_HV     467 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[05/04 15:28:16   1142s] (I)        6  471 : CTS_RULE_VIA67SQ_C_VH     476 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[05/04 15:28:16   1142s] (I)        7  478 : CTS_RULE_VIA78SQ_C_HV     481 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[05/04 15:28:16   1142s] (I)        8  485 : CTS_RULE_VIA89_C_VH       487 : CTS_RULE_VIA89_C_2x1_VH_E
[05/04 15:28:16   1142s] (I)        9   45 : VIA9RDL                   491 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/04 15:28:16   1142s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:28:16   1142s] (I)       ===========================================================================
[05/04 15:28:16   1142s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] [NR-eGR] Read 96879 PG shapes
[05/04 15:28:16   1142s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:28:16   1142s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:28:16   1142s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:28:16   1142s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:28:16   1142s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:28:16   1142s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:28:16   1142s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:28:16   1142s] (I)       readDataFromPlaceDB
[05/04 15:28:16   1142s] (I)       Read net information..
[05/04 15:28:16   1142s] [NR-eGR] Read numTotalNets=49951  numIgnoredNets=49715
[05/04 15:28:16   1142s] (I)       Read testcase time = 0.000 seconds
[05/04 15:28:16   1142s] 
[05/04 15:28:16   1142s] [NR-eGR] Connected 0 must-join pins/ports
[05/04 15:28:16   1142s] (I)       early_global_route_priority property id does not exist.
[05/04 15:28:16   1142s] (I)       Start initializing grid graph
[05/04 15:28:16   1142s] (I)       End initializing grid graph
[05/04 15:28:16   1142s] (I)       Model blockages into capacity
[05/04 15:28:16   1142s] (I)       Read Num Blocks=119899  Num Prerouted Wires=0  Num CS=0
[05/04 15:28:16   1142s] (I)       Started Modeling ( Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Started Modeling Layer 1 ( Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Started Modeling Layer 2 ( Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 0
[05/04 15:28:16   1142s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Started Modeling Layer 3 ( Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 0
[05/04 15:28:16   1142s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Started Modeling Layer 4 ( Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 0
[05/04 15:28:16   1142s] (I)       Finished Modeling Layer 4 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Started Modeling Layer 5 ( Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 0
[05/04 15:28:16   1142s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Started Modeling Layer 6 ( Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 0
[05/04 15:28:16   1142s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Started Modeling Layer 7 ( Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 0
[05/04 15:28:16   1142s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Started Modeling Layer 8 ( Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 0
[05/04 15:28:16   1142s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Started Modeling Layer 9 ( Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:28:16   1142s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Started Modeling Layer 10 ( Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:28:16   1142s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       Finished Modeling ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2146.89 MB )
[05/04 15:28:16   1142s] (I)       -- layer congestion ratio --
[05/04 15:28:16   1142s] (I)       Layer 1 : 0.100000
[05/04 15:28:16   1142s] (I)       Layer 2 : 0.700000
[05/04 15:28:16   1142s] (I)       Layer 3 : 0.700000
[05/04 15:28:16   1142s] (I)       Layer 4 : 1.000000
[05/04 15:28:16   1142s] (I)       Layer 5 : 1.000000
[05/04 15:28:16   1142s] (I)       Layer 6 : 1.000000
[05/04 15:28:16   1142s] (I)       Layer 7 : 1.000000
[05/04 15:28:16   1142s] (I)       Layer 8 : 1.000000
[05/04 15:28:16   1142s] (I)       Layer 9 : 1.000000
[05/04 15:28:16   1142s] (I)       Layer 10 : 1.000000
[05/04 15:28:16   1142s] (I)       ----------------------------
[05/04 15:28:16   1142s] (I)       Moved 10 terms for better access 
[05/04 15:28:16   1142s] (I)       Number of ignored nets = 0
[05/04 15:28:16   1142s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 15:28:16   1142s] (I)       Number of clock nets = 236.  Ignored: No
[05/04 15:28:16   1142s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:28:16   1142s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:28:16   1142s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:28:16   1142s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:28:16   1142s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:28:16   1142s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:28:16   1142s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:28:16   1142s] [NR-eGR] There are 236 clock nets ( 236 with NDR ).
[05/04 15:28:16   1142s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2146.9 MB
[05/04 15:28:16   1142s] (I)       Ndr track 0 does not exist
[05/04 15:28:16   1142s] (I)       Ndr track 0 does not exist
[05/04 15:28:16   1142s] (I)       Ndr track 0 does not exist
[05/04 15:28:16   1142s] (I)       Layer1  viaCost=200.00
[05/04 15:28:16   1142s] (I)       Layer2  viaCost=200.00
[05/04 15:28:16   1142s] (I)       Layer3  viaCost=100.00
[05/04 15:28:16   1142s] (I)       Layer4  viaCost=100.00
[05/04 15:28:16   1142s] (I)       Layer5  viaCost=100.00
[05/04 15:28:16   1142s] (I)       Layer6  viaCost=100.00
[05/04 15:28:16   1142s] (I)       Layer7  viaCost=100.00
[05/04 15:28:16   1142s] (I)       Layer8  viaCost=100.00
[05/04 15:28:16   1142s] (I)       Layer9  viaCost=300.00
[05/04 15:28:16   1142s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:28:16   1142s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:28:16   1142s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:28:16   1142s] (I)       Site width          :   152  (dbu)
[05/04 15:28:16   1142s] (I)       Row height          :  1672  (dbu)
[05/04 15:28:16   1142s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:28:16   1142s] (I)       GCell width         :  1672  (dbu)
[05/04 15:28:16   1142s] (I)       GCell height        :  1672  (dbu)
[05/04 15:28:16   1142s] (I)       Grid                :   491   443    10
[05/04 15:28:16   1142s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:28:16   1142s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:28:16   1142s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:28:16   1142s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:28:16   1142s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:28:16   1142s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:28:16   1142s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:28:16   1142s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:28:16   1142s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:28:16   1142s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:28:16   1142s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:28:16   1142s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:28:16   1142s] (I)       --------------------------------------------------------
[05/04 15:28:16   1142s] 
[05/04 15:28:16   1142s] [NR-eGR] ============ Routing rule table ============
[05/04 15:28:16   1142s] [NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 120 
[05/04 15:28:16   1142s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/04 15:28:16   1142s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:28:16   1142s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:28:16   1142s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:28:16   1142s] [NR-eGR] Rule id: 1  Nets: 116 
[05/04 15:28:16   1142s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/04 15:28:16   1142s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/04 15:28:16   1142s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/04 15:28:16   1142s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:28:16   1142s] [NR-eGR] Rule id: 2  Nets: 0 
[05/04 15:28:16   1142s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:28:16   1142s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:28:16   1142s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:28:16   1142s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:28:16   1142s] [NR-eGR] ========================================
[05/04 15:28:16   1142s] [NR-eGR] 
[05/04 15:28:16   1142s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:28:16   1142s] (I)       blocked tracks on layer2 : = 981702 / 2389542 (41.08%)
[05/04 15:28:16   1142s] (I)       blocked tracks on layer3 : = 467861 / 1195094 (39.15%)
[05/04 15:28:16   1142s] (I)       blocked tracks on layer4 : = 491317 / 1194771 (41.12%)
[05/04 15:28:16   1142s] (I)       blocked tracks on layer5 : = 243752 / 597056 (40.83%)
[05/04 15:28:16   1142s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:28:16   1142s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:28:16   1142s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:28:16   1142s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:28:16   1142s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:28:16   1142s] (I)       After initializing earlyGlobalRoute syMemory usage = 2155.6 MB
[05/04 15:28:16   1142s] (I)       Finished Loading and Dumping File ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Started Global Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       ============= Initialization =============
[05/04 15:28:16   1142s] (I)       totalPins=5732  totalGlobalPin=5726 (99.90%)
[05/04 15:28:16   1142s] (I)       Started Build MST ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Generate topology with single threads
[05/04 15:28:16   1142s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       total 2D Cap : 931238 = (354217 H, 577021 V)
[05/04 15:28:16   1142s] [NR-eGR] Layer group 1: route 120 net(s) in layer range [5, 6]
[05/04 15:28:16   1142s] (I)       ============  Phase 1a Route ============
[05/04 15:28:16   1142s] (I)       Started Phase 1a ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/04 15:28:16   1142s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Usage: 7565 = (2744 H, 4821 V) = (0.77% H, 0.84% V) = (4.588e+03um H, 8.061e+03um V)
[05/04 15:28:16   1142s] (I)       
[05/04 15:28:16   1142s] (I)       ============  Phase 1b Route ============
[05/04 15:28:16   1142s] (I)       Started Phase 1b ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Usage: 7565 = (2744 H, 4821 V) = (0.77% H, 0.84% V) = (4.588e+03um H, 8.061e+03um V)
[05/04 15:28:16   1142s] (I)       
[05/04 15:28:16   1142s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.264868e+04um
[05/04 15:28:16   1142s] (I)       ============  Phase 1c Route ============
[05/04 15:28:16   1142s] (I)       Started Phase 1c ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:16   1142s] (I)       Started Two Level Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Usage: 7565 = (2744 H, 4821 V) = (0.77% H, 0.84% V) = (4.588e+03um H, 8.061e+03um V)
[05/04 15:28:16   1142s] (I)       
[05/04 15:28:16   1142s] (I)       ============  Phase 1d Route ============
[05/04 15:28:16   1142s] (I)       Started Phase 1d ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Usage: 7579 = (2750 H, 4829 V) = (0.78% H, 0.84% V) = (4.598e+03um H, 8.074e+03um V)
[05/04 15:28:16   1142s] (I)       
[05/04 15:28:16   1142s] (I)       ============  Phase 1e Route ============
[05/04 15:28:16   1142s] (I)       Started Phase 1e ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Usage: 7579 = (2750 H, 4829 V) = (0.78% H, 0.84% V) = (4.598e+03um H, 8.074e+03um V)
[05/04 15:28:16   1142s] (I)       
[05/04 15:28:16   1142s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.267209e+04um
[05/04 15:28:16   1142s] [NR-eGR] 
[05/04 15:28:16   1142s] (I)       ============  Phase 1f Route ============
[05/04 15:28:16   1142s] (I)       Usage: 7579 = (2750 H, 4829 V) = (0.78% H, 0.84% V) = (4.598e+03um H, 8.074e+03um V)
[05/04 15:28:16   1142s] (I)       
[05/04 15:28:16   1142s] (I)       ============  Phase 1g Route ============
[05/04 15:28:16   1142s] (I)       Started Post Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Usage: 7561 = (2739 H, 4822 V) = (0.77% H, 0.84% V) = (4.580e+03um H, 8.062e+03um V)
[05/04 15:28:16   1142s] (I)       
[05/04 15:28:16   1142s] (I)       numNets=120  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=7084
[05/04 15:28:16   1142s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 8]
[05/04 15:28:16   1142s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Running layer assignment with 1 threads
[05/04 15:28:16   1142s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Started Build MST ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1142s] (I)       Generate topology with single threads
[05/04 15:28:16   1143s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       total 2D Cap : 1440361 = (730243 H, 710118 V)
[05/04 15:28:16   1143s] [NR-eGR] Layer group 2: route 116 net(s) in layer range [3, 4]
[05/04 15:28:16   1143s] (I)       ============  Phase 1a Route ============
[05/04 15:28:16   1143s] (I)       Started Phase 1a ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 32
[05/04 15:28:16   1143s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Usage: 27730 = (11159 H, 16571 V) = (1.53% H, 2.33% V) = (1.866e+04um H, 2.771e+04um V)
[05/04 15:28:16   1143s] (I)       
[05/04 15:28:16   1143s] (I)       ============  Phase 1b Route ============
[05/04 15:28:16   1143s] (I)       Started Phase 1b ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Usage: 27721 = (11149 H, 16572 V) = (1.53% H, 2.33% V) = (1.864e+04um H, 2.771e+04um V)
[05/04 15:28:16   1143s] (I)       
[05/04 15:28:16   1143s] (I)       earlyGlobalRoute overflow of layer group 2: 0.10% H + 0.03% V. EstWL: 4.634951e+04um
[05/04 15:28:16   1143s] (I)       ============  Phase 1c Route ============
[05/04 15:28:16   1143s] (I)       Started Phase 1c ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:16   1143s] (I)       Started Two Level Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Usage: 27801 = (11217 H, 16584 V) = (1.54% H, 2.34% V) = (1.875e+04um H, 2.773e+04um V)
[05/04 15:28:16   1143s] (I)       
[05/04 15:28:16   1143s] (I)       ============  Phase 1d Route ============
[05/04 15:28:16   1143s] (I)       Started Phase 1d ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Finished Phase 1d ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Usage: 27866 = (11255 H, 16611 V) = (1.54% H, 2.34% V) = (1.882e+04um H, 2.777e+04um V)
[05/04 15:28:16   1143s] (I)       
[05/04 15:28:16   1143s] (I)       ============  Phase 1e Route ============
[05/04 15:28:16   1143s] (I)       Started Phase 1e ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:16   1143s] (I)       Usage: 27866 = (11255 H, 16611 V) = (1.54% H, 2.34% V) = (1.882e+04um H, 2.777e+04um V)
[05/04 15:28:16   1143s] (I)       
[05/04 15:28:16   1143s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.02% V. EstWL: 4.659195e+04um
[05/04 15:28:16   1143s] [NR-eGR] 
[05/04 15:28:16   1143s] (I)       ============  Phase 1f Route ============
[05/04 15:28:16   1143s] (I)       Started Phase 1f ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Phase 1f ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 27836 = (11345 H, 16491 V) = (1.55% H, 2.32% V) = (1.897e+04um H, 2.757e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] (I)       ============  Phase 1g Route ============
[05/04 15:28:17   1143s] (I)       Started Post Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Post Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 27703 = (11210 H, 16493 V) = (1.54% H, 2.32% V) = (1.874e+04um H, 2.758e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] (I)       numNets=116  numFullyRipUpNets=50  numPartialRipUpNets=50 routedWL=6783
[05/04 15:28:17   1143s] [NR-eGR] Create a new net group with 50 nets and layer range [3, 6]
[05/04 15:28:17   1143s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Running layer assignment with 1 threads
[05/04 15:28:17   1143s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Started Build MST ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Generate topology with single threads
[05/04 15:28:17   1143s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       total 2D Cap : 1475563 = (624890 H, 850673 V)
[05/04 15:28:17   1143s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 8]
[05/04 15:28:17   1143s] (I)       ============  Phase 1a Route ============
[05/04 15:28:17   1143s] (I)       Started Phase 1a ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:28:17   1143s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 28182 = (11467 H, 16715 V) = (1.84% H, 1.96% V) = (1.917e+04um H, 2.795e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] (I)       ============  Phase 1b Route ============
[05/04 15:28:17   1143s] (I)       Started Phase 1b ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 28182 = (11467 H, 16715 V) = (1.84% H, 1.96% V) = (1.917e+04um H, 2.795e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] (I)       earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 4.712030e+04um
[05/04 15:28:17   1143s] (I)       ============  Phase 1c Route ============
[05/04 15:28:17   1143s] (I)       Started Phase 1c ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:17   1143s] (I)       Started Two Level Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 28182 = (11467 H, 16715 V) = (1.84% H, 1.96% V) = (1.917e+04um H, 2.795e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] (I)       ============  Phase 1d Route ============
[05/04 15:28:17   1143s] (I)       Started Phase 1d ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 28182 = (11467 H, 16715 V) = (1.84% H, 1.96% V) = (1.917e+04um H, 2.795e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] (I)       ============  Phase 1e Route ============
[05/04 15:28:17   1143s] (I)       Started Phase 1e ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 28182 = (11467 H, 16715 V) = (1.84% H, 1.96% V) = (1.917e+04um H, 2.795e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 4.712030e+04um
[05/04 15:28:17   1143s] [NR-eGR] 
[05/04 15:28:17   1143s] (I)       ============  Phase 1f Route ============
[05/04 15:28:17   1143s] (I)       Started Phase 1f ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 28182 = (11467 H, 16715 V) = (1.84% H, 1.96% V) = (1.917e+04um H, 2.795e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] (I)       ============  Phase 1g Route ============
[05/04 15:28:17   1143s] (I)       Started Post Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 28180 = (11465 H, 16715 V) = (1.83% H, 1.96% V) = (1.917e+04um H, 2.795e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[05/04 15:28:17   1143s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 10]
[05/04 15:28:17   1143s] (I)       Started Build MST ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Generate topology with single threads
[05/04 15:28:17   1143s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       total 2D Cap : 2378641 = (1087715 H, 1290926 V)
[05/04 15:28:17   1143s] [NR-eGR] Layer group 4: route 50 net(s) in layer range [3, 6]
[05/04 15:28:17   1143s] (I)       ============  Phase 1a Route ============
[05/04 15:28:17   1143s] (I)       Started Phase 1a ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/04 15:28:17   1143s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 41220 = (17292 H, 23928 V) = (1.59% H, 1.85% V) = (2.891e+04um H, 4.001e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] (I)       ============  Phase 1b Route ============
[05/04 15:28:17   1143s] (I)       Started Phase 1b ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 41220 = (17292 H, 23928 V) = (1.59% H, 1.85% V) = (2.891e+04um H, 4.001e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] (I)       earlyGlobalRoute overflow of layer group 4: 0.03% H + 0.00% V. EstWL: 6.891984e+04um
[05/04 15:28:17   1143s] (I)       ============  Phase 1c Route ============
[05/04 15:28:17   1143s] (I)       Started Phase 1c ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:17   1143s] (I)       Started Two Level Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 41220 = (17292 H, 23928 V) = (1.59% H, 1.85% V) = (2.891e+04um H, 4.001e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] (I)       ============  Phase 1d Route ============
[05/04 15:28:17   1143s] (I)       Started Phase 1d ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 41222 = (17312 H, 23910 V) = (1.59% H, 1.85% V) = (2.895e+04um H, 3.998e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] (I)       ============  Phase 1e Route ============
[05/04 15:28:17   1143s] (I)       Started Phase 1e ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1143s] (I)       Usage: 41222 = (17312 H, 23910 V) = (1.59% H, 1.85% V) = (2.895e+04um H, 3.998e+04um V)
[05/04 15:28:17   1143s] (I)       
[05/04 15:28:17   1143s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 6.892318e+04um
[05/04 15:28:17   1143s] [NR-eGR] 
[05/04 15:28:17   1143s] (I)       ============  Phase 1f Route ============
[05/04 15:28:17   1143s] (I)       Started Phase 1f ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1f ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 41219 = (17311 H, 23908 V) = (1.59% H, 1.85% V) = (2.894e+04um H, 3.997e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       ============  Phase 1g Route ============
[05/04 15:28:17   1144s] (I)       Started Post Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Post Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 41162 = (17279 H, 23883 V) = (1.59% H, 1.85% V) = (2.889e+04um H, 3.993e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       numNets=50  numFullyRipUpNets=47  numPartialRipUpNets=47 routedWL=1437
[05/04 15:28:17   1144s] [NR-eGR] Create a new net group with 47 nets and layer range [3, 8]
[05/04 15:28:17   1144s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Running layer assignment with 1 threads
[05/04 15:28:17   1144s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Started Build MST ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Generate topology with single threads
[05/04 15:28:17   1144s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       total 2D Cap : 1701071 = (775395 H, 925676 V)
[05/04 15:28:17   1144s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [5, 10]
[05/04 15:28:17   1144s] (I)       ============  Phase 1a Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1a ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:28:17   1144s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 41641 = (17536 H, 24105 V) = (2.26% H, 2.60% V) = (2.932e+04um H, 4.030e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       ============  Phase 1b Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1b ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 41641 = (17536 H, 24105 V) = (2.26% H, 2.60% V) = (2.932e+04um H, 4.030e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       earlyGlobalRoute overflow of layer group 5: 0.01% H + 0.00% V. EstWL: 6.962375e+04um
[05/04 15:28:17   1144s] (I)       ============  Phase 1c Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1c ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:17   1144s] (I)       Started Two Level Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 41641 = (17536 H, 24105 V) = (2.26% H, 2.60% V) = (2.932e+04um H, 4.030e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       ============  Phase 1d Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1d ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 41641 = (17536 H, 24105 V) = (2.26% H, 2.60% V) = (2.932e+04um H, 4.030e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       ============  Phase 1e Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1e ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 41641 = (17536 H, 24105 V) = (2.26% H, 2.60% V) = (2.932e+04um H, 4.030e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.01% H + 0.00% V. EstWL: 6.962375e+04um
[05/04 15:28:17   1144s] [NR-eGR] 
[05/04 15:28:17   1144s] (I)       ============  Phase 1f Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1f ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 41641 = (17536 H, 24105 V) = (2.26% H, 2.60% V) = (2.932e+04um H, 4.030e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       ============  Phase 1g Route ============
[05/04 15:28:17   1144s] (I)       Started Post Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 41639 = (17534 H, 24105 V) = (2.26% H, 2.60% V) = (2.932e+04um H, 4.030e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=477
[05/04 15:28:17   1144s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Running layer assignment with 1 threads
[05/04 15:28:17   1144s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Started Build MST ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Generate topology with single threads
[05/04 15:28:17   1144s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       total 2D Cap : 2923248 = (1358636 H, 1564612 V)
[05/04 15:28:17   1144s] [NR-eGR] Layer group 6: route 47 net(s) in layer range [3, 8]
[05/04 15:28:17   1144s] (I)       ============  Phase 1a Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1a ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:28:17   1144s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 53199 = (22938 H, 30261 V) = (1.69% H, 1.93% V) = (3.835e+04um H, 5.060e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       ============  Phase 1b Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1b ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 53199 = (22938 H, 30261 V) = (1.69% H, 1.93% V) = (3.835e+04um H, 5.060e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       earlyGlobalRoute overflow of layer group 6: 0.08% H + 0.00% V. EstWL: 8.894873e+04um
[05/04 15:28:17   1144s] (I)       ============  Phase 1c Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1c ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:17   1144s] (I)       Started Two Level Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 53200 = (22938 H, 30262 V) = (1.69% H, 1.93% V) = (3.835e+04um H, 5.060e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       ============  Phase 1d Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1d ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 53225 = (22940 H, 30285 V) = (1.69% H, 1.94% V) = (3.836e+04um H, 5.064e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       ============  Phase 1e Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1e ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 53225 = (22940 H, 30285 V) = (1.69% H, 1.94% V) = (3.836e+04um H, 5.064e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] [NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.05% H + 0.00% V. EstWL: 8.899220e+04um
[05/04 15:28:17   1144s] [NR-eGR] 
[05/04 15:28:17   1144s] (I)       ============  Phase 1f Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1f ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1f ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 53235 = (22939 H, 30296 V) = (1.69% H, 1.94% V) = (3.835e+04um H, 5.065e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       ============  Phase 1g Route ============
[05/04 15:28:17   1144s] (I)       Started Post Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Post Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 53174 = (22927 H, 30247 V) = (1.69% H, 1.93% V) = (3.833e+04um H, 5.057e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       numNets=47  numFullyRipUpNets=47  numPartialRipUpNets=47 routedWL=0
[05/04 15:28:17   1144s] [NR-eGR] Create a new net group with 47 nets and layer range [3, 10]
[05/04 15:28:17   1144s] (I)       Started Build MST ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Generate topology with single threads
[05/04 15:28:17   1144s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       total 2D Cap : 3147208 = (1508144 H, 1639064 V)
[05/04 15:28:17   1144s] [NR-eGR] Layer group 7: route 47 net(s) in layer range [3, 10]
[05/04 15:28:17   1144s] (I)       ============  Phase 1a Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1a ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:28:17   1144s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 64734 = (28331 H, 36403 V) = (1.88% H, 2.22% V) = (4.737e+04um H, 6.087e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       ============  Phase 1b Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1b ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 64734 = (28331 H, 36403 V) = (1.88% H, 2.22% V) = (4.737e+04um H, 6.087e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       earlyGlobalRoute overflow of layer group 7: 0.02% H + 0.00% V. EstWL: 1.082352e+05um
[05/04 15:28:17   1144s] (I)       ============  Phase 1c Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1c ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:17   1144s] (I)       Started Two Level Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 64734 = (28331 H, 36403 V) = (1.88% H, 2.22% V) = (4.737e+04um H, 6.087e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       ============  Phase 1d Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1d ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 64737 = (28332 H, 36405 V) = (1.88% H, 2.22% V) = (4.737e+04um H, 6.087e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       ============  Phase 1e Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1e ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 64737 = (28332 H, 36405 V) = (1.88% H, 2.22% V) = (4.737e+04um H, 6.087e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] [NR-eGR] earlyGlobalRoute overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 1.082403e+05um
[05/04 15:28:17   1144s] [NR-eGR] 
[05/04 15:28:17   1144s] (I)       ============  Phase 1f Route ============
[05/04 15:28:17   1144s] (I)       Started Phase 1f ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 64737 = (28332 H, 36405 V) = (1.88% H, 2.22% V) = (4.737e+04um H, 6.087e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       ============  Phase 1g Route ============
[05/04 15:28:17   1144s] (I)       Started Post Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Finished Post Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:17   1144s] (I)       Usage: 64699 = (28320 H, 36379 V) = (1.88% H, 2.22% V) = (4.735e+04um H, 6.083e+04um V)
[05/04 15:28:17   1144s] (I)       
[05/04 15:28:17   1144s] (I)       numNets=47  numFullyRipUpNets=0  numPartialRipUpNets=3 routedWL=10815
[05/04 15:28:17   1144s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 10]
[05/04 15:28:18   1144s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Running layer assignment with 1 threads
[05/04 15:28:18   1144s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Started Build MST ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Generate topology with single threads
[05/04 15:28:18   1144s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       total 2D Cap : 4600921 = (1508144 H, 3092777 V)
[05/04 15:28:18   1144s] [NR-eGR] Layer group 8: route 3 net(s) in layer range [2, 10]
[05/04 15:28:18   1144s] (I)       ============  Phase 1a Route ============
[05/04 15:28:18   1144s] (I)       Started Phase 1a ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/04 15:28:18   1144s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Usage: 66112 = (28902 H, 37210 V) = (1.92% H, 1.20% V) = (4.832e+04um H, 6.222e+04um V)
[05/04 15:28:18   1144s] (I)       
[05/04 15:28:18   1144s] (I)       ============  Phase 1b Route ============
[05/04 15:28:18   1144s] (I)       Started Phase 1b ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Usage: 66112 = (28902 H, 37210 V) = (1.92% H, 1.20% V) = (4.832e+04um H, 6.222e+04um V)
[05/04 15:28:18   1144s] (I)       
[05/04 15:28:18   1144s] (I)       earlyGlobalRoute overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 1.105393e+05um
[05/04 15:28:18   1144s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[05/04 15:28:18   1144s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:28:18   1144s] (I)       ============  Phase 1c Route ============
[05/04 15:28:18   1144s] (I)       Started Phase 1c ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Level2 Grid: 99 x 89
[05/04 15:28:18   1144s] (I)       Started Two Level Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Usage: 66112 = (28902 H, 37210 V) = (1.92% H, 1.20% V) = (4.832e+04um H, 6.222e+04um V)
[05/04 15:28:18   1144s] (I)       
[05/04 15:28:18   1144s] (I)       ============  Phase 1d Route ============
[05/04 15:28:18   1144s] (I)       Started Phase 1d ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Usage: 66112 = (28902 H, 37210 V) = (1.92% H, 1.20% V) = (4.832e+04um H, 6.222e+04um V)
[05/04 15:28:18   1144s] (I)       
[05/04 15:28:18   1144s] (I)       ============  Phase 1e Route ============
[05/04 15:28:18   1144s] (I)       Started Phase 1e ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Usage: 66112 = (28902 H, 37210 V) = (1.92% H, 1.20% V) = (4.832e+04um H, 6.222e+04um V)
[05/04 15:28:18   1144s] (I)       
[05/04 15:28:18   1144s] [NR-eGR] earlyGlobalRoute overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 1.105393e+05um
[05/04 15:28:18   1144s] [NR-eGR] 
[05/04 15:28:18   1144s] (I)       ============  Phase 1f Route ============
[05/04 15:28:18   1144s] (I)       Started Phase 1f ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Usage: 66112 = (28902 H, 37210 V) = (1.92% H, 1.20% V) = (4.832e+04um H, 6.222e+04um V)
[05/04 15:28:18   1144s] (I)       
[05/04 15:28:18   1144s] (I)       ============  Phase 1g Route ============
[05/04 15:28:18   1144s] (I)       Started Post Routing ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Usage: 66112 = (28902 H, 37210 V) = (1.92% H, 1.20% V) = (4.832e+04um H, 6.222e+04um V)
[05/04 15:28:18   1144s] (I)       
[05/04 15:28:18   1144s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Running layer assignment with 1 threads
[05/04 15:28:18   1144s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       
[05/04 15:28:18   1144s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:28:18   1144s] [NR-eGR]                        OverCon           OverCon            
[05/04 15:28:18   1144s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/04 15:28:18   1144s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/04 15:28:18   1144s] [NR-eGR] ---------------------------------------------------------------
[05/04 15:28:18   1144s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:18   1144s] [NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:18   1144s] [NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:18   1144s] [NR-eGR]      M4  (4)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:18   1144s] [NR-eGR]      M5  (5)        32( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/04 15:28:18   1144s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:18   1144s] [NR-eGR]      M7  (7)       167( 0.08%)         5( 0.00%)   ( 0.08%) 
[05/04 15:28:18   1144s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:18   1144s] [NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:18   1144s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:28:18   1144s] [NR-eGR] ---------------------------------------------------------------
[05/04 15:28:18   1144s] [NR-eGR] Total              205( 0.01%)         5( 0.00%)   ( 0.02%) 
[05/04 15:28:18   1144s] [NR-eGR] 
[05/04 15:28:18   1144s] (I)       Finished Global Routing ( CPU: 1.67 sec, Real: 1.68 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       total 2D Cap : 4624117 = (1516536 H, 3107581 V)
[05/04 15:28:18   1144s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/04 15:28:18   1144s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/04 15:28:18   1144s] (I)       ============= track Assignment ============
[05/04 15:28:18   1144s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Started Greedy Track Assignment ( Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/04 15:28:18   1144s] (I)       Running track assignment with 1 threads
[05/04 15:28:18   1144s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] (I)       Run Multi-thread track assignment
[05/04 15:28:18   1144s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2155.61 MB )
[05/04 15:28:18   1144s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:28:18   1144s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181250
[05/04 15:28:18   1144s] [NR-eGR]     M2  (2V) length: 2.741120e+05um, number of vias: 243684
[05/04 15:28:18   1144s] [NR-eGR]     M3  (3H) length: 3.204675e+05um, number of vias: 79241
[05/04 15:28:18   1144s] [NR-eGR]     M4  (4V) length: 1.719864e+05um, number of vias: 18436
[05/04 15:28:18   1144s] [NR-eGR]     M5  (5H) length: 1.123013e+05um, number of vias: 5582
[05/04 15:28:18   1144s] [NR-eGR]     M6  (6V) length: 8.672990e+04um, number of vias: 2418
[05/04 15:28:18   1144s] [NR-eGR]     M7  (7H) length: 4.956471e+04um, number of vias: 406
[05/04 15:28:18   1144s] [NR-eGR]     M8  (8V) length: 7.352775e+03um, number of vias: 181
[05/04 15:28:18   1144s] [NR-eGR]     M9  (9H) length: 6.705761e+03um, number of vias: 2
[05/04 15:28:18   1144s] [NR-eGR]   MRDL (10V) length: 6.300400e+02um, number of vias: 0
[05/04 15:28:18   1144s] [NR-eGR] Total length: 1.029850e+06um, number of vias: 531200
[05/04 15:28:18   1144s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:28:18   1144s] [NR-eGR] Total eGR-routed clock nets wire length: 4.652938e+04um 
[05/04 15:28:18   1144s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:28:18   1144s] [NR-eGR] Report for selected net(s) only.
[05/04 15:28:18   1144s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5692
[05/04 15:28:18   1144s] [NR-eGR]     M2  (2V) length: 3.291926e+03um, number of vias: 6268
[05/04 15:28:18   1144s] [NR-eGR]     M3  (3H) length: 1.175097e+04um, number of vias: 4537
[05/04 15:28:18   1144s] [NR-eGR]     M4  (4V) length: 1.475205e+04um, number of vias: 629
[05/04 15:28:18   1144s] [NR-eGR]     M5  (5H) length: 6.471400e+03um, number of vias: 315
[05/04 15:28:18   1144s] [NR-eGR]     M6  (6V) length: 9.802781e+03um, number of vias: 58
[05/04 15:28:18   1144s] [NR-eGR]     M7  (7H) length: 4.382150e+02um, number of vias: 34
[05/04 15:28:18   1144s] [NR-eGR]     M8  (8V) length: 2.204000e+01um, number of vias: 0
[05/04 15:28:18   1144s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[05/04 15:28:18   1144s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/04 15:28:18   1144s] [NR-eGR] Total length: 4.652938e+04um, number of vias: 17533
[05/04 15:28:18   1144s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:28:18   1144s] [NR-eGR] Total routed clock nets wire length: 4.652938e+04um, number of vias: 17533
[05/04 15:28:18   1144s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:28:18   1145s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.64 sec, Real: 2.63 sec, Curr Mem: 2118.61 MB )
[05/04 15:28:18   1145s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ/.rgfMlgoMe
[05/04 15:28:18   1145s]       Early Global Route - eGR->NR step done. (took cpu=0:00:02.8 real=0:00:02.8)
[05/04 15:28:18   1145s]     Routing using eGR in eGR->NR Step done.
[05/04 15:28:18   1145s]     Routing using NR in eGR->NR Step...
[05/04 15:28:18   1145s] 
[05/04 15:28:18   1145s] CCOPT: Preparing to route 236 clock nets with NanoRoute.
[05/04 15:28:18   1145s]   116 nets are default rule and 120 are CTS_RULE.
[05/04 15:28:18   1145s]   Removed pre-existing routes for 236 nets.
[05/04 15:28:18   1145s]   Preferred NanoRoute mode settings: Current
[05/04 15:28:18   1145s] -drouteEndIteration 0
[05/04 15:28:18   1145s] -droutePostRouteSpreadWire auto
[05/04 15:28:18   1145s] -routeWithViaOnlyForStandardCellPin false
[05/04 15:28:18   1145s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/04 15:28:18   1145s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/04 15:28:18   1145s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/04 15:28:18   1145s]       Clock detailed routing...
[05/04 15:28:18   1145s]         NanoRoute...
[05/04 15:28:18   1145s] % Begin globalDetailRoute (date=05/04 15:28:18, mem=1757.6M)
[05/04 15:28:18   1145s] 
[05/04 15:28:18   1145s] globalDetailRoute
[05/04 15:28:18   1145s] 
[05/04 15:28:18   1145s] #setNanoRouteMode -drouteAutoStop false
[05/04 15:28:18   1145s] #setNanoRouteMode -drouteEndIteration 5
[05/04 15:28:18   1145s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[05/04 15:28:18   1145s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[05/04 15:28:18   1145s] #setNanoRouteMode -routeSelectedNetOnly true
[05/04 15:28:18   1145s] #setNanoRouteMode -routeWithEco true
[05/04 15:28:18   1145s] #setNanoRouteMode -routeWithSiDriven false
[05/04 15:28:18   1145s] #setNanoRouteMode -routeWithTimingDriven false
[05/04 15:28:18   1145s] #setNanoRouteMode -routeWithViaOnlyForMacroCellPin "false"
[05/04 15:28:18   1145s] #setNanoRouteMode -routeWithViaOnlyForStandardCellPin "1:1"
[05/04 15:28:18   1145s] ### Time Record (globalDetailRoute) is installed.
[05/04 15:28:18   1145s] #Start globalDetailRoute on Thu May  4 15:28:18 2023
[05/04 15:28:18   1145s] #
[05/04 15:28:18   1145s] ### Time Record (Pre Callback) is installed.
[05/04 15:28:19   1145s] ### Time Record (Pre Callback) is uninstalled.
[05/04 15:28:19   1145s] ### Time Record (DB Import) is installed.
[05/04 15:28:19   1145s] ### Time Record (Timing Data Generation) is installed.
[05/04 15:28:19   1145s] ### Time Record (Timing Data Generation) is uninstalled.
[05/04 15:28:19   1145s] ### info: trigger incremental rule import ( 1 new NDR ).
[05/04 15:28:19   1145s] ### info: trigger incremental via import ( 67 new vias ).
[05/04 15:28:19   1145s] ### info: trigger incremental reloading library data ( #rule = 1 #via = 67 ).
[05/04 15:28:19   1145s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/04 15:28:19   1146s] ### Net info: total nets: 53227
[05/04 15:28:19   1146s] ### Net info: dirty nets: 236
[05/04 15:28:19   1146s] ### Net info: marked as disconnected nets: 0
[05/04 15:28:20   1146s] #num needed restored net=0
[05/04 15:28:20   1146s] #need_extraction net=0 (total=53227)
[05/04 15:28:20   1146s] ### Net info: fully routed nets: 0
[05/04 15:28:20   1146s] ### Net info: trivial (< 2 pins) nets: 3274
[05/04 15:28:20   1146s] ### Net info: unrouted nets: 49953
[05/04 15:28:20   1146s] ### Net info: re-extraction nets: 0
[05/04 15:28:20   1146s] ### Net info: selected nets: 236
[05/04 15:28:20   1146s] ### Net info: ignored nets: 0
[05/04 15:28:20   1146s] ### Net info: skip routing nets: 0
[05/04 15:28:20   1147s] ### Time Record (DB Import) is uninstalled.
[05/04 15:28:20   1147s] #NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
[05/04 15:28:20   1147s] #RTESIG:78da8d933d4fc330108699f915a7b4439068e2f347736644626c81aa30b058a575a3aa69
[05/04 15:28:20   1147s] #       1c12a7827f8f8181a5ade3f51ebd7ef49e3d1abf3e2c20419de174d231250cc27cc11923
[05/04 15:28:20   1147s] #       5e4c500b9da33661f4729f5c8fc68f4f4b1412b6abaab390be3b57dd42dfd9163aebfdae
[05/04 15:28:20   1147s] #       2e6ffe18ce19284877b5b7a56d4f235a806ffb4b29923824de35ae72e5570269e7db303c
[05/04 15:28:20   1147s] #       892a9a42f26b7599234951794d225c1bd44294adfbc34908992862fe2884006499663f07
[05/04 15:28:20   1147s] #       d26de556fe0c59f0a817ca101287b81a00090549ee0f4dbeab6b77ec3be3eda1318a9194
[05/04 15:28:20   1147s] #       66d57b97d9b5cd9acd676637bdb1fbbd351febf9fced39cfda723bab4a378b148d8ae3ff
[05/04 15:28:20   1147s] #       46ced7a828981c45248c188f964d4ac799e9809c02e305522187407ad0a34422167ee01d
[05/04 15:28:20   1147s] #       9ec5aebe016ea51e85
[05/04 15:28:20   1147s] #
[05/04 15:28:20   1147s] #Skip comparing routing design signature in db-snapshot flow
[05/04 15:28:20   1147s] #RTESIG:78da8d93bd4ec330144699798aabb4439068e2eb9fc46644626c81aa30b058a175a2aa69
[05/04 15:28:20   1147s] #       1c12a782b7c7c0c0d2d4f17a8f3e1fdf4f9ecd5f1fd610a14a305bf444308db05a534224
[05/04 15:28:20   1147s] #       cd17a8984a51693f7ab98fae67f3c7a70d320e6551f706e2776beb5b187ad3416f9cdb37
[05/04 15:28:20   1147s] #       d5cd1f43290101f1be71a632dd79443170dd7029854b0a91b3adad6df51541dcbbce0fcf
[05/04 15:28:20   1147s] #       a2426610fd5a5de6249741792599bfd6abf928d30cc7b310129687fc9131064812457e0e
[05/04 15:28:20   1147s] #       c4656d0b3742e634e885dc8784212a26404c4094ba639bee9bc69e865e3b736cb5209273
[05/04 15:28:20   1147s] #       5d0cce26666b9276f79998dda0cde160f4c776b57a7b4e93ae2a977565978145a3a0f8df
[05/04 15:28:20   1147s] #       c8f81a85f426271608cb384eaa1725a1c156a45061269b90936378d332e7532035f17992
[05/04 15:28:20   1147s] #       f8af7a87a3d8d53762ac2b35
[05/04 15:28:20   1147s] #
[05/04 15:28:20   1147s] ### Time Record (Global Routing) is installed.
[05/04 15:28:20   1147s] ### Time Record (Global Routing) is uninstalled.
[05/04 15:28:21   1147s] ### Time Record (Data Preparation) is installed.
[05/04 15:28:21   1147s] #Start routing data preparation on Thu May  4 15:28:21 2023
[05/04 15:28:21   1147s] #
[05/04 15:28:21   1147s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
[05/04 15:28:21   1147s] #Minimum voltage of a net in the design = 0.000.
[05/04 15:28:21   1147s] #Maximum voltage of a net in the design = 0.950.
[05/04 15:28:21   1147s] #Voltage range [0.000 - 0.000] has 581 nets.
[05/04 15:28:21   1147s] #Voltage range [0.000 - 0.750] has 49981 nets.
[05/04 15:28:21   1147s] #Voltage range [0.750 - 0.750] has 2 nets.
[05/04 15:28:21   1147s] #Voltage range [0.000 - 0.950] has 2658 nets.
[05/04 15:28:21   1147s] #Voltage range [0.750 - 0.950] has 5 nets.
[05/04 15:28:21   1147s] ### Time Record (Cell Pin Access) is installed.
[05/04 15:28:21   1147s] #Rebuild pin access data for design.
[05/04 15:28:21   1147s] #Initial pin access analysis.
[05/04 15:28:21   1148s] #Detail pin access analysis.
[05/04 15:28:27   1153s] ### Time Record (Cell Pin Access) is uninstalled.
[05/04 15:28:27   1153s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[05/04 15:28:27   1153s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[05/04 15:28:27   1153s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/04 15:28:27   1153s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/04 15:28:27   1153s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/04 15:28:27   1153s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/04 15:28:27   1153s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/04 15:28:27   1153s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/04 15:28:27   1153s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[05/04 15:28:27   1153s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[05/04 15:28:27   1154s] #Regenerating Ggrids automatically.
[05/04 15:28:27   1154s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[05/04 15:28:27   1154s] #Using automatically generated G-grids.
[05/04 15:28:27   1154s] #Done routing data preparation.
[05/04 15:28:27   1154s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1876.55 (MB), peak = 2057.32 (MB)
[05/04 15:28:27   1154s] ### Time Record (Data Preparation) is uninstalled.
[05/04 15:28:27   1154s] ### Time Record (Special Wire Merging) is installed.
[05/04 15:28:27   1154s] #Merging special wires: starts on Thu May  4 15:28:27 2023 with memory = 1878.58 (MB), peak = 2057.32 (MB)
[05/04 15:28:27   1154s] #
[05/04 15:28:27   1154s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:27   1154s] ### Time Record (Special Wire Merging) is uninstalled.
[05/04 15:28:27   1154s] #
[05/04 15:28:27   1154s] #Connectivity extraction summary:
[05/04 15:28:27   1154s] #236 (6.72%) nets are without wires.
[05/04 15:28:27   1154s] #3274 nets are fixed|skipped|trivial (not extracted).
[05/04 15:28:27   1154s] #Total number of nets = 3510.
[05/04 15:28:27   1154s] ### Total number of dirty nets = 300.
[05/04 15:28:27   1154s] #
[05/04 15:28:28   1154s] #Start instance access analysis using 1 thread...
[05/04 15:28:28   1154s] ### Time Record (Instance Pin Access) is installed.
[05/04 15:28:29   1155s] #0 instance pins are hard to access
[05/04 15:28:29   1155s] #Instance access analysis statistics:
[05/04 15:28:29   1155s] #Cpu time = 00:00:01
[05/04 15:28:29   1155s] #Elapsed time = 00:00:01
[05/04 15:28:29   1155s] #Increased memory = 6.87 (MB)
[05/04 15:28:29   1155s] #Total memory = 1886.73 (MB)
[05/04 15:28:29   1155s] #Peak memory = 2057.32 (MB)
[05/04 15:28:29   1155s] ### Time Record (Instance Pin Access) is uninstalled.
[05/04 15:28:29   1155s] #reading routing guides ......
[05/04 15:28:29   1155s] #
[05/04 15:28:29   1155s] #Finished routing data preparation on Thu May  4 15:28:29 2023
[05/04 15:28:29   1155s] #
[05/04 15:28:29   1155s] #Cpu time = 00:00:08
[05/04 15:28:29   1155s] #Elapsed time = 00:00:08
[05/04 15:28:29   1155s] #Increased memory = 95.58 (MB)
[05/04 15:28:29   1155s] #Total memory = 1886.76 (MB)
[05/04 15:28:29   1155s] #Peak memory = 2057.32 (MB)
[05/04 15:28:29   1155s] #
[05/04 15:28:29   1155s] ### Time Record (Global Routing) is installed.
[05/04 15:28:29   1155s] #
[05/04 15:28:29   1155s] #Start global routing on Thu May  4 15:28:29 2023
[05/04 15:28:29   1155s] #
[05/04 15:28:29   1155s] #
[05/04 15:28:29   1155s] #Start global routing initialization on Thu May  4 15:28:29 2023
[05/04 15:28:29   1155s] #
[05/04 15:28:29   1155s] #Number of eco nets is 0
[05/04 15:28:29   1155s] #
[05/04 15:28:29   1155s] #Start global routing data preparation on Thu May  4 15:28:29 2023
[05/04 15:28:29   1155s] #
[05/04 15:28:29   1156s] ### build_merged_routing_blockage_rect_list starts on Thu May  4 15:28:29 2023 with memory = 1887.02 (MB), peak = 2057.32 (MB)
[05/04 15:28:29   1156s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:29   1156s] #Start routing resource analysis on Thu May  4 15:28:29 2023
[05/04 15:28:29   1156s] #
[05/04 15:28:29   1156s] ### init_is_bin_blocked starts on Thu May  4 15:28:29 2023 with memory = 1887.07 (MB), peak = 2057.32 (MB)
[05/04 15:28:29   1156s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:29   1156s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu May  4 15:28:29 2023 with memory = 1892.42 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1156s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:30   1156s] ### adjust_flow_cap starts on Thu May  4 15:28:30 2023 with memory = 1893.00 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1156s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:30   1156s] ### adjust_partial_route_blockage starts on Thu May  4 15:28:30 2023 with memory = 1893.00 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1156s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:30   1156s] ### set_via_blocked starts on Thu May  4 15:28:30 2023 with memory = 1893.00 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1156s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:30   1156s] ### copy_flow starts on Thu May  4 15:28:30 2023 with memory = 1893.00 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1156s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:30   1156s] #Routing resource analysis is done on Thu May  4 15:28:30 2023
[05/04 15:28:30   1156s] #
[05/04 15:28:30   1156s] ### report_flow_cap starts on Thu May  4 15:28:30 2023 with memory = 1893.02 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1156s] #  Resource Analysis:
[05/04 15:28:30   1156s] #
[05/04 15:28:30   1156s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/04 15:28:30   1156s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/04 15:28:30   1156s] #  --------------------------------------------------------------
[05/04 15:28:30   1156s] #  M1             H        3004        1864       29666    58.38%
[05/04 15:28:30   1156s] #  M2             V        3344        2050       29666    37.67%
[05/04 15:28:30   1156s] #  M3             H        1503         931       29666    37.66%
[05/04 15:28:30   1156s] #  M4             V        1671        1026       29666    37.97%
[05/04 15:28:30   1156s] #  M5             H         752         464       29666    37.47%
[05/04 15:28:30   1156s] #  M6             V        1348           0       29666     0.25%
[05/04 15:28:30   1156s] #  M7             H         560          48       29666     0.08%
[05/04 15:28:30   1156s] #  M8             V         617          57       29666     1.77%
[05/04 15:28:30   1156s] #  M9             H         304           0       29666     0.00%
[05/04 15:28:30   1156s] #  MRDL           V         164           0       29666     9.89%
[05/04 15:28:30   1156s] #  --------------------------------------------------------------
[05/04 15:28:30   1156s] #  Total                  13268      20.71%      296660    22.11%
[05/04 15:28:30   1156s] #
[05/04 15:28:30   1156s] #  116 nets (0.22%) with 1 preferred extra spacing.
[05/04 15:28:30   1156s] #
[05/04 15:28:30   1156s] #
[05/04 15:28:30   1156s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:30   1156s] ### analyze_m2_tracks starts on Thu May  4 15:28:30 2023 with memory = 1893.02 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1156s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:30   1156s] ### report_initial_resource starts on Thu May  4 15:28:30 2023 with memory = 1893.02 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1156s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:30   1156s] ### mark_pg_pins_accessibility starts on Thu May  4 15:28:30 2023 with memory = 1893.03 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1157s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:30   1157s] ### set_net_region starts on Thu May  4 15:28:30 2023 with memory = 1893.03 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1157s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:30   1157s] #
[05/04 15:28:30   1157s] #Global routing data preparation is done on Thu May  4 15:28:30 2023
[05/04 15:28:30   1157s] #
[05/04 15:28:30   1157s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1893.03 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1157s] #
[05/04 15:28:30   1157s] ### prepare_level starts on Thu May  4 15:28:30 2023 with memory = 1893.05 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1157s] #Routing guide is on.
[05/04 15:28:30   1157s] ### init level 1 starts on Thu May  4 15:28:30 2023 with memory = 1893.06 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1157s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/04 15:28:30   1157s] ### Level 1 hgrid = 182 X 163
[05/04 15:28:30   1157s] ### init level 2 starts on Thu May  4 15:28:30 2023 with memory = 1893.39 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1157s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:30   1157s] ### Level 2 hgrid = 46 X 41
[05/04 15:28:30   1157s] ### prepare_level_flow starts on Thu May  4 15:28:30 2023 with memory = 1894.80 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1157s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:30   1157s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:30   1157s] #
[05/04 15:28:30   1157s] #Global routing initialization is done on Thu May  4 15:28:30 2023
[05/04 15:28:30   1157s] #
[05/04 15:28:30   1157s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1894.80 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1157s] #
[05/04 15:28:30   1157s] ### init_flow_edge starts on Thu May  4 15:28:30 2023 with memory = 1894.84 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1157s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:30   1157s] #start global routing iteration 1...
[05/04 15:28:30   1157s] ### init_flow_edge starts on Thu May  4 15:28:30 2023 with memory = 1896.88 (MB), peak = 2057.32 (MB)
[05/04 15:28:30   1157s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:30   1157s] ### routing at level 2 (topmost level) iter 0
[05/04 15:28:31   1157s] ### measure_qor starts on Thu May  4 15:28:31 2023 with memory = 1900.96 (MB), peak = 2057.32 (MB)
[05/04 15:28:31   1157s] ### measure_congestion starts on Thu May  4 15:28:31 2023 with memory = 1900.96 (MB), peak = 2057.32 (MB)
[05/04 15:28:31   1157s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:31   1157s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:31   1157s] ### routing at level 2 (topmost level) iter 1
[05/04 15:28:31   1157s] ### measure_qor starts on Thu May  4 15:28:31 2023 with memory = 1901.45 (MB), peak = 2057.32 (MB)
[05/04 15:28:31   1157s] ### measure_congestion starts on Thu May  4 15:28:31 2023 with memory = 1901.45 (MB), peak = 2057.32 (MB)
[05/04 15:28:31   1157s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:31   1158s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:31   1158s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1901.45 (MB), peak = 2057.32 (MB)
[05/04 15:28:31   1158s] #
[05/04 15:28:31   1158s] ### Time Record (Track Assignment) is installed.
[05/04 15:28:31   1158s] #
[05/04 15:28:31   1158s] #Start Track Assignment in HTA flow.
[05/04 15:28:31   1158s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[05/04 15:28:32   1158s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[05/04 15:28:32   1158s] #Complete Track Assignment.
[05/04 15:28:32   1158s] #
[05/04 15:28:32   1158s] ### Time Record (Track Assignment) is uninstalled.
[05/04 15:28:32   1158s] #start global routing iteration 2...
[05/04 15:28:32   1158s] ### routing at level 1 iter 0 for 0 hboxes
[05/04 15:28:32   1159s] ### measure_qor starts on Thu May  4 15:28:32 2023 with memory = 1912.27 (MB), peak = 2057.32 (MB)
[05/04 15:28:32   1159s] ### measure_congestion starts on Thu May  4 15:28:32 2023 with memory = 1912.27 (MB), peak = 2057.32 (MB)
[05/04 15:28:32   1159s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1159s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1159s] ### measure_congestion starts on Thu May  4 15:28:33 2023 with memory = 1912.27 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1159s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1159s] ### routing at level 1 iter 1 for 0 hboxes
[05/04 15:28:33   1160s] ### measure_qor starts on Thu May  4 15:28:33 2023 with memory = 1914.11 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] ### measure_congestion starts on Thu May  4 15:28:33 2023 with memory = 1914.11 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1914.11 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] #
[05/04 15:28:33   1160s] ### route_end starts on Thu May  4 15:28:33 2023 with memory = 1914.12 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] #
[05/04 15:28:33   1160s] #Total number of trivial nets (e.g. < 2 pins) = 3274 (skipped).
[05/04 15:28:33   1160s] #Total number of selected nets for routing = 236.
[05/04 15:28:33   1160s] #Total number of unselected nets (but routable) for routing = 49717 (skipped).
[05/04 15:28:33   1160s] #Total number of nets in the design = 53227.
[05/04 15:28:33   1160s] #
[05/04 15:28:33   1160s] #49717 skipped nets do not have any wires.
[05/04 15:28:33   1160s] #236 routable nets have only global wires.
[05/04 15:28:33   1160s] #236 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/04 15:28:33   1160s] #
[05/04 15:28:33   1160s] #Routed net constraints summary:
[05/04 15:28:33   1160s] #----------------------------------------------------------------------------
[05/04 15:28:33   1160s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[05/04 15:28:33   1160s] #----------------------------------------------------------------------------
[05/04 15:28:33   1160s] #      Default                116            0              0               0  
[05/04 15:28:33   1160s] #     CTS_RULE                  0          120            120               0  
[05/04 15:28:33   1160s] #----------------------------------------------------------------------------
[05/04 15:28:33   1160s] #        Total                116          120            120               0  
[05/04 15:28:33   1160s] #----------------------------------------------------------------------------
[05/04 15:28:33   1160s] #
[05/04 15:28:33   1160s] #Routing constraints summary of the whole design:
[05/04 15:28:33   1160s] #----------------------------------------------------------------------------
[05/04 15:28:33   1160s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[05/04 15:28:33   1160s] #----------------------------------------------------------------------------
[05/04 15:28:33   1160s] #      Default                116            1              0           49716  
[05/04 15:28:33   1160s] #     CTS_RULE                  0          120            120               0  
[05/04 15:28:33   1160s] #----------------------------------------------------------------------------
[05/04 15:28:33   1160s] #        Total                116          121            120           49716  
[05/04 15:28:33   1160s] #----------------------------------------------------------------------------
[05/04 15:28:33   1160s] #
[05/04 15:28:33   1160s] ### cal_base_flow starts on Thu May  4 15:28:33 2023 with memory = 1914.13 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] ### init_flow_edge starts on Thu May  4 15:28:33 2023 with memory = 1914.13 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] ### cal_flow starts on Thu May  4 15:28:33 2023 with memory = 1914.13 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] ### report_overcon starts on Thu May  4 15:28:33 2023 with memory = 1914.15 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] #
[05/04 15:28:33   1160s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/04 15:28:33   1160s] #
[05/04 15:28:33   1160s] #                 OverCon       OverCon       OverCon          
[05/04 15:28:33   1160s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[05/04 15:28:33   1160s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[05/04 15:28:33   1160s] #  --------------------------------------------------------------------------
[05/04 15:28:33   1160s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.62  
[05/04 15:28:33   1160s] #  M2            1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)     0.05  
[05/04 15:28:33   1160s] #  M3            5(0.03%)      0(0.00%)      0(0.00%)   (0.03%)     0.05  
[05/04 15:28:33   1160s] #  M4            2(0.01%)      0(0.00%)      0(0.00%)   (0.01%)     0.06  
[05/04 15:28:33   1160s] #  M5            6(0.03%)      0(0.00%)      0(0.00%)   (0.03%)     0.07  
[05/04 15:28:33   1160s] #  M6            1(0.00%)      3(0.01%)      0(0.00%)   (0.01%)     0.05  
[05/04 15:28:33   1160s] #  M7            0(0.00%)      2(0.01%)      1(0.00%)   (0.01%)     0.02  
[05/04 15:28:33   1160s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/04 15:28:33   1160s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/04 15:28:33   1160s] #  MRDL          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/04 15:28:33   1160s] #  --------------------------------------------------------------------------
[05/04 15:28:33   1160s] #     Total     15(0.01%)      5(0.00%)      1(0.00%)   (0.01%)
[05/04 15:28:33   1160s] #
[05/04 15:28:33   1160s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[05/04 15:28:33   1160s] #  Overflow after GR: 0.01% H + 0.00% V
[05/04 15:28:33   1160s] #
[05/04 15:28:33   1160s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] ### cal_base_flow starts on Thu May  4 15:28:33 2023 with memory = 1914.16 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] ### init_flow_edge starts on Thu May  4 15:28:33 2023 with memory = 1914.16 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] ### cal_flow starts on Thu May  4 15:28:33 2023 with memory = 1914.16 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] ### export_cong_map starts on Thu May  4 15:28:33 2023 with memory = 1914.16 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] ### PDZT_Export::export_cong_map starts on Thu May  4 15:28:33 2023 with memory = 1914.16 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] ### import_cong_map starts on Thu May  4 15:28:33 2023 with memory = 1914.17 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] ### update starts on Thu May  4 15:28:33 2023 with memory = 1914.17 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] #Complete Global Routing.
[05/04 15:28:33   1160s] #Total number of nets with non-default rule or having extra spacing = 236
[05/04 15:28:33   1160s] #Total wire length = 45580 um.
[05/04 15:28:33   1160s] #Total half perimeter of net bounding box = 30938 um.
[05/04 15:28:33   1160s] #Total wire length on LAYER M1 = 0 um.
[05/04 15:28:33   1160s] #Total wire length on LAYER M2 = 2843 um.
[05/04 15:28:33   1160s] #Total wire length on LAYER M3 = 11425 um.
[05/04 15:28:33   1160s] #Total wire length on LAYER M4 = 14631 um.
[05/04 15:28:33   1160s] #Total wire length on LAYER M5 = 6400 um.
[05/04 15:28:33   1160s] #Total wire length on LAYER M6 = 9784 um.
[05/04 15:28:33   1160s] #Total wire length on LAYER M7 = 485 um.
[05/04 15:28:33   1160s] #Total wire length on LAYER M8 = 10 um.
[05/04 15:28:33   1160s] #Total wire length on LAYER M9 = 0 um.
[05/04 15:28:33   1160s] #Total wire length on LAYER MRDL = 0 um.
[05/04 15:28:33   1160s] #Total number of vias = 12735
[05/04 15:28:33   1160s] #Up-Via Summary (total 12735):
[05/04 15:28:33   1160s] #           
[05/04 15:28:33   1160s] #-----------------------
[05/04 15:28:33   1160s] # M1               5630
[05/04 15:28:33   1160s] # M2               3534
[05/04 15:28:33   1160s] # M3               2620
[05/04 15:28:33   1160s] # M4                545
[05/04 15:28:33   1160s] # M5                319
[05/04 15:28:33   1160s] # M6                 53
[05/04 15:28:33   1160s] # M7                 34
[05/04 15:28:33   1160s] #-----------------------
[05/04 15:28:33   1160s] #                 12735 
[05/04 15:28:33   1160s] #
[05/04 15:28:33   1160s] #Total number of involved priority nets 236
[05/04 15:28:33   1160s] #Maximum src to sink distance for priority net 722.9
[05/04 15:28:33   1160s] #Average of max src_to_sink distance for priority net 121.7
[05/04 15:28:33   1160s] #Average of ave src_to_sink distance for priority net 95.5
[05/04 15:28:33   1160s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] ### report_overcon starts on Thu May  4 15:28:33 2023 with memory = 1914.20 (MB), peak = 2057.32 (MB)
[05/04 15:28:33   1160s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:33   1160s] ### report_overcon starts on Thu May  4 15:28:33 2023 with memory = 1914.20 (MB), peak = 2057.32 (MB)
[05/04 15:28:34   1160s] #Max overcon = 5 tracks.
[05/04 15:28:34   1160s] #Total overcon = 0.01%.
[05/04 15:28:34   1160s] #Worst layer Gcell overcon rate = 0.03%.
[05/04 15:28:34   1160s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:34   1160s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:28:34   1160s] #
[05/04 15:28:34   1160s] #Global routing statistics:
[05/04 15:28:34   1160s] #Cpu time = 00:00:05
[05/04 15:28:34   1160s] #Elapsed time = 00:00:05
[05/04 15:28:34   1160s] #Increased memory = 27.44 (MB)
[05/04 15:28:34   1160s] #Total memory = 1914.20 (MB)
[05/04 15:28:34   1160s] #Peak memory = 2057.32 (MB)
[05/04 15:28:34   1160s] #
[05/04 15:28:34   1160s] #Finished global routing on Thu May  4 15:28:34 2023
[05/04 15:28:34   1160s] #
[05/04 15:28:34   1160s] #
[05/04 15:28:34   1160s] ### Time Record (Global Routing) is uninstalled.
[05/04 15:28:34   1160s] ### Time Record (Track Assignment) is installed.
[05/04 15:28:34   1160s] #reading routing guides ......
[05/04 15:28:34   1160s] ### Time Record (Track Assignment) is uninstalled.
[05/04 15:28:34   1160s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1901.71 (MB), peak = 2057.32 (MB)
[05/04 15:28:34   1160s] ### Time Record (Track Assignment) is installed.
[05/04 15:28:34   1160s] #Start Track Assignment.
[05/04 15:28:35   1161s] #Done with 2310 horizontal wires in 2 hboxes and 2567 vertical wires in 2 hboxes.
[05/04 15:28:35   1162s] #Done with 2199 horizontal wires in 2 hboxes and 2488 vertical wires in 2 hboxes.
[05/04 15:28:35   1162s] #Complete Track Assignment.
[05/04 15:28:35   1162s] #Total number of nets with non-default rule or having extra spacing = 236
[05/04 15:28:35   1162s] #Total wire length = 48426 um.
[05/04 15:28:35   1162s] #Total half perimeter of net bounding box = 30938 um.
[05/04 15:28:35   1162s] #Total wire length on LAYER M1 = 2665 um.
[05/04 15:28:35   1162s] #Total wire length on LAYER M2 = 2748 um.
[05/04 15:28:35   1162s] #Total wire length on LAYER M3 = 11199 um.
[05/04 15:28:35   1162s] #Total wire length on LAYER M4 = 14954 um.
[05/04 15:28:35   1162s] #Total wire length on LAYER M5 = 6533 um.
[05/04 15:28:35   1162s] #Total wire length on LAYER M6 = 9808 um.
[05/04 15:28:35   1162s] #Total wire length on LAYER M7 = 486 um.
[05/04 15:28:35   1162s] #Total wire length on LAYER M8 = 34 um.
[05/04 15:28:35   1162s] #Total wire length on LAYER M9 = 0 um.
[05/04 15:28:35   1162s] #Total wire length on LAYER MRDL = 0 um.
[05/04 15:28:35   1162s] #Total number of vias = 12735
[05/04 15:28:35   1162s] #Up-Via Summary (total 12735):
[05/04 15:28:35   1162s] #           
[05/04 15:28:35   1162s] #-----------------------
[05/04 15:28:35   1162s] # M1               5630
[05/04 15:28:35   1162s] # M2               3534
[05/04 15:28:35   1162s] # M3               2620
[05/04 15:28:35   1162s] # M4                545
[05/04 15:28:35   1162s] # M5                319
[05/04 15:28:35   1162s] # M6                 53
[05/04 15:28:35   1162s] # M7                 34
[05/04 15:28:35   1162s] #-----------------------
[05/04 15:28:35   1162s] #                 12735 
[05/04 15:28:35   1162s] #
[05/04 15:28:35   1162s] ### Time Record (Track Assignment) is uninstalled.
[05/04 15:28:35   1162s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1923.84 (MB), peak = 2057.32 (MB)
[05/04 15:28:35   1162s] #
[05/04 15:28:35   1162s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/04 15:28:35   1162s] #Cpu time = 00:00:15
[05/04 15:28:35   1162s] #Elapsed time = 00:00:15
[05/04 15:28:35   1162s] #Increased memory = 132.82 (MB)
[05/04 15:28:35   1162s] #Total memory = 1923.85 (MB)
[05/04 15:28:35   1162s] #Peak memory = 2057.32 (MB)
[05/04 15:28:36   1162s] ### Time Record (Detail Routing) is installed.
[05/04 15:28:36   1163s] ### max drc and si pitch = 31680 (15.84000 um) MT-safe pitch = 31680 (15.84000 um) patch pitch = 12004 ( 6.00200 um)
[05/04 15:28:37   1163s] #
[05/04 15:28:37   1163s] #Start Detail Routing..
[05/04 15:28:37   1163s] #start initial detail routing ...
[05/04 15:28:37   1163s] ### Design has 300 dirty nets
[05/04 15:29:27   1213s] # ECO: 13.2% of the total area was rechecked for DRC, and 49.0% required routing.
[05/04 15:29:27   1213s] #   number of violations = 5
[05/04 15:29:27   1213s] #
[05/04 15:29:27   1213s] #    By Layer and Type :
[05/04 15:29:27   1213s] #	          Short   Totals
[05/04 15:29:27   1213s] #	M1            0        0
[05/04 15:29:27   1213s] #	M2            0        0
[05/04 15:29:27   1213s] #	M3            0        0
[05/04 15:29:27   1213s] #	M4            5        5
[05/04 15:29:27   1213s] #	Totals        5        5
[05/04 15:29:27   1213s] #cpu time = 00:00:50, elapsed time = 00:00:50, memory = 2007.54 (MB), peak = 2057.32 (MB)
[05/04 15:29:27   1213s] #start 1st optimization iteration ...
[05/04 15:29:27   1213s] #   number of violations = 0
[05/04 15:29:27   1213s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2006.83 (MB), peak = 2057.32 (MB)
[05/04 15:29:27   1213s] #Complete Detail Routing.
[05/04 15:29:27   1213s] #Total number of nets with non-default rule or having extra spacing = 236
[05/04 15:29:27   1213s] #Total wire length = 47365 um.
[05/04 15:29:27   1213s] #Total half perimeter of net bounding box = 30938 um.
[05/04 15:29:27   1213s] #Total wire length on LAYER M1 = 2 um.
[05/04 15:29:27   1213s] #Total wire length on LAYER M2 = 809 um.
[05/04 15:29:27   1213s] #Total wire length on LAYER M3 = 12794 um.
[05/04 15:29:27   1213s] #Total wire length on LAYER M4 = 16897 um.
[05/04 15:29:27   1213s] #Total wire length on LAYER M5 = 6447 um.
[05/04 15:29:27   1213s] #Total wire length on LAYER M6 = 9878 um.
[05/04 15:29:27   1213s] #Total wire length on LAYER M7 = 497 um.
[05/04 15:29:27   1213s] #Total wire length on LAYER M8 = 40 um.
[05/04 15:29:27   1213s] #Total wire length on LAYER M9 = 0 um.
[05/04 15:29:27   1213s] #Total wire length on LAYER MRDL = 0 um.
[05/04 15:29:27   1213s] #Total number of vias = 16883
[05/04 15:29:27   1213s] #Up-Via Summary (total 16883):
[05/04 15:29:27   1213s] #           
[05/04 15:29:27   1213s] #-----------------------
[05/04 15:29:27   1213s] # M1               5638
[05/04 15:29:27   1213s] # M2               5429
[05/04 15:29:27   1213s] # M3               4720
[05/04 15:29:27   1213s] # M4                633
[05/04 15:29:27   1213s] # M5                369
[05/04 15:29:27   1213s] # M6                 60
[05/04 15:29:27   1213s] # M7                 34
[05/04 15:29:27   1213s] #-----------------------
[05/04 15:29:27   1213s] #                 16883 
[05/04 15:29:27   1213s] #
[05/04 15:29:27   1213s] #Total number of DRC violations = 0
[05/04 15:29:27   1214s] ### Time Record (Detail Routing) is uninstalled.
[05/04 15:29:27   1214s] #Cpu time = 00:00:52
[05/04 15:29:27   1214s] #Elapsed time = 00:00:51
[05/04 15:29:27   1214s] #Increased memory = -11.92 (MB)
[05/04 15:29:27   1214s] #Total memory = 1911.94 (MB)
[05/04 15:29:27   1214s] #Peak memory = 2057.32 (MB)
[05/04 15:29:27   1214s] #detailRoute Statistics:
[05/04 15:29:27   1214s] #Cpu time = 00:00:52
[05/04 15:29:27   1214s] #Elapsed time = 00:00:51
[05/04 15:29:27   1214s] #Increased memory = -11.92 (MB)
[05/04 15:29:27   1214s] #Total memory = 1911.94 (MB)
[05/04 15:29:27   1214s] #Peak memory = 2057.32 (MB)
[05/04 15:29:27   1214s] #Skip updating routing design signature in db-snapshot flow
[05/04 15:29:27   1214s] ### Time Record (DB Export) is installed.
[05/04 15:29:27   1214s] Extracting standard cell pins and blockage ...... 
[05/04 15:29:27   1214s] Pin and blockage extraction finished
[05/04 15:29:28   1214s] ### Time Record (DB Export) is uninstalled.
[05/04 15:29:28   1214s] ### Time Record (Post Callback) is installed.
[05/04 15:29:28   1214s] ### Time Record (Post Callback) is uninstalled.
[05/04 15:29:28   1214s] #
[05/04 15:29:28   1214s] #globalDetailRoute statistics:
[05/04 15:29:28   1214s] #Cpu time = 00:01:09
[05/04 15:29:28   1214s] #Elapsed time = 00:01:09
[05/04 15:29:28   1214s] #Increased memory = 114.73 (MB)
[05/04 15:29:28   1214s] #Total memory = 1872.41 (MB)
[05/04 15:29:28   1214s] #Peak memory = 2057.32 (MB)
[05/04 15:29:28   1214s] #Number of warnings = 2
[05/04 15:29:28   1214s] #Total number of warnings = 6
[05/04 15:29:28   1214s] #Number of fails = 0
[05/04 15:29:28   1214s] #Total number of fails = 0
[05/04 15:29:28   1214s] #Complete globalDetailRoute on Thu May  4 15:29:28 2023
[05/04 15:29:28   1214s] #
[05/04 15:29:28   1214s] ### Time Record (globalDetailRoute) is uninstalled.
[05/04 15:29:28   1214s] ### 
[05/04 15:29:28   1214s] ###   Scalability Statistics
[05/04 15:29:28   1214s] ### 
[05/04 15:29:28   1214s] ### --------------------------------+----------------+----------------+----------------+
[05/04 15:29:28   1214s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/04 15:29:28   1214s] ### --------------------------------+----------------+----------------+----------------+
[05/04 15:29:28   1214s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/04 15:29:28   1214s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/04 15:29:28   1214s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/04 15:29:28   1214s] ###   DB Import                     |        00:00:02|        00:00:02|             1.0|
[05/04 15:29:28   1214s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/04 15:29:28   1214s] ###   Cell Pin Access               |        00:00:06|        00:00:06|             1.0|
[05/04 15:29:28   1214s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[05/04 15:29:28   1214s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/04 15:29:28   1214s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/04 15:29:28   1214s] ###   Global Routing                |        00:00:04|        00:00:04|             1.0|
[05/04 15:29:28   1214s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[05/04 15:29:28   1214s] ###   Detail Routing                |        00:00:51|        00:00:51|             1.0|
[05/04 15:29:28   1214s] ###   Entire Command                |        00:01:09|        00:01:09|             1.0|
[05/04 15:29:28   1214s] ### --------------------------------+----------------+----------------+----------------+
[05/04 15:29:28   1214s] ### 
[05/04 15:29:28   1214s] % End globalDetailRoute (date=05/04 15:29:28, total cpu=0:01:09, real=0:01:10, peak res=2029.9M, current mem=1872.5M)
[05/04 15:29:28   1214s]         NanoRoute done. (took cpu=0:01:09 real=0:01:09)
[05/04 15:29:28   1214s]       Clock detailed routing done.
[05/04 15:29:28   1214s] Checking guided vs. routed lengths for 236 nets...
[05/04 15:29:28   1214s] 
[05/04 15:29:28   1214s]       
[05/04 15:29:28   1214s]       Guided max path lengths
[05/04 15:29:28   1214s]       =======================
[05/04 15:29:28   1214s]       
[05/04 15:29:28   1214s]       ---------------------------------------
[05/04 15:29:28   1214s]       From (um)    To (um)    Number of paths
[05/04 15:29:28   1214s]       ---------------------------------------
[05/04 15:29:28   1214s]          0.000     100.000          121
[05/04 15:29:28   1214s]        100.000     200.000           87
[05/04 15:29:28   1214s]        200.000     300.000           11
[05/04 15:29:28   1214s]        300.000     400.000            4
[05/04 15:29:28   1214s]        400.000     500.000            7
[05/04 15:29:28   1214s]        500.000     600.000            3
[05/04 15:29:28   1214s]        600.000     700.000            1
[05/04 15:29:28   1214s]        700.000     800.000            2
[05/04 15:29:28   1214s]       ---------------------------------------
[05/04 15:29:28   1214s]       
[05/04 15:29:28   1214s]       Deviation of routing from guided max path lengths
[05/04 15:29:28   1214s]       =================================================
[05/04 15:29:28   1214s]       
[05/04 15:29:28   1214s]       --------------------------------------
[05/04 15:29:28   1214s]       From (%)    To (%)     Number of paths
[05/04 15:29:28   1214s]       --------------------------------------
[05/04 15:29:28   1214s]       below         0.000           95
[05/04 15:29:28   1214s]         0.000      10.000          117
[05/04 15:29:28   1214s]        10.000      20.000           16
[05/04 15:29:28   1214s]        20.000      30.000            2
[05/04 15:29:28   1214s]        30.000      40.000            2
[05/04 15:29:28   1214s]        40.000      50.000            2
[05/04 15:29:28   1214s]        50.000      60.000            1
[05/04 15:29:28   1214s]        60.000      70.000            0
[05/04 15:29:28   1214s]        70.000      80.000            0
[05/04 15:29:28   1214s]        80.000      90.000            0
[05/04 15:29:28   1214s]        90.000     100.000            1
[05/04 15:29:28   1214s]       --------------------------------------
[05/04 15:29:28   1214s]       
[05/04 15:29:28   1214s] 
[05/04 15:29:28   1214s]     Top 10 notable deviations of routed length from guided length
[05/04 15:29:28   1214s]     =============================================================
[05/04 15:29:28   1214s] 
[05/04 15:29:28   1214s]     Net I_SDRAM_TOP/I_SDRAM_IF/CTS_34 (33 terminals)
[05/04 15:29:28   1214s]     Guided length:  max path =    46.968um, total =   129.200um
[05/04 15:29:28   1214s]     Routed length:  max path =    53.352um, total =   155.916um
[05/04 15:29:28   1214s]     Deviation:      max path =    13.592%,  total =    20.678%
[05/04 15:29:28   1214s] 
[05/04 15:29:28   1214s]     Net CTS_2 (45 terminals)
[05/04 15:29:28   1214s]     Guided length:  max path =   537.347um, total =  1624.898um
[05/04 15:29:28   1214s]     Routed length:  max path =   645.392um, total =  1704.549um
[05/04 15:29:28   1214s]     Deviation:      max path =    20.107%,  total =     4.902%
[05/04 15:29:28   1214s] 
[05/04 15:29:28   1214s]     Net I_SDRAM_TOP/I_SDRAM_IF/CTS_5 (100 terminals)
[05/04 15:29:28   1214s]     Guided length:  max path =    84.666um, total =   398.236um
[05/04 15:29:28   1214s]     Routed length:  max path =    99.560um, total =   443.620um
[05/04 15:29:28   1214s]     Deviation:      max path =    17.591%,  total =    11.396%
[05/04 15:29:28   1214s] 
[05/04 15:29:28   1214s]     Net I_BLENDER_0/CTS_4 (100 terminals)
[05/04 15:29:28   1214s]     Guided length:  max path =    78.736um, total =   334.549um
[05/04 15:29:28   1214s]     Routed length:  max path =    80.970um, total =   390.612um
[05/04 15:29:28   1214s]     Deviation:      max path =     2.837%,  total =    16.758%
[05/04 15:29:28   1214s] 
[05/04 15:29:28   1214s]     Net sd_DQ_out[15] (2 terminals)
[05/04 15:29:28   1214s]     Guided length:  max path =   145.616um, total =   145.616um
[05/04 15:29:28   1214s]     Routed length:  max path =   167.361um, total =   167.879um
[05/04 15:29:28   1214s]     Deviation:      max path =    14.933%,  total =    15.289%
[05/04 15:29:28   1214s] 
[05/04 15:29:28   1214s]     Net I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_net23121 (10 terminals)
[05/04 15:29:28   1214s]     Guided length:  max path =    32.376um, total =    48.032um
[05/04 15:29:28   1214s]     Routed length:  max path =    37.088um, total =    49.907um
[05/04 15:29:28   1214s]     Deviation:      max path =    14.554%,  total =     3.904%
[05/04 15:29:28   1214s] 
[05/04 15:29:28   1214s]     Net I_BLENDER_1/CTS_10 (94 terminals)
[05/04 15:29:28   1214s]     Guided length:  max path =   117.344um, total =   340.480um
[05/04 15:29:28   1214s]     Routed length:  max path =   112.747um, total =   389.333um
[05/04 15:29:28   1214s]     Deviation:      max path =    -3.918%,  total =    14.348%
[05/04 15:29:28   1214s] 
[05/04 15:29:28   1214s]     Net sd_DQ_out[19] (2 terminals)
[05/04 15:29:28   1214s]     Guided length:  max path =    73.568um, total =    73.568um
[05/04 15:29:28   1214s]     Routed length:  max path =    83.153um, total =    83.671um
[05/04 15:29:28   1214s]     Deviation:      max path =    13.029%,  total =    13.733%
[05/04 15:29:28   1214s] 
[05/04 15:29:28   1214s]     Net I_SDRAM_TOP/I_SDRAM_IF/CTS_17 (92 terminals)
[05/04 15:29:28   1214s]     Guided length:  max path =    95.002um, total =   367.684um
[05/04 15:29:28   1214s]     Routed length:  max path =    96.824um, total =   417.967um
[05/04 15:29:28   1214s]     Deviation:      max path =     1.918%,  total =    13.676%
[05/04 15:29:28   1214s] 
[05/04 15:29:28   1214s]     Net I_SDRAM_TOP/I_SDRAM_IF/CTS_3 (98 terminals)
[05/04 15:29:28   1214s]     Guided length:  max path =   135.886um, total =   407.510um
[05/04 15:29:28   1214s]     Routed length:  max path =   138.131um, total =   459.629um
[05/04 15:29:28   1214s]     Deviation:      max path =     1.652%,  total =    12.790%
[05/04 15:29:28   1214s] 
[05/04 15:29:28   1214s] Set FIXED routing status on 236 net(s)
[05/04 15:29:28   1214s] Set FIXED placed status on 232 instance(s)
[05/04 15:29:28   1214s]       Route Remaining Unrouted Nets...
[05/04 15:29:28   1214s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/04 15:29:28   1214s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2242.9M
[05/04 15:29:28   1214s] All LLGs are deleted
[05/04 15:29:28   1214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2242.9M
[05/04 15:29:28   1214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.021, MEM:2234.1M
[05/04 15:29:28   1214s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.021, MEM:2234.1M
[05/04 15:29:28   1214s] ### Creating LA Mngr. totSessionCpu=0:20:15 mem=2234.1M
[05/04 15:29:28   1214s] LayerId::1 widthSet size::4
[05/04 15:29:28   1214s] LayerId::2 widthSet size::4
[05/04 15:29:28   1214s] LayerId::3 widthSet size::5
[05/04 15:29:28   1214s] LayerId::4 widthSet size::5
[05/04 15:29:28   1214s] LayerId::5 widthSet size::5
[05/04 15:29:28   1214s] LayerId::6 widthSet size::5
[05/04 15:29:28   1214s] LayerId::7 widthSet size::5
[05/04 15:29:28   1214s] LayerId::8 widthSet size::5
[05/04 15:29:28   1214s] LayerId::9 widthSet size::4
[05/04 15:29:28   1214s] LayerId::10 widthSet size::2
[05/04 15:29:28   1214s] Updating RC grid for preRoute extraction ...
[05/04 15:29:28   1214s] Initializing multi-corner capacitance tables ... 
[05/04 15:29:28   1215s] Initializing multi-corner resistance tables ...
[05/04 15:29:28   1215s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.326605 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.889900 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/04 15:29:28   1215s] ### Creating LA Mngr, finished. totSessionCpu=0:20:15 mem=2231.1M
[05/04 15:29:28   1215s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2231.12 MB )
[05/04 15:29:28   1215s] (I)       Started Loading and Dumping File ( Curr Mem: 2231.12 MB )
[05/04 15:29:28   1215s] (I)       Reading DB...
[05/04 15:29:28   1215s] (I)       Read data from FE... (mem=2231.1M)
[05/04 15:29:28   1215s] (I)       Read nodes and places... (mem=2231.1M)
[05/04 15:29:28   1215s] (I)       Done Read nodes and places (cpu=0.070s, mem=2246.0M)
[05/04 15:29:28   1215s] (I)       Read nets... (mem=2246.0M)
[05/04 15:29:28   1215s] (I)       Done Read nets (cpu=0.190s, mem=2261.5M)
[05/04 15:29:28   1215s] (I)       Done Read data from FE (cpu=0.260s, mem=2261.5M)
[05/04 15:29:28   1215s] (I)       before initializing RouteDB syMemory usage = 2261.5 MB
[05/04 15:29:28   1215s] (I)       Honor MSV route constraint: false
[05/04 15:29:28   1215s] (I)       Maximum routing layer  : 127
[05/04 15:29:28   1215s] (I)       Minimum routing layer  : 2
[05/04 15:29:28   1215s] (I)       Supply scale factor H  : 1.00
[05/04 15:29:28   1215s] (I)       Supply scale factor V  : 1.00
[05/04 15:29:28   1215s] (I)       Tracks used by clock wire: 0
[05/04 15:29:28   1215s] (I)       Reverse direction      : 
[05/04 15:29:28   1215s] (I)       Honor partition pin guides: true
[05/04 15:29:28   1215s] (I)       Route selected nets only: false
[05/04 15:29:28   1215s] (I)       Route secondary PG pins: false
[05/04 15:29:28   1215s] (I)       Second PG max fanout   : 2147483647
[05/04 15:29:28   1215s] (I)       Apply function for special wires: true
[05/04 15:29:28   1215s] (I)       Layer by layer blockage reading: true
[05/04 15:29:28   1215s] (I)       Offset calculation fix : true
[05/04 15:29:28   1215s] (I)       Route stripe layer range: 
[05/04 15:29:28   1215s] (I)       Honor partition fences : 
[05/04 15:29:28   1215s] (I)       Honor partition pin    : 
[05/04 15:29:28   1215s] (I)       Honor partition fences with feedthrough: 
[05/04 15:29:28   1215s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:29:28   1215s] (I)       Use row-based GCell size
[05/04 15:29:28   1215s] (I)       Use row-based GCell align
[05/04 15:29:28   1215s] (I)       GCell unit size   : 1672
[05/04 15:29:28   1215s] (I)       GCell multiplier  : 1
[05/04 15:29:28   1215s] (I)       GCell row height  : 1672
[05/04 15:29:28   1215s] (I)       Actual row height : 1672
[05/04 15:29:28   1215s] (I)       GCell align ref   : 10032 10032
[05/04 15:29:28   1215s] [NR-eGR] Track table information for default rule: 
[05/04 15:29:28   1215s] [NR-eGR] M1 has no routable track
[05/04 15:29:28   1215s] [NR-eGR] M2 has single uniform track structure
[05/04 15:29:28   1215s] [NR-eGR] M3 has single uniform track structure
[05/04 15:29:28   1215s] [NR-eGR] M4 has single uniform track structure
[05/04 15:29:28   1215s] [NR-eGR] M5 has single uniform track structure
[05/04 15:29:28   1215s] [NR-eGR] M6 has single uniform track structure
[05/04 15:29:28   1215s] [NR-eGR] M7 has single uniform track structure
[05/04 15:29:28   1215s] [NR-eGR] M8 has single uniform track structure
[05/04 15:29:28   1215s] [NR-eGR] M9 has single uniform track structure
[05/04 15:29:28   1215s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:29:28   1215s] (I)       ===========================================================================
[05/04 15:29:28   1215s] (I)       == Report All Rule Vias ==
[05/04 15:29:28   1215s] (I)       ===========================================================================
[05/04 15:29:28   1215s] (I)        Via Rule : (Default)
[05/04 15:29:28   1215s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:29:28   1215s] (I)       ---------------------------------------------------------------------------
[05/04 15:29:28   1215s] (I)        1    4 : VIA12SQ                     1 : VIA12SQ_C                
[05/04 15:29:28   1215s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:29:28   1215s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:29:28   1215s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:29:28   1215s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:29:28   1215s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:29:28   1215s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:29:28   1215s] (I)        8   43 : VIA89_C                    44 : VIA89                    
[05/04 15:29:28   1215s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:29:28   1215s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:29:28   1215s] (I)       ===========================================================================
[05/04 15:29:28   1215s] (I)        Via Rule : CTS_RULE
[05/04 15:29:28   1215s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:29:28   1215s] (I)       ---------------------------------------------------------------------------
[05/04 15:29:28   1215s] (I)        1    1 : VIA12SQ_C                 438 : CTS_RULE_VIA12SQ_C_1x2_HV_N
[05/04 15:29:28   1215s] (I)        2  440 : CTS_RULE_VIA23SQ_C_VH     447 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/04 15:29:28   1215s] (I)        3  450 : CTS_RULE_VIA34SQ_C_HV     455 : CTS_RULE_VIA34SQ_C_1x2_HH_N
[05/04 15:29:28   1215s] (I)        4  457 : CTS_RULE_VIA45SQ_C_VH     460 : CTS_RULE_VIA45SQ_C_2x1_VV_E
[05/04 15:29:28   1215s] (I)        5  464 : CTS_RULE_VIA56SQ_C_HV     469 : CTS_RULE_VIA56SQ_C_1x2_HH_N
[05/04 15:29:28   1215s] (I)        6  471 : CTS_RULE_VIA67SQ_C_VH     474 : CTS_RULE_VIA67SQ_C_2x1_VV_E
[05/04 15:29:28   1215s] (I)        7  478 : CTS_RULE_VIA78SQ_C_HV     483 : CTS_RULE_VIA78SQ_C_1x2_HH_N
[05/04 15:29:28   1215s] (I)        8  485 : CTS_RULE_VIA89_C_VH       487 : CTS_RULE_VIA89_C_2x1_VH_E
[05/04 15:29:28   1215s] (I)        9   45 : VIA9RDL                   491 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/04 15:29:28   1215s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:29:28   1215s] (I)       ===========================================================================
[05/04 15:29:28   1215s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2261.50 MB )
[05/04 15:29:28   1215s] [NR-eGR] Read 96879 PG shapes
[05/04 15:29:28   1215s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2261.50 MB )
[05/04 15:29:28   1215s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:29:28   1215s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:29:28   1215s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:29:28   1215s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:29:28   1215s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:29:28   1215s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:29:28   1215s] [NR-eGR] Num Prerouted Nets = 236  Num Prerouted Wires = 19771
[05/04 15:29:29   1215s] (I)       readDataFromPlaceDB
[05/04 15:29:29   1215s] (I)       Read net information..
[05/04 15:29:29   1215s] [NR-eGR] Read numTotalNets=49951  numIgnoredNets=236
[05/04 15:29:29   1215s] (I)       Read testcase time = 0.030 seconds
[05/04 15:29:29   1215s] 
[05/04 15:29:29   1215s] (I)       early_global_route_priority property id does not exist.
[05/04 15:29:29   1215s] (I)       Start initializing grid graph
[05/04 15:29:29   1215s] (I)       End initializing grid graph
[05/04 15:29:29   1215s] (I)       Model blockages into capacity
[05/04 15:29:29   1215s] (I)       Read Num Blocks=119899  Num Prerouted Wires=19771  Num CS=0
[05/04 15:29:29   1215s] (I)       Started Modeling ( Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Started Modeling Layer 1 ( Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Started Modeling Layer 2 ( Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 8290
[05/04 15:29:29   1215s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Started Modeling Layer 3 ( Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 8110
[05/04 15:29:29   1215s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Started Modeling Layer 4 ( Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 2286
[05/04 15:29:29   1215s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Started Modeling Layer 5 ( Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 774
[05/04 15:29:29   1215s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Started Modeling Layer 6 ( Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 220
[05/04 15:29:29   1215s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Started Modeling Layer 7 ( Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 57
[05/04 15:29:29   1215s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Started Modeling Layer 8 ( Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 34
[05/04 15:29:29   1215s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Started Modeling Layer 9 ( Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:29:29   1215s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Started Modeling Layer 10 ( Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:29:29   1215s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       Finished Modeling ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 2272.50 MB )
[05/04 15:29:29   1215s] (I)       -- layer congestion ratio --
[05/04 15:29:29   1215s] (I)       Layer 1 : 0.100000
[05/04 15:29:29   1215s] (I)       Layer 2 : 0.700000
[05/04 15:29:29   1215s] (I)       Layer 3 : 0.700000
[05/04 15:29:29   1215s] (I)       Layer 4 : 0.700000
[05/04 15:29:29   1215s] (I)       Layer 5 : 0.700000
[05/04 15:29:29   1215s] (I)       Layer 6 : 0.700000
[05/04 15:29:29   1215s] (I)       Layer 7 : 0.700000
[05/04 15:29:29   1215s] (I)       Layer 8 : 0.700000
[05/04 15:29:29   1215s] (I)       Layer 9 : 0.700000
[05/04 15:29:29   1215s] (I)       Layer 10 : 0.700000
[05/04 15:29:29   1215s] (I)       ----------------------------
[05/04 15:29:29   1215s] (I)       Number of ignored nets = 236
[05/04 15:29:29   1215s] (I)       Number of fixed nets = 236.  Ignored: Yes
[05/04 15:29:29   1215s] (I)       Number of clock nets = 236.  Ignored: No
[05/04 15:29:29   1215s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:29:29   1215s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:29:29   1215s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:29:29   1215s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:29:29   1215s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:29:29   1215s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:29:29   1215s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:29:29   1215s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2272.5 MB
[05/04 15:29:29   1215s] (I)       Ndr track 0 does not exist
[05/04 15:29:29   1215s] (I)       Ndr track 0 does not exist
[05/04 15:29:29   1215s] (I)       Ndr track 0 does not exist
[05/04 15:29:29   1215s] (I)       Layer1  viaCost=200.00
[05/04 15:29:29   1215s] (I)       Layer2  viaCost=200.00
[05/04 15:29:29   1215s] (I)       Layer3  viaCost=100.00
[05/04 15:29:29   1215s] (I)       Layer4  viaCost=100.00
[05/04 15:29:29   1215s] (I)       Layer5  viaCost=100.00
[05/04 15:29:29   1215s] (I)       Layer6  viaCost=100.00
[05/04 15:29:29   1215s] (I)       Layer7  viaCost=100.00
[05/04 15:29:29   1215s] (I)       Layer8  viaCost=100.00
[05/04 15:29:29   1215s] (I)       Layer9  viaCost=300.00
[05/04 15:29:29   1215s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:29:29   1215s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:29:29   1215s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:29:29   1215s] (I)       Site width          :   152  (dbu)
[05/04 15:29:29   1215s] (I)       Row height          :  1672  (dbu)
[05/04 15:29:29   1215s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:29:29   1215s] (I)       GCell width         :  1672  (dbu)
[05/04 15:29:29   1215s] (I)       GCell height        :  1672  (dbu)
[05/04 15:29:29   1215s] (I)       Grid                :   491   443    10
[05/04 15:29:29   1215s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:29:29   1215s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:29:29   1215s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:29:29   1215s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:29:29   1215s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:29:29   1215s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:29:29   1215s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:29:29   1215s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:29:29   1215s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:29:29   1215s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:29:29   1215s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:29:29   1215s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:29:29   1215s] (I)       --------------------------------------------------------
[05/04 15:29:29   1215s] 
[05/04 15:29:29   1215s] [NR-eGR] ============ Routing rule table ============
[05/04 15:29:29   1215s] [NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 0 
[05/04 15:29:29   1215s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/04 15:29:29   1215s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:29:29   1215s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:29:29   1215s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:29:29   1215s] [NR-eGR] Rule id: 1  Nets: 0 
[05/04 15:29:29   1215s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/04 15:29:29   1215s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/04 15:29:29   1215s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/04 15:29:29   1215s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:29:29   1215s] [NR-eGR] Rule id: 2  Nets: 49715 
[05/04 15:29:29   1215s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:29:29   1215s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:29:29   1215s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:29:29   1215s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:29:29   1215s] [NR-eGR] ========================================
[05/04 15:29:29   1215s] [NR-eGR] 
[05/04 15:29:29   1215s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:29:29   1215s] (I)       blocked tracks on layer2 : = 1002989 / 2389542 (41.97%)
[05/04 15:29:29   1215s] (I)       blocked tracks on layer3 : = 475585 / 1195094 (39.79%)
[05/04 15:29:29   1215s] (I)       blocked tracks on layer4 : = 501940 / 1194771 (42.01%)
[05/04 15:29:29   1215s] (I)       blocked tracks on layer5 : = 246092 / 597056 (41.22%)
[05/04 15:29:29   1215s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:29:29   1215s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:29:29   1215s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:29:29   1215s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:29:29   1215s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:29:29   1215s] (I)       After initializing earlyGlobalRoute syMemory usage = 2281.2 MB
[05/04 15:29:29   1215s] (I)       Finished Loading and Dumping File ( CPU: 0.50 sec, Real: 0.50 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:29   1215s] (I)       Started Global Routing ( Curr Mem: 2281.21 MB )
[05/04 15:29:29   1215s] (I)       ============= Initialization =============
[05/04 15:29:29   1215s] (I)       totalPins=176274  totalGlobalPin=172783 (98.02%)
[05/04 15:29:29   1215s] (I)       Started Build MST ( Curr Mem: 2281.21 MB )
[05/04 15:29:29   1215s] (I)       Generate topology with single threads
[05/04 15:29:29   1215s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:29   1215s] (I)       total 2D Cap : 4559493 = (1494409 H, 3065084 V)
[05/04 15:29:29   1215s] [NR-eGR] Layer group 1: route 49715 net(s) in layer range [2, 10]
[05/04 15:29:29   1215s] (I)       ============  Phase 1a Route ============
[05/04 15:29:29   1215s] (I)       Started Phase 1a ( Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:29:29   1216s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Usage: 563586 = (275319 H, 288267 V) = (18.42% H, 9.40% V) = (4.603e+05um H, 4.820e+05um V)
[05/04 15:29:29   1216s] (I)       
[05/04 15:29:29   1216s] (I)       ============  Phase 1b Route ============
[05/04 15:29:29   1216s] (I)       Started Phase 1b ( Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Usage: 563901 = (275445 H, 288456 V) = (18.43% H, 9.41% V) = (4.605e+05um H, 4.823e+05um V)
[05/04 15:29:29   1216s] (I)       
[05/04 15:29:29   1216s] (I)       earlyGlobalRoute overflow of layer group 1: 0.82% H + 0.19% V. EstWL: 9.428425e+05um
[05/04 15:29:29   1216s] (I)       Congestion metric : 0.82%H 0.19%V, 1.01%HV
[05/04 15:29:29   1216s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:29:29   1216s] (I)       ============  Phase 1c Route ============
[05/04 15:29:29   1216s] (I)       Started Phase 1c ( Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Level2 Grid: 99 x 89
[05/04 15:29:29   1216s] (I)       Started Two Level Routing ( Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Finished Phase 1c ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Usage: 564210 = (275472 H, 288738 V) = (18.43% H, 9.42% V) = (4.606e+05um H, 4.828e+05um V)
[05/04 15:29:29   1216s] (I)       
[05/04 15:29:29   1216s] (I)       ============  Phase 1d Route ============
[05/04 15:29:29   1216s] (I)       Started Phase 1d ( Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Usage: 564211 = (275479 H, 288732 V) = (18.43% H, 9.42% V) = (4.606e+05um H, 4.828e+05um V)
[05/04 15:29:29   1216s] (I)       
[05/04 15:29:29   1216s] (I)       ============  Phase 1e Route ============
[05/04 15:29:29   1216s] (I)       Started Phase 1e ( Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Usage: 564211 = (275479 H, 288732 V) = (18.43% H, 9.42% V) = (4.606e+05um H, 4.828e+05um V)
[05/04 15:29:29   1216s] (I)       
[05/04 15:29:29   1216s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.66% H + 0.06% V. EstWL: 9.433608e+05um
[05/04 15:29:29   1216s] [NR-eGR] 
[05/04 15:29:29   1216s] (I)       Current Phase 1l[Initialization] ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:29   1216s] (I)       Running layer assignment with 1 threads
[05/04 15:29:30   1216s] (I)       Finished Phase 1l ( CPU: 0.40 sec, Real: 0.38 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:30   1216s] (I)       ============  Phase 1l Route ============
[05/04 15:29:30   1216s] (I)       
[05/04 15:29:30   1216s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:29:30   1216s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:29:30   1216s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:29:30   1216s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[05/04 15:29:30   1216s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:29:30   1216s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:29:30   1216s] [NR-eGR]      M2  (2)       200( 0.15%)        16( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[05/04 15:29:30   1216s] [NR-eGR]      M3  (3)      1467( 1.09%)       161( 0.12%)        40( 0.03%)         5( 0.00%)   ( 1.25%) 
[05/04 15:29:30   1216s] [NR-eGR]      M4  (4)        33( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/04 15:29:30   1216s] [NR-eGR]      M5  (5)       488( 0.36%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.36%) 
[05/04 15:29:30   1216s] [NR-eGR]      M6  (6)        54( 0.02%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/04 15:29:30   1216s] [NR-eGR]      M7  (7)       617( 0.30%)        10( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.31%) 
[05/04 15:29:30   1216s] [NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:29:30   1216s] [NR-eGR]      M9  (9)       144( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[05/04 15:29:30   1216s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:29:30   1216s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:29:30   1216s] [NR-eGR] Total             3004( 0.22%)       189( 0.01%)        40( 0.00%)         5( 0.00%)   ( 0.23%) 
[05/04 15:29:30   1216s] [NR-eGR] 
[05/04 15:29:30   1216s] (I)       Finished Global Routing ( CPU: 0.99 sec, Real: 0.99 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:30   1216s] (I)       total 2D Cap : 4581759 = (1501946 H, 3079813 V)
[05/04 15:29:30   1216s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.51% H + 0.00% V
[05/04 15:29:30   1216s] [NR-eGR] Overflow after earlyGlobalRoute 0.59% H + 0.00% V
[05/04 15:29:30   1216s] (I)       ============= track Assignment ============
[05/04 15:29:30   1216s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2281.21 MB )
[05/04 15:29:30   1216s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:30   1216s] (I)       Started Greedy Track Assignment ( Curr Mem: 2281.21 MB )
[05/04 15:29:30   1216s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/04 15:29:30   1216s] (I)       Running track assignment with 1 threads
[05/04 15:29:30   1216s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:30   1216s] (I)       Run Multi-thread track assignment
[05/04 15:29:30   1217s] (I)       Finished Greedy Track Assignment ( CPU: 0.67 sec, Real: 0.66 sec, Curr Mem: 2281.21 MB )
[05/04 15:29:31   1217s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:29:31   1217s] [NR-eGR]     M1  (1F) length: 1.627000e+00um, number of vias: 181743
[05/04 15:29:31   1217s] [NR-eGR]     M2  (2V) length: 2.780440e+05um, number of vias: 243654
[05/04 15:29:31   1217s] [NR-eGR]     M3  (3H) length: 3.227971e+05um, number of vias: 80019
[05/04 15:29:31   1217s] [NR-eGR]     M4  (4V) length: 1.753385e+05um, number of vias: 18582
[05/04 15:29:31   1217s] [NR-eGR]     M5  (5H) length: 1.130357e+05um, number of vias: 5719
[05/04 15:29:31   1217s] [NR-eGR]     M6  (6V) length: 8.555092e+04um, number of vias: 2442
[05/04 15:29:31   1217s] [NR-eGR]     M7  (7H) length: 5.029527e+04um, number of vias: 419
[05/04 15:29:31   1217s] [NR-eGR]     M8  (8V) length: 8.226890e+03um, number of vias: 172
[05/04 15:29:31   1217s] [NR-eGR]     M9  (9H) length: 6.366500e+03um, number of vias: 2
[05/04 15:29:31   1217s] [NR-eGR]   MRDL (10V) length: 6.300400e+02um, number of vias: 0
[05/04 15:29:31   1217s] [NR-eGR] Total length: 1.040287e+06um, number of vias: 532752
[05/04 15:29:31   1217s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:29:31   1217s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/04 15:29:31   1217s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:29:31   1218s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.76 sec, Real: 2.76 sec, Curr Mem: 2252.21 MB )
[05/04 15:29:31   1218s]       Route Remaining Unrouted Nets done. (took cpu=0:00:03.3 real=0:00:03.3)
[05/04 15:29:31   1218s]     Routing using NR in eGR->NR Step done.
[05/04 15:29:31   1218s] Net route status summary:
[05/04 15:29:31   1218s]   Clock:       236 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=236, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:29:31   1218s]   Non-clock: 52991 (unrouted=3276, trialRouted=49715, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3274, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:29:31   1218s] 
[05/04 15:29:31   1218s] CCOPT: Done with clock implementation routing.
[05/04 15:29:31   1218s] 
[05/04 15:29:31   1218s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:16 real=0:01:16)
[05/04 15:29:31   1218s]   Clock implementation routing done.
[05/04 15:29:31   1218s]   Leaving CCOpt scope - extractRC...
[05/04 15:29:31   1218s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/04 15:29:31   1218s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/04 15:29:31   1218s] Type 'man IMPEXT-6191' for more detail.
[05/04 15:29:31   1218s] Extraction called for design 'ORCA_TOP' of instances=47368 and nets=53227 using extraction engine 'preRoute' .
[05/04 15:29:31   1218s] PreRoute RC Extraction called for design ORCA_TOP.
[05/04 15:29:31   1218s] RC Extraction called in multi-corner(2) mode.
[05/04 15:29:31   1218s] RCMode: PreRoute
[05/04 15:29:31   1218s]       RC Corner Indexes            0       1   
[05/04 15:29:31   1218s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/04 15:29:31   1218s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/04 15:29:31   1218s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/04 15:29:31   1218s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/04 15:29:31   1218s] Shrink Factor                : 1.00000
[05/04 15:29:31   1218s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:29:31   1218s] Using capacitance table file ...
[05/04 15:29:31   1218s] LayerId::1 widthSet size::4
[05/04 15:29:31   1218s] LayerId::2 widthSet size::4
[05/04 15:29:31   1218s] LayerId::3 widthSet size::5
[05/04 15:29:31   1218s] LayerId::4 widthSet size::5
[05/04 15:29:31   1218s] LayerId::5 widthSet size::5
[05/04 15:29:31   1218s] LayerId::6 widthSet size::5
[05/04 15:29:31   1218s] LayerId::7 widthSet size::5
[05/04 15:29:31   1218s] LayerId::8 widthSet size::5
[05/04 15:29:31   1218s] LayerId::9 widthSet size::4
[05/04 15:29:31   1218s] LayerId::10 widthSet size::2
[05/04 15:29:31   1218s] Updating RC grid for preRoute extraction ...
[05/04 15:29:31   1218s] Initializing multi-corner capacitance tables ... 
[05/04 15:29:31   1218s] Initializing multi-corner resistance tables ...
[05/04 15:29:32   1218s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309537 ; uaWl: 0.999205 ; uaWlH: 0.407783 ; aWlH: 0.000794 ; Pmax: 0.889400 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/04 15:29:32   1219s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2241.215M)
[05/04 15:29:32   1219s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/04 15:29:32   1219s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/04 15:29:32   1219s]   Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/04 15:29:32   1219s] End AAE Lib Interpolated Model. (MEM=2241.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:29:32   1219s]   Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/04 15:29:32   1219s]   Clock DAG stats after routing clock trees:
[05/04 15:29:32   1219s]     cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:29:32   1219s]     cell areas       : b=886.708um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1201.593um^2
[05/04 15:29:32   1219s]     cell capacitance : b=272.778fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.068fF
[05/04 15:29:32   1219s]     sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:29:32   1219s]     wire capacitance : top=0.000fF, trunk=1307.599fF, leaf=3307.162fF, total=4614.761fF
[05/04 15:29:32   1219s]     wire lengths     : top=0.000um, trunk=12849.193um, leaf=34515.936um, total=47365.129um
[05/04 15:29:32   1219s]     hp wire lengths  : top=0.000um, trunk=11858.584um, leaf=18564.166um, total=30422.750um
[05/04 15:29:32   1219s]   Clock DAG net violations after routing clock trees:
[05/04 15:29:32   1219s]     Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[05/04 15:29:32   1219s]     Capacitance          : {count=1, worst=[2.364fF]} avg=2.364fF sd=0.000fF sum=2.364fF
[05/04 15:29:32   1219s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/04 15:29:32   1219s]     Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:29:32   1219s]     Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:29:32   1219s]     Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:32   1219s]     Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[05/04 15:29:32   1219s]     Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:29:32   1219s]     Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:32   1219s]     Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:32   1219s]     Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:29:32   1219s]     Trunk : target=0.224ns count=49 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {47 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:32   1219s]     Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:32   1219s]     Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.068ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:32   1219s]     Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.075ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:32   1219s]     Trunk : target=0.251ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:32   1219s]     Trunk : target=0.260ns count=3 avg=0.130ns sd=0.038ns min=0.105ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:32   1219s]     Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:29:32   1219s]     Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:29:32   1219s]     Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:29:32   1219s]     Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:32   1219s]     Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:32   1219s]     Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:32   1219s]     Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:32   1219s]     Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:32   1219s]     Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:32   1219s]     Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:32   1219s]     Leaf  : target=0.300ns count=5 avg=0.254ns sd=0.032ns min=0.229ns max=0.301ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns} {1 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/04 15:29:32   1219s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/04 15:29:32   1219s]      Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 39 NBUFFX2_LVT: 54 
[05/04 15:29:32   1219s]      Invs: IBUFFX16_LVT: 2 
[05/04 15:29:32   1219s]      ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/04 15:29:32   1219s]    Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:29:32   1219s]   Primary reporting skew groups after routing clock trees:
[05/04 15:29:32   1219s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.450, avg=1.420, sd=0.035], skew [0.158 vs 0.176], 100% {1.292, 1.450} (wid=0.126 ws=0.119) (gid=1.407 gs=0.139)
[05/04 15:29:32   1219s]         min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:29:32   1219s]         max path sink: I_BLENDER_1/R_412/CLK
[05/04 15:29:32   1219s]   Skew group summary after routing clock trees:
[05/04 15:29:32   1219s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
[05/04 15:29:32   1219s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
[05/04 15:29:33   1219s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.450, avg=1.420, sd=0.035], skew [0.158 vs 0.176], 100% {1.292, 1.450} (wid=0.126 ws=0.119) (gid=1.407 gs=0.139)
[05/04 15:29:33   1219s]     skew_group ate_clk/test_best_mode: insertion delay [min=0.987, max=1.157, avg=1.127, sd=0.024], skew [0.170 vs 0.176], 100% {0.987, 1.157} (wid=0.127 ws=0.125) (gid=1.141 gs=0.205)
[05/04 15:29:33   1219s]   CCOpt::Phase::Routing done. (took cpu=0:01:18 real=0:01:17)
[05/04 15:29:33   1219s]   CCOpt::Phase::PostConditioning...
[05/04 15:29:33   1219s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[05/04 15:29:33   1219s] OPERPROF: Starting DPlace-Init at level 1, MEM:2288.9M
[05/04 15:29:33   1219s] z: 2, totalTracks: 1
[05/04 15:29:33   1219s] z: 4, totalTracks: 1
[05/04 15:29:33   1219s] z: 6, totalTracks: 1
[05/04 15:29:33   1219s] z: 8, totalTracks: 1
[05/04 15:29:33   1219s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:29:33   1219s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2288.9M
[05/04 15:29:33   1219s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2288.9M
[05/04 15:29:33   1219s] Core basic site is unit
[05/04 15:29:33   1219s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:29:33   1219s] SiteArray: use 9,248,768 bytes
[05/04 15:29:33   1219s] SiteArray: current memory after site array memory allocation 2297.7M
[05/04 15:29:33   1219s] SiteArray: FP blocked sites are writable
[05/04 15:29:33   1219s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:29:33   1219s] SiteArray: use 1,245,184 bytes
[05/04 15:29:33   1219s] SiteArray: current memory after site array memory allocation 2298.9M
[05/04 15:29:33   1219s] SiteArray: FP blocked sites are writable
[05/04 15:29:33   1219s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:29:33   1219s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:29:33   1219s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:29:33   1219s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2298.9M
[05/04 15:29:33   1219s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:29:33   1219s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.092, MEM:2298.9M
[05/04 15:29:33   1219s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2298.9M
[05/04 15:29:33   1219s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:29:33   1219s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2298.9M
[05/04 15:29:33   1220s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.300, REAL:0.294, MEM:2298.9M
[05/04 15:29:33   1220s] OPERPROF:     Starting CMU at level 3, MEM:2298.9M
[05/04 15:29:33   1220s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.015, MEM:2298.9M
[05/04 15:29:33   1220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.370, REAL:0.368, MEM:2298.9M
[05/04 15:29:33   1220s] 
[05/04 15:29:33   1220s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2298.9MB).
[05/04 15:29:33   1220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.500, REAL:0.503, MEM:2298.9M
[05/04 15:29:33   1220s]   Removing CTS place status from clock tree and sinks.
[05/04 15:29:33   1220s]   Removed CTS place status from 231 clock cells (out of 239 ) and 0 clock sinks (out of 0 ).
[05/04 15:29:33   1220s]   Switching to inst based legalization.
[05/04 15:29:33   1220s]   PostConditioning...
[05/04 15:29:33   1220s]     PostConditioning active optimizations:
[05/04 15:29:33   1220s]      - DRV fixing with cell sizing and buffering
[05/04 15:29:33   1220s]      - Skew fixing with cell sizing
[05/04 15:29:33   1220s]     
[05/04 15:29:33   1220s]     Currently running CTS, using active skew data
[05/04 15:29:33   1220s]     Reset bufferability constraints...
[05/04 15:29:33   1220s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/04 15:29:33   1220s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/04 15:29:33   1220s]     Upsizing to fix DRVs...
[05/04 15:29:33   1220s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/04 15:29:33   1220s]     CCOpt-PostConditioning: considered: 236, tested: 236, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[05/04 15:29:33   1220s]     
[05/04 15:29:33   1220s]     PRO Statistics: Fix DRVs (initial upsizing):
[05/04 15:29:33   1220s]     ============================================
[05/04 15:29:33   1220s]     
[05/04 15:29:33   1220s]     Cell changes by Net Type:
[05/04 15:29:33   1220s]     
[05/04 15:29:33   1220s]     -------------------------------------------------------------------------------------------------------------------
[05/04 15:29:33   1220s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/04 15:29:33   1220s]     -------------------------------------------------------------------------------------------------------------------
[05/04 15:29:33   1220s]     top                0                    0           0            0                    0                  0
[05/04 15:29:33   1220s]     trunk              0                    0           0            0                    0                  0
[05/04 15:29:33   1220s]     leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/04 15:29:33   1220s]     -------------------------------------------------------------------------------------------------------------------
[05/04 15:29:33   1220s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/04 15:29:33   1220s]     -------------------------------------------------------------------------------------------------------------------
[05/04 15:29:33   1220s]     
[05/04 15:29:33   1220s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[05/04 15:29:33   1220s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/04 15:29:33   1220s]     
[05/04 15:29:33   1220s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[05/04 15:29:33   1220s]       cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:29:33   1220s]       cell areas       : b=886.708um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1201.593um^2
[05/04 15:29:33   1220s]       cell capacitance : b=272.778fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.068fF
[05/04 15:29:33   1220s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:29:33   1220s]       wire capacitance : top=0.000fF, trunk=1307.599fF, leaf=3307.162fF, total=4614.761fF
[05/04 15:29:33   1220s]       wire lengths     : top=0.000um, trunk=12849.193um, leaf=34515.936um, total=47365.129um
[05/04 15:29:33   1220s]       hp wire lengths  : top=0.000um, trunk=11858.584um, leaf=18564.166um, total=30422.750um
[05/04 15:29:33   1220s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[05/04 15:29:33   1220s]       Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[05/04 15:29:33   1220s]       Capacitance          : {count=1, worst=[2.364fF]} avg=2.364fF sd=0.000fF sum=2.364fF
[05/04 15:29:33   1220s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[05/04 15:29:33   1220s]       Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:29:33   1220s]       Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:29:33   1220s]       Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:33   1220s]       Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[05/04 15:29:33   1220s]       Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:29:33   1220s]       Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:33   1220s]       Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:33   1220s]       Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:29:33   1220s]       Trunk : target=0.224ns count=49 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {47 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:33   1220s]       Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:33   1220s]       Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.068ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:33   1220s]       Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.075ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:33   1220s]       Trunk : target=0.251ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:33   1220s]       Trunk : target=0.260ns count=3 avg=0.130ns sd=0.038ns min=0.105ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:33   1220s]       Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:29:33   1220s]       Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:29:33   1220s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:29:33   1220s]       Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:33   1220s]       Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:33   1220s]       Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:33   1220s]       Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:33   1220s]       Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:33   1220s]       Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:33   1220s]       Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:33   1220s]       Leaf  : target=0.300ns count=5 avg=0.254ns sd=0.032ns min=0.229ns max=0.301ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns} {1 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/04 15:29:33   1220s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[05/04 15:29:33   1220s]        Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 39 NBUFFX2_LVT: 54 
[05/04 15:29:33   1220s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:29:33   1220s]        ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/04 15:29:33   1220s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:29:33   1220s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[05/04 15:29:33   1220s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.450, avg=1.420, sd=0.035], skew [0.158 vs 0.176], 100% {1.292, 1.450} (wid=0.126 ws=0.119) (gid=1.407 gs=0.139)
[05/04 15:29:33   1220s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:29:33   1220s]           max path sink: I_BLENDER_1/R_412/CLK
[05/04 15:29:33   1220s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[05/04 15:29:33   1220s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
[05/04 15:29:33   1220s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
[05/04 15:29:33   1220s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.450, avg=1.420, sd=0.035], skew [0.158 vs 0.176], 100% {1.292, 1.450} (wid=0.126 ws=0.119) (gid=1.407 gs=0.139)
[05/04 15:29:33   1220s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.987, max=1.157, avg=1.127, sd=0.024], skew [0.170 vs 0.176], 100% {0.987, 1.157} (wid=0.127 ws=0.125) (gid=1.141 gs=0.205)
[05/04 15:29:33   1220s]     Upsizing to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/04 15:29:33   1220s]     Recomputing CTS skew targets...
[05/04 15:29:33   1220s]     Resolving skew group constraints...
[05/04 15:29:34   1220s]       Solving LP: 4 skew groups; 120 fragments, 132 fraglets and 99 vertices; 271 variables and 804 constraints; tolerance 1
[05/04 15:29:34   1220s]     Resolving skew group constraints done.
[05/04 15:29:34   1220s]     Recomputing CTS skew targets done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/04 15:29:34   1220s]     Fixing DRVs...
[05/04 15:29:34   1220s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/04 15:29:34   1220s]     CCOpt-PostConditioning: considered: 236, tested: 236, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[05/04 15:29:34   1220s]     
[05/04 15:29:34   1220s]     PRO Statistics: Fix DRVs (cell sizing):
[05/04 15:29:34   1220s]     =======================================
[05/04 15:29:34   1220s]     
[05/04 15:29:34   1220s]     Cell changes by Net Type:
[05/04 15:29:34   1220s]     
[05/04 15:29:34   1220s]     -------------------------------------------------------------------------------------------------------------------
[05/04 15:29:34   1220s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/04 15:29:34   1220s]     -------------------------------------------------------------------------------------------------------------------
[05/04 15:29:34   1220s]     top                0                    0           0            0                    0                  0
[05/04 15:29:34   1220s]     trunk              0                    0           0            0                    0                  0
[05/04 15:29:34   1220s]     leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/04 15:29:34   1220s]     -------------------------------------------------------------------------------------------------------------------
[05/04 15:29:34   1220s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/04 15:29:34   1220s]     -------------------------------------------------------------------------------------------------------------------
[05/04 15:29:34   1220s]     
[05/04 15:29:34   1220s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[05/04 15:29:34   1220s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/04 15:29:34   1220s]     
[05/04 15:29:34   1221s]     Clock DAG stats PostConditioning after DRV fixing:
[05/04 15:29:34   1221s]       cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
[05/04 15:29:34   1221s]       cell areas       : b=886.708um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1201.593um^2
[05/04 15:29:34   1221s]       cell capacitance : b=272.778fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.068fF
[05/04 15:29:34   1221s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:29:34   1221s]       wire capacitance : top=0.000fF, trunk=1307.599fF, leaf=3307.162fF, total=4614.761fF
[05/04 15:29:34   1221s]       wire lengths     : top=0.000um, trunk=12849.193um, leaf=34515.936um, total=47365.129um
[05/04 15:29:34   1221s]       hp wire lengths  : top=0.000um, trunk=11858.584um, leaf=18564.166um, total=30422.750um
[05/04 15:29:34   1221s]     Clock DAG net violations PostConditioning after DRV fixing:
[05/04 15:29:34   1221s]       Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[05/04 15:29:34   1221s]       Capacitance          : {count=1, worst=[2.364fF]} avg=2.364fF sd=0.000fF sum=2.364fF
[05/04 15:29:34   1221s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[05/04 15:29:34   1221s]       Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:29:34   1221s]       Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:29:34   1221s]       Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:34   1221s]       Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[05/04 15:29:34   1221s]       Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:29:34   1221s]       Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:34   1221s]       Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:34   1221s]       Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:29:34   1221s]       Trunk : target=0.224ns count=49 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {47 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:34   1221s]       Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:34   1221s]       Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.068ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:34   1221s]       Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.075ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:34   1221s]       Trunk : target=0.251ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:34   1221s]       Trunk : target=0.260ns count=3 avg=0.130ns sd=0.038ns min=0.105ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:34   1221s]       Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:29:34   1221s]       Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:29:34   1221s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:29:34   1221s]       Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:34   1221s]       Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:34   1221s]       Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:34   1221s]       Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:34   1221s]       Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:34   1221s]       Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:34   1221s]       Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:34   1221s]       Leaf  : target=0.300ns count=5 avg=0.254ns sd=0.032ns min=0.229ns max=0.301ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns} {1 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/04 15:29:34   1221s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[05/04 15:29:34   1221s]        Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 39 NBUFFX2_LVT: 54 
[05/04 15:29:34   1221s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:29:34   1221s]        ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/04 15:29:34   1221s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:29:34   1221s]     Primary reporting skew groups PostConditioning after DRV fixing:
[05/04 15:29:34   1221s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.450, avg=1.420, sd=0.035], skew [0.158 vs 0.176], 100% {1.292, 1.450} (wid=0.126 ws=0.119) (gid=1.407 gs=0.139)
[05/04 15:29:34   1221s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:29:34   1221s]           max path sink: I_BLENDER_1/R_412/CLK
[05/04 15:29:34   1221s]     Skew group summary PostConditioning after DRV fixing:
[05/04 15:29:34   1221s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
[05/04 15:29:34   1221s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
[05/04 15:29:34   1221s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.450, avg=1.420, sd=0.035], skew [0.158 vs 0.176], 100% {1.292, 1.450} (wid=0.126 ws=0.119) (gid=1.407 gs=0.139)
[05/04 15:29:34   1221s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.987, max=1.157, avg=1.127, sd=0.024], skew [0.170 vs 0.176], 100% {0.987, 1.157} (wid=0.127 ws=0.125) (gid=1.141 gs=0.205)
[05/04 15:29:34   1221s]     Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/04 15:29:34   1221s]     Buffering to fix DRVs...
[05/04 15:29:34   1221s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/04 15:29:34   1221s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...
[05/04 15:29:34   1221s]       Accumulated time to calculate placeable region: 0.04
[05/04 15:29:35   1221s]     100% 
[05/04 15:29:35   1221s]     Inserted 2 buffers and inverters.
[05/04 15:29:35   1221s]     success count. Default: 0, QS: 0, QD: 1, FS: 0, MQS: 0
[05/04 15:29:35   1221s]     CCOpt-PostConditioning: nets considered: 236, nets tested: 236, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 0, buffered: 1
[05/04 15:29:35   1221s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/04 15:29:35   1221s]       cell counts      : b=163, i=2, icg=31, nicg=0, l=37, total=233
[05/04 15:29:35   1221s]       cell areas       : b=894.333um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1209.217um^2
[05/04 15:29:35   1221s]       cell capacitance : b=275.612fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=331.902fF
[05/04 15:29:35   1221s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:29:35   1221s]       wire capacitance : top=0.000fF, trunk=1309.331fF, leaf=3307.220fF, total=4616.551fF
[05/04 15:29:35   1221s]       wire lengths     : top=0.000um, trunk=12854.817um, leaf=34510.312um, total=47365.129um
[05/04 15:29:35   1221s]       hp wire lengths  : top=0.000um, trunk=11872.264um, leaf=18558.362um, total=30430.626um
[05/04 15:29:35   1221s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[05/04 15:29:35   1221s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/04 15:29:35   1221s]       Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:29:35   1221s]       Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:29:35   1221s]       Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:35   1221s]       Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[05/04 15:29:35   1221s]       Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:29:35   1221s]       Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:35   1221s]       Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:35   1221s]       Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:29:35   1221s]       Trunk : target=0.224ns count=49 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {47 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:35   1221s]       Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:35   1221s]       Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.068ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:35   1221s]       Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.075ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:35   1221s]       Trunk : target=0.251ns count=2 avg=0.082ns sd=0.051ns min=0.046ns max=0.118ns {2 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:35   1221s]       Trunk : target=0.260ns count=3 avg=0.130ns sd=0.038ns min=0.105ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:35   1221s]       Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:29:35   1221s]       Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:29:35   1221s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:29:35   1221s]       Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:35   1221s]       Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:35   1221s]       Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:35   1221s]       Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:35   1221s]       Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:35   1221s]       Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:35   1221s]       Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:35   1221s]       Leaf  : target=0.300ns count=6 avg=0.232ns sd=0.055ns min=0.132ns max=0.287ns {1 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
[05/04 15:29:35   1221s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/04 15:29:35   1221s]        Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 5 NBUFFX4_LVT: 39 NBUFFX2_LVT: 54 
[05/04 15:29:35   1221s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:29:35   1221s]        ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/04 15:29:35   1221s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:29:35   1221s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/04 15:29:35   1221s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.462, avg=1.422, sd=0.034], skew [0.169 vs 0.176], 100% {1.292, 1.462} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
[05/04 15:29:35   1221s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:29:35   1221s]           max path sink: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
[05/04 15:29:35   1221s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/04 15:29:35   1221s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
[05/04 15:29:35   1221s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
[05/04 15:29:35   1221s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.462, avg=1.422, sd=0.034], skew [0.169 vs 0.176], 100% {1.292, 1.462} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
[05/04 15:29:35   1221s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.987, max=1.167, avg=1.127, sd=0.023], skew [0.181 vs 0.176*], 100% {0.993, 1.167} (wid=0.122 ws=0.120) (gid=1.141 gs=0.205)
[05/04 15:29:35   1221s]     Buffering to fix DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/04 15:29:35   1221s]     
[05/04 15:29:35   1221s]     Slew Diagnostics: After DRV fixing
[05/04 15:29:35   1221s]     ==================================
[05/04 15:29:35   1221s]     
[05/04 15:29:35   1221s]     Global Causes:
[05/04 15:29:35   1221s]     
[05/04 15:29:35   1221s]     -----
[05/04 15:29:35   1221s]     Cause
[05/04 15:29:35   1221s]     -----
[05/04 15:29:35   1221s]       (empty table)
[05/04 15:29:35   1221s]     -----
[05/04 15:29:35   1221s]     
[05/04 15:29:35   1221s]     Top 5 overslews:
[05/04 15:29:35   1221s]     
[05/04 15:29:35   1221s]     ---------------------------------
[05/04 15:29:35   1221s]     Overslew    Causes    Driving Pin
[05/04 15:29:35   1221s]     ---------------------------------
[05/04 15:29:35   1221s]       (empty table)
[05/04 15:29:35   1221s]     ---------------------------------
[05/04 15:29:35   1221s]     
[05/04 15:29:35   1221s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/04 15:29:35   1221s]     
[05/04 15:29:35   1221s]     -------------------
[05/04 15:29:35   1221s]     Cause    Occurences
[05/04 15:29:35   1221s]     -------------------
[05/04 15:29:35   1221s]       (empty table)
[05/04 15:29:35   1221s]     -------------------
[05/04 15:29:35   1221s]     
[05/04 15:29:35   1221s]     Violation diagnostics counts from the 0 nodes that have violations:
[05/04 15:29:35   1221s]     
[05/04 15:29:35   1221s]     -------------------
[05/04 15:29:35   1221s]     Cause    Occurences
[05/04 15:29:35   1221s]     -------------------
[05/04 15:29:35   1221s]       (empty table)
[05/04 15:29:35   1221s]     -------------------
[05/04 15:29:35   1221s]     
[05/04 15:29:35   1221s]     Fixing Skew by cell sizing...
[05/04 15:29:35   1222s]     Path optimization required 97 stage delay updates 
[05/04 15:29:35   1222s]     Resized 4 clock insts to decrease delay.
[05/04 15:29:35   1222s]     Fixing short paths with downsize only
[05/04 15:29:35   1222s]     Path optimization required 8 stage delay updates 
[05/04 15:29:35   1222s]     Resized 0 clock insts to increase delay.
[05/04 15:29:35   1222s]     
[05/04 15:29:35   1222s]     PRO Statistics: Fix Skew (cell sizing):
[05/04 15:29:35   1222s]     =======================================
[05/04 15:29:35   1222s]     
[05/04 15:29:35   1222s]     Cell changes by Net Type:
[05/04 15:29:35   1222s]     
[05/04 15:29:35   1222s]     ----------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:35   1222s]     Net Type    Attempted            Upsized             Downsized          Swapped Same Size    Total Changed       Not Sized
[05/04 15:29:35   1222s]     ----------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:35   1222s]     top                0                    0                   0                  0                    0                   0
[05/04 15:29:35   1222s]     trunk             20 [83.3%]            3 (15.0%)           1 (5.0%)           0                    4 (20.0%)          16 (80.0%)
[05/04 15:29:35   1222s]     leaf               4 [16.7%]            0                   0                  0                    0 (0.0%)            4 (100.0%)
[05/04 15:29:35   1222s]     ----------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:35   1222s]     Total             24 [100.0%]           3 (12.5%)           1 (4.2%)           0                    4 (16.7%)          20 (83.3%)
[05/04 15:29:35   1222s]     ----------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:35   1222s]     
[05/04 15:29:35   1222s]     Upsized: 3, Downsized: 1, Sized but same area: 0, Unchanged: 20, Area change: 5.845um^2 (0.483%)
[05/04 15:29:35   1222s]     Max. move: 0.912um(I_CLOCKING/CTS_ccl_a_buf_00327 {Ccopt::ClockTree::ClockDriver at 0x7f452deb7e08, uid:A1e78b, a ccl_a NBUFFX16_LVT at (557.840,708.928) in powerdomain PD_ORCA_TOP in usermodule module I_CLOCKING in clock tree ate_clk} and 8 others), Min. move: 0.000um, Avg. move: 0.044um
[05/04 15:29:35   1222s]     
[05/04 15:29:35   1222s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[05/04 15:29:35   1222s]       cell counts      : b=163, i=2, icg=31, nicg=0, l=37, total=233
[05/04 15:29:35   1222s]       cell areas       : b=901.703um^2, i=13.215um^2, icg=199.503um^2, nicg=0.000um^2, l=100.641um^2, total=1215.062um^2
[05/04 15:29:35   1222s]       cell capacitance : b=277.707fF, i=1.537fF, icg=21.871fF, nicg=0.000fF, l=32.878fF, total=333.992fF
[05/04 15:29:35   1222s]       sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:29:35   1222s]       wire capacitance : top=0.000fF, trunk=1309.331fF, leaf=3307.220fF, total=4616.551fF
[05/04 15:29:35   1222s]       wire lengths     : top=0.000um, trunk=12854.817um, leaf=34510.312um, total=47365.129um
[05/04 15:29:35   1222s]       hp wire lengths  : top=0.000um, trunk=11873.936um, leaf=18558.362um, total=30432.298um
[05/04 15:29:35   1222s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[05/04 15:29:35   1222s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[05/04 15:29:35   1222s]       Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:29:35   1222s]       Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:29:35   1222s]       Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:35   1222s]       Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[05/04 15:29:35   1222s]       Trunk : target=0.177ns count=4 avg=0.088ns sd=0.023ns min=0.068ns max=0.115ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:29:35   1222s]       Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:35   1222s]       Trunk : target=0.184ns count=5 avg=0.147ns sd=0.022ns min=0.116ns max=0.168ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:35   1222s]       Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:29:35   1222s]       Trunk : target=0.224ns count=48 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {46 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:35   1222s]       Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:35   1222s]       Trunk : target=0.235ns count=5 avg=0.079ns sd=0.025ns min=0.043ns max=0.110ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:35   1222s]       Trunk : target=0.244ns count=6 avg=0.084ns sd=0.011ns min=0.075ns max=0.105ns {6 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:35   1222s]       Trunk : target=0.251ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:35   1222s]       Trunk : target=0.260ns count=4 avg=0.117ns sd=0.041ns min=0.076ns max=0.174ns {3 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:35   1222s]       Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:29:35   1222s]       Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:29:35   1222s]       Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:29:35   1222s]       Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:35   1222s]       Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:35   1222s]       Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:35   1222s]       Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:35   1222s]       Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:35   1222s]       Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:35   1222s]       Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:35   1222s]       Leaf  : target=0.300ns count=6 avg=0.232ns sd=0.055ns min=0.132ns max=0.287ns {1 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
[05/04 15:29:35   1222s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[05/04 15:29:35   1222s]        Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 6 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
[05/04 15:29:35   1222s]        Invs: IBUFFX16_LVT: 2 
[05/04 15:29:35   1222s]        ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 4 
[05/04 15:29:35   1222s]      Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:29:35   1222s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[05/04 15:29:35   1222s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.459, avg=1.422, sd=0.034], skew [0.167 vs 0.176], 100% {1.292, 1.459} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
[05/04 15:29:35   1222s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:29:35   1222s]           max path sink: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
[05/04 15:29:35   1222s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[05/04 15:29:35   1222s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
[05/04 15:29:35   1222s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
[05/04 15:29:35   1222s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.459, avg=1.422, sd=0.034], skew [0.167 vs 0.176], 100% {1.292, 1.459} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
[05/04 15:29:35   1222s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.959, max=1.150, avg=1.115, sd=0.023], skew [0.191 vs 0.176*], 99.9% {0.976, 1.150} (wid=0.122 ws=0.120) (gid=1.139 gs=0.230)
[05/04 15:29:35   1222s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/04 15:29:35   1222s]     Reconnecting optimized routes...
[05/04 15:29:35   1222s]     Reset timing graph...
[05/04 15:29:35   1222s] Ignoring AAE DB Resetting ...
[05/04 15:29:35   1222s]     Reset timing graph done.
[05/04 15:29:35   1222s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:29:35   1222s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2292.4M
[05/04 15:29:35   1222s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.180, REAL:0.182, MEM:2292.4M
[05/04 15:29:35   1222s]     Leaving CCOpt scope - ClockRefiner...
[05/04 15:29:35   1222s]     Assigned high priority to 2 cells.
[05/04 15:29:35   1222s]     Performing Single Pass Refine Place.
[05/04 15:29:35   1222s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[05/04 15:29:35   1222s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2292.4M
[05/04 15:29:35   1222s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2292.4M
[05/04 15:29:35   1222s] z: 2, totalTracks: 1
[05/04 15:29:35   1222s] z: 4, totalTracks: 1
[05/04 15:29:35   1222s] z: 6, totalTracks: 1
[05/04 15:29:35   1222s] z: 8, totalTracks: 1
[05/04 15:29:35   1222s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:29:36   1222s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2292.4M
[05/04 15:29:36   1222s] Info: 329 insts are soft-fixed.
[05/04 15:29:36   1222s] # Found 8 fixed insts to be non-legal.
[05/04 15:29:36   1222s] OPERPROF:       Starting CMU at level 4, MEM:2292.4M
[05/04 15:29:36   1222s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.016, MEM:2292.4M
[05/04 15:29:36   1222s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.220, REAL:0.217, MEM:2292.4M
[05/04 15:29:36   1222s] 
[05/04 15:29:36   1222s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2292.4MB).
[05/04 15:29:36   1222s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.340, REAL:0.334, MEM:2292.4M
[05/04 15:29:36   1222s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.340, REAL:0.334, MEM:2292.4M
[05/04 15:29:36   1222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.13
[05/04 15:29:36   1222s] OPERPROF: Starting RefinePlace at level 1, MEM:2292.4M
[05/04 15:29:36   1222s] *** Starting refinePlace (0:20:23 mem=2292.4M) ***
[05/04 15:29:36   1222s] Total net bbox length = 8.891e+05 (4.310e+05 4.581e+05) (ext = 1.393e+04)
[05/04 15:29:36   1222s] Info: 329 insts are soft-fixed.
[05/04 15:29:36   1222s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:29:36   1222s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:29:36   1223s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:29:36   1223s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:29:36   1223s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2292.4M
[05/04 15:29:36   1223s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.005, MEM:2292.4M
[05/04 15:29:36   1223s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2292.4M
[05/04 15:29:36   1223s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.005, MEM:2292.4M
[05/04 15:29:36   1223s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2292.4M
[05/04 15:29:36   1223s] Starting refinePlace ...
[05/04 15:29:36   1223s]   Spread Effort: high, standalone mode, useDDP on.
[05/04 15:29:36   1223s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2292.4MB) @(0:20:23 - 0:20:23).
[05/04 15:29:36   1223s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:29:36   1223s] wireLenOptFixPriorityInst 5130 inst fixed
[05/04 15:29:36   1223s] 
[05/04 15:29:36   1223s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:29:36   1223s] 
[05/04 15:29:36   1223s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:29:38   1225s] Move report: legalization moves 14 insts, mean move: 1.57 um, max move: 3.95 um
[05/04 15:29:38   1225s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U7589): (543.25, 366.17) --> (539.30, 366.17)
[05/04 15:29:38   1225s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=2292.4MB) @(0:20:23 - 0:20:26).
[05/04 15:29:38   1225s] Move report: Detail placement moves 14 insts, mean move: 1.57 um, max move: 3.95 um
[05/04 15:29:38   1225s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U7589): (543.25, 366.17) --> (539.30, 366.17)
[05/04 15:29:38   1225s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2292.4MB
[05/04 15:29:38   1225s] Statistics of distance of Instance movement in refine placement:
[05/04 15:29:38   1225s]   maximum (X+Y) =         3.95 um
[05/04 15:29:38   1225s]   inst (I_SDRAM_TOP/I_SDRAM_IF/U7589) with max move: (543.248, 366.168) -> (539.296, 366.168)
[05/04 15:29:38   1225s]   mean    (X+Y) =         1.57 um
[05/04 15:29:38   1225s] Summary Report:
[05/04 15:29:38   1225s] Instances move: 14 (out of 47329 movable)
[05/04 15:29:38   1225s] Instances flipped: 0
[05/04 15:29:38   1225s] Mean displacement: 1.57 um
[05/04 15:29:38   1225s] Max displacement: 3.95 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/U7589) (543.248, 366.168) -> (539.296, 366.168)
[05/04 15:29:38   1225s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: OR2X1_HVT
[05/04 15:29:38   1225s] Total instances moved : 14
[05/04 15:29:38   1225s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.530, REAL:2.525, MEM:2292.4M
[05/04 15:29:39   1225s] Total net bbox length = 8.891e+05 (4.310e+05 4.581e+05) (ext = 1.393e+04)
[05/04 15:29:39   1225s] Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 2292.4MB
[05/04 15:29:39   1225s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:02.0, mem=2292.4MB) @(0:20:23 - 0:20:26).
[05/04 15:29:39   1225s] *** Finished refinePlace (0:20:26 mem=2292.4M) ***
[05/04 15:29:39   1225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.13
[05/04 15:29:39   1225s] OPERPROF: Finished RefinePlace at level 1, CPU:2.750, REAL:2.749, MEM:2292.4M
[05/04 15:29:39   1225s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2292.4M
[05/04 15:29:39   1225s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.170, REAL:0.166, MEM:2292.4M
[05/04 15:29:39   1225s]     Moved 0, flipped 0 and cell swapped 0 of 5427 clock instance(s) during refinement.
[05/04 15:29:39   1225s]     The largest move was 0 microns for .
[05/04 15:29:39   1225s]     Moved 0 and flipped 0 of 233 clock instances (excluding sinks) during refinement
[05/04 15:29:39   1225s]     The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/04 15:29:39   1225s]     Moved 0 and flipped 0 of 5194 clock sinks during refinement.
[05/04 15:29:39   1225s]     The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/04 15:29:39   1225s]     Revert refine place priority changes on 0 cells.
[05/04 15:29:39   1225s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.3 real=0:00:03.3)
[05/04 15:29:39   1225s]     Set dirty flag on 43 insts, 61 nets
[05/04 15:29:39   1225s]   PostConditioning done.
[05/04 15:29:39   1225s] Net route status summary:
[05/04 15:29:39   1225s]   Clock:       238 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=238, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:29:39   1225s]   Non-clock: 52991 (unrouted=3276, trialRouted=49715, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3274, (crossesIlmBoundary AND tooFewTerms=0)])
[05/04 15:29:39   1225s]   Update timing and DAG stats after post-conditioning...
[05/04 15:29:39   1225s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/04 15:29:39   1225s]   Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/04 15:29:39   1225s] End AAE Lib Interpolated Model. (MEM=2292.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:29:39   1226s]   Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/04 15:29:39   1226s]   Clock DAG stats after post-conditioning:
[05/04 15:29:39   1226s]     cell counts      : b=163, i=2, icg=31, nicg=0, l=37, total=233
[05/04 15:29:39   1226s]     cell areas       : b=901.703um^2, i=13.215um^2, icg=199.503um^2, nicg=0.000um^2, l=100.641um^2, total=1215.062um^2
[05/04 15:29:39   1226s]     cell capacitance : b=277.707fF, i=1.537fF, icg=21.871fF, nicg=0.000fF, l=32.878fF, total=333.992fF
[05/04 15:29:39   1226s]     sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:29:39   1226s]     wire capacitance : top=0.000fF, trunk=1309.307fF, leaf=3307.197fF, total=4616.504fF
[05/04 15:29:39   1226s]     wire lengths     : top=0.000um, trunk=12866.597um, leaf=34515.678um, total=47382.275um
[05/04 15:29:39   1226s]     hp wire lengths  : top=0.000um, trunk=11873.936um, leaf=18558.362um, total=30432.298um
[05/04 15:29:39   1226s]   Clock DAG net violations after post-conditioning: none
[05/04 15:29:39   1226s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/04 15:29:39   1226s]     Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:29:39   1226s]     Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:29:39   1226s]     Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:39   1226s]     Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[05/04 15:29:39   1226s]     Trunk : target=0.177ns count=4 avg=0.088ns sd=0.023ns min=0.068ns max=0.115ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:29:39   1226s]     Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:39   1226s]     Trunk : target=0.184ns count=5 avg=0.147ns sd=0.022ns min=0.116ns max=0.168ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:39   1226s]     Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:29:39   1226s]     Trunk : target=0.224ns count=48 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {46 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:39   1226s]     Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:39   1226s]     Trunk : target=0.235ns count=5 avg=0.079ns sd=0.025ns min=0.043ns max=0.110ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:39   1226s]     Trunk : target=0.244ns count=6 avg=0.084ns sd=0.011ns min=0.075ns max=0.105ns {6 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:39   1226s]     Trunk : target=0.251ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:39   1226s]     Trunk : target=0.260ns count=4 avg=0.117ns sd=0.041ns min=0.076ns max=0.174ns {3 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:39   1226s]     Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:29:39   1226s]     Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:29:39   1226s]     Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:29:39   1226s]     Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:39   1226s]     Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:39   1226s]     Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:39   1226s]     Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:39   1226s]     Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:39   1226s]     Leaf  : target=0.251ns count=2 avg=0.127ns sd=0.003ns min=0.125ns max=0.130ns {2 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:39   1226s]     Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:39   1226s]     Leaf  : target=0.300ns count=5 avg=0.252ns sd=0.027ns min=0.229ns max=0.287ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
[05/04 15:29:39   1226s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/04 15:29:39   1226s]      Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 6 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
[05/04 15:29:39   1226s]      Invs: IBUFFX16_LVT: 2 
[05/04 15:29:39   1226s]      ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 4 
[05/04 15:29:39   1226s]    Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:29:39   1226s]   Primary reporting skew groups after post-conditioning:
[05/04 15:29:39   1226s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.459, avg=1.422, sd=0.034], skew [0.167 vs 0.176], 100% {1.292, 1.459} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
[05/04 15:29:39   1226s]         min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:29:39   1226s]         max path sink: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
[05/04 15:29:39   1226s]   Skew group summary after post-conditioning:
[05/04 15:29:39   1226s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
[05/04 15:29:39   1226s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
[05/04 15:29:39   1226s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.459, avg=1.422, sd=0.034], skew [0.167 vs 0.176], 100% {1.292, 1.459} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
[05/04 15:29:39   1226s]     skew_group ate_clk/test_best_mode: insertion delay [min=0.959, max=1.150, avg=1.115, sd=0.023], skew [0.191 vs 0.176*], 99.9% {0.976, 1.150} (wid=0.122 ws=0.120) (gid=1.139 gs=0.230)
[05/04 15:29:39   1226s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:06.7 real=0:00:06.7)
[05/04 15:29:39   1226s]   Setting CTS place status to fixed for clock tree and sinks.
[05/04 15:29:39   1226s]   numClockCells = 241, numClockCellsFixed = 241, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/04 15:29:39   1226s]   Post-balance tidy up or trial balance steps...
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   Clock DAG stats at end of CTS:
[05/04 15:29:39   1226s]   ==============================
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   --------------------------------------------------------------
[05/04 15:29:39   1226s]   Cell type                     Count    Area        Capacitance
[05/04 15:29:39   1226s]   --------------------------------------------------------------
[05/04 15:29:39   1226s]   Buffers                        163      901.703      277.707
[05/04 15:29:39   1226s]   Inverters                        2       13.215        1.537
[05/04 15:29:39   1226s]   Integrated Clock Gates          31      199.503       21.871
[05/04 15:29:39   1226s]   Non-Integrated Clock Gates       0        0.000        0.000
[05/04 15:29:39   1226s]   Clock Logic                     37      100.641       32.878
[05/04 15:29:39   1226s]   All                            233     1215.062      333.992
[05/04 15:29:39   1226s]   --------------------------------------------------------------
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   Clock DAG wire lengths at end of CTS:
[05/04 15:29:39   1226s]   =====================================
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   --------------------
[05/04 15:29:39   1226s]   Type     Wire Length
[05/04 15:29:39   1226s]   --------------------
[05/04 15:29:39   1226s]   Top           0.000
[05/04 15:29:39   1226s]   Trunk     12866.597
[05/04 15:29:39   1226s]   Leaf      34515.678
[05/04 15:29:39   1226s]   Total     47382.275
[05/04 15:29:39   1226s]   --------------------
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   Clock DAG hp wire lengths at end of CTS:
[05/04 15:29:39   1226s]   ========================================
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   -----------------------
[05/04 15:29:39   1226s]   Type     hp Wire Length
[05/04 15:29:39   1226s]   -----------------------
[05/04 15:29:39   1226s]   Top            0.000
[05/04 15:29:39   1226s]   Trunk      11873.936
[05/04 15:29:39   1226s]   Leaf       18558.362
[05/04 15:29:39   1226s]   Total      30432.298
[05/04 15:29:39   1226s]   -----------------------
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   Clock DAG capacitances at end of CTS:
[05/04 15:29:39   1226s]   =====================================
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   -----------------------------------------
[05/04 15:29:39   1226s]   Type     Gate        Wire        Total
[05/04 15:29:39   1226s]   -----------------------------------------
[05/04 15:29:39   1226s]   Top         0.000       0.000       0.000
[05/04 15:29:39   1226s]   Trunk     320.324    1309.307    1629.631
[05/04 15:29:39   1226s]   Leaf     3795.928    3307.197    7103.125
[05/04 15:29:39   1226s]   Total    4116.252    4616.504    8732.756
[05/04 15:29:39   1226s]   -----------------------------------------
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   Clock DAG sink capacitances at end of CTS:
[05/04 15:29:39   1226s]   ==========================================
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   ------------------------------------------------------------
[05/04 15:29:39   1226s]   Count    Total       Average    Std. Dev.    Min      Max
[05/04 15:29:39   1226s]   ------------------------------------------------------------
[05/04 15:29:39   1226s]   5228     3781.575     0.723       0.734      0.000    10.000
[05/04 15:29:39   1226s]   ------------------------------------------------------------
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   Clock DAG net violations at end of CTS:
[05/04 15:29:39   1226s]   =======================================
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   None
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/04 15:29:39   1226s]   ====================================================================
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:39   1226s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[05/04 15:29:39   1226s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:39   1226s]   Trunk       0.077       1       0.033       0.000      0.033    0.033    {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}           -
[05/04 15:29:39   1226s]   Trunk       0.137       1       0.049       0.000      0.049    0.049    {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}           -
[05/04 15:29:39   1226s]   Trunk       0.145       1       0.067       0.000      0.067    0.067    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}           -
[05/04 15:29:39   1226s]   Trunk       0.171       1       0.027       0.000      0.027    0.027    {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}           -
[05/04 15:29:39   1226s]   Trunk       0.177       4       0.088       0.023      0.068    0.115    {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}           -
[05/04 15:29:39   1226s]   Trunk       0.180       4       0.074       0.004      0.070    0.079    {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}           -
[05/04 15:29:39   1226s]   Trunk       0.184       5       0.147       0.022      0.116    0.168    {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}           -
[05/04 15:29:39   1226s]   Trunk       0.209       2       0.079       0.022      0.063    0.094    {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}           -
[05/04 15:29:39   1226s]   Trunk       0.224      48       0.093       0.030      0.038    0.136    {46 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}          -
[05/04 15:29:39   1226s]   Trunk       0.235       2       0.132       0.013      0.123    0.141    {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}           -
[05/04 15:29:39   1226s]   Trunk       0.235       5       0.079       0.025      0.043    0.110    {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}           -
[05/04 15:29:39   1226s]   Trunk       0.244       6       0.084       0.011      0.075    0.105    {6 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}           -
[05/04 15:29:39   1226s]   Trunk       0.251       1       0.118       0.000      0.118    0.118    {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}           -
[05/04 15:29:39   1226s]   Trunk       0.260       4       0.117       0.041      0.076    0.174    {3 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}           -
[05/04 15:29:39   1226s]   Trunk       0.300      37       0.205       0.061      0.000    0.263    {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}          -
[05/04 15:29:39   1226s]   Leaf        0.078      12       0.056       0.008      0.037    0.063    {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}           -
[05/04 15:29:39   1226s]   Leaf        0.110       4       0.076       0.010      0.070    0.091    {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}           -
[05/04 15:29:39   1226s]   Leaf        0.145       1       0.047       0.000      0.047    0.047    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}           -
[05/04 15:29:39   1226s]   Leaf        0.180       2       0.107       0.006      0.103    0.112    {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}           -
[05/04 15:29:39   1226s]   Leaf        0.184       1       0.060       0.000      0.060    0.060    {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}           -
[05/04 15:29:39   1226s]   Leaf        0.224       5       0.087       0.038      0.039    0.134    {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}           -
[05/04 15:29:39   1226s]   Leaf        0.244      49       0.092       0.004      0.084    0.101    {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}          -
[05/04 15:29:39   1226s]   Leaf        0.251       2       0.127       0.003      0.125    0.130    {2 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}           -
[05/04 15:29:39   1226s]   Leaf        0.260      36       0.151       0.020      0.056    0.178    {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}         -
[05/04 15:29:39   1226s]   Leaf        0.300       5       0.252       0.027      0.229    0.287    {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}           -
[05/04 15:29:39   1226s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   Clock DAG library cell distribution at end of CTS:
[05/04 15:29:39   1226s]   ==================================================
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   -----------------------------------------------
[05/04 15:29:39   1226s]   Name            Type        Inst     Inst Area 
[05/04 15:29:39   1226s]                               Count    (um^2)
[05/04 15:29:39   1226s]   -----------------------------------------------
[05/04 15:29:39   1226s]   NBUFFX32_LVT    buffer       60       640.443
[05/04 15:29:39   1226s]   NBUFFX16_LVT    buffer        6        36.597
[05/04 15:29:39   1226s]   NBUFFX8_LVT     buffer        4        15.249
[05/04 15:29:39   1226s]   NBUFFX4_LVT     buffer       40       101.658
[05/04 15:29:39   1226s]   NBUFFX2_LVT     buffer       53       107.757
[05/04 15:29:39   1226s]   IBUFFX16_LVT    inverter      2        13.215
[05/04 15:29:39   1226s]   CGLNPRX8_LVT    icg           5        39.392
[05/04 15:29:39   1226s]   CGLPPRX8_LVT    icg           4        29.481
[05/04 15:29:39   1226s]   CGLPPRX2_LVT    icg          18       105.216
[05/04 15:29:39   1226s]   CGLNPRX2_LVT    icg           4        25.414
[05/04 15:29:39   1226s]   LSUPX4_LVT      logic         1         8.641
[05/04 15:29:39   1226s]   AO21X2_LVT      logic         2         5.591
[05/04 15:29:39   1226s]   AO21X1_LVT      logic         2         5.083
[05/04 15:29:39   1226s]   AO22X1_HVT      logic        32        81.326
[05/04 15:29:39   1226s]   -----------------------------------------------
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   Primary reporting skew groups summary at end of CTS:
[05/04 15:29:39   1226s]   ====================================================
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:39   1226s]   Half-corner                Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/04 15:29:39   1226s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:39   1226s]   worst_corner:setup.late    SYS_2x_CLK/func_best_mode    1.292     1.459     0.167       0.176         0.114           0.060           1.422        0.034     100% {1.292, 1.459}
[05/04 15:29:39   1226s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   Skew group summary at end of CTS:
[05/04 15:29:39   1226s]   =================================
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:39   1226s]   Half-corner                Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/04 15:29:39   1226s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:39   1226s]   worst_corner:setup.late    PCI_CLK/func_best_mode       0.722     0.893     0.171       0.176         0.048           0.048           0.863        0.025     100% {0.722, 0.893}
[05/04 15:29:39   1226s]   worst_corner:setup.late    SDRAM_CLK/func_best_mode     0.921     1.082     0.161       0.176         0.078           0.066           1.058        0.019     100% {0.921, 1.082}
[05/04 15:29:39   1226s]   worst_corner:setup.late    SYS_2x_CLK/func_best_mode    1.292     1.459     0.167       0.176         0.114           0.060           1.422        0.034     100% {1.292, 1.459}
[05/04 15:29:39   1226s]   worst_corner:setup.late    ate_clk/test_best_mode       0.959     1.150     0.191    0.176*           0.120           0.066           1.115        0.023     99.9% {0.976, 1.150}
[05/04 15:29:39   1226s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   Min/max skew group path pins for unmet skew targets:
[05/04 15:29:39   1226s]   ====================================================
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   -------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:39   1226s]   Half-corner                Skew Group                Min/Max    Delay    Pin
[05/04 15:29:39   1226s]   -------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:39   1226s]   worst_corner:setup.late    ate_clk/test_best_mode    Min        0.959    I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
[05/04 15:29:39   1226s]   worst_corner:setup.late    ate_clk/test_best_mode    Max        1.150    I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK
[05/04 15:29:39   1226s]   -------------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   Found a total of 0 clock tree pins with a slew violation.
[05/04 15:29:39   1226s]   
[05/04 15:29:39   1226s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/04 15:29:39   1226s] Synthesizing clock trees done.
[05/04 15:29:39   1226s] Tidy Up And Update Timing...
[05/04 15:29:40   1226s] External - Set all clocks to propagated mode...
[05/04 15:29:40   1226s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[05/04 15:29:40   1226s]  * CCOpt property update_io_latency is false
[05/04 15:29:40   1226s] 
[05/04 15:29:40   1226s] Setting all clocks to propagated mode.
[05/04 15:29:42   1228s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.4 real=0:00:02.4)
[05/04 15:29:42   1229s] Clock DAG stats after update timingGraph:
[05/04 15:29:42   1229s]   cell counts      : b=163, i=2, icg=31, nicg=0, l=37, total=233
[05/04 15:29:42   1229s]   cell areas       : b=901.703um^2, i=13.215um^2, icg=199.503um^2, nicg=0.000um^2, l=100.641um^2, total=1215.062um^2
[05/04 15:29:42   1229s]   cell capacitance : b=277.707fF, i=1.537fF, icg=21.871fF, nicg=0.000fF, l=32.878fF, total=333.992fF
[05/04 15:29:42   1229s]   sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/04 15:29:42   1229s]   wire capacitance : top=0.000fF, trunk=1309.307fF, leaf=3307.197fF, total=4616.504fF
[05/04 15:29:42   1229s]   wire lengths     : top=0.000um, trunk=12866.597um, leaf=34515.678um, total=47382.275um
[05/04 15:29:42   1229s]   hp wire lengths  : top=0.000um, trunk=11873.936um, leaf=18558.362um, total=30432.298um
[05/04 15:29:42   1229s] Clock DAG net violations after update timingGraph: none
[05/04 15:29:42   1229s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/04 15:29:42   1229s]   Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
[05/04 15:29:42   1229s]   Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/04 15:29:42   1229s]   Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:42   1229s]   Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[05/04 15:29:42   1229s]   Trunk : target=0.177ns count=4 avg=0.088ns sd=0.023ns min=0.068ns max=0.115ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/04 15:29:42   1229s]   Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:42   1229s]   Trunk : target=0.184ns count=5 avg=0.147ns sd=0.022ns min=0.116ns max=0.168ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:42   1229s]   Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/04 15:29:42   1229s]   Trunk : target=0.224ns count=48 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {46 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:42   1229s]   Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:42   1229s]   Trunk : target=0.235ns count=5 avg=0.079ns sd=0.025ns min=0.043ns max=0.110ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/04 15:29:42   1229s]   Trunk : target=0.244ns count=6 avg=0.084ns sd=0.011ns min=0.075ns max=0.105ns {6 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:42   1229s]   Trunk : target=0.251ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:42   1229s]   Trunk : target=0.260ns count=4 avg=0.117ns sd=0.041ns min=0.076ns max=0.174ns {3 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:42   1229s]   Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
[05/04 15:29:42   1229s]   Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/04 15:29:42   1229s]   Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/04 15:29:42   1229s]   Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/04 15:29:42   1229s]   Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/04 15:29:42   1229s]   Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/04 15:29:42   1229s]   Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/04 15:29:42   1229s]   Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
[05/04 15:29:42   1229s]   Leaf  : target=0.251ns count=2 avg=0.127ns sd=0.003ns min=0.125ns max=0.130ns {2 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
[05/04 15:29:42   1229s]   Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
[05/04 15:29:42   1229s]   Leaf  : target=0.300ns count=5 avg=0.252ns sd=0.027ns min=0.229ns max=0.287ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
[05/04 15:29:42   1229s] Clock DAG library cell distribution after update timingGraph {count}:
[05/04 15:29:42   1229s]    Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 6 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
[05/04 15:29:42   1229s]    Invs: IBUFFX16_LVT: 2 
[05/04 15:29:42   1229s]    ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 4 
[05/04 15:29:42   1229s]  Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
[05/04 15:29:42   1229s] Primary reporting skew groups after update timingGraph:
[05/04 15:29:42   1229s]   skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.459, avg=1.422, sd=0.034], skew [0.167 vs 0.176], 100% {1.292, 1.459} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
[05/04 15:29:42   1229s]       min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
[05/04 15:29:42   1229s]       max path sink: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
[05/04 15:29:42   1229s] Skew group summary after update timingGraph:
[05/04 15:29:42   1229s]   skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
[05/04 15:29:42   1229s]   skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
[05/04 15:29:42   1229s]   skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.459, avg=1.422, sd=0.034], skew [0.167 vs 0.176], 100% {1.292, 1.459} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
[05/04 15:29:42   1229s]   skew_group ate_clk/test_best_mode: insertion delay [min=0.959, max=1.150, avg=1.115, sd=0.023], skew [0.191 vs 0.176*], 99.9% {0.976, 1.150} (wid=0.122 ws=0.120) (gid=1.139 gs=0.230)
[05/04 15:29:42   1229s] Logging CTS constraint violations...
[05/04 15:29:42   1229s]   No violations found.
[05/04 15:29:42   1229s] Logging CTS constraint violations done.
[05/04 15:29:42   1229s] Tidy Up And Update Timing done. (took cpu=0:00:02.7 real=0:00:02.7)
[05/04 15:29:42   1229s] Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/func_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/func_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last skew targets (including wire skew targets) from ate_clk/test_best_mode to ate_clk/test_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Copying last insertion target (including wire insertion delay target) from ate_clk/test_best_mode to ate_clk/test_worst_mode (the duplicate skew group).
[05/04 15:29:42   1229s] Runtime done. (took cpu=0:02:56 real=0:02:56)
[05/04 15:29:42   1229s] Runtime Report Coverage % = 97.1
[05/04 15:29:42   1229s] Runtime Summary
[05/04 15:29:42   1229s] ===============
[05/04 15:29:42   1229s] Clock Runtime:  (37%) Core CTS          64.65 (Init 11.73, Construction 24.97, Implementation 19.06, eGRPC 3.86, PostConditioning 3.44, Other 1.58)
[05/04 15:29:42   1229s] Clock Runtime:  (55%) CTS services      94.12 (RefinePlace 12.69, EarlyGlobalClock 9.25, NanoRoute 69.26, ExtractRC 2.91, TimingAnalysis 0.00)
[05/04 15:29:42   1229s] Clock Runtime:   (7%) Other CTS         12.10 (Init 3.38, CongRepair/EGR-DP 6.35, TimingUpdate 2.37, Other 0.00)
[05/04 15:29:42   1229s] Clock Runtime: (100%) Total            170.87
[05/04 15:29:42   1229s] 
[05/04 15:29:42   1229s] 
[05/04 15:29:42   1229s] Runtime Summary:
[05/04 15:29:42   1229s] ================
[05/04 15:29:42   1229s] 
[05/04 15:29:42   1229s] ------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:42   1229s] wall    % time  children  called  name
[05/04 15:29:42   1229s] ------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:42   1229s] 175.91  100.00   175.91     0       
[05/04 15:29:42   1229s] 175.91  100.00   170.87     1     Runtime
[05/04 15:29:42   1229s]   4.36    2.48     4.36     1     CCOpt::Phase::Initialization
[05/04 15:29:42   1229s]   4.36    2.48     4.34     1       Check Prerequisites
[05/04 15:29:42   1229s]   0.50    0.28     0.00     1         Leaving CCOpt scope - CheckPlace
[05/04 15:29:42   1229s]   3.84    2.18     0.00     1         Validating CTS configuration
[05/04 15:29:42   1229s]   0.00    0.00     0.00     1           Checking module port directions
[05/04 15:29:42   1229s]   0.00    0.00     0.00     1         External - Set all clocks to propagated mode
[05/04 15:29:42   1229s]   9.88    5.62     7.17     1     CCOpt::Phase::PreparingToBalance
[05/04 15:29:42   1229s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[05/04 15:29:42   1229s]   2.88    1.64     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/04 15:29:42   1229s]   0.61    0.34     0.00     1       Legalization setup
[05/04 15:29:42   1229s]   3.68    2.09     0.00     1       Validating CTS configuration
[05/04 15:29:42   1229s]   0.00    0.00     0.00     1         Checking module port directions
[05/04 15:29:42   1229s]   0.88    0.50     0.00     1     Preparing To Balance
[05/04 15:29:42   1229s]  37.19   21.14    37.19     1     CCOpt::Phase::Construction
[05/04 15:29:42   1229s]  18.55   10.54    18.51     1       Stage::Clustering
[05/04 15:29:42   1229s]  10.22    5.81     9.99     1         Clustering
[05/04 15:29:42   1229s]   0.01    0.00     0.00     1           Initialize for clustering
[05/04 15:29:42   1229s]   4.29    2.44     0.04     1           Bottom-up phase
[05/04 15:29:42   1229s]   0.04    0.02     0.00     1             Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/04 15:29:42   1229s]   5.69    3.24     4.85     1           Legalizing clock trees
[05/04 15:29:42   1229s]   4.56    2.59     0.00     1             Leaving CCOpt scope - ClockRefiner
[05/04 15:29:42   1229s]   0.29    0.17     0.00     1             Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/04 15:29:42   1229s]   8.29    4.71     7.96     1         CongRepair After Initial Clustering
[05/04 15:29:42   1229s]   6.69    3.80     5.81     1           Leaving CCOpt scope - Early Global Route
[05/04 15:29:42   1229s]   2.80    1.59     0.00     1             Early Global Route - eGR->NR step
[05/04 15:29:42   1229s]   3.01    1.71     0.00     1             Congestion Repair
[05/04 15:29:42   1229s]   0.97    0.55     0.00     1           Leaving CCOpt scope - extractRC
[05/04 15:29:42   1229s]   0.30    0.17     0.00     1           Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/04 15:29:42   1229s]   6.74    3.83     6.74     1       Stage::DRV Fixing
[05/04 15:29:42   1229s]   6.57    3.73     0.00     1         Fixing clock tree slew time and max cap violations
[05/04 15:29:42   1229s]   0.17    0.10     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[05/04 15:29:42   1229s]  11.90    6.77    11.88     1       Stage::Insertion Delay Reduction
[05/04 15:29:42   1229s]   0.06    0.03     0.00     1         Removing unnecessary root buffering
[05/04 15:29:42   1229s]   0.54    0.31     0.00     1         Removing unconstrained drivers
[05/04 15:29:42   1229s]   0.27    0.15     0.00     1         Reducing insertion delay 1
[05/04 15:29:42   1229s]   4.16    2.36     0.00     1         Removing longest path buffering
[05/04 15:29:42   1229s]   6.86    3.90     0.00     1         Reducing insertion delay 2
[05/04 15:29:42   1229s]  19.81   11.26    19.79     1     CCOpt::Phase::Implementation
[05/04 15:29:42   1229s]   2.68    1.52     2.66     1       Stage::Reducing Power
[05/04 15:29:42   1229s]   0.19    0.11     0.00     1         Improving clock tree routing
[05/04 15:29:42   1229s]   1.95    1.11     0.03     1         Reducing clock tree power 1
[05/04 15:29:42   1229s]   0.03    0.01     0.00     1           Legalizing clock trees
[05/04 15:29:42   1229s]   0.51    0.29     0.00     1         Reducing clock tree power 2
[05/04 15:29:42   1229s]   5.96    3.39     5.81     1       Stage::Balancing
[05/04 15:29:42   1229s]   4.22    2.40     4.15     1         Approximately balancing fragments step
[05/04 15:29:42   1229s]   0.71    0.40     0.00     1           Resolve constraints - Approximately balancing fragments
[05/04 15:29:42   1229s]   0.19    0.11     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/04 15:29:42   1229s]   0.09    0.05     0.00     1           Moving gates to improve sub-tree skew
[05/04 15:29:42   1229s]   0.52    0.30     0.00     1           Approximately balancing fragments bottom up
[05/04 15:29:42   1229s]   2.64    1.50     0.00     1           Approximately balancing fragments, wire and cell delays
[05/04 15:29:42   1229s]   0.76    0.43     0.00     1         Improving fragments clock skew
[05/04 15:29:42   1229s]   0.59    0.34     0.53     1         Approximately balancing step
[05/04 15:29:42   1229s]   0.40    0.23     0.00     1           Resolve constraints - Approximately balancing
[05/04 15:29:42   1229s]   0.12    0.07     0.00     1           Approximately balancing, wire and cell delays
[05/04 15:29:42   1229s]   0.08    0.05     0.00     1         Fixing clock tree overload
[05/04 15:29:42   1229s]   0.16    0.09     0.00     1         Approximately balancing paths
[05/04 15:29:42   1229s]   9.99    5.68     9.97     1       Stage::Polishing
[05/04 15:29:42   1229s]   0.54    0.31     0.29     1         Merging balancing drivers for power
[05/04 15:29:42   1229s]   0.29    0.16     0.00     1           Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/04 15:29:42   1229s]   0.15    0.08     0.00     1         Improving clock skew
[05/04 15:29:42   1229s]   1.11    0.63     0.02     1         Reducing clock tree power 3
[05/04 15:29:42   1229s]   0.02    0.01     0.00     1           Legalizing clock trees
[05/04 15:29:42   1229s]   0.15    0.09     0.00     1         Improving insertion delay
[05/04 15:29:42   1229s]   8.02    4.56     7.52     1         Wire Opt OverFix
[05/04 15:29:42   1229s]   7.05    4.01     6.84     1           Wire Reduction extra effort
[05/04 15:29:42   1229s]   0.10    0.06     0.00     1             Artificially removing short and long paths
[05/04 15:29:42   1229s]   0.17    0.09     0.00     1             Global shorten wires A0
[05/04 15:29:42   1229s]   4.78    2.72     0.00     2             Move For Wirelength - core
[05/04 15:29:42   1229s]   0.13    0.08     0.00     1             Global shorten wires A1
[05/04 15:29:42   1229s]   1.29    0.74     0.00     1             Global shorten wires B
[05/04 15:29:42   1229s]   0.36    0.20     0.00     1             Move For Wirelength - branch
[05/04 15:29:42   1229s]   0.47    0.27     0.47     1           Optimizing orientation
[05/04 15:29:42   1229s]   0.47    0.27     0.00     1             FlipOpt
[05/04 15:29:42   1229s]   1.17    0.66     0.75     1       Stage::Updating netlist
[05/04 15:29:42   1229s]   0.75    0.43     0.00     1         Leaving CCOpt scope - ClockRefiner
[05/04 15:29:42   1229s]  11.74    6.67    10.59     1     CCOpt::Phase::eGRPC
[05/04 15:29:42   1229s]   2.91    1.66     2.80     1       Leaving CCOpt scope - Routing Tools
[05/04 15:29:42   1229s]   2.80    1.59     0.00     1         Early Global Route - eGR->NR step
[05/04 15:29:42   1229s]   0.96    0.55     0.00     1       Leaving CCOpt scope - extractRC
[05/04 15:29:42   1229s]   0.28    0.16     0.28     1       Reset bufferability constraints
[05/04 15:29:42   1229s]   0.28    0.16     0.00     1         Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/04 15:29:42   1229s]   0.35    0.20     0.08     1       Moving buffers
[05/04 15:29:42   1229s]   0.08    0.04     0.00     1         Violation analysis
[05/04 15:29:42   1229s]   1.62    0.92     0.04     1       Initial Pass of Downsizing Clock Tree Cells
[05/04 15:29:42   1229s]   0.04    0.02     0.00     1         Artificially removing long paths
[05/04 15:29:42   1229s]   0.19    0.11     0.00     1       Fixing DRVs
[05/04 15:29:42   1229s]   0.05    0.03     0.00     1       Reconnecting optimized routes
[05/04 15:29:42   1229s]   0.11    0.06     0.00     1       Violation analysis
[05/04 15:29:42   1229s]   4.12    2.34     0.00     1       Leaving CCOpt scope - ClockRefiner
[05/04 15:29:42   1229s]  77.43   44.01    77.09     1     CCOpt::Phase::Routing
[05/04 15:29:42   1229s]  75.79   43.09    75.38     1       Leaving CCOpt scope - Routing Tools
[05/04 15:29:42   1229s]   2.77    1.57     0.00     1         Early Global Route - eGR->NR step
[05/04 15:29:42   1229s]  69.26   39.37     0.00     1         NanoRoute
[05/04 15:29:42   1229s]   3.35    1.90     0.00     1         Route Remaining Unrouted Nets
[05/04 15:29:42   1229s]   0.98    0.56     0.00     1       Leaving CCOpt scope - extractRC
[05/04 15:29:42   1229s]   0.32    0.18     0.00     1       Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/04 15:29:42   1229s]   6.71    3.81     5.67     1     CCOpt::Phase::PostConditioning
[05/04 15:29:42   1229s]   0.00    0.00     0.00     1       Reset bufferability constraints
[05/04 15:29:42   1229s]   0.30    0.17     0.00     1       Upsizing to fix DRVs
[05/04 15:29:42   1229s]   0.50    0.28     0.00     1       Recomputing CTS skew targets
[05/04 15:29:42   1229s]   0.18    0.10     0.00     1       Fixing DRVs
[05/04 15:29:42   1229s]   0.62    0.35     0.00     1       Buffering to fix DRVs
[05/04 15:29:42   1229s]   0.45    0.26     0.00     1       Fixing Skew by cell sizing
[05/04 15:29:42   1229s]   0.07    0.04     0.00     1       Reconnecting optimized routes
[05/04 15:29:42   1229s]   3.26    1.86     0.00     1       Leaving CCOpt scope - ClockRefiner
[05/04 15:29:42   1229s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[05/04 15:29:42   1229s]   0.29    0.16     0.00     1       Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/04 15:29:42   1229s]   0.21    0.12     0.00     1     Post-balance tidy up or trial balance steps
[05/04 15:29:42   1229s]   2.67    1.52     2.37     1     Tidy Up And Update Timing
[05/04 15:29:42   1229s]   2.37    1.35     0.00     1       External - Set all clocks to propagated mode
[05/04 15:29:42   1229s] ------------------------------------------------------------------------------------------------------------------------
[05/04 15:29:42   1229s] 
[05/04 15:29:42   1229s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/04 15:29:42   1229s] Synthesizing clock trees with CCOpt done.
[05/04 15:29:42   1229s] **WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
[05/04 15:29:42   1229s] INFO: Running scanReorder auto flow in postCTS: using -clkAware and -holdAware
[05/04 15:29:42   1229s] DBG: sciUnitLenDelay = 0.123450
[05/04 15:29:42   1229s] Set analysis mode to hold.
[05/04 15:29:43   1229s] #################################################################################
[05/04 15:29:43   1229s] # Design Stage: PreRoute
[05/04 15:29:43   1229s] # Design Name: ORCA_TOP
[05/04 15:29:43   1229s] # Design Mode: 28nm
[05/04 15:29:43   1229s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:29:43   1229s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:29:43   1229s] # Signoff Settings: SI Off 
[05/04 15:29:43   1229s] #################################################################################
[05/04 15:29:45   1232s] Calculate delays in BcWc mode...
[05/04 15:29:45   1232s] Calculate delays in BcWc mode...
[05/04 15:29:45   1232s] Topological Sorting (REAL = 0:00:00.0, MEM = 2302.0M, InitMEM = 2302.0M)
[05/04 15:29:45   1232s] Start delay calculation (fullDC) (1 T). (MEM=2301.99)
[05/04 15:29:45   1232s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/04 15:29:46   1232s] End AAE Lib Interpolated Model. (MEM=2313.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:30:00   1247s] Total number of fetched objects 55122
[05/04 15:30:00   1247s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/04 15:30:00   1247s] End delay calculation. (MEM=2329.59 CPU=0:00:10.7 REAL=0:00:11.0)
[05/04 15:30:00   1247s] End delay calculation (fullDC). (MEM=2329.59 CPU=0:00:15.0 REAL=0:00:15.0)
[05/04 15:30:00   1247s] *** CDM Built up (cpu=0:00:17.6  real=0:00:17.0  mem= 2329.6M) ***
[05/04 15:30:02   1249s] DBG: scgNrActiveHoldView = 2
[05/04 15:30:02   1249s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/04 15:30:02   1249s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:30:02   1249s] Start applying DEF ordered sections ...
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_8_" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_3_" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_11_" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_15_" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_9_" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_13_" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_98" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/04 15:30:02   1249s] Type 'man IMPSC-1138' for more detail.
[05/04 15:30:02   1249s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/04 15:30:02   1249s] To increase the message display limit, refer to the product command reference manual.
[05/04 15:30:02   1249s] Successfully applied all DEF ordered sections.
[05/04 15:30:02   1249s] *** Scan Sanity Check Summary:
[05/04 15:30:02   1249s] *** 5 scan chains passed sanity check.
[05/04 15:30:02   1249s] INFO: Auto effort scan reorder.
[05/04 15:30:02   1249s] chain 3 has no hold violation, so skip this chain.
[05/04 15:30:02   1249s] chain 4 has no hold violation, so skip this chain.
[05/04 15:30:02   1249s] chain 5_UPF2 has no hold violation, so skip this chain.
[05/04 15:30:02   1249s] chain 6 has no hold violation, so skip this chain.
[05/04 15:30:02   1249s] chain 7 has no hold violation, so skip this chain.
[05/04 15:30:02   1249s] *** Summary: Scan Reorder within scan chain
[05/04 15:30:02   1249s]         Total scan reorder time: cpu: 0:00:00.1 , real: 0:00:00.0
[05/04 15:30:02   1249s] Successfully reordered 5 scan chains.
[05/04 15:30:02   1249s] Initial total scan wire length:    45833.776 (floating:    34371.304)
[05/04 15:30:02   1249s] Final   total scan wire length:    45833.776 (floating:    34371.304)
[05/04 15:30:02   1249s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/04 15:30:02   1249s] Current max long connection 377.872
[05/04 15:30:03   1249s] Restore timing analysis mode.
[05/04 15:30:03   1250s] #################################################################################
[05/04 15:30:03   1250s] # Design Stage: PreRoute
[05/04 15:30:03   1250s] # Design Name: ORCA_TOP
[05/04 15:30:03   1250s] # Design Mode: 28nm
[05/04 15:30:03   1250s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:30:03   1250s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:30:03   1250s] # Signoff Settings: SI Off 
[05/04 15:30:03   1250s] #################################################################################
[05/04 15:30:06   1252s] Calculate delays in BcWc mode...
[05/04 15:30:06   1252s] Calculate delays in BcWc mode...
[05/04 15:30:06   1252s] Topological Sorting (REAL = 0:00:00.0, MEM = 2510.0M, InitMEM = 2510.0M)
[05/04 15:30:06   1252s] Start delay calculation (fullDC) (1 T). (MEM=2509.98)
[05/04 15:30:06   1252s] *** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
[05/04 15:30:06   1253s] End AAE Lib Interpolated Model. (MEM=2521.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:30:21   1268s] Total number of fetched objects 55122
[05/04 15:30:21   1268s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/04 15:30:21   1268s] End delay calculation. (MEM=2521.59 CPU=0:00:11.3 REAL=0:00:11.0)
[05/04 15:30:21   1268s] End delay calculation (fullDC). (MEM=2521.59 CPU=0:00:15.8 REAL=0:00:15.0)
[05/04 15:30:21   1268s] *** CDM Built up (cpu=0:00:18.6  real=0:00:18.0  mem= 2521.6M) ***
[05/04 15:30:24   1270s] *** End of ScanReorder (cpu=0:00:41.7, real=0:00:42.0, mem=2521.6M) ***
[05/04 15:30:24   1270s] Total net length = 9.070e+05 (4.386e+05 4.684e+05) (ext = 1.505e+04)
[05/04 15:30:24   1271s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1880.5M, totSessionCpu=0:21:11 **
[05/04 15:30:24   1271s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/04 15:30:24   1271s] Need call spDPlaceInit before registerPrioInstLoc.
[05/04 15:30:24   1271s] [GPS-MSV] UPF Flow. Number of Power Domains: 2
[05/04 15:30:24   1271s] [GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[05/04 15:30:24   1271s] [GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
[05/04 15:30:24   1271s] [GPS-MSV] Related mode (msv/opt) setting
[05/04 15:30:24   1271s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[05/04 15:30:24   1271s] GigaOpt running with 1 threads.
[05/04 15:30:24   1271s] Info: 1 threads available for lower-level modules during optimization.
[05/04 15:30:24   1271s] OPERPROF: Starting DPlace-Init at level 1, MEM:2275.6M
[05/04 15:30:24   1271s] z: 2, totalTracks: 1
[05/04 15:30:24   1271s] z: 4, totalTracks: 1
[05/04 15:30:24   1271s] z: 6, totalTracks: 1
[05/04 15:30:24   1271s] z: 8, totalTracks: 1
[05/04 15:30:24   1271s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:30:24   1271s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2275.6M
[05/04 15:30:24   1271s] OPERPROF:     Starting CMU at level 3, MEM:2275.6M
[05/04 15:30:24   1271s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.014, MEM:2275.6M
[05/04 15:30:24   1271s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.229, MEM:2275.6M
[05/04 15:30:24   1271s] 
[05/04 15:30:24   1271s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2275.6MB).
[05/04 15:30:24   1271s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.360, REAL:0.352, MEM:2275.6M
[05/04 15:30:24   1271s] Cell 'FOOT2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOT2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEAD2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'FOOTX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] Cell 'HEADX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:30:24   1271s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[05/04 15:30:24   1271s] 	Cell FOOT2X16_HVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X16_LVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X16_RVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X2_HVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X2_LVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X2_RVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X32_HVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X32_LVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X32_RVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X4_HVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X4_LVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X4_RVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X8_HVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X8_LVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOT2X8_RVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOTX16_HVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOTX16_LVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOTX16_RVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOTX2_HVT, site unit.
[05/04 15:30:24   1271s] 	Cell FOOTX2_LVT, site unit.
[05/04 15:30:24   1271s] 	...
[05/04 15:30:24   1271s] 	Reporting only the 20 first cells found...
[05/04 15:30:24   1271s] .
[05/04 15:30:24   1271s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2275.6M
[05/04 15:30:24   1271s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.170, MEM:2275.6M
[05/04 15:30:24   1271s] 
[05/04 15:30:24   1271s] Creating Lib Analyzer ...
[05/04 15:30:25   1271s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:30:25   1271s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:30:25   1271s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:30:25   1271s] 
[05/04 15:30:25   1272s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:13 mem=2281.6M
[05/04 15:30:25   1272s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:13 mem=2281.6M
[05/04 15:30:25   1272s] Creating Lib Analyzer, finished. 
[05/04 15:30:29   1276s] OPERPROF: Starting DPlace-Init at level 1, MEM:2281.6M
[05/04 15:30:29   1276s] z: 2, totalTracks: 1
[05/04 15:30:29   1276s] z: 4, totalTracks: 1
[05/04 15:30:29   1276s] z: 6, totalTracks: 1
[05/04 15:30:29   1276s] z: 8, totalTracks: 1
[05/04 15:30:29   1276s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:30:29   1276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2281.6M
[05/04 15:30:29   1276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.185, MEM:2281.6M
[05/04 15:30:29   1276s] 
[05/04 15:30:29   1276s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2281.6MB).
[05/04 15:30:29   1276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.297, MEM:2281.6M
[05/04 15:30:29   1276s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2281.6M
[05/04 15:30:30   1276s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.170, MEM:2281.6M
[05/04 15:30:30   1276s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1886.3M, totSessionCpu=0:21:17 **
[05/04 15:30:30   1276s] *** optDesign -postCTS ***
[05/04 15:30:30   1276s] DRC Margin: user margin 0.0; extra margin 0.2
[05/04 15:30:30   1276s] Hold Target Slack: user slack 0
[05/04 15:30:30   1276s] Setup Target Slack: user slack 0; extra slack 0.0
[05/04 15:30:30   1277s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2281.6M
[05/04 15:30:30   1277s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.190, MEM:2281.6M
[05/04 15:30:30   1277s] 
[05/04 15:30:30   1277s] Deleting Cell Server ...
[05/04 15:30:30   1277s] Deleting Lib Analyzer.
[05/04 15:30:30   1277s] Multi-VT timing optimization disabled based on library information.
[05/04 15:30:30   1277s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/04 15:30:30   1277s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:30:30   1277s] Summary for sequential cells identification: 
[05/04 15:30:30   1277s]   Identified SBFF number: 126
[05/04 15:30:30   1277s]   Identified MBFF number: 0
[05/04 15:30:30   1277s]   Identified SB Latch number: 0
[05/04 15:30:30   1277s]   Identified MB Latch number: 0
[05/04 15:30:30   1277s]   Not identified SBFF number: 180
[05/04 15:30:30   1277s]   Not identified MBFF number: 0
[05/04 15:30:30   1277s]   Not identified SB Latch number: 0
[05/04 15:30:30   1277s]   Not identified MB Latch number: 0
[05/04 15:30:30   1277s]   Number of sequential cells which are not FFs: 78
[05/04 15:30:30   1277s]  Visiting view : test_worst_scenario
[05/04 15:30:30   1277s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:30:30   1277s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:30:30   1277s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:30:30   1277s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:30:30   1277s]  Visiting view : func_worst_scenario
[05/04 15:30:30   1277s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:30:30   1277s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:30:30   1277s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:30:30   1277s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:30:30   1277s]  Visiting view : test_best_scenario
[05/04 15:30:30   1277s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:30:30   1277s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:30:30   1277s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:30:30   1277s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:30:30   1277s]  Visiting view : func_best_scenario
[05/04 15:30:30   1277s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:30:30   1277s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:30:30   1277s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:30:30   1277s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:30:30   1277s]  Setting StdDelay to 10.90
[05/04 15:30:30   1277s] Creating Cell Server, finished. 
[05/04 15:30:30   1277s] 
[05/04 15:30:30   1277s] Deleting Cell Server ...
[05/04 15:30:30   1277s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2281.6M
[05/04 15:30:30   1277s] All LLGs are deleted
[05/04 15:30:30   1277s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2281.6M
[05/04 15:30:30   1277s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:2272.8M
[05/04 15:30:30   1277s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.002, MEM:2272.8M
[05/04 15:30:30   1277s] Start to check current routing status for nets...
[05/04 15:30:31   1278s] All nets are already routed correctly.
[05/04 15:30:31   1278s] End to check current routing status for nets (mem=2272.8M)
[05/04 15:30:31   1278s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2272.8M
[05/04 15:30:31   1278s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2272.8M
[05/04 15:30:31   1278s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2282.8M
[05/04 15:30:31   1278s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.083, MEM:2282.8M
[05/04 15:30:31   1278s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2282.8M
[05/04 15:30:31   1278s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2282.8M
[05/04 15:30:31   1278s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.260, REAL:0.274, MEM:2282.8M
[05/04 15:30:31   1278s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.310, REAL:0.310, MEM:2282.8M
[05/04 15:30:31   1278s] 
[05/04 15:30:37   1284s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.743  |
|           TNS (ns):| -3.640  |
|    Violating Paths:|   21    |
|          All Paths:|  14715  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     22 (22)      |   -0.059   |     22 (22)      |
|   max_tran     |     20 (21)      |   -0.648   |     20 (21)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.717%
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1876.6M, totSessionCpu=0:21:24 **
[05/04 15:30:37   1284s] ** INFO : this run is activating low effort ccoptDesign flow
[05/04 15:30:37   1284s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:30:37   1284s] ### Creating PhyDesignMc. totSessionCpu=0:21:24 mem=2276.8M
[05/04 15:30:37   1284s] OPERPROF: Starting DPlace-Init at level 1, MEM:2276.8M
[05/04 15:30:37   1284s] z: 2, totalTracks: 1
[05/04 15:30:37   1284s] z: 4, totalTracks: 1
[05/04 15:30:37   1284s] z: 6, totalTracks: 1
[05/04 15:30:37   1284s] z: 8, totalTracks: 1
[05/04 15:30:37   1284s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:30:37   1284s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2276.8M
[05/04 15:30:37   1284s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.193, MEM:2276.8M
[05/04 15:30:37   1284s] 
[05/04 15:30:37   1284s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2276.8MB).
[05/04 15:30:37   1284s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.321, MEM:2276.8M
[05/04 15:30:38   1284s] TotalInstCnt at PhyDesignMc Initialization: 47,330
[05/04 15:30:38   1284s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:25 mem=2276.8M
[05/04 15:30:38   1284s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2276.8M
[05/04 15:30:38   1285s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.176, MEM:2276.8M
[05/04 15:30:38   1285s] TotalInstCnt at PhyDesignMc Destruction: 47,330
[05/04 15:30:38   1285s] #optDebug: fT-E <X 2 0 0 1>
[05/04 15:30:39   1286s] *** Starting optimizing excluded clock nets MEM= 2276.8M) ***
[05/04 15:30:39   1286s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2276.8M) ***
[05/04 15:30:39   1286s] *** Starting optimizing excluded clock nets MEM= 2276.8M) ***
[05/04 15:30:39   1286s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2276.8M) ***
[05/04 15:30:39   1286s] Info: Done creating the CCOpt slew target map.
[05/04 15:30:39   1286s] Begin: GigaOpt high fanout net optimization
[05/04 15:30:39   1286s] GigaOpt HFN: use maxLocalDensity 1.2
[05/04 15:30:39   1286s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/04 15:30:40   1286s] Info: 238 nets with fixed/cover wires excluded.
[05/04 15:30:40   1286s] *info: Marking 97 level shifter instances dont touch
[05/04 15:30:40   1286s] *info: Marking 0 isolation instances dont touch
[05/04 15:30:40   1286s] Info: 238 clock nets excluded from IPO operation.
[05/04 15:30:40   1286s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:27.0/0:22:49.6 (0.9), mem = 2276.8M
[05/04 15:30:40   1287s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.14
[05/04 15:30:40   1287s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:30:40   1287s] ### Creating PhyDesignMc. totSessionCpu=0:21:27 mem=2284.8M
[05/04 15:30:40   1287s] OPERPROF: Starting DPlace-Init at level 1, MEM:2284.8M
[05/04 15:30:40   1287s] z: 2, totalTracks: 1
[05/04 15:30:40   1287s] z: 4, totalTracks: 1
[05/04 15:30:40   1287s] z: 6, totalTracks: 1
[05/04 15:30:40   1287s] z: 8, totalTracks: 1
[05/04 15:30:40   1287s] #spOpts: N=28 autoPA mergeVia=F 
[05/04 15:30:40   1287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2284.8M
[05/04 15:30:40   1287s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.163, MEM:2284.8M
[05/04 15:30:40   1287s] 
[05/04 15:30:40   1287s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2284.8MB).
[05/04 15:30:40   1287s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.279, MEM:2284.8M
[05/04 15:30:40   1287s] TotalInstCnt at PhyDesignMc Initialization: 47,330
[05/04 15:30:40   1287s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:28 mem=2284.8M
[05/04 15:30:41   1288s] ### Creating RouteCongInterface, started
[05/04 15:30:41   1288s] ### Creating LA Mngr. totSessionCpu=0:21:28 mem=2445.7M
[05/04 15:30:42   1288s] ### Creating LA Mngr, finished. totSessionCpu=0:21:29 mem=2445.7M
[05/04 15:30:42   1289s] 
[05/04 15:30:42   1289s] Creating Lib Analyzer ...
[05/04 15:30:42   1289s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:30:42   1289s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:30:42   1289s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:30:42   1289s] 
[05/04 15:30:43   1289s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:30 mem=2445.7M
[05/04 15:30:43   1289s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:30 mem=2445.7M
[05/04 15:30:43   1289s] Creating Lib Analyzer, finished. 
[05/04 15:30:43   1289s] 
[05/04 15:30:43   1289s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/04 15:30:43   1289s] 
[05/04 15:30:43   1289s] #optDebug: {0, 1.200}
[05/04 15:30:43   1289s] ### Creating RouteCongInterface, finished
[05/04 15:30:43   1289s] ### Creating LA Mngr. totSessionCpu=0:21:30 mem=2445.7M
[05/04 15:30:43   1289s] ### Creating LA Mngr, finished. totSessionCpu=0:21:30 mem=2445.7M
[05/04 15:30:43   1289s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:30:43   1290s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:30:48   1295s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:30:48   1295s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2445.7M
[05/04 15:30:48   1295s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.159, MEM:2445.7M
[05/04 15:30:48   1295s] TotalInstCnt at PhyDesignMc Destruction: 47,330
[05/04 15:30:48   1295s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.14
[05/04 15:30:48   1295s] *** DrvOpt [finish] : cpu/real = 0:00:08.5/0:00:08.5 (1.0), totSession cpu/real = 0:21:35.4/0:22:58.1 (0.9), mem = 2445.7M
[05/04 15:30:48   1295s] 
[05/04 15:30:48   1295s] =============================================================================================
[05/04 15:30:48   1295s]  Step TAT Report for DrvOpt #5
[05/04 15:30:48   1295s] =============================================================================================
[05/04 15:30:48   1295s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:30:48   1295s] ---------------------------------------------------------------------------------------------
[05/04 15:30:48   1295s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:30:48   1295s] [ LibAnalyzerInit        ]      2   0:00:01.7  (  19.1 % )     0:00:01.7 /  0:00:01.7    1.0
[05/04 15:30:48   1295s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:30:48   1295s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   7.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:30:48   1295s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   3.2 % )     0:00:02.0 /  0:00:02.0    1.0
[05/04 15:30:48   1295s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (   4.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:30:48   1295s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/04 15:30:48   1295s] [ MISC                   ]          0:00:05.7  (  65.7 % )     0:00:05.7 /  0:00:05.7    1.0
[05/04 15:30:48   1295s] ---------------------------------------------------------------------------------------------
[05/04 15:30:48   1295s]  DrvOpt #5 TOTAL                    0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:08.7    1.0
[05/04 15:30:48   1295s] ---------------------------------------------------------------------------------------------
[05/04 15:30:48   1295s] 
[05/04 15:30:48   1295s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/04 15:30:48   1295s] End: GigaOpt high fanout net optimization
[05/04 15:30:50   1297s] **INFO: Always on buffers available for drv fixing
[05/04 15:30:50   1297s] Deleting Lib Analyzer.
[05/04 15:30:50   1297s] Begin: GigaOpt DRV Optimization
[05/04 15:30:50   1297s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/04 15:30:50   1297s] Info: 238 nets with fixed/cover wires excluded.
[05/04 15:30:50   1297s] *info: Marking 97 level shifter instances dont touch
[05/04 15:30:50   1297s] *info: Marking 0 isolation instances dont touch
[05/04 15:30:51   1297s] Info: 238 clock nets excluded from IPO operation.
[05/04 15:30:51   1297s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:37.9/0:23:00.5 (0.9), mem = 2445.7M
[05/04 15:30:51   1297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.15
[05/04 15:30:51   1297s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:30:51   1297s] ### Creating PhyDesignMc. totSessionCpu=0:21:38 mem=2445.7M
[05/04 15:30:51   1297s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:30:51   1297s] OPERPROF: Starting DPlace-Init at level 1, MEM:2445.7M
[05/04 15:30:51   1297s] z: 2, totalTracks: 1
[05/04 15:30:51   1297s] z: 4, totalTracks: 1
[05/04 15:30:51   1297s] z: 6, totalTracks: 1
[05/04 15:30:51   1297s] z: 8, totalTracks: 1
[05/04 15:30:51   1297s] #spOpts: N=28 autoPA mergeVia=F 
[05/04 15:30:51   1297s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2445.7M
[05/04 15:30:51   1298s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.150, MEM:2445.7M
[05/04 15:30:51   1298s] 
[05/04 15:30:51   1298s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2445.7MB).
[05/04 15:30:51   1298s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.271, MEM:2445.7M
[05/04 15:30:51   1298s] TotalInstCnt at PhyDesignMc Initialization: 47,330
[05/04 15:30:51   1298s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:39 mem=2445.7M
[05/04 15:30:51   1298s] ### Creating RouteCongInterface, started
[05/04 15:30:51   1298s] 
[05/04 15:30:51   1298s] Creating Lib Analyzer ...
[05/04 15:30:52   1298s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:30:52   1298s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:30:52   1298s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:30:52   1298s] 
[05/04 15:30:52   1299s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:40 mem=2445.7M
[05/04 15:30:52   1299s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:40 mem=2445.7M
[05/04 15:30:52   1299s] Creating Lib Analyzer, finished. 
[05/04 15:30:52   1299s] 
[05/04 15:30:52   1299s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/04 15:30:52   1299s] 
[05/04 15:30:52   1299s] #optDebug: {0, 1.200}
[05/04 15:30:52   1299s] ### Creating RouteCongInterface, finished
[05/04 15:30:52   1299s] ### Creating LA Mngr. totSessionCpu=0:21:40 mem=2445.7M
[05/04 15:30:52   1299s] ### Creating LA Mngr, finished. totSessionCpu=0:21:40 mem=2445.7M
[05/04 15:30:52   1299s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:30:53   1300s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:30:56   1302s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2464.8M
[05/04 15:30:56   1302s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2464.8M
[05/04 15:30:56   1303s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:30:56   1303s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/04 15:30:56   1303s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:30:56   1303s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/04 15:30:56   1303s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:30:57   1304s] Info: violation cost 167.313049 (cap = 95.485909, tran = 71.827087, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:30:57   1304s] |    38|    53|    -0.75|    54|   108|    -0.06|     0|     0|     0|     0|    -0.74|    -3.64|       0|       0|       0|  44.82|          |         |
[05/04 15:30:59   1306s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:31:00   1307s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.74|    -2.08|      53|       0|      14|  44.85| 0:00:02.0|  2472.8M|
[05/04 15:31:00   1307s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:31:00   1307s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.74|    -2.08|       0|       0|       0|  44.85| 0:00:00.0|  2472.8M|
[05/04 15:31:00   1307s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:31:00   1307s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:31:00   1307s] Layer 3 has 118 constrained nets 
[05/04 15:31:00   1307s] Layer 5 has 120 constrained nets 
[05/04 15:31:00   1307s] Layer 9 has 1 constrained nets 
[05/04 15:31:00   1307s] **** End NDR-Layer Usage Statistics ****
[05/04 15:31:00   1307s] 
[05/04 15:31:00   1307s] *** Finish DRV Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=2472.8M) ***
[05/04 15:31:00   1307s] 
[05/04 15:31:00   1307s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2488.8M
[05/04 15:31:00   1307s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.173, MEM:2488.8M
[05/04 15:31:00   1307s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2488.8M
[05/04 15:31:00   1307s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2488.8M
[05/04 15:31:00   1307s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2488.8M
[05/04 15:31:00   1307s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.170, REAL:0.166, MEM:2488.8M
[05/04 15:31:01   1307s] 
[05/04 15:31:01   1307s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2488.8M
[05/04 15:31:01   1307s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.001, MEM:2488.8M
[05/04 15:31:01   1307s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.290, REAL:0.272, MEM:2488.8M
[05/04 15:31:01   1307s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.290, REAL:0.273, MEM:2488.8M
[05/04 15:31:01   1307s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.14
[05/04 15:31:01   1307s] OPERPROF: Starting RefinePlace at level 1, MEM:2488.8M
[05/04 15:31:01   1307s] *** Starting refinePlace (0:21:48 mem=2488.8M) ***
[05/04 15:31:01   1307s] Total net bbox length = 8.894e+05 (4.312e+05 4.582e+05) (ext = 1.393e+04)
[05/04 15:31:01   1308s] Info: 96 insts are soft-fixed.
[05/04 15:31:01   1308s] 
[05/04 15:31:01   1308s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:31:01   1308s] 
[05/04 15:31:01   1308s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:31:01   1308s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:31:01   1308s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:31:01   1308s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:31:01   1308s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:31:01   1308s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2488.8M
[05/04 15:31:01   1308s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2488.8M
[05/04 15:31:01   1308s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2488.8M
[05/04 15:31:01   1308s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2488.8M
[05/04 15:31:01   1308s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2488.8M
[05/04 15:31:01   1308s] Starting refinePlace ...
[05/04 15:31:01   1308s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:31:01   1308s]    Spread Effort: high, standalone mode, useDDP on.
[05/04 15:31:02   1309s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.3, real=0:00:01.0, mem=2488.8MB) @(0:21:48 - 0:21:49).
[05/04 15:31:02   1309s] Move report: preRPlace moves 148 insts, mean move: 0.63 um, max move: 3.65 um
[05/04 15:31:02   1309s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC7080_DQ_out_0_27): (507.38, 625.33) --> (507.68, 628.67)
[05/04 15:31:02   1309s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
[05/04 15:31:02   1309s] wireLenOptFixPriorityInst 5130 inst fixed
[05/04 15:31:02   1309s] 
[05/04 15:31:02   1309s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:31:02   1309s] 
[05/04 15:31:02   1309s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:31:03   1310s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:31:03   1310s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2488.8MB) @(0:21:49 - 0:21:50).
[05/04 15:31:03   1310s] Move report: Detail placement moves 148 insts, mean move: 0.63 um, max move: 3.65 um
[05/04 15:31:03   1310s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC7080_DQ_out_0_27): (507.38, 625.33) --> (507.68, 628.67)
[05/04 15:31:03   1310s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2488.8MB
[05/04 15:31:03   1310s] Statistics of distance of Instance movement in refine placement:
[05/04 15:31:03   1310s]   maximum (X+Y) =         3.65 um
[05/04 15:31:03   1310s]   inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC7080_DQ_out_0_27) with max move: (507.376, 625.328) -> (507.68, 628.672)
[05/04 15:31:03   1310s]   mean    (X+Y) =         0.63 um
[05/04 15:31:03   1310s] Summary Report:
[05/04 15:31:03   1310s] Instances move: 148 (out of 47149 movable)
[05/04 15:31:03   1310s] Instances flipped: 0
[05/04 15:31:03   1310s] Mean displacement: 0.63 um
[05/04 15:31:03   1310s] Max displacement: 3.65 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/FE_OFC7080_DQ_out_0_27) (507.376, 625.328) -> (507.68, 628.672)
[05/04 15:31:03   1310s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
[05/04 15:31:03   1310s] Total instances moved : 148
[05/04 15:31:03   1310s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.390, REAL:2.388, MEM:2488.8M
[05/04 15:31:03   1310s] Total net bbox length = 8.895e+05 (4.313e+05 4.582e+05) (ext = 1.393e+04)
[05/04 15:31:03   1310s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2488.8MB
[05/04 15:31:03   1310s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=2488.8MB) @(0:21:48 - 0:21:50).
[05/04 15:31:03   1310s] *** Finished refinePlace (0:21:51 mem=2488.8M) ***
[05/04 15:31:03   1310s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.14
[05/04 15:31:03   1310s] OPERPROF: Finished RefinePlace at level 1, CPU:2.590, REAL:2.590, MEM:2488.8M
[05/04 15:31:04   1311s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2488.8M
[05/04 15:31:04   1311s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.156, MEM:2488.8M
[05/04 15:31:04   1311s] *** maximum move = 3.65 um ***
[05/04 15:31:04   1311s] *** Finished re-routing un-routed nets (2488.8M) ***
[05/04 15:31:04   1311s] OPERPROF: Starting DPlace-Init at level 1, MEM:2488.8M
[05/04 15:31:04   1311s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2488.8M
[05/04 15:31:04   1311s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.165, MEM:2488.8M
[05/04 15:31:04   1311s] 
[05/04 15:31:04   1311s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2488.8M
[05/04 15:31:04   1311s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2488.8M
[05/04 15:31:04   1311s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.280, MEM:2488.8M
[05/04 15:31:05   1311s] 
[05/04 15:31:05   1311s] *** Finish Physical Update (cpu=0:00:04.7 real=0:00:05.0 mem=2488.8M) ***
[05/04 15:31:05   1311s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2453.7M
[05/04 15:31:05   1312s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.159, MEM:2453.7M
[05/04 15:31:05   1312s] TotalInstCnt at PhyDesignMc Destruction: 47,383
[05/04 15:31:05   1312s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.15
[05/04 15:31:05   1312s] *** DrvOpt [finish] : cpu/real = 0:00:14.2/0:00:14.1 (1.0), totSession cpu/real = 0:21:52.1/0:23:14.7 (0.9), mem = 2453.7M
[05/04 15:31:05   1312s] 
[05/04 15:31:05   1312s] =============================================================================================
[05/04 15:31:05   1312s]  Step TAT Report for DrvOpt #6
[05/04 15:31:05   1312s] =============================================================================================
[05/04 15:31:05   1312s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:31:05   1312s] ---------------------------------------------------------------------------------------------
[05/04 15:31:05   1312s] [ RefinePlace            ]      1   0:00:04.8  (  33.2 % )     0:00:04.8 /  0:00:04.7    1.0
[05/04 15:31:05   1312s] [ SlackTraversorInit     ]      1   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:31:05   1312s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   5.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:31:05   1312s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:05   1312s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   4.2 % )     0:00:00.6 /  0:00:00.7    1.1
[05/04 15:31:05   1312s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.6 % )     0:00:01.0 /  0:00:01.0    1.0
[05/04 15:31:05   1312s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:05   1312s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:02.1 /  0:00:02.1    1.0
[05/04 15:31:05   1312s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:05   1312s] [ OptEval                ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:31:05   1312s] [ OptCommit              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/04 15:31:05   1312s] [ IncrTimingUpdate       ]      1   0:00:01.5  (  10.8 % )     0:00:01.5 /  0:00:01.5    1.0
[05/04 15:31:05   1312s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:31:05   1312s] [ IncrDelayCalc          ]      7   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.1
[05/04 15:31:05   1312s] [ DrvFindVioNets         ]      3   0:00:01.1  (   7.8 % )     0:00:01.1 /  0:00:01.1    1.0
[05/04 15:31:05   1312s] [ DrvComputeSummary      ]      3   0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:31:05   1312s] [ MISC                   ]          0:00:03.9  (  27.5 % )     0:00:03.9 /  0:00:03.9    1.0
[05/04 15:31:05   1312s] ---------------------------------------------------------------------------------------------
[05/04 15:31:05   1312s]  DrvOpt #6 TOTAL                    0:00:14.3  ( 100.0 % )     0:00:14.3 /  0:00:14.4    1.0
[05/04 15:31:05   1312s] ---------------------------------------------------------------------------------------------
[05/04 15:31:05   1312s] 
[05/04 15:31:05   1312s] End: GigaOpt DRV Optimization
[05/04 15:31:05   1312s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/04 15:31:05   1312s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2375.7M
[05/04 15:31:05   1312s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.148, MEM:2375.7M
[05/04 15:31:05   1312s] 
[05/04 15:31:08   1315s] 
------------------------------------------------------------
     Summary (cpu=0.24min real=0.25min mem=2375.7M)                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.743  |
|           TNS (ns):| -2.084  |
|    Violating Paths:|   21    |
|          All Paths:|  14715  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.755%
Routing Overflow: 0.59% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1998.1M, totSessionCpu=0:21:55 **
[05/04 15:31:09   1316s] *** Timing NOT met, worst failing slack is -0.743
[05/04 15:31:09   1316s] *** Check timing (0:00:00.0)
[05/04 15:31:09   1316s] Deleting Lib Analyzer.
[05/04 15:31:09   1316s] Begin: GigaOpt Optimization in TNS mode
[05/04 15:31:09   1316s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/04 15:31:09   1316s] Info: 238 nets with fixed/cover wires excluded.
[05/04 15:31:10   1316s] *info: Marking 97 level shifter instances dont touch
[05/04 15:31:10   1316s] *info: Marking 0 isolation instances dont touch
[05/04 15:31:10   1316s] Info: 238 clock nets excluded from IPO operation.
[05/04 15:31:10   1316s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:57.0/0:23:19.6 (0.9), mem = 2375.8M
[05/04 15:31:10   1316s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.16
[05/04 15:31:10   1316s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:31:10   1316s] ### Creating PhyDesignMc. totSessionCpu=0:21:57 mem=2375.8M
[05/04 15:31:10   1316s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:31:10   1316s] OPERPROF: Starting DPlace-Init at level 1, MEM:2375.8M
[05/04 15:31:10   1317s] z: 2, totalTracks: 1
[05/04 15:31:10   1317s] z: 4, totalTracks: 1
[05/04 15:31:10   1317s] z: 6, totalTracks: 1
[05/04 15:31:10   1317s] z: 8, totalTracks: 1
[05/04 15:31:10   1317s] #spOpts: N=28 autoPA mergeVia=F 
[05/04 15:31:10   1317s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2375.8M
[05/04 15:31:10   1317s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.156, MEM:2375.8M
[05/04 15:31:10   1317s] 
[05/04 15:31:10   1317s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2375.8MB).
[05/04 15:31:10   1317s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.282, MEM:2375.8M
[05/04 15:31:10   1317s] TotalInstCnt at PhyDesignMc Initialization: 47,383
[05/04 15:31:10   1317s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:58 mem=2375.8M
[05/04 15:31:10   1317s] ### Creating RouteCongInterface, started
[05/04 15:31:10   1317s] 
[05/04 15:31:10   1317s] Creating Lib Analyzer ...
[05/04 15:31:11   1317s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:31:11   1317s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:31:11   1317s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:31:11   1317s] 
[05/04 15:31:11   1318s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:59 mem=2375.8M
[05/04 15:31:11   1318s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:59 mem=2375.8M
[05/04 15:31:11   1318s] Creating Lib Analyzer, finished. 
[05/04 15:31:11   1318s] 
[05/04 15:31:11   1318s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/04 15:31:11   1318s] 
[05/04 15:31:11   1318s] #optDebug: {0, 1.200}
[05/04 15:31:11   1318s] ### Creating RouteCongInterface, finished
[05/04 15:31:11   1318s] ### Creating LA Mngr. totSessionCpu=0:21:59 mem=2375.8M
[05/04 15:31:11   1318s] ### Creating LA Mngr, finished. totSessionCpu=0:21:59 mem=2375.8M
[05/04 15:31:11   1318s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:31:15   1322s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:31:15   1322s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:31:15   1322s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:31:15   1322s] *info: 238 clock nets excluded
[05/04 15:31:15   1322s] *info: Marking 97 level shifter instances dont touch
[05/04 15:31:15   1322s] *info: Marking 0 isolation instances dont touch
[05/04 15:31:15   1322s] *info: 3 special nets excluded.
[05/04 15:31:15   1322s] *info: 1042 no-driver nets excluded.
[05/04 15:31:15   1322s] *info: 238 nets with fixed/cover wires excluded.
[05/04 15:31:16   1323s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:31:16   1323s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:31:16   1323s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:31:16   1323s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:31:16   1323s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:31:17   1324s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.50844.6
[05/04 15:31:21   1328s] PathGroup :  in2out  TargetSlack : 0 
[05/04 15:31:21   1328s] PathGroup :  in2reg  TargetSlack : 0 
[05/04 15:31:21   1328s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/04 15:31:21   1328s] PathGroup :  reg2out  TargetSlack : 0 
[05/04 15:31:21   1328s] PathGroup :  reg2reg  TargetSlack : 0 
[05/04 15:31:23   1330s] ** GigaOpt Optimizer WNS Slack -0.743 TNS Slack -2.084 Density 44.85
[05/04 15:31:23   1330s] Optimizer TNS Opt
[05/04 15:31:23   1330s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.057|-0.269|
|reg2cgate                    |-0.743|-1.690|
|reg2reg                      |-0.051|-0.125|
|HEPG                         |-0.743|-1.815|
|All Paths                    |-0.743|-2.084|
+-----------------------------+------+------+

[05/04 15:31:23   1330s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.743ns TNS -1.690ns; reg2reg* WNS -0.051ns TNS -0.125ns; HEPG WNS -0.743ns TNS -1.690ns; all paths WNS -0.743ns TNS -2.084ns; Real time 0:04:37
[05/04 15:31:23   1330s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2394.8M
[05/04 15:31:23   1330s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2394.8M
[05/04 15:31:23   1330s] Active Path Group: reg2cgate reg2reg  
[05/04 15:31:24   1331s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:24   1331s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:31:24   1331s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:24   1331s] |  -0.743|   -0.743|  -1.815|   -2.084|    44.85%|   0:00:01.0| 2410.8M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_1_clkgt/u_icg/EN                 |
[05/04 15:31:24   1331s] |  -0.673|   -0.673|  -1.006|   -1.275|    44.86%|   0:00:00.0| 2490.2M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
[05/04 15:31:24   1331s] |  -0.673|   -0.673|  -1.005|   -1.274|    44.86%|   0:00:00.0| 2490.2M|                 NA|       NA| NA                                                 |
[05/04 15:31:24   1331s] |  -0.673|   -0.673|  -1.005|   -1.274|    44.86%|   0:00:00.0| 2490.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_1_clkgt/u_icg/EN                 |
[05/04 15:31:24   1331s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:25   1331s] 
[05/04 15:31:25   1331s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:02.0 mem=2490.2M) ***
[05/04 15:31:25   1332s] 
[05/04 15:31:25   1332s] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:02.0 mem=2490.2M) ***
[05/04 15:31:25   1332s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.057|-0.269|
|reg2cgate                    |-0.673|-1.005|
|reg2reg                      | 0.001| 0.000|
|HEPG                         |-0.673|-1.005|
|All Paths                    |-0.673|-1.274|
+-----------------------------+------+------+

[05/04 15:31:25   1332s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.673ns TNS -1.005ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.673ns TNS -1.005ns; all paths WNS -0.673ns TNS -1.274ns; Real time 0:04:39
[05/04 15:31:25   1332s] ** GigaOpt Optimizer WNS Slack -0.673 TNS Slack -1.274 Density 44.86
[05/04 15:31:25   1332s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.50844.4
[05/04 15:31:25   1332s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2490.2M
[05/04 15:31:25   1332s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.178, MEM:2490.2M
[05/04 15:31:25   1332s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2490.2M
[05/04 15:31:25   1332s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2490.2M
[05/04 15:31:25   1332s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2490.2M
[05/04 15:31:25   1332s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.170, REAL:0.169, MEM:2490.2M
[05/04 15:31:25   1332s] 
[05/04 15:31:25   1332s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.277, MEM:2490.2M
[05/04 15:31:25   1332s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.280, REAL:0.277, MEM:2490.2M
[05/04 15:31:26   1332s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.15
[05/04 15:31:26   1332s] OPERPROF: Starting RefinePlace at level 1, MEM:2490.2M
[05/04 15:31:26   1332s] *** Starting refinePlace (0:22:13 mem=2490.2M) ***
[05/04 15:31:26   1332s] Total net bbox length = 8.895e+05 (4.313e+05 4.582e+05) (ext = 1.393e+04)
[05/04 15:31:26   1333s] Info: 96 insts are soft-fixed.
[05/04 15:31:26   1333s] 
[05/04 15:31:26   1333s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:31:26   1333s] 
[05/04 15:31:26   1333s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:31:26   1333s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:31:26   1333s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:31:26   1333s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:31:26   1333s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:31:26   1333s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2490.2M
[05/04 15:31:26   1333s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2490.2M
[05/04 15:31:26   1333s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2490.2M
[05/04 15:31:26   1333s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2490.2M
[05/04 15:31:26   1333s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.045, MEM:2490.2M
[05/04 15:31:26   1333s] powerDomain PD_ORCA_TOP: bins with density > 0.750 =  5.62 % ( 116 / 2064 )
[05/04 15:31:26   1333s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2490.2M
[05/04 15:31:26   1333s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.007, MEM:2490.2M
[05/04 15:31:26   1333s] powerDomain PD_RISC_CORE: bins with density > 0.750 =  0.66 % ( 2 / 304 )
[05/04 15:31:26   1333s] Density distribution unevenness ratio = 31.731%
[05/04 15:31:26   1333s] RPlace IncrNP Skipped
[05/04 15:31:26   1333s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=2490.2MB) @(0:22:13 - 0:22:13).
[05/04 15:31:26   1333s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.050, REAL:0.062, MEM:2490.2M
[05/04 15:31:26   1333s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2490.2M
[05/04 15:31:26   1333s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2490.2M
[05/04 15:31:26   1333s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2490.2M
[05/04 15:31:26   1333s] Starting refinePlace ...
[05/04 15:31:26   1333s]   Spread Effort: high, standalone mode, useDDP on.
[05/04 15:31:26   1333s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2506.5MB) @(0:22:13 - 0:22:13).
[05/04 15:31:26   1333s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:31:26   1333s] wireLenOptFixPriorityInst 5130 inst fixed
[05/04 15:31:26   1333s] 
[05/04 15:31:26   1333s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:31:26   1333s] 
[05/04 15:31:26   1333s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:31:27   1334s] Move report: legalization moves 18 insts, mean move: 1.28 um, max move: 3.34 um
[05/04 15:31:27   1334s] 	Max move on inst (I_BLENDER_0/U2717): (416.18, 269.19) --> (416.18, 272.54)
[05/04 15:31:27   1334s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2506.5MB) @(0:22:13 - 0:22:15).
[05/04 15:31:27   1334s] Move report: Detail placement moves 18 insts, mean move: 1.28 um, max move: 3.34 um
[05/04 15:31:27   1334s] 	Max move on inst (I_BLENDER_0/U2717): (416.18, 269.19) --> (416.18, 272.54)
[05/04 15:31:27   1334s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2506.5MB
[05/04 15:31:27   1334s] Statistics of distance of Instance movement in refine placement:
[05/04 15:31:27   1334s]   maximum (X+Y) =         3.34 um
[05/04 15:31:27   1334s]   inst (I_BLENDER_0/U2717) with max move: (416.176, 269.192) -> (416.176, 272.536)
[05/04 15:31:27   1334s]   mean    (X+Y) =         1.28 um
[05/04 15:31:27   1334s] Summary Report:
[05/04 15:31:27   1334s] Instances move: 18 (out of 47151 movable)
[05/04 15:31:27   1334s] Instances flipped: 0
[05/04 15:31:27   1334s] Mean displacement: 1.28 um
[05/04 15:31:27   1334s] Max displacement: 3.34 um (Instance: I_BLENDER_0/U2717) (416.176, 269.192) -> (416.176, 272.536)
[05/04 15:31:27   1334s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NAND2X0_LVT
[05/04 15:31:27   1334s] Total instances moved : 18
[05/04 15:31:27   1334s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.390, REAL:1.387, MEM:2506.5M
[05/04 15:31:27   1334s] Total net bbox length = 8.895e+05 (4.313e+05 4.582e+05) (ext = 1.393e+04)
[05/04 15:31:27   1334s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2506.5MB
[05/04 15:31:27   1334s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=2506.5MB) @(0:22:13 - 0:22:15).
[05/04 15:31:27   1334s] *** Finished refinePlace (0:22:15 mem=2506.5M) ***
[05/04 15:31:27   1334s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.15
[05/04 15:31:27   1334s] OPERPROF: Finished RefinePlace at level 1, CPU:1.670, REAL:1.664, MEM:2506.5M
[05/04 15:31:28   1335s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2506.5M
[05/04 15:31:28   1335s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.148, MEM:2506.5M
[05/04 15:31:28   1335s] *** maximum move = 3.34 um ***
[05/04 15:31:28   1335s] *** Finished re-routing un-routed nets (2506.5M) ***
[05/04 15:31:28   1335s] OPERPROF: Starting DPlace-Init at level 1, MEM:2506.5M
[05/04 15:31:28   1335s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2506.5M
[05/04 15:31:28   1335s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.171, MEM:2506.5M
[05/04 15:31:28   1335s] 
[05/04 15:31:28   1335s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.280, MEM:2506.5M
[05/04 15:31:29   1335s] 
[05/04 15:31:29   1335s] *** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=2506.5M) ***
[05/04 15:31:29   1335s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.50844.4
[05/04 15:31:29   1336s] ** GigaOpt Optimizer WNS Slack -0.673 TNS Slack -1.274 Density 44.86
[05/04 15:31:29   1336s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.057|-0.269|
|reg2cgate                    |-0.673|-1.005|
|reg2reg                      | 0.001| 0.000|
|HEPG                         |-0.673|-1.005|
|All Paths                    |-0.673|-1.274|
+-----------------------------+------+------+

[05/04 15:31:29   1336s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:31:29   1336s] Layer 3 has 118 constrained nets 
[05/04 15:31:29   1336s] Layer 5 has 120 constrained nets 
[05/04 15:31:29   1336s] Layer 9 has 1 constrained nets 
[05/04 15:31:29   1336s] **** End NDR-Layer Usage Statistics ****
[05/04 15:31:29   1336s] 
[05/04 15:31:29   1336s] *** Finish post-CTS Setup Fixing (cpu=0:00:11.9 real=0:00:12.0 mem=2506.5M) ***
[05/04 15:31:29   1336s] 
[05/04 15:31:29   1336s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.50844.6
[05/04 15:31:29   1336s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2471.4M
[05/04 15:31:29   1336s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.145, MEM:2471.4M
[05/04 15:31:29   1336s] TotalInstCnt at PhyDesignMc Destruction: 47,385
[05/04 15:31:29   1336s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.16
[05/04 15:31:29   1336s] *** SetupOpt [finish] : cpu/real = 0:00:19.5/0:00:19.5 (1.0), totSession cpu/real = 0:22:16.5/0:23:39.1 (0.9), mem = 2471.4M
[05/04 15:31:29   1336s] 
[05/04 15:31:29   1336s] =============================================================================================
[05/04 15:31:29   1336s]  Step TAT Report for TnsOpt #4
[05/04 15:31:29   1336s] =============================================================================================
[05/04 15:31:29   1336s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:31:29   1336s] ---------------------------------------------------------------------------------------------
[05/04 15:31:29   1336s] [ RefinePlace            ]      1   0:00:03.8  (  19.5 % )     0:00:03.8 /  0:00:03.8    1.0
[05/04 15:31:29   1336s] [ SlackTraversorInit     ]      2   0:00:02.5  (  13.0 % )     0:00:02.5 /  0:00:02.5    1.0
[05/04 15:31:29   1336s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   4.2 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:31:29   1336s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.3
[05/04 15:31:29   1336s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:31:29   1336s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.1 % )     0:00:01.0 /  0:00:01.1    1.0
[05/04 15:31:29   1336s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:29   1336s] [ TransformInit          ]      1   0:00:05.7  (  29.3 % )     0:00:05.7 /  0:00:05.7    1.0
[05/04 15:31:29   1336s] [ OptSingleIteration     ]     12   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:00.8    1.0
[05/04 15:31:29   1336s] [ OptGetWeight           ]     12   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.3
[05/04 15:31:29   1336s] [ OptEval                ]     12   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:31:29   1336s] [ OptCommit              ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/04 15:31:29   1336s] [ IncrTimingUpdate       ]     16   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    0.9
[05/04 15:31:29   1336s] [ PostCommitDelayUpdate  ]     13   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.3
[05/04 15:31:29   1336s] [ IncrDelayCalc          ]     40   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[05/04 15:31:29   1336s] [ SetupOptGetWorkingSet  ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/04 15:31:29   1336s] [ SetupOptGetActiveNode  ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:29   1336s] [ SetupOptSlackGraph     ]     12   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:31:29   1336s] [ MISC                   ]          0:00:04.9  (  25.2 % )     0:00:04.9 /  0:00:05.0    1.0
[05/04 15:31:29   1336s] ---------------------------------------------------------------------------------------------
[05/04 15:31:29   1336s]  TnsOpt #4 TOTAL                    0:00:19.5  ( 100.0 % )     0:00:19.5 /  0:00:19.5    1.0
[05/04 15:31:29   1336s] ---------------------------------------------------------------------------------------------
[05/04 15:31:29   1336s] 
[05/04 15:31:29   1336s] End: GigaOpt Optimization in TNS mode
[05/04 15:31:30   1337s] Deleting Lib Analyzer.
[05/04 15:31:30   1337s] Begin: GigaOpt Optimization in WNS mode
[05/04 15:31:30   1337s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto
[05/04 15:31:30   1337s] Info: 238 nets with fixed/cover wires excluded.
[05/04 15:31:30   1337s] *info: Marking 97 level shifter instances dont touch
[05/04 15:31:30   1337s] *info: Marking 0 isolation instances dont touch
[05/04 15:31:30   1337s] Info: 238 clock nets excluded from IPO operation.
[05/04 15:31:30   1337s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:17.6/0:23:40.1 (0.9), mem = 2379.4M
[05/04 15:31:30   1337s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.17
[05/04 15:31:30   1337s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:31:30   1337s] ### Creating PhyDesignMc. totSessionCpu=0:22:18 mem=2379.4M
[05/04 15:31:30   1337s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:31:30   1337s] OPERPROF: Starting DPlace-Init at level 1, MEM:2379.4M
[05/04 15:31:30   1337s] z: 2, totalTracks: 1
[05/04 15:31:30   1337s] z: 4, totalTracks: 1
[05/04 15:31:30   1337s] z: 6, totalTracks: 1
[05/04 15:31:30   1337s] z: 8, totalTracks: 1
[05/04 15:31:30   1337s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:31:30   1337s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2379.4M
[05/04 15:31:30   1337s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.182, MEM:2379.4M
[05/04 15:31:30   1337s] 
[05/04 15:31:30   1337s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2379.4MB).
[05/04 15:31:30   1337s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.293, MEM:2379.4M
[05/04 15:31:31   1338s] TotalInstCnt at PhyDesignMc Initialization: 47,385
[05/04 15:31:31   1338s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:18 mem=2379.4M
[05/04 15:31:31   1338s] ### Creating RouteCongInterface, started
[05/04 15:31:31   1338s] 
[05/04 15:31:31   1338s] Creating Lib Analyzer ...
[05/04 15:31:31   1338s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:31:31   1338s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:31:31   1338s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:31:31   1338s] 
[05/04 15:31:32   1339s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:19 mem=2381.4M
[05/04 15:31:32   1339s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:19 mem=2381.4M
[05/04 15:31:32   1339s] Creating Lib Analyzer, finished. 
[05/04 15:31:32   1339s] 
[05/04 15:31:32   1339s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/04 15:31:32   1339s] 
[05/04 15:31:32   1339s] #optDebug: {0, 1.200}
[05/04 15:31:32   1339s] ### Creating RouteCongInterface, finished
[05/04 15:31:32   1339s] ### Creating LA Mngr. totSessionCpu=0:22:19 mem=2381.4M
[05/04 15:31:32   1339s] ### Creating LA Mngr, finished. totSessionCpu=0:22:19 mem=2381.4M
[05/04 15:31:32   1339s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:31:36   1343s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:31:36   1343s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:31:36   1343s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:31:36   1343s] *info: 238 clock nets excluded
[05/04 15:31:36   1343s] *info: Marking 97 level shifter instances dont touch
[05/04 15:31:36   1343s] *info: Marking 0 isolation instances dont touch
[05/04 15:31:36   1343s] *info: 3 special nets excluded.
[05/04 15:31:36   1343s] *info: 1042 no-driver nets excluded.
[05/04 15:31:36   1343s] *info: 238 nets with fixed/cover wires excluded.
[05/04 15:31:36   1343s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:31:36   1343s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:31:36   1343s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:31:36   1343s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:31:36   1343s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:31:37   1344s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.50844.7
[05/04 15:31:37   1344s] PathGroup :  in2out  TargetSlack : 0.0109 
[05/04 15:31:37   1344s] PathGroup :  in2reg  TargetSlack : 0.0109 
[05/04 15:31:37   1344s] PathGroup :  reg2cgate  TargetSlack : 0.0109 
[05/04 15:31:37   1344s] PathGroup :  reg2out  TargetSlack : 0.0109 
[05/04 15:31:37   1344s] PathGroup :  reg2reg  TargetSlack : 0.0109 
[05/04 15:31:38   1345s] ** GigaOpt Optimizer WNS Slack -0.673 TNS Slack -1.274 Density 44.86
[05/04 15:31:38   1345s] Optimizer WNS Pass 0
[05/04 15:31:38   1345s] OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.057|-0.269|
|reg2cgate                    |-0.673|-1.005|
|reg2reg                      | 0.001| 0.000|
|HEPG                         |-0.673|-1.005|
|All Paths                    |-0.673|-1.274|
+-----------------------------+------+------+

[05/04 15:31:38   1345s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.673ns TNS -1.005ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.673ns TNS -1.005ns; all paths WNS -0.673ns TNS -1.274ns; Real time 0:04:52
[05/04 15:31:38   1345s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2400.5M
[05/04 15:31:38   1345s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2400.5M
[05/04 15:31:38   1345s] Active Path Group: reg2cgate reg2reg  
[05/04 15:31:38   1345s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:38   1345s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:31:38   1345s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:38   1345s] |  -0.673|   -0.673|  -1.005|   -1.274|    44.86%|   0:00:00.0| 2416.5M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_1_clkgt/u_icg/EN                 |
[05/04 15:31:38   1345s] |  -0.332|   -0.332|  -0.332|   -0.601|    44.86%|   0:00:00.0| 2457.7M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:31:39   1346s] |  -0.326|   -0.326|  -0.326|   -0.595|    44.86%|   0:00:01.0| 2460.8M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:31:39   1346s] |  -0.323|   -0.323|  -0.323|   -0.592|    44.86%|   0:00:00.0| 2460.8M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:31:39   1346s] |  -0.317|   -0.317|  -0.317|   -0.586|    44.86%|   0:00:00.0| 2460.8M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:31:39   1346s] |  -0.317|   -0.317|  -0.317|   -0.586|    44.86%|   0:00:00.0| 2460.8M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:31:39   1346s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:39   1346s] 
[05/04 15:31:39   1346s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=2460.8M) ***
[05/04 15:31:39   1346s] Active Path Group: reg2reg  
[05/04 15:31:39   1346s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:39   1346s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:31:39   1346s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:39   1346s] |   0.001|   -0.317|   0.000|   -0.586|    44.86%|   0:00:00.0| 2460.8M|test_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:31:40   1347s] |   0.003|   -0.317|   0.000|   -0.586|    44.87%|   0:00:01.0| 2460.8M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:31:40   1347s] |   0.009|   -0.317|   0.000|   -0.586|    44.87%|   0:00:00.0| 2460.8M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:31:41   1348s] |   0.015|   -0.317|   0.000|   -0.586|    44.87%|   0:00:01.0| 2460.8M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:31:41   1348s] |   0.015|   -0.317|   0.000|   -0.586|    44.87%|   0:00:00.0| 2460.8M|test_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
[05/04 15:31:41   1348s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:41   1348s] 
[05/04 15:31:41   1348s] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=2460.8M) ***
[05/04 15:31:41   1348s] Active Path Group: in2out in2reg reg2out default 
[05/04 15:31:41   1348s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:41   1348s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:31:41   1348s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:41   1348s] |  -0.057|   -0.317|  -0.269|   -0.586|    44.87%|   0:00:00.0| 2460.8M|test_worst_scenario|  reg2out| sd_DQ_out[1]                                       |
[05/04 15:31:41   1348s] |  -0.032|   -0.317|  -0.157|   -0.474|    44.87%|   0:00:00.0| 2460.8M|test_worst_scenario|  reg2out| sd_DQ_out[1]                                       |
[05/04 15:31:41   1348s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:41   1348s] 
[05/04 15:31:41   1348s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2460.8M) ***
[05/04 15:31:41   1348s] 
[05/04 15:31:41   1348s] *** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:03.0 mem=2460.8M) ***
[05/04 15:31:41   1348s] OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

[05/04 15:31:42   1349s] CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.316ns TNS -0.316ns; reg2reg* WNS 0.015ns TNS 0.000ns; HEPG WNS -0.316ns TNS -0.316ns; all paths WNS -0.316ns TNS -0.474ns; Real time 0:04:56
[05/04 15:31:42   1349s] ** GigaOpt Optimizer WNS Slack -0.317 TNS Slack -0.474 Density 44.87
[05/04 15:31:42   1349s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.50844.5
[05/04 15:31:42   1349s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2460.8M
[05/04 15:31:42   1349s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.159, MEM:2460.8M
[05/04 15:31:42   1349s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2460.8M
[05/04 15:31:42   1349s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2460.8M
[05/04 15:31:42   1349s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2460.8M
[05/04 15:31:42   1349s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.210, REAL:0.206, MEM:2460.8M
[05/04 15:31:42   1349s] 
[05/04 15:31:42   1349s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.310, REAL:0.318, MEM:2460.8M
[05/04 15:31:42   1349s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.310, REAL:0.318, MEM:2460.8M
[05/04 15:31:42   1349s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.16
[05/04 15:31:42   1349s] OPERPROF: Starting RefinePlace at level 1, MEM:2460.8M
[05/04 15:31:42   1349s] *** Starting refinePlace (0:22:30 mem=2460.8M) ***
[05/04 15:31:42   1349s] Total net bbox length = 8.897e+05 (4.314e+05 4.584e+05) (ext = 1.393e+04)
[05/04 15:31:42   1349s] Info: 96 insts are soft-fixed.
[05/04 15:31:43   1349s] 
[05/04 15:31:43   1349s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:31:43   1349s] 
[05/04 15:31:43   1349s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:31:43   1349s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:31:43   1349s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:31:43   1349s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:31:43   1349s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:31:43   1349s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2460.8M
[05/04 15:31:43   1349s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2460.8M
[05/04 15:31:43   1350s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:31:43   1350s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2460.8M
[05/04 15:31:43   1350s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2460.8M
[05/04 15:31:43   1350s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.043, MEM:2460.8M
[05/04 15:31:43   1350s] powerDomain PD_ORCA_TOP: bins with density > 0.750 =  5.67 % ( 117 / 2064 )
[05/04 15:31:43   1350s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2460.8M
[05/04 15:31:43   1350s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.006, MEM:2460.8M
[05/04 15:31:43   1350s] powerDomain PD_RISC_CORE: bins with density > 0.750 =  0.66 % ( 2 / 304 )
[05/04 15:31:43   1350s] Density distribution unevenness ratio = 31.733%
[05/04 15:31:43   1350s] RPlace IncrNP Skipped
[05/04 15:31:43   1350s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=2460.8MB) @(0:22:30 - 0:22:30).
[05/04 15:31:43   1350s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.060, REAL:0.060, MEM:2460.8M
[05/04 15:31:43   1350s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:31:43   1350s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2460.8MB
[05/04 15:31:43   1350s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2460.8M
[05/04 15:31:43   1350s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2460.8M
[05/04 15:31:43   1350s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2460.8M
[05/04 15:31:43   1350s] Starting refinePlace ...
[05/04 15:31:43   1350s]   Spread Effort: high, standalone mode, useDDP on.
[05/04 15:31:43   1350s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2475.2MB) @(0:22:30 - 0:22:30).
[05/04 15:31:43   1350s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:31:43   1350s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:31:43   1350s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2475.2MB
[05/04 15:31:43   1350s] Statistics of distance of Instance movement in refine placement:
[05/04 15:31:43   1350s]   maximum (X+Y) =         0.00 um
[05/04 15:31:43   1350s]   mean    (X+Y) =         0.00 um
[05/04 15:31:43   1350s] Summary Report:
[05/04 15:31:43   1350s] Instances move: 0 (out of 47171 movable)
[05/04 15:31:43   1350s] Instances flipped: 0
[05/04 15:31:43   1350s] Mean displacement: 0.00 um
[05/04 15:31:43   1350s] Max displacement: 0.00 um 
[05/04 15:31:43   1350s] Total instances moved : 0
[05/04 15:31:43   1350s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.230, REAL:0.231, MEM:2475.2M
[05/04 15:31:43   1350s] Total net bbox length = 8.897e+05 (4.314e+05 4.584e+05) (ext = 1.393e+04)
[05/04 15:31:43   1350s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2475.2MB
[05/04 15:31:43   1350s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2475.2MB) @(0:22:30 - 0:22:30).
[05/04 15:31:43   1350s] *** Finished refinePlace (0:22:30 mem=2475.2M) ***
[05/04 15:31:43   1350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.16
[05/04 15:31:43   1350s] OPERPROF: Finished RefinePlace at level 1, CPU:0.520, REAL:0.520, MEM:2475.2M
[05/04 15:31:43   1350s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2475.2M
[05/04 15:31:44   1351s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.156, MEM:2475.2M
[05/04 15:31:44   1351s] *** maximum move = 0.00 um ***
[05/04 15:31:44   1351s] *** Finished re-routing un-routed nets (2475.2M) ***
[05/04 15:31:44   1351s] OPERPROF: Starting DPlace-Init at level 1, MEM:2475.2M
[05/04 15:31:44   1351s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2475.2M
[05/04 15:31:44   1351s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.178, MEM:2475.2M
[05/04 15:31:44   1351s] 
[05/04 15:31:44   1351s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.286, MEM:2475.2M
[05/04 15:31:44   1351s] 
[05/04 15:31:44   1351s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=2475.2M) ***
[05/04 15:31:44   1351s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.50844.5
[05/04 15:31:45   1352s] ** GigaOpt Optimizer WNS Slack -0.317 TNS Slack -0.474 Density 44.87
[05/04 15:31:45   1352s] Optimizer WNS Pass 1
[05/04 15:31:45   1352s] OptDebug: Start of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

[05/04 15:31:45   1352s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.316ns TNS -0.316ns; reg2reg* WNS 0.015ns TNS 0.000ns; HEPG WNS -0.316ns TNS -0.316ns; all paths WNS -0.316ns TNS -0.474ns; Real time 0:04:59
[05/04 15:31:45   1352s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2475.2M
[05/04 15:31:45   1352s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2475.2M
[05/04 15:31:45   1352s] Active Path Group: reg2cgate reg2reg  
[05/04 15:31:45   1352s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:45   1352s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:31:45   1352s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:45   1352s] |  -0.317|   -0.317|  -0.317|   -0.474|    44.87%|   0:00:00.0| 2475.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:31:45   1352s] |  -0.317|   -0.317|  -0.317|   -0.474|    44.87%|   0:00:00.0| 2475.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:31:45   1352s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:45   1352s] 
[05/04 15:31:45   1352s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2475.2M) ***
[05/04 15:31:45   1352s] Active Path Group: in2out in2reg reg2out default 
[05/04 15:31:46   1353s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:46   1353s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:31:46   1353s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:46   1353s] |  -0.032|   -0.317|  -0.157|   -0.474|    44.87%|   0:00:01.0| 2475.2M|test_worst_scenario|  reg2out| sd_DQ_out[1]                                       |
[05/04 15:31:46   1353s] |  -0.032|   -0.317|  -0.157|   -0.474|    44.87%|   0:00:00.0| 2475.2M|test_worst_scenario|  reg2out| sd_DQ_out[1]                                       |
[05/04 15:31:46   1353s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:46   1353s] 
[05/04 15:31:46   1353s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2475.2M) ***
[05/04 15:31:46   1353s] 
[05/04 15:31:46   1353s] *** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=2475.2M) ***
[05/04 15:31:46   1353s] OptDebug: End of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

[05/04 15:31:46   1353s] CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.316ns TNS -0.316ns; reg2reg* WNS 0.015ns TNS 0.000ns; HEPG WNS -0.316ns TNS -0.316ns; all paths WNS -0.316ns TNS -0.474ns; Real time 0:05:00
[05/04 15:31:46   1353s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

[05/04 15:31:46   1353s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:31:46   1353s] Layer 3 has 118 constrained nets 
[05/04 15:31:46   1353s] Layer 5 has 120 constrained nets 
[05/04 15:31:46   1353s] Layer 9 has 1 constrained nets 
[05/04 15:31:46   1353s] **** End NDR-Layer Usage Statistics ****
[05/04 15:31:46   1353s] 
[05/04 15:31:46   1353s] *** Finish post-CTS Setup Fixing (cpu=0:00:08.5 real=0:00:09.0 mem=2475.2M) ***
[05/04 15:31:46   1353s] 
[05/04 15:31:46   1353s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.50844.7
[05/04 15:31:46   1353s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2440.1M
[05/04 15:31:46   1353s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.176, MEM:2440.1M
[05/04 15:31:46   1353s] TotalInstCnt at PhyDesignMc Destruction: 47,405
[05/04 15:31:46   1353s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.17
[05/04 15:31:46   1353s] *** SetupOpt [finish] : cpu/real = 0:00:16.0/0:00:16.0 (1.0), totSession cpu/real = 0:22:33.6/0:23:56.1 (0.9), mem = 2440.1M
[05/04 15:31:46   1353s] 
[05/04 15:31:46   1353s] =============================================================================================
[05/04 15:31:46   1353s]  Step TAT Report for WnsOpt #3
[05/04 15:31:46   1353s] =============================================================================================
[05/04 15:31:46   1353s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:31:46   1353s] ---------------------------------------------------------------------------------------------
[05/04 15:31:46   1353s] [ RefinePlace            ]      1   0:00:02.7  (  16.8 % )     0:00:02.7 /  0:00:02.7    1.0
[05/04 15:31:46   1353s] [ SlackTraversorInit     ]      2   0:00:00.7  (   4.6 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:31:46   1353s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:31:46   1353s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.3
[05/04 15:31:46   1353s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   3.9 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:31:46   1353s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.4 % )     0:00:00.9 /  0:00:00.9    1.0
[05/04 15:31:46   1353s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:46   1353s] [ TransformInit          ]      1   0:00:05.8  (  36.2 % )     0:00:05.8 /  0:00:05.8    1.0
[05/04 15:31:46   1353s] [ OptSingleIteration     ]     21   0:00:00.0  (   0.3 % )     0:00:02.8 /  0:00:02.8    1.0
[05/04 15:31:46   1353s] [ OptGetWeight           ]     21   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/04 15:31:46   1353s] [ OptEval                ]     21   0:00:02.0  (  12.6 % )     0:00:02.0 /  0:00:02.0    1.0
[05/04 15:31:46   1353s] [ OptCommit              ]     21   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.6
[05/04 15:31:46   1353s] [ IncrTimingUpdate       ]     24   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:31:46   1353s] [ PostCommitDelayUpdate  ]     22   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.0
[05/04 15:31:46   1353s] [ IncrDelayCalc          ]     39   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:31:46   1353s] [ SetupOptGetWorkingSet  ]     63   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[05/04 15:31:46   1353s] [ SetupOptGetActiveNode  ]     63   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.0
[05/04 15:31:46   1353s] [ SetupOptSlackGraph     ]     21   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:31:46   1353s] [ MISC                   ]          0:00:02.5  (  15.5 % )     0:00:02.5 /  0:00:02.5    1.0
[05/04 15:31:46   1353s] ---------------------------------------------------------------------------------------------
[05/04 15:31:46   1353s]  WnsOpt #3 TOTAL                    0:00:16.0  ( 100.0 % )     0:00:16.0 /  0:00:16.0    1.0
[05/04 15:31:46   1353s] ---------------------------------------------------------------------------------------------
[05/04 15:31:46   1353s] 
[05/04 15:31:46   1353s] End: GigaOpt Optimization in WNS mode
[05/04 15:31:46   1353s] Deleting Lib Analyzer.
[05/04 15:31:46   1353s] Begin: GigaOpt Optimization in TNS mode
[05/04 15:31:46   1353s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[05/04 15:31:46   1353s] Info: 238 nets with fixed/cover wires excluded.
[05/04 15:31:46   1353s] *info: Marking 97 level shifter instances dont touch
[05/04 15:31:46   1353s] *info: Marking 0 isolation instances dont touch
[05/04 15:31:46   1353s] Info: 238 clock nets excluded from IPO operation.
[05/04 15:31:46   1353s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:33.8/0:23:56.4 (0.9), mem = 2382.1M
[05/04 15:31:46   1353s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.18
[05/04 15:31:46   1353s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:31:46   1353s] ### Creating PhyDesignMc. totSessionCpu=0:22:34 mem=2382.1M
[05/04 15:31:46   1353s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:31:46   1353s] OPERPROF: Starting DPlace-Init at level 1, MEM:2382.1M
[05/04 15:31:46   1353s] z: 2, totalTracks: 1
[05/04 15:31:46   1353s] z: 4, totalTracks: 1
[05/04 15:31:46   1353s] z: 6, totalTracks: 1
[05/04 15:31:46   1353s] z: 8, totalTracks: 1
[05/04 15:31:46   1353s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:31:46   1353s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2382.1M
[05/04 15:31:47   1354s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.202, MEM:2382.1M
[05/04 15:31:47   1354s] 
[05/04 15:31:47   1354s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2382.1MB).
[05/04 15:31:47   1354s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.318, MEM:2382.1M
[05/04 15:31:47   1354s] TotalInstCnt at PhyDesignMc Initialization: 47,405
[05/04 15:31:47   1354s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:34 mem=2382.1M
[05/04 15:31:47   1354s] ### Creating RouteCongInterface, started
[05/04 15:31:47   1354s] 
[05/04 15:31:47   1354s] Creating Lib Analyzer ...
[05/04 15:31:47   1354s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:31:47   1354s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:31:47   1354s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:31:47   1354s] 
[05/04 15:31:48   1355s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:35 mem=2384.1M
[05/04 15:31:48   1355s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:35 mem=2384.1M
[05/04 15:31:48   1355s] Creating Lib Analyzer, finished. 
[05/04 15:31:48   1355s] 
[05/04 15:31:48   1355s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/04 15:31:48   1355s] 
[05/04 15:31:48   1355s] #optDebug: {0, 1.200}
[05/04 15:31:48   1355s] ### Creating RouteCongInterface, finished
[05/04 15:31:48   1355s] ### Creating LA Mngr. totSessionCpu=0:22:35 mem=2384.1M
[05/04 15:31:48   1355s] ### Creating LA Mngr, finished. totSessionCpu=0:22:35 mem=2384.1M
[05/04 15:31:48   1355s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:31:52   1359s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:31:52   1359s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:31:52   1359s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:31:52   1359s] *info: 238 clock nets excluded
[05/04 15:31:52   1359s] *info: Marking 97 level shifter instances dont touch
[05/04 15:31:52   1359s] *info: Marking 0 isolation instances dont touch
[05/04 15:31:52   1359s] *info: 3 special nets excluded.
[05/04 15:31:52   1359s] *info: 1042 no-driver nets excluded.
[05/04 15:31:52   1359s] *info: 238 nets with fixed/cover wires excluded.
[05/04 15:31:52   1359s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:31:52   1359s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:31:52   1359s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:31:52   1359s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:31:52   1359s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:31:54   1361s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.50844.8
[05/04 15:31:54   1361s] PathGroup :  in2out  TargetSlack : 0.0109 
[05/04 15:31:54   1361s] PathGroup :  in2reg  TargetSlack : 0.0109 
[05/04 15:31:54   1361s] PathGroup :  reg2cgate  TargetSlack : 0.0109 
[05/04 15:31:54   1361s] PathGroup :  reg2out  TargetSlack : 0.0109 
[05/04 15:31:54   1361s] PathGroup :  reg2reg  TargetSlack : 0.0109 
[05/04 15:31:54   1361s] ** GigaOpt Optimizer WNS Slack -0.317 TNS Slack -0.474 Density 44.87
[05/04 15:31:54   1361s] Optimizer TNS Opt
[05/04 15:31:54   1361s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

[05/04 15:31:54   1361s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.316ns TNS -0.316ns; reg2reg* WNS 0.015ns TNS 0.000ns; HEPG WNS -0.316ns TNS -0.316ns; all paths WNS -0.316ns TNS -0.474ns; Real time 0:05:08
[05/04 15:31:54   1361s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2403.2M
[05/04 15:31:54   1361s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2403.2M
[05/04 15:31:54   1361s] Active Path Group: reg2cgate  
[05/04 15:31:55   1362s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:55   1362s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:31:55   1362s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:55   1362s] |  -0.317|   -0.317|  -0.317|   -0.474|    44.87%|   0:00:01.0| 2419.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:31:55   1362s] |  -0.317|   -0.317|  -0.317|   -0.474|    44.87%|   0:00:00.0| 2463.5M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:31:55   1362s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:31:55   1362s] 
[05/04 15:31:55   1362s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2463.5M) ***
[05/04 15:31:55   1362s] 
[05/04 15:31:55   1362s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2463.5M) ***
[05/04 15:31:55   1362s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

[05/04 15:31:55   1362s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.316ns TNS -0.316ns; reg2reg* WNS 0.015ns TNS 0.000ns; HEPG WNS -0.316ns TNS -0.316ns; all paths WNS -0.316ns TNS -0.474ns; Real time 0:05:09
[05/04 15:31:55   1362s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

[05/04 15:31:55   1362s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:31:55   1362s] NDR CTS_RULE has 120 constrained nets 
[05/04 15:31:55   1362s] Layer 3 has 118 constrained nets 
[05/04 15:31:55   1362s] Layer 9 has 1 constrained nets 
[05/04 15:31:55   1362s] **** End NDR-Layer Usage Statistics ****
[05/04 15:31:55   1362s] 
[05/04 15:31:55   1362s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2463.5M) ***
[05/04 15:31:55   1362s] 
[05/04 15:31:55   1362s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.50844.8
[05/04 15:31:55   1362s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2428.4M
[05/04 15:31:55   1362s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.156, MEM:2428.4M
[05/04 15:31:55   1362s] TotalInstCnt at PhyDesignMc Destruction: 47,405
[05/04 15:31:55   1362s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.18
[05/04 15:31:55   1362s] *** SetupOpt [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 0:22:42.5/0:24:05.0 (0.9), mem = 2428.4M
[05/04 15:31:55   1362s] 
[05/04 15:31:55   1362s] =============================================================================================
[05/04 15:31:55   1362s]  Step TAT Report for TnsOpt #5
[05/04 15:31:55   1362s] =============================================================================================
[05/04 15:31:55   1362s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:31:55   1362s] ---------------------------------------------------------------------------------------------
[05/04 15:31:55   1362s] [ SlackTraversorInit     ]      1   0:00:00.4  (   4.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:31:55   1362s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   7.6 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:31:55   1362s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:55   1362s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   7.6 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:31:55   1362s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.5 % )     0:00:00.9 /  0:00:00.9    1.0
[05/04 15:31:55   1362s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:55   1362s] [ TransformInit          ]      1   0:00:05.7  (  65.8 % )     0:00:05.7 /  0:00:05.7    1.0
[05/04 15:31:55   1362s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:31:55   1362s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:55   1362s] [ OptEval                ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[05/04 15:31:55   1362s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:55   1362s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:55   1362s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:55   1362s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:55   1362s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:55   1362s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:31:55   1362s] [ MISC                   ]          0:00:01.0  (  11.6 % )     0:00:01.0 /  0:00:01.0    1.0
[05/04 15:31:55   1362s] ---------------------------------------------------------------------------------------------
[05/04 15:31:55   1362s]  TnsOpt #5 TOTAL                    0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:08.6    1.0
[05/04 15:31:55   1362s] ---------------------------------------------------------------------------------------------
[05/04 15:31:55   1362s] 
[05/04 15:31:55   1362s] End: GigaOpt Optimization in TNS mode
[05/04 15:31:55   1362s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/04 15:31:55   1362s] Info: 238 nets with fixed/cover wires excluded.
[05/04 15:31:55   1362s] *info: Marking 97 level shifter instances dont touch
[05/04 15:31:55   1362s] *info: Marking 0 isolation instances dont touch
[05/04 15:31:56   1363s] Info: 238 clock nets excluded from IPO operation.
[05/04 15:31:56   1363s] ### Creating LA Mngr. totSessionCpu=0:22:43 mem=2385.4M
[05/04 15:31:56   1363s] ### Creating LA Mngr, finished. totSessionCpu=0:22:43 mem=2385.4M
[05/04 15:31:56   1363s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:31:56   1363s] ### Creating PhyDesignMc. totSessionCpu=0:22:43 mem=2404.5M
[05/04 15:31:56   1363s] OPERPROF: Starting DPlace-Init at level 1, MEM:2404.5M
[05/04 15:31:56   1363s] z: 2, totalTracks: 1
[05/04 15:31:56   1363s] z: 4, totalTracks: 1
[05/04 15:31:56   1363s] z: 6, totalTracks: 1
[05/04 15:31:56   1363s] z: 8, totalTracks: 1
[05/04 15:31:56   1363s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:31:56   1363s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2404.5M
[05/04 15:31:56   1363s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.197, MEM:2404.5M
[05/04 15:31:56   1363s] 
[05/04 15:31:56   1363s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2404.5MB).
[05/04 15:31:56   1363s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.311, MEM:2404.5M
[05/04 15:31:56   1363s] TotalInstCnt at PhyDesignMc Initialization: 47,405
[05/04 15:31:56   1363s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:44 mem=2404.5M
[05/04 15:31:56   1363s] Begin: Area Reclaim Optimization
[05/04 15:31:56   1363s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:43.7/0:24:06.2 (0.9), mem = 2404.5M
[05/04 15:31:56   1363s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.19
[05/04 15:31:56   1363s] ### Creating RouteCongInterface, started
[05/04 15:31:56   1363s] 
[05/04 15:31:56   1363s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/04 15:31:56   1363s] 
[05/04 15:31:56   1363s] #optDebug: {0, 1.200}
[05/04 15:31:56   1363s] ### Creating RouteCongInterface, finished
[05/04 15:31:56   1363s] ### Creating LA Mngr. totSessionCpu=0:22:44 mem=2404.5M
[05/04 15:31:56   1363s] ### Creating LA Mngr, finished. totSessionCpu=0:22:44 mem=2404.5M
[05/04 15:31:57   1364s] Usable buffer cells for single buffer setup transform:
[05/04 15:31:57   1364s] NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT (always-on) AOBUFX2_RVT (always-on) AOBUFX1_RVT (always-on) AOBUFX4_HVT (always-on) AOBUFX2_HVT (always-on) AOBUFX1_HVT (always-on) AOBUFX4_LVT (always-on) AOBUFX2_LVT (always-on) AOBUFX1_LVT (always-on) 
[05/04 15:31:57   1364s] Number of usable buffer cells above: 14
[05/04 15:31:57   1364s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2404.5M
[05/04 15:31:57   1364s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2404.5M
[05/04 15:31:58   1365s] Reclaim Optimization WNS Slack -0.317  TNS Slack -0.474 Density 44.87
[05/04 15:31:58   1365s] +----------+---------+--------+--------+------------+--------+
[05/04 15:31:58   1365s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/04 15:31:58   1365s] +----------+---------+--------+--------+------------+--------+
[05/04 15:31:58   1365s] |    44.87%|        -|  -0.317|  -0.474|   0:00:00.0| 2404.5M|
[05/04 15:32:01   1368s] |    44.87%|        4|  -0.317|  -0.474|   0:00:03.0| 2444.1M|
[05/04 15:32:01   1368s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/04 15:32:02   1369s] |    44.87%|        0|  -0.317|  -0.474|   0:00:01.0| 2444.1M|
[05/04 15:32:08   1375s] |    44.80%|      115|  -0.317|  -0.474|   0:00:06.0| 2444.1M|
[05/04 15:32:14   1381s] |    44.77%|      247|  -0.317|  -0.474|   0:00:06.0| 2444.1M|
[05/04 15:32:15   1382s] |    44.76%|       10|  -0.317|  -0.474|   0:00:01.0| 2444.1M|
[05/04 15:32:15   1382s] |    44.76%|        0|  -0.317|  -0.474|   0:00:00.0| 2444.1M|
[05/04 15:32:15   1382s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/04 15:32:16   1383s] |    44.76%|        0|  -0.317|  -0.474|   0:00:01.0| 2444.1M|
[05/04 15:32:16   1383s] +----------+---------+--------+--------+------------+--------+
[05/04 15:32:16   1383s] Reclaim Optimization End WNS Slack -0.317  TNS Slack -0.474 Density 44.76
[05/04 15:32:16   1383s] 
[05/04 15:32:16   1383s] ** Summary: Restruct = 4 Buffer Deletion = 101 Declone = 16 Resize = 211 **
[05/04 15:32:16   1383s] --------------------------------------------------------------
[05/04 15:32:16   1383s] |                                   | Total     | Sequential |
[05/04 15:32:16   1383s] --------------------------------------------------------------
[05/04 15:32:16   1383s] | Num insts resized                 |     211  |       1    |
[05/04 15:32:16   1383s] | Num insts undone                  |      45  |       0    |
[05/04 15:32:16   1383s] | Num insts Downsized               |     211  |       1    |
[05/04 15:32:16   1383s] | Num insts Samesized               |       0  |       0    |
[05/04 15:32:16   1383s] | Num insts Upsized                 |       0  |       0    |
[05/04 15:32:16   1383s] | Num multiple commits+uncommits    |       2  |       -    |
[05/04 15:32:16   1383s] --------------------------------------------------------------
[05/04 15:32:16   1383s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:32:16   1383s] NDR CTS_RULE has 120 constrained nets 
[05/04 15:32:16   1383s] Layer 3 has 118 constrained nets 
[05/04 15:32:16   1383s] **** End NDR-Layer Usage Statistics ****
[05/04 15:32:16   1383s] End: Core Area Reclaim Optimization (cpu = 0:00:19.6) (real = 0:00:20.0) **
[05/04 15:32:16   1383s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2460.2M
[05/04 15:32:16   1383s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.169, MEM:2460.2M
[05/04 15:32:16   1383s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2460.2M
[05/04 15:32:16   1383s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2460.2M
[05/04 15:32:16   1383s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2460.2M
[05/04 15:32:17   1383s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.210, REAL:0.212, MEM:2460.2M
[05/04 15:32:17   1384s] 
[05/04 15:32:17   1384s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2460.2M
[05/04 15:32:17   1384s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.001, MEM:2460.2M
[05/04 15:32:17   1384s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.320, REAL:0.321, MEM:2460.2M
[05/04 15:32:17   1384s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.320, REAL:0.322, MEM:2460.2M
[05/04 15:32:17   1384s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.17
[05/04 15:32:17   1384s] OPERPROF: Starting RefinePlace at level 1, MEM:2460.2M
[05/04 15:32:17   1384s] *** Starting refinePlace (0:23:04 mem=2460.2M) ***
[05/04 15:32:17   1384s] Total net bbox length = 8.889e+05 (4.309e+05 4.580e+05) (ext = 1.393e+04)
[05/04 15:32:17   1384s] Info: 96 insts are soft-fixed.
[05/04 15:32:17   1384s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:32:17   1384s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:32:17   1384s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:32:17   1384s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:32:17   1384s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2460.2M
[05/04 15:32:17   1384s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2460.2M
[05/04 15:32:17   1384s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2460.2M
[05/04 15:32:17   1384s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2460.2M
[05/04 15:32:17   1384s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2460.2M
[05/04 15:32:17   1384s] Starting refinePlace ...
[05/04 15:32:17   1384s] 
[05/04 15:32:17   1384s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:32:17   1384s] 
[05/04 15:32:17   1384s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:32:19   1386s] Move report: legalization moves 53 insts, mean move: 1.39 um, max move: 4.10 um
[05/04 15:32:19   1386s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC1497_n1787): (490.96, 434.72) --> (491.72, 431.38)
[05/04 15:32:19   1386s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=2463.2MB) @(0:23:04 - 0:23:06).
[05/04 15:32:19   1386s] Move report: Detail placement moves 53 insts, mean move: 1.39 um, max move: 4.10 um
[05/04 15:32:19   1386s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC1497_n1787): (490.96, 434.72) --> (491.72, 431.38)
[05/04 15:32:19   1386s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2463.2MB
[05/04 15:32:19   1386s] Statistics of distance of Instance movement in refine placement:
[05/04 15:32:19   1386s]   maximum (X+Y) =         4.10 um
[05/04 15:32:19   1386s]   inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC1497_n1787) with max move: (490.96, 434.72) -> (491.72, 431.376)
[05/04 15:32:19   1386s]   mean    (X+Y) =         1.39 um
[05/04 15:32:19   1386s] Summary Report:
[05/04 15:32:19   1386s] Instances move: 53 (out of 47050 movable)
[05/04 15:32:19   1386s] Instances flipped: 0
[05/04 15:32:19   1386s] Mean displacement: 1.39 um
[05/04 15:32:19   1386s] Max displacement: 4.10 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/FE_OFC1497_n1787) (490.96, 434.72) -> (491.72, 431.376)
[05/04 15:32:19   1386s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
[05/04 15:32:19   1386s] Total instances moved : 53
[05/04 15:32:19   1386s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.240, REAL:2.239, MEM:2463.2M
[05/04 15:32:19   1386s] Total net bbox length = 8.890e+05 (4.309e+05 4.580e+05) (ext = 1.393e+04)
[05/04 15:32:19   1386s] Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2463.2MB
[05/04 15:32:19   1386s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:02.0, mem=2463.2MB) @(0:23:04 - 0:23:06).
[05/04 15:32:19   1386s] *** Finished refinePlace (0:23:06 mem=2463.2M) ***
[05/04 15:32:19   1386s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.17
[05/04 15:32:19   1386s] OPERPROF: Finished RefinePlace at level 1, CPU:2.410, REAL:2.408, MEM:2463.2M
[05/04 15:32:19   1386s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2463.2M
[05/04 15:32:20   1387s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.182, MEM:2463.2M
[05/04 15:32:20   1387s] *** maximum move = 4.10 um ***
[05/04 15:32:20   1387s] *** Finished re-routing un-routed nets (2463.2M) ***
[05/04 15:32:20   1387s] OPERPROF: Starting DPlace-Init at level 1, MEM:2463.2M
[05/04 15:32:20   1387s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2463.2M
[05/04 15:32:20   1387s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.199, MEM:2463.2M
[05/04 15:32:20   1387s] 
[05/04 15:32:20   1387s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2463.2M
[05/04 15:32:20   1387s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2463.2M
[05/04 15:32:20   1387s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.313, MEM:2463.2M
[05/04 15:32:20   1387s] 
[05/04 15:32:20   1387s] *** Finish Physical Update (cpu=0:00:04.7 real=0:00:04.0 mem=2463.2M) ***
[05/04 15:32:20   1387s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.19
[05/04 15:32:20   1387s] *** AreaOpt [finish] : cpu/real = 0:00:24.2/0:00:24.3 (1.0), totSession cpu/real = 0:23:07.9/0:24:30.4 (0.9), mem = 2463.2M
[05/04 15:32:20   1387s] 
[05/04 15:32:20   1387s] =============================================================================================
[05/04 15:32:20   1387s]  Step TAT Report for AreaOpt #3
[05/04 15:32:20   1387s] =============================================================================================
[05/04 15:32:20   1387s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:32:20   1387s] ---------------------------------------------------------------------------------------------
[05/04 15:32:20   1387s] [ RefinePlace            ]      1   0:00:04.7  (  19.2 % )     0:00:04.7 /  0:00:04.7    1.0
[05/04 15:32:20   1387s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:32:20   1387s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.3
[05/04 15:32:20   1387s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:32:20   1387s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:32:20   1387s] [ OptSingleIteration     ]      7   0:00:00.5  (   2.1 % )     0:00:16.5 /  0:00:16.5    1.0
[05/04 15:32:20   1387s] [ OptGetWeight           ]    264   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:32:20   1387s] [ OptEval                ]    264   0:00:11.2  (  46.4 % )     0:00:11.2 /  0:00:11.2    1.0
[05/04 15:32:20   1387s] [ OptCommit              ]    264   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.1
[05/04 15:32:20   1387s] [ IncrTimingUpdate       ]     99   0:00:03.0  (  12.4 % )     0:00:03.0 /  0:00:03.0    1.0
[05/04 15:32:20   1387s] [ PostCommitDelayUpdate  ]    288   0:00:00.3  (   1.4 % )     0:00:01.5 /  0:00:01.5    1.0
[05/04 15:32:20   1387s] [ IncrDelayCalc          ]    394   0:00:01.1  (   4.7 % )     0:00:01.1 /  0:00:01.2    1.1
[05/04 15:32:20   1387s] [ MISC                   ]          0:00:02.5  (  10.5 % )     0:00:02.5 /  0:00:02.5    1.0
[05/04 15:32:20   1387s] ---------------------------------------------------------------------------------------------
[05/04 15:32:20   1387s]  AreaOpt #3 TOTAL                   0:00:24.3  ( 100.0 % )     0:00:24.3 /  0:00:24.2    1.0
[05/04 15:32:20   1387s] ---------------------------------------------------------------------------------------------
[05/04 15:32:20   1387s] 
[05/04 15:32:20   1387s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2428.1M
[05/04 15:32:21   1388s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.167, MEM:2428.1M
[05/04 15:32:21   1388s] TotalInstCnt at PhyDesignMc Destruction: 47,284
[05/04 15:32:21   1388s] End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:25, mem=2387.12M, totSessionCpu=0:23:08).
[05/04 15:32:21   1388s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2387.1M
[05/04 15:32:21   1388s] All LLGs are deleted
[05/04 15:32:21   1388s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2387.1M
[05/04 15:32:21   1388s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.006, MEM:2378.3M
[05/04 15:32:21   1388s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.006, MEM:2378.3M
[05/04 15:32:21   1388s] ### Creating LA Mngr. totSessionCpu=0:23:09 mem=2378.3M
[05/04 15:32:21   1388s] ### Creating LA Mngr, finished. totSessionCpu=0:23:09 mem=2378.3M
[05/04 15:32:21   1388s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2378.30 MB )
[05/04 15:32:21   1388s] (I)       Started Loading and Dumping File ( Curr Mem: 2378.30 MB )
[05/04 15:32:21   1388s] (I)       Reading DB...
[05/04 15:32:21   1388s] (I)       Read data from FE... (mem=2378.3M)
[05/04 15:32:21   1388s] (I)       Read nodes and places... (mem=2378.3M)
[05/04 15:32:21   1388s] (I)       Done Read nodes and places (cpu=0.080s, mem=2393.2M)
[05/04 15:32:21   1388s] (I)       Read nets... (mem=2393.2M)
[05/04 15:32:21   1388s] (I)       Done Read nets (cpu=0.180s, mem=2403.7M)
[05/04 15:32:21   1388s] (I)       Done Read data from FE (cpu=0.260s, mem=2403.7M)
[05/04 15:32:21   1388s] (I)       before initializing RouteDB syMemory usage = 2403.7 MB
[05/04 15:32:21   1388s] (I)       Honor MSV route constraint: false
[05/04 15:32:21   1388s] (I)       Maximum routing layer  : 127
[05/04 15:32:21   1388s] (I)       Minimum routing layer  : 2
[05/04 15:32:21   1388s] (I)       Supply scale factor H  : 1.00
[05/04 15:32:21   1388s] (I)       Supply scale factor V  : 1.00
[05/04 15:32:21   1388s] (I)       Tracks used by clock wire: 0
[05/04 15:32:21   1388s] (I)       Reverse direction      : 
[05/04 15:32:21   1388s] (I)       Honor partition pin guides: true
[05/04 15:32:21   1388s] (I)       Route selected nets only: false
[05/04 15:32:21   1388s] (I)       Route secondary PG pins: false
[05/04 15:32:21   1388s] (I)       Second PG max fanout   : 2147483647
[05/04 15:32:21   1388s] (I)       Apply function for special wires: true
[05/04 15:32:21   1388s] (I)       Layer by layer blockage reading: true
[05/04 15:32:21   1388s] (I)       Offset calculation fix : true
[05/04 15:32:21   1388s] (I)       Route stripe layer range: 
[05/04 15:32:21   1388s] (I)       Honor partition fences : 
[05/04 15:32:21   1388s] (I)       Honor partition pin    : 
[05/04 15:32:21   1388s] (I)       Honor partition fences with feedthrough: 
[05/04 15:32:21   1388s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:32:21   1388s] (I)       Use row-based GCell size
[05/04 15:32:21   1388s] (I)       Use row-based GCell align
[05/04 15:32:21   1388s] (I)       GCell unit size   : 1672
[05/04 15:32:21   1388s] (I)       GCell multiplier  : 1
[05/04 15:32:21   1388s] (I)       GCell row height  : 1672
[05/04 15:32:21   1388s] (I)       Actual row height : 1672
[05/04 15:32:21   1388s] (I)       GCell align ref   : 10032 10032
[05/04 15:32:21   1388s] [NR-eGR] Track table information for default rule: 
[05/04 15:32:21   1388s] [NR-eGR] M1 has no routable track
[05/04 15:32:21   1388s] [NR-eGR] M2 has single uniform track structure
[05/04 15:32:21   1388s] [NR-eGR] M3 has single uniform track structure
[05/04 15:32:21   1388s] [NR-eGR] M4 has single uniform track structure
[05/04 15:32:21   1388s] [NR-eGR] M5 has single uniform track structure
[05/04 15:32:21   1388s] [NR-eGR] M6 has single uniform track structure
[05/04 15:32:21   1388s] [NR-eGR] M7 has single uniform track structure
[05/04 15:32:21   1388s] [NR-eGR] M8 has single uniform track structure
[05/04 15:32:21   1388s] [NR-eGR] M9 has single uniform track structure
[05/04 15:32:21   1388s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:32:21   1388s] (I)       ===========================================================================
[05/04 15:32:21   1388s] (I)       == Report All Rule Vias ==
[05/04 15:32:21   1388s] (I)       ===========================================================================
[05/04 15:32:21   1388s] (I)        Via Rule : (Default)
[05/04 15:32:21   1388s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:32:21   1388s] (I)       ---------------------------------------------------------------------------
[05/04 15:32:21   1388s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/04 15:32:21   1388s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:32:21   1388s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:32:21   1388s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:32:21   1388s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:32:21   1388s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:32:21   1388s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:32:21   1388s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:32:21   1388s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:32:21   1388s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:32:21   1388s] (I)       ===========================================================================
[05/04 15:32:21   1388s] (I)        Via Rule : CTS_RULE
[05/04 15:32:21   1388s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:32:21   1388s] (I)       ---------------------------------------------------------------------------
[05/04 15:32:21   1388s] (I)        1    1 : VIA12SQ_C                 438 : CTS_RULE_VIA12SQ_C_1x2_HV_N
[05/04 15:32:21   1388s] (I)        2  440 : CTS_RULE_VIA23SQ_C_VH     447 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/04 15:32:21   1388s] (I)        3  450 : CTS_RULE_VIA34SQ_C_HV     455 : CTS_RULE_VIA34SQ_C_1x2_HH_N
[05/04 15:32:21   1388s] (I)        4  457 : CTS_RULE_VIA45SQ_C_VH     460 : CTS_RULE_VIA45SQ_C_2x1_VV_E
[05/04 15:32:21   1388s] (I)        5  464 : CTS_RULE_VIA56SQ_C_HV     469 : CTS_RULE_VIA56SQ_C_1x2_HH_N
[05/04 15:32:21   1388s] (I)        6  471 : CTS_RULE_VIA67SQ_C_VH     474 : CTS_RULE_VIA67SQ_C_2x1_VV_E
[05/04 15:32:21   1388s] (I)        7  478 : CTS_RULE_VIA78SQ_C_HV     483 : CTS_RULE_VIA78SQ_C_1x2_HH_N
[05/04 15:32:21   1388s] (I)        8  485 : CTS_RULE_VIA89_C_VH       487 : CTS_RULE_VIA89_C_2x1_VH_E
[05/04 15:32:21   1388s] (I)        9   45 : VIA9RDL                   491 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/04 15:32:21   1388s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:32:21   1388s] (I)       ===========================================================================
[05/04 15:32:21   1388s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2403.68 MB )
[05/04 15:32:21   1388s] [NR-eGR] Read 96879 PG shapes
[05/04 15:32:21   1388s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2403.68 MB )
[05/04 15:32:21   1388s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:32:21   1388s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:32:21   1388s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:32:21   1388s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:32:21   1388s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:32:21   1388s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:32:21   1389s] [NR-eGR] Num Prerouted Nets = 238  Num Prerouted Wires = 19832
[05/04 15:32:22   1389s] (I)       readDataFromPlaceDB
[05/04 15:32:22   1389s] (I)       Read net information..
[05/04 15:32:22   1389s] [NR-eGR] Read numTotalNets=49905  numIgnoredNets=238
[05/04 15:32:22   1389s] (I)       Read testcase time = 0.020 seconds
[05/04 15:32:22   1389s] 
[05/04 15:32:22   1389s] (I)       early_global_route_priority property id does not exist.
[05/04 15:32:22   1389s] (I)       Start initializing grid graph
[05/04 15:32:22   1389s] (I)       End initializing grid graph
[05/04 15:32:22   1389s] (I)       Model blockages into capacity
[05/04 15:32:22   1389s] (I)       Read Num Blocks=119899  Num Prerouted Wires=19832  Num CS=0
[05/04 15:32:22   1389s] (I)       Started Modeling ( Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Started Modeling Layer 1 ( Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Started Modeling Layer 2 ( Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 8297
[05/04 15:32:22   1389s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Started Modeling Layer 3 ( Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 8134
[05/04 15:32:22   1389s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Started Modeling Layer 4 ( Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 2296
[05/04 15:32:22   1389s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Started Modeling Layer 5 ( Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 783
[05/04 15:32:22   1389s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Started Modeling Layer 6 ( Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 231
[05/04 15:32:22   1389s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Started Modeling Layer 7 ( Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 57
[05/04 15:32:22   1389s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Started Modeling Layer 8 ( Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 34
[05/04 15:32:22   1389s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Started Modeling Layer 9 ( Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:32:22   1389s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Started Modeling Layer 10 ( Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:32:22   1389s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       Finished Modeling ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 2414.67 MB )
[05/04 15:32:22   1389s] (I)       -- layer congestion ratio --
[05/04 15:32:22   1389s] (I)       Layer 1 : 0.100000
[05/04 15:32:22   1389s] (I)       Layer 2 : 0.700000
[05/04 15:32:22   1389s] (I)       Layer 3 : 0.700000
[05/04 15:32:22   1389s] (I)       Layer 4 : 0.700000
[05/04 15:32:22   1389s] (I)       Layer 5 : 0.700000
[05/04 15:32:22   1389s] (I)       Layer 6 : 0.700000
[05/04 15:32:22   1389s] (I)       Layer 7 : 0.700000
[05/04 15:32:22   1389s] (I)       Layer 8 : 0.700000
[05/04 15:32:22   1389s] (I)       Layer 9 : 0.700000
[05/04 15:32:22   1389s] (I)       Layer 10 : 0.700000
[05/04 15:32:22   1389s] (I)       ----------------------------
[05/04 15:32:22   1389s] (I)       Number of ignored nets = 238
[05/04 15:32:22   1389s] (I)       Number of fixed nets = 238.  Ignored: Yes
[05/04 15:32:22   1389s] (I)       Number of clock nets = 238.  Ignored: No
[05/04 15:32:22   1389s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:32:22   1389s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:32:22   1389s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:32:22   1389s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:32:22   1389s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:32:22   1389s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:32:22   1389s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:32:22   1389s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2414.7 MB
[05/04 15:32:22   1389s] (I)       Ndr track 0 does not exist
[05/04 15:32:22   1389s] (I)       Ndr track 0 does not exist
[05/04 15:32:22   1389s] (I)       Ndr track 0 does not exist
[05/04 15:32:22   1389s] (I)       Layer1  viaCost=200.00
[05/04 15:32:22   1389s] (I)       Layer2  viaCost=200.00
[05/04 15:32:22   1389s] (I)       Layer3  viaCost=100.00
[05/04 15:32:22   1389s] (I)       Layer4  viaCost=100.00
[05/04 15:32:22   1389s] (I)       Layer5  viaCost=100.00
[05/04 15:32:22   1389s] (I)       Layer6  viaCost=100.00
[05/04 15:32:22   1389s] (I)       Layer7  viaCost=100.00
[05/04 15:32:22   1389s] (I)       Layer8  viaCost=100.00
[05/04 15:32:22   1389s] (I)       Layer9  viaCost=300.00
[05/04 15:32:22   1389s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:32:22   1389s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:32:22   1389s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:32:22   1389s] (I)       Site width          :   152  (dbu)
[05/04 15:32:22   1389s] (I)       Row height          :  1672  (dbu)
[05/04 15:32:22   1389s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:32:22   1389s] (I)       GCell width         :  1672  (dbu)
[05/04 15:32:22   1389s] (I)       GCell height        :  1672  (dbu)
[05/04 15:32:22   1389s] (I)       Grid                :   491   443    10
[05/04 15:32:22   1389s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:32:22   1389s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:32:22   1389s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:32:22   1389s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:32:22   1389s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:32:22   1389s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:32:22   1389s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:32:22   1389s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:32:22   1389s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:32:22   1389s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:32:22   1389s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:32:22   1389s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:32:22   1389s] (I)       --------------------------------------------------------
[05/04 15:32:22   1389s] 
[05/04 15:32:22   1389s] [NR-eGR] ============ Routing rule table ============
[05/04 15:32:22   1389s] [NR-eGR] Rule id: 0  Nets: 49667 
[05/04 15:32:22   1389s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:32:22   1389s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:32:22   1389s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:32:22   1389s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:32:22   1389s] [NR-eGR] Rule id: 1  Nets: 0 
[05/04 15:32:22   1389s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/04 15:32:22   1389s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/04 15:32:22   1389s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/04 15:32:22   1389s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:32:22   1389s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[05/04 15:32:22   1389s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/04 15:32:22   1389s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:32:22   1389s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:32:22   1389s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:32:22   1389s] [NR-eGR] ========================================
[05/04 15:32:22   1389s] [NR-eGR] 
[05/04 15:32:22   1389s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:32:22   1389s] (I)       blocked tracks on layer2 : = 1002989 / 2389542 (41.97%)
[05/04 15:32:22   1389s] (I)       blocked tracks on layer3 : = 475585 / 1195094 (39.79%)
[05/04 15:32:22   1389s] (I)       blocked tracks on layer4 : = 501940 / 1194771 (42.01%)
[05/04 15:32:22   1389s] (I)       blocked tracks on layer5 : = 246092 / 597056 (41.22%)
[05/04 15:32:22   1389s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:32:22   1389s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:32:22   1389s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:32:22   1389s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:32:22   1389s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:32:22   1389s] (I)       After initializing earlyGlobalRoute syMemory usage = 2426.7 MB
[05/04 15:32:22   1389s] (I)       Finished Loading and Dumping File ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Started Global Routing ( Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       ============= Initialization =============
[05/04 15:32:22   1389s] (I)       totalPins=176179  totalGlobalPin=172687 (98.02%)
[05/04 15:32:22   1389s] (I)       Started Build MST ( Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Generate topology with single threads
[05/04 15:32:22   1389s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       total 2D Cap : 4559493 = (1494409 H, 3065084 V)
[05/04 15:32:22   1389s] [NR-eGR] Layer group 1: route 49667 net(s) in layer range [2, 10]
[05/04 15:32:22   1389s] (I)       ============  Phase 1a Route ============
[05/04 15:32:22   1389s] (I)       Started Phase 1a ( Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:32:22   1389s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Usage: 563685 = (275375 H, 288310 V) = (18.43% H, 9.41% V) = (4.604e+05um H, 4.821e+05um V)
[05/04 15:32:22   1389s] (I)       
[05/04 15:32:22   1389s] (I)       ============  Phase 1b Route ============
[05/04 15:32:22   1389s] (I)       Started Phase 1b ( Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Usage: 564018 = (275527 H, 288491 V) = (18.44% H, 9.41% V) = (4.607e+05um H, 4.824e+05um V)
[05/04 15:32:22   1389s] (I)       
[05/04 15:32:22   1389s] (I)       earlyGlobalRoute overflow of layer group 1: 0.84% H + 0.19% V. EstWL: 9.430381e+05um
[05/04 15:32:22   1389s] (I)       Congestion metric : 0.84%H 0.19%V, 1.03%HV
[05/04 15:32:22   1389s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:32:22   1389s] (I)       ============  Phase 1c Route ============
[05/04 15:32:22   1389s] (I)       Started Phase 1c ( Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Level2 Grid: 99 x 89
[05/04 15:32:22   1389s] (I)       Started Two Level Routing ( Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Finished Phase 1c ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Usage: 564407 = (275558 H, 288849 V) = (18.44% H, 9.42% V) = (4.607e+05um H, 4.830e+05um V)
[05/04 15:32:22   1389s] (I)       
[05/04 15:32:22   1389s] (I)       ============  Phase 1d Route ============
[05/04 15:32:22   1389s] (I)       Started Phase 1d ( Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Finished Phase 1d ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Usage: 564436 = (275567 H, 288869 V) = (18.44% H, 9.42% V) = (4.607e+05um H, 4.830e+05um V)
[05/04 15:32:22   1389s] (I)       
[05/04 15:32:22   1389s] (I)       ============  Phase 1e Route ============
[05/04 15:32:22   1389s] (I)       Started Phase 1e ( Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Usage: 564436 = (275567 H, 288869 V) = (18.44% H, 9.42% V) = (4.607e+05um H, 4.830e+05um V)
[05/04 15:32:22   1389s] (I)       
[05/04 15:32:22   1389s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.62% H + 0.11% V. EstWL: 9.437370e+05um
[05/04 15:32:22   1389s] [NR-eGR] 
[05/04 15:32:22   1389s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:22   1389s] (I)       Running layer assignment with 1 threads
[05/04 15:32:23   1390s] (I)       Finished Phase 1l ( CPU: 0.44 sec, Real: 0.45 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:23   1390s] (I)       ============  Phase 1l Route ============
[05/04 15:32:23   1390s] (I)       
[05/04 15:32:23   1390s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:32:23   1390s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:32:23   1390s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:32:23   1390s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[05/04 15:32:23   1390s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:32:23   1390s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:32:23   1390s] [NR-eGR]      M2  (2)       204( 0.15%)        14( 0.01%)        20( 0.01%)        17( 0.01%)   ( 0.19%) 
[05/04 15:32:23   1390s] [NR-eGR]      M3  (3)      1481( 1.10%)       180( 0.13%)        67( 0.05%)         5( 0.00%)   ( 1.29%) 
[05/04 15:32:23   1390s] [NR-eGR]      M4  (4)        76( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[05/04 15:32:23   1390s] [NR-eGR]      M5  (5)       427( 0.32%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.32%) 
[05/04 15:32:23   1390s] [NR-eGR]      M6  (6)        48( 0.02%)         8( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/04 15:32:23   1390s] [NR-eGR]      M7  (7)       490( 0.24%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[05/04 15:32:23   1390s] [NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:32:23   1390s] [NR-eGR]      M9  (9)       141( 0.09%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[05/04 15:32:23   1390s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:32:23   1390s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:32:23   1390s] [NR-eGR] Total             2868( 0.21%)       206( 0.01%)        87( 0.01%)        22( 0.00%)   ( 0.23%) 
[05/04 15:32:23   1390s] [NR-eGR] 
[05/04 15:32:23   1390s] (I)       Finished Global Routing ( CPU: 1.09 sec, Real: 1.09 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:23   1390s] (I)       total 2D Cap : 4581759 = (1501946 H, 3079813 V)
[05/04 15:32:23   1390s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.48% H + 0.03% V
[05/04 15:32:23   1390s] [NR-eGR] Overflow after earlyGlobalRoute 0.55% H + 0.06% V
[05/04 15:32:23   1390s] (I)       ============= track Assignment ============
[05/04 15:32:23   1390s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2426.72 MB )
[05/04 15:32:23   1390s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:23   1390s] (I)       Started Greedy Track Assignment ( Curr Mem: 2426.72 MB )
[05/04 15:32:23   1390s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/04 15:32:23   1390s] (I)       Running track assignment with 1 threads
[05/04 15:32:23   1390s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:23   1390s] (I)       Run Multi-thread track assignment
[05/04 15:32:24   1391s] (I)       Finished Greedy Track Assignment ( CPU: 0.68 sec, Real: 0.70 sec, Curr Mem: 2426.72 MB )
[05/04 15:32:24   1391s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:32:24   1391s] [NR-eGR]     M1  (1F) length: 1.627000e+00um, number of vias: 181652
[05/04 15:32:24   1391s] [NR-eGR]     M2  (2V) length: 2.781617e+05um, number of vias: 243539
[05/04 15:32:24   1391s] [NR-eGR]     M3  (3H) length: 3.222804e+05um, number of vias: 80118
[05/04 15:32:24   1391s] [NR-eGR]     M4  (4V) length: 1.760488e+05um, number of vias: 18642
[05/04 15:32:24   1391s] [NR-eGR]     M5  (5H) length: 1.133397e+05um, number of vias: 5691
[05/04 15:32:24   1391s] [NR-eGR]     M6  (6V) length: 8.642971e+04um, number of vias: 2474
[05/04 15:32:24   1391s] [NR-eGR]     M7  (7H) length: 5.016926e+04um, number of vias: 415
[05/04 15:32:24   1391s] [NR-eGR]     M8  (8V) length: 7.452212e+03um, number of vias: 175
[05/04 15:32:24   1391s] [NR-eGR]     M9  (9H) length: 6.822953e+03um, number of vias: 0
[05/04 15:32:24   1391s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/04 15:32:24   1391s] [NR-eGR] Total length: 1.040706e+06um, number of vias: 532706
[05/04 15:32:24   1391s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:32:24   1391s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/04 15:32:24   1391s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:32:25   1392s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.48 sec, Real: 3.49 sec, Curr Mem: 2356.11 MB )
[05/04 15:32:25   1392s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/04 15:32:25   1392s] Type 'man IMPEXT-6191' for more detail.
[05/04 15:32:25   1392s] Extraction called for design 'ORCA_TOP' of instances=47324 and nets=50977 using extraction engine 'preRoute' .
[05/04 15:32:25   1392s] PreRoute RC Extraction called for design ORCA_TOP.
[05/04 15:32:25   1392s] RC Extraction called in multi-corner(2) mode.
[05/04 15:32:25   1392s] RCMode: PreRoute
[05/04 15:32:25   1392s]       RC Corner Indexes            0       1   
[05/04 15:32:25   1392s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/04 15:32:25   1392s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/04 15:32:25   1392s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/04 15:32:25   1392s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/04 15:32:25   1392s] Shrink Factor                : 1.00000
[05/04 15:32:25   1392s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:32:25   1392s] Using capacitance table file ...
[05/04 15:32:25   1392s] LayerId::1 widthSet size::4
[05/04 15:32:25   1392s] LayerId::2 widthSet size::4
[05/04 15:32:25   1392s] LayerId::3 widthSet size::5
[05/04 15:32:25   1392s] LayerId::4 widthSet size::5
[05/04 15:32:25   1392s] LayerId::5 widthSet size::5
[05/04 15:32:25   1392s] LayerId::6 widthSet size::5
[05/04 15:32:25   1392s] LayerId::7 widthSet size::5
[05/04 15:32:25   1392s] LayerId::8 widthSet size::5
[05/04 15:32:25   1392s] LayerId::9 widthSet size::4
[05/04 15:32:25   1392s] LayerId::10 widthSet size::2
[05/04 15:32:25   1392s] Updating RC grid for preRoute extraction ...
[05/04 15:32:25   1392s] Initializing multi-corner capacitance tables ... 
[05/04 15:32:25   1392s] Initializing multi-corner resistance tables ...
[05/04 15:32:25   1392s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309887 ; uaWl: 1.000000 ; uaWlH: 0.409225 ; aWlH: 0.000000 ; Pmax: 0.889800 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/04 15:32:26   1393s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2343.109M)
[05/04 15:32:28   1395s] Compute RC Scale Done ...
[05/04 15:32:28   1395s] OPERPROF: Starting HotSpotCal at level 1, MEM:2343.1M
[05/04 15:32:28   1395s] [hotspot] +------------+---------------+---------------+
[05/04 15:32:28   1395s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:32:28   1395s] [hotspot] +------------+---------------+---------------+
[05/04 15:32:28   1395s] [hotspot] | normalized |          2.89 |          6.56 |
[05/04 15:32:28   1395s] [hotspot] +------------+---------------+---------------+
[05/04 15:32:28   1395s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.89, normalized total congestion hotspot area = 6.56 (area is in unit of 4 std-cell row bins)
[05/04 15:32:28   1395s] [hotspot] max/total 2.89/6.56, big hotspot (>10) total 0.00
[05/04 15:32:28   1395s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:32:28   1395s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:32:28   1395s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:32:28   1395s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:32:28   1395s] [hotspot] |  1  |   200.64    93.63   227.39   120.38 |        2.10   |
[05/04 15:32:28   1395s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:32:28   1395s] [hotspot] |  2  |   267.52    93.63   294.27   120.38 |        1.84   |
[05/04 15:32:28   1395s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:32:28   1395s] [hotspot] |  3  |    80.26    93.63   107.01   120.38 |        1.05   |
[05/04 15:32:28   1395s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:32:28   1395s] [hotspot] |  4  |   227.39    93.63   254.14   120.38 |        0.79   |
[05/04 15:32:28   1395s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:32:28   1395s] [hotspot] |  5  |   107.01    93.63   133.76   120.38 |        0.52   |
[05/04 15:32:28   1395s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:32:28   1395s] Top 5 hotspots total area: 6.30
[05/04 15:32:28   1395s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.019, MEM:2343.1M
[05/04 15:32:28   1395s] #################################################################################
[05/04 15:32:28   1395s] # Design Stage: PreRoute
[05/04 15:32:28   1395s] # Design Name: ORCA_TOP
[05/04 15:32:28   1395s] # Design Mode: 28nm
[05/04 15:32:28   1395s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:32:28   1395s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:32:28   1395s] # Signoff Settings: SI Off 
[05/04 15:32:28   1395s] #################################################################################
[05/04 15:32:31   1398s] Calculate delays in BcWc mode...
[05/04 15:32:31   1398s] Calculate delays in BcWc mode...
[05/04 15:32:31   1398s] Topological Sorting (REAL = 0:00:00.0, MEM = 2350.4M, InitMEM = 2343.1M)
[05/04 15:32:31   1398s] Start delay calculation (fullDC) (1 T). (MEM=2350.38)
[05/04 15:32:31   1398s] End AAE Lib Interpolated Model. (MEM=2361.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:32:46   1413s] Total number of fetched objects 55074
[05/04 15:32:46   1413s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/04 15:32:46   1413s] End delay calculation. (MEM=2409.69 CPU=0:00:11.0 REAL=0:00:11.0)
[05/04 15:32:46   1413s] End delay calculation (fullDC). (MEM=2409.69 CPU=0:00:15.3 REAL=0:00:15.0)
[05/04 15:32:46   1413s] *** CDM Built up (cpu=0:00:18.2  real=0:00:18.0  mem= 2409.7M) ***
[05/04 15:32:49   1416s] Begin: GigaOpt postEco DRV Optimization
[05/04 15:32:49   1416s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[05/04 15:32:49   1416s] Info: 238 nets with fixed/cover wires excluded.
[05/04 15:32:49   1416s] *info: Marking 97 level shifter instances dont touch
[05/04 15:32:49   1416s] *info: Marking 0 isolation instances dont touch
[05/04 15:32:49   1416s] Info: 238 clock nets excluded from IPO operation.
[05/04 15:32:49   1416s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:36.5/0:24:58.9 (0.9), mem = 2409.7M
[05/04 15:32:49   1416s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.20
[05/04 15:32:49   1416s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:32:49   1416s] ### Creating PhyDesignMc. totSessionCpu=0:23:37 mem=2409.7M
[05/04 15:32:49   1416s] OPERPROF: Starting DPlace-Init at level 1, MEM:2409.7M
[05/04 15:32:49   1416s] z: 2, totalTracks: 1
[05/04 15:32:49   1416s] z: 4, totalTracks: 1
[05/04 15:32:49   1416s] z: 6, totalTracks: 1
[05/04 15:32:49   1416s] z: 8, totalTracks: 1
[05/04 15:32:49   1416s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:32:49   1416s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2409.7M
[05/04 15:32:49   1416s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2409.7M
[05/04 15:32:49   1416s] Core basic site is unit
[05/04 15:32:49   1416s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:32:49   1416s] SiteArray: use 9,248,768 bytes
[05/04 15:32:49   1416s] SiteArray: current memory after site array memory allocation 2418.5M
[05/04 15:32:49   1416s] SiteArray: FP blocked sites are writable
[05/04 15:32:49   1416s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:32:49   1416s] SiteArray: use 1,245,184 bytes
[05/04 15:32:49   1416s] SiteArray: current memory after site array memory allocation 2419.7M
[05/04 15:32:49   1416s] SiteArray: FP blocked sites are writable
[05/04 15:32:49   1416s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:32:49   1416s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:32:49   1416s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:32:49   1416s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2419.7M
[05/04 15:32:49   1416s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:32:49   1416s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.082, MEM:2419.7M
[05/04 15:32:49   1416s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2419.7M
[05/04 15:32:49   1416s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:32:49   1416s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2419.7M
[05/04 15:32:49   1416s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.280, REAL:0.277, MEM:2419.7M
[05/04 15:32:49   1416s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.320, REAL:0.314, MEM:2419.7M
[05/04 15:32:49   1416s] 
[05/04 15:32:49   1416s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2419.7MB).
[05/04 15:32:49   1416s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.440, REAL:0.441, MEM:2419.7M
[05/04 15:32:50   1417s] TotalInstCnt at PhyDesignMc Initialization: 47,284
[05/04 15:32:50   1417s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:37 mem=2419.7M
[05/04 15:32:50   1417s] ### Creating RouteCongInterface, started
[05/04 15:32:50   1417s] 
[05/04 15:32:50   1417s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/04 15:32:50   1417s] 
[05/04 15:32:50   1417s] #optDebug: {0, 1.200}
[05/04 15:32:50   1417s] ### Creating RouteCongInterface, finished
[05/04 15:32:50   1417s] ### Creating LA Mngr. totSessionCpu=0:23:38 mem=2419.7M
[05/04 15:32:50   1417s] ### Creating LA Mngr, finished. totSessionCpu=0:23:38 mem=2419.7M
[05/04 15:32:50   1417s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:32:51   1418s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/04 15:32:57   1424s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2438.8M
[05/04 15:32:57   1424s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2438.8M
[05/04 15:32:57   1425s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:32:57   1425s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/04 15:32:57   1425s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:32:57   1425s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/04 15:32:57   1425s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:32:59   1426s] Info: violation cost 2.833200 (cap = 2.148412, tran = 0.684788, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:32:59   1426s] |    25|    25|    -0.01|    55|   110|    -0.01|     0|     0|     0|     0|    -0.32|    -0.37|       0|       0|       0|  44.76|          |         |
[05/04 15:33:01   1428s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:33:01   1428s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.32|    -0.48|      47|       0|      36|  44.80| 0:00:02.0|  2526.1M|
[05/04 15:33:01   1428s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:33:01   1428s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.32|    -0.48|       0|       0|       0|  44.80| 0:00:00.0|  2526.1M|
[05/04 15:33:01   1428s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:33:01   1428s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:33:01   1428s] NDR CTS_RULE has 120 constrained nets 
[05/04 15:33:01   1428s] Layer 3 has 118 constrained nets 
[05/04 15:33:01   1428s] **** End NDR-Layer Usage Statistics ****
[05/04 15:33:01   1428s] 
[05/04 15:33:01   1428s] *** Finish DRV Fixing (cpu=0:00:04.7 real=0:00:04.0 mem=2526.1M) ***
[05/04 15:33:01   1428s] 
[05/04 15:33:02   1429s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2542.1M
[05/04 15:33:02   1429s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.168, MEM:2542.1M
[05/04 15:33:02   1429s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2542.1M
[05/04 15:33:02   1429s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2542.1M
[05/04 15:33:02   1429s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2542.1M
[05/04 15:33:02   1429s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.210, REAL:0.207, MEM:2542.1M
[05/04 15:33:02   1429s] 
[05/04 15:33:02   1429s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2542.1M
[05/04 15:33:02   1429s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2542.1M
[05/04 15:33:02   1429s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.310, REAL:0.316, MEM:2542.1M
[05/04 15:33:02   1429s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.310, REAL:0.316, MEM:2542.1M
[05/04 15:33:02   1429s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.18
[05/04 15:33:02   1429s] OPERPROF: Starting RefinePlace at level 1, MEM:2542.1M
[05/04 15:33:02   1429s] *** Starting refinePlace (0:23:50 mem=2542.1M) ***
[05/04 15:33:02   1429s] Total net bbox length = 8.894e+05 (4.311e+05 4.583e+05) (ext = 1.393e+04)
[05/04 15:33:02   1429s] Info: 96 insts are soft-fixed.
[05/04 15:33:02   1429s] 
[05/04 15:33:02   1429s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:33:02   1429s] 
[05/04 15:33:02   1429s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:33:02   1429s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:33:02   1429s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:33:02   1429s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:33:02   1429s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:33:02   1429s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2542.1M
[05/04 15:33:02   1429s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2542.1M
[05/04 15:33:02   1429s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2542.1M
[05/04 15:33:02   1429s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2542.1M
[05/04 15:33:02   1429s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2542.1M
[05/04 15:33:02   1429s] Starting refinePlace ...
[05/04 15:33:02   1429s] 
[05/04 15:33:02   1429s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:33:03   1430s] 
[05/04 15:33:03   1430s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:33:05   1432s] Move report: legalization moves 70 insts, mean move: 1.27 um, max move: 4.10 um
[05/04 15:33:05   1432s] 	Max move on inst (I_BLENDER_1/FE_OFC7152_FE_OFN3916_n6653): (354.01, 53.50) --> (358.11, 53.50)
[05/04 15:33:05   1432s] [CPU] RefinePlace/Legalization (cpu=0:00:02.5, real=0:00:03.0, mem=2542.1MB) @(0:23:50 - 0:23:52).
[05/04 15:33:05   1432s] Move report: Detail placement moves 70 insts, mean move: 1.27 um, max move: 4.10 um
[05/04 15:33:05   1432s] 	Max move on inst (I_BLENDER_1/FE_OFC7152_FE_OFN3916_n6653): (354.01, 53.50) --> (358.11, 53.50)
[05/04 15:33:05   1432s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2542.1MB
[05/04 15:33:05   1432s] Statistics of distance of Instance movement in refine placement:
[05/04 15:33:05   1432s]   maximum (X+Y) =         4.10 um
[05/04 15:33:05   1432s]   inst (I_BLENDER_1/FE_OFC7152_FE_OFN3916_n6653) with max move: (354.008, 53.504) -> (358.112, 53.504)
[05/04 15:33:05   1432s]   mean    (X+Y) =         1.27 um
[05/04 15:33:05   1432s] Summary Report:
[05/04 15:33:05   1432s] Instances move: 70 (out of 47097 movable)
[05/04 15:33:05   1432s] Instances flipped: 0
[05/04 15:33:05   1432s] Mean displacement: 1.27 um
[05/04 15:33:05   1432s] Max displacement: 4.10 um (Instance: I_BLENDER_1/FE_OFC7152_FE_OFN3916_n6653) (354.008, 53.504) -> (358.112, 53.504)
[05/04 15:33:05   1432s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
[05/04 15:33:05   1432s] Total instances moved : 70
[05/04 15:33:05   1432s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.580, REAL:2.577, MEM:2542.1M
[05/04 15:33:05   1432s] Total net bbox length = 8.894e+05 (4.311e+05 4.583e+05) (ext = 1.393e+04)
[05/04 15:33:05   1432s] Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2542.1MB
[05/04 15:33:05   1432s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=2542.1MB) @(0:23:50 - 0:23:53).
[05/04 15:33:05   1432s] *** Finished refinePlace (0:23:53 mem=2542.1M) ***
[05/04 15:33:05   1432s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.18
[05/04 15:33:05   1432s] OPERPROF: Finished RefinePlace at level 1, CPU:2.780, REAL:2.780, MEM:2542.1M
[05/04 15:33:05   1433s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2542.1M
[05/04 15:33:06   1433s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.163, MEM:2542.1M
[05/04 15:33:06   1433s] *** maximum move = 4.10 um ***
[05/04 15:33:06   1433s] *** Finished re-routing un-routed nets (2542.1M) ***
[05/04 15:33:06   1433s] OPERPROF: Starting DPlace-Init at level 1, MEM:2542.1M
[05/04 15:33:06   1433s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2542.1M
[05/04 15:33:06   1433s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.198, MEM:2542.1M
[05/04 15:33:06   1433s] 
[05/04 15:33:06   1433s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2542.1M
[05/04 15:33:06   1433s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2542.1M
[05/04 15:33:06   1433s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.308, MEM:2542.1M
[05/04 15:33:06   1433s] 
[05/04 15:33:06   1433s] *** Finish Physical Update (cpu=0:00:05.0 real=0:00:05.0 mem=2542.1M) ***
[05/04 15:33:06   1433s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2507.0M
[05/04 15:33:06   1434s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.167, MEM:2507.0M
[05/04 15:33:06   1434s] TotalInstCnt at PhyDesignMc Destruction: 47,331
[05/04 15:33:06   1434s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.20
[05/04 15:33:06   1434s] *** DrvOpt [finish] : cpu/real = 0:00:17.6/0:00:17.6 (1.0), totSession cpu/real = 0:23:54.1/0:25:16.5 (0.9), mem = 2507.0M
[05/04 15:33:06   1434s] 
[05/04 15:33:06   1434s] =============================================================================================
[05/04 15:33:06   1434s]  Step TAT Report for DrvOpt #7
[05/04 15:33:06   1434s] =============================================================================================
[05/04 15:33:06   1434s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:33:06   1434s] ---------------------------------------------------------------------------------------------
[05/04 15:33:06   1434s] [ RefinePlace            ]      1   0:00:05.0  (  28.2 % )     0:00:05.0 /  0:00:05.0    1.0
[05/04 15:33:06   1434s] [ SlackTraversorInit     ]      1   0:00:00.6  (   3.5 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:33:06   1434s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.9
[05/04 15:33:06   1434s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   4.6 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:33:06   1434s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:33:06   1434s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:06   1434s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:01.9 /  0:00:01.9    1.0
[05/04 15:33:06   1434s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:06   1434s] [ OptEval                ]      2   0:00:00.9  (   5.0 % )     0:00:00.9 /  0:00:00.9    1.0
[05/04 15:33:06   1434s] [ OptCommit              ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:33:06   1434s] [ IncrTimingUpdate       ]      2   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:33:06   1434s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:33:06   1434s] [ IncrDelayCalc          ]      9   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:33:06   1434s] [ DrvFindVioNets         ]      3   0:00:01.5  (   8.4 % )     0:00:01.5 /  0:00:01.5    1.0
[05/04 15:33:06   1434s] [ DrvComputeSummary      ]      3   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:33:06   1434s] [ MISC                   ]          0:00:07.2  (  40.8 % )     0:00:07.2 /  0:00:07.3    1.0
[05/04 15:33:06   1434s] ---------------------------------------------------------------------------------------------
[05/04 15:33:06   1434s]  DrvOpt #7 TOTAL                    0:00:17.7  ( 100.0 % )     0:00:17.7 /  0:00:17.8    1.0
[05/04 15:33:06   1434s] ---------------------------------------------------------------------------------------------
[05/04 15:33:06   1434s] 
[05/04 15:33:06   1434s] End: GigaOpt postEco DRV Optimization
[05/04 15:33:07   1434s] GigaOpt: WNS changes after routing: -0.167 -> -0.178 (bump = 0.011)
[05/04 15:33:07   1434s] GigaOpt: WNS bump threshold: -10.9
[05/04 15:33:07   1434s] Begin: GigaOpt postEco optimization
[05/04 15:33:07   1434s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/04 15:33:07   1434s] Info: 238 nets with fixed/cover wires excluded.
[05/04 15:33:07   1434s] *info: Marking 97 level shifter instances dont touch
[05/04 15:33:07   1434s] *info: Marking 0 isolation instances dont touch
[05/04 15:33:07   1434s] Info: 238 clock nets excluded from IPO operation.
[05/04 15:33:07   1434s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:54.7/0:25:17.1 (0.9), mem = 2507.0M
[05/04 15:33:07   1434s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.21
[05/04 15:33:07   1434s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:33:07   1434s] ### Creating PhyDesignMc. totSessionCpu=0:23:55 mem=2507.0M
[05/04 15:33:07   1434s] OPERPROF: Starting DPlace-Init at level 1, MEM:2507.0M
[05/04 15:33:07   1434s] z: 2, totalTracks: 1
[05/04 15:33:07   1434s] z: 4, totalTracks: 1
[05/04 15:33:07   1434s] z: 6, totalTracks: 1
[05/04 15:33:07   1434s] z: 8, totalTracks: 1
[05/04 15:33:07   1434s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:33:07   1434s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2507.0M
[05/04 15:33:07   1434s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.178, MEM:2507.0M
[05/04 15:33:07   1435s] 
[05/04 15:33:07   1435s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2507.0MB).
[05/04 15:33:07   1435s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.288, MEM:2507.0M
[05/04 15:33:08   1435s] TotalInstCnt at PhyDesignMc Initialization: 47,331
[05/04 15:33:08   1435s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:55 mem=2507.0M
[05/04 15:33:08   1435s] ### Creating RouteCongInterface, started
[05/04 15:33:08   1435s] 
[05/04 15:33:08   1435s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/04 15:33:08   1435s] 
[05/04 15:33:08   1435s] #optDebug: {0, 1.200}
[05/04 15:33:08   1435s] ### Creating RouteCongInterface, finished
[05/04 15:33:08   1435s] ### Creating LA Mngr. totSessionCpu=0:23:56 mem=2507.0M
[05/04 15:33:08   1435s] ### Creating LA Mngr, finished. totSessionCpu=0:23:56 mem=2507.0M
[05/04 15:33:08   1435s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:33:12   1439s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:33:12   1439s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:33:12   1439s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:33:12   1439s] *info: 238 clock nets excluded
[05/04 15:33:12   1439s] *info: Marking 97 level shifter instances dont touch
[05/04 15:33:12   1439s] *info: Marking 0 isolation instances dont touch
[05/04 15:33:12   1439s] *info: 3 special nets excluded.
[05/04 15:33:12   1439s] *info: 1042 no-driver nets excluded.
[05/04 15:33:12   1439s] *info: 238 nets with fixed/cover wires excluded.
[05/04 15:33:12   1439s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:33:12   1439s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:33:12   1439s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:33:12   1439s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:33:12   1439s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:33:14   1441s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.50844.9
[05/04 15:33:14   1441s] PathGroup :  in2out  TargetSlack : 0 
[05/04 15:33:14   1441s] PathGroup :  in2reg  TargetSlack : 0 
[05/04 15:33:14   1441s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/04 15:33:14   1441s] PathGroup :  reg2out  TargetSlack : 0 
[05/04 15:33:14   1441s] PathGroup :  reg2reg  TargetSlack : 0 
[05/04 15:33:14   1441s] ** GigaOpt Optimizer WNS Slack -0.320 TNS Slack -0.483 Density 44.80
[05/04 15:33:14   1441s] Optimizer WNS Pass 0
[05/04 15:33:14   1441s] OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.026|-0.053|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      |-0.020|-0.110|
|HEPG                         |-0.320|-0.430|
|All Paths                    |-0.320|-0.483|
+-----------------------------+------+------+

[05/04 15:33:14   1441s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.320ns TNS -0.320ns; reg2reg* WNS -0.020ns TNS -0.110ns; HEPG WNS -0.320ns TNS -0.320ns; all paths WNS -0.320ns TNS -0.483ns; Real time 0:06:28
[05/04 15:33:14   1441s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2526.1M
[05/04 15:33:14   1441s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2526.1M
[05/04 15:33:14   1442s] Active Path Group: reg2cgate reg2reg  
[05/04 15:33:15   1442s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:15   1442s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:33:15   1442s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:15   1442s] |  -0.320|   -0.320|  -0.430|   -0.483|    44.80%|   0:00:01.0| 2542.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:33:15   1442s] |  -0.320|   -0.320|  -0.430|   -0.483|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:33:15   1442s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:15   1442s] 
[05/04 15:33:15   1442s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2542.1M) ***
[05/04 15:33:15   1442s] Active Path Group: reg2reg  
[05/04 15:33:15   1442s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:15   1442s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:33:15   1442s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:15   1442s] |  -0.020|   -0.320|  -0.110|   -0.483|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2reg| I_BLENDER_1/R_414/D                                |
[05/04 15:33:15   1442s] |   0.000|   -0.320|   0.000|   -0.373|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|       NA| NA                                                 |
[05/04 15:33:15   1442s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:15   1442s] 
[05/04 15:33:15   1442s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2542.1M) ***
[05/04 15:33:15   1442s] Active Path Group: in2out in2reg reg2out default 
[05/04 15:33:15   1442s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:15   1442s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:33:15   1442s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:15   1442s] |  -0.026|   -0.320|  -0.053|   -0.373|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2out| sd_DQ_out[17]                                      |
[05/04 15:33:15   1442s] |  -0.008|   -0.320|  -0.015|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2out| sd_DQ_out[17]                                      |
[05/04 15:33:15   1442s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:15   1442s] 
[05/04 15:33:15   1442s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2542.1M) ***
[05/04 15:33:15   1442s] 
[05/04 15:33:15   1442s] *** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=2542.1M) ***
[05/04 15:33:15   1442s] OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

[05/04 15:33:15   1443s] CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.320ns TNS -0.320ns; reg2reg* WNS 0.002ns TNS 0.000ns; HEPG WNS -0.320ns TNS -0.320ns; all paths WNS -0.320ns TNS -0.335ns; Real time 0:06:29
[05/04 15:33:15   1443s] ** GigaOpt Optimizer WNS Slack -0.320 TNS Slack -0.335 Density 44.80
[05/04 15:33:15   1443s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.50844.6
[05/04 15:33:16   1443s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2542.1M
[05/04 15:33:16   1443s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.183, MEM:2542.1M
[05/04 15:33:16   1443s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2542.1M
[05/04 15:33:16   1443s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2542.1M
[05/04 15:33:16   1443s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2542.1M
[05/04 15:33:16   1443s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.200, REAL:0.203, MEM:2542.1M
[05/04 15:33:16   1443s] 
[05/04 15:33:16   1443s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.300, REAL:0.309, MEM:2542.1M
[05/04 15:33:16   1443s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.300, REAL:0.310, MEM:2542.1M
[05/04 15:33:16   1443s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.19
[05/04 15:33:16   1443s] OPERPROF: Starting RefinePlace at level 1, MEM:2542.1M
[05/04 15:33:16   1443s] *** Starting refinePlace (0:24:04 mem=2542.1M) ***
[05/04 15:33:16   1443s] Total net bbox length = 8.894e+05 (4.311e+05 4.583e+05) (ext = 1.393e+04)
[05/04 15:33:16   1444s] Info: 96 insts are soft-fixed.
[05/04 15:33:16   1444s] 
[05/04 15:33:16   1444s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:33:16   1444s] 
[05/04 15:33:16   1444s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:33:16   1444s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:33:16   1444s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:33:16   1444s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:33:16   1444s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:33:16   1444s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2542.1M
[05/04 15:33:16   1444s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2542.1M
[05/04 15:33:16   1444s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2542.1M
[05/04 15:33:16   1444s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2542.1M
[05/04 15:33:16   1444s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2542.1M
[05/04 15:33:16   1444s] Starting refinePlace ...
[05/04 15:33:16   1444s] 
[05/04 15:33:16   1444s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:33:17   1444s] 
[05/04 15:33:17   1444s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:33:19   1446s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:33:19   1446s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:03.0, mem=2542.1MB) @(0:24:04 - 0:24:06).
[05/04 15:33:19   1446s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:33:19   1446s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 2542.1MB
[05/04 15:33:19   1446s] Statistics of distance of Instance movement in refine placement:
[05/04 15:33:19   1446s]   maximum (X+Y) =         0.00 um
[05/04 15:33:19   1446s]   mean    (X+Y) =         0.00 um
[05/04 15:33:19   1446s] Summary Report:
[05/04 15:33:19   1446s] Instances move: 0 (out of 47096 movable)
[05/04 15:33:19   1446s] Instances flipped: 0
[05/04 15:33:19   1446s] Mean displacement: 0.00 um
[05/04 15:33:19   1446s] Max displacement: 0.00 um 
[05/04 15:33:19   1446s] Total instances moved : 0
[05/04 15:33:19   1446s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.210, REAL:2.215, MEM:2542.1M
[05/04 15:33:19   1446s] Total net bbox length = 8.894e+05 (4.311e+05 4.583e+05) (ext = 1.393e+04)
[05/04 15:33:19   1446s] Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 2542.1MB
[05/04 15:33:19   1446s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:03.0, mem=2542.1MB) @(0:24:04 - 0:24:06).
[05/04 15:33:19   1446s] *** Finished refinePlace (0:24:06 mem=2542.1M) ***
[05/04 15:33:19   1446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.19
[05/04 15:33:19   1446s] OPERPROF: Finished RefinePlace at level 1, CPU:2.410, REAL:2.409, MEM:2542.1M
[05/04 15:33:19   1446s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2542.1M
[05/04 15:33:19   1446s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.168, MEM:2542.1M
[05/04 15:33:19   1446s] *** maximum move = 0.00 um ***
[05/04 15:33:19   1447s] *** Finished re-routing un-routed nets (2542.1M) ***
[05/04 15:33:19   1447s] OPERPROF: Starting DPlace-Init at level 1, MEM:2542.1M
[05/04 15:33:20   1447s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2542.1M
[05/04 15:33:20   1447s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.201, MEM:2542.1M
[05/04 15:33:20   1447s] 
[05/04 15:33:20   1447s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.310, MEM:2542.1M
[05/04 15:33:20   1447s] 
[05/04 15:33:20   1447s] *** Finish Physical Update (cpu=0:00:04.6 real=0:00:05.0 mem=2542.1M) ***
[05/04 15:33:20   1447s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.50844.6
[05/04 15:33:20   1448s] ** GigaOpt Optimizer WNS Slack -0.320 TNS Slack -0.335 Density 44.80
[05/04 15:33:21   1448s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

[05/04 15:33:21   1448s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:33:21   1448s] Layer 3 has 118 constrained nets 
[05/04 15:33:21   1448s] Layer 5 has 120 constrained nets 
[05/04 15:33:21   1448s] **** End NDR-Layer Usage Statistics ****
[05/04 15:33:21   1448s] 
[05/04 15:33:21   1448s] *** Finish post-CTS Setup Fixing (cpu=0:00:07.0 real=0:00:07.0 mem=2542.1M) ***
[05/04 15:33:21   1448s] 
[05/04 15:33:21   1448s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.50844.9
[05/04 15:33:21   1448s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2507.0M
[05/04 15:33:21   1448s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.163, MEM:2507.0M
[05/04 15:33:21   1448s] TotalInstCnt at PhyDesignMc Destruction: 47,330
[05/04 15:33:21   1448s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.21
[05/04 15:33:21   1448s] *** SetupOpt [finish] : cpu/real = 0:00:13.6/0:00:13.6 (1.0), totSession cpu/real = 0:24:08.3/0:25:30.7 (0.9), mem = 2507.0M
[05/04 15:33:21   1448s] 
[05/04 15:33:21   1448s] =============================================================================================
[05/04 15:33:21   1448s]  Step TAT Report for WnsOpt #4
[05/04 15:33:21   1448s] =============================================================================================
[05/04 15:33:21   1448s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:33:21   1448s] ---------------------------------------------------------------------------------------------
[05/04 15:33:21   1448s] [ RefinePlace            ]      1   0:00:04.6  (  34.1 % )     0:00:04.6 /  0:00:04.6    1.0
[05/04 15:33:21   1448s] [ SlackTraversorInit     ]      2   0:00:00.8  (   5.6 % )     0:00:00.8 /  0:00:00.7    1.0
[05/04 15:33:21   1448s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:21   1448s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   4.5 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:33:21   1448s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:33:21   1448s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:21   1448s] [ TransformInit          ]      1   0:00:05.6  (  41.3 % )     0:00:05.6 /  0:00:05.6    1.0
[05/04 15:33:21   1448s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:33:21   1448s] [ OptGetWeight           ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/04 15:33:21   1448s] [ OptEval                ]      7   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.1
[05/04 15:33:21   1448s] [ OptCommit              ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:21   1448s] [ IncrTimingUpdate       ]     13   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/04 15:33:21   1448s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[05/04 15:33:21   1448s] [ IncrDelayCalc          ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:21   1448s] [ SetupOptGetWorkingSet  ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[05/04 15:33:21   1448s] [ SetupOptGetActiveNode  ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:21   1448s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[05/04 15:33:21   1448s] [ MISC                   ]          0:00:01.4  (  10.4 % )     0:00:01.4 /  0:00:01.4    1.0
[05/04 15:33:21   1448s] ---------------------------------------------------------------------------------------------
[05/04 15:33:21   1448s]  WnsOpt #4 TOTAL                    0:00:13.6  ( 100.0 % )     0:00:13.6 /  0:00:13.6    1.0
[05/04 15:33:21   1448s] ---------------------------------------------------------------------------------------------
[05/04 15:33:21   1448s] 
[05/04 15:33:21   1448s] End: GigaOpt postEco optimization
[05/04 15:33:21   1448s] GigaOpt: WNS changes after postEco optimization: -0.167 -> -0.168 (bump = 0.001)
[05/04 15:33:21   1448s] GigaOpt: Skipping nonLegal postEco optimization
[05/04 15:33:22   1449s] Design TNS changes after trial route: -0.474 -> -0.335
[05/04 15:33:22   1449s] Begin: GigaOpt TNS recovery
[05/04 15:33:22   1449s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco
[05/04 15:33:22   1449s] Info: 238 nets with fixed/cover wires excluded.
[05/04 15:33:22   1449s] *info: Marking 97 level shifter instances dont touch
[05/04 15:33:22   1449s] *info: Marking 0 isolation instances dont touch
[05/04 15:33:22   1449s] Info: 238 clock nets excluded from IPO operation.
[05/04 15:33:22   1449s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:09.4/0:25:31.7 (0.9), mem = 2507.0M
[05/04 15:33:22   1449s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.22
[05/04 15:33:22   1449s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:33:22   1449s] ### Creating PhyDesignMc. totSessionCpu=0:24:09 mem=2507.0M
[05/04 15:33:22   1449s] OPERPROF: Starting DPlace-Init at level 1, MEM:2507.0M
[05/04 15:33:22   1449s] z: 2, totalTracks: 1
[05/04 15:33:22   1449s] z: 4, totalTracks: 1
[05/04 15:33:22   1449s] z: 6, totalTracks: 1
[05/04 15:33:22   1449s] z: 8, totalTracks: 1
[05/04 15:33:22   1449s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:33:22   1449s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2507.0M
[05/04 15:33:22   1449s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.177, MEM:2507.0M
[05/04 15:33:22   1449s] 
[05/04 15:33:22   1449s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2507.0MB).
[05/04 15:33:22   1449s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.286, MEM:2507.0M
[05/04 15:33:22   1449s] TotalInstCnt at PhyDesignMc Initialization: 47,330
[05/04 15:33:22   1449s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:10 mem=2507.0M
[05/04 15:33:22   1449s] ### Creating RouteCongInterface, started
[05/04 15:33:23   1450s] 
[05/04 15:33:23   1450s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/04 15:33:23   1450s] 
[05/04 15:33:23   1450s] #optDebug: {0, 1.200}
[05/04 15:33:23   1450s] ### Creating RouteCongInterface, finished
[05/04 15:33:23   1450s] ### Creating LA Mngr. totSessionCpu=0:24:10 mem=2507.0M
[05/04 15:33:23   1450s] ### Creating LA Mngr, finished. totSessionCpu=0:24:10 mem=2507.0M
[05/04 15:33:23   1450s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:33:27   1454s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:33:27   1454s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:33:27   1454s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:33:27   1454s] *info: 238 clock nets excluded
[05/04 15:33:27   1454s] *info: Marking 97 level shifter instances dont touch
[05/04 15:33:27   1454s] *info: Marking 0 isolation instances dont touch
[05/04 15:33:27   1454s] *info: 3 special nets excluded.
[05/04 15:33:27   1454s] *info: 1042 no-driver nets excluded.
[05/04 15:33:27   1454s] *info: 238 nets with fixed/cover wires excluded.
[05/04 15:33:27   1454s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:33:27   1454s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:33:27   1454s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:33:27   1454s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:33:27   1454s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:33:29   1456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.50844.10
[05/04 15:33:29   1456s] PathGroup :  in2out  TargetSlack : 0 
[05/04 15:33:29   1456s] PathGroup :  in2reg  TargetSlack : 0 
[05/04 15:33:29   1456s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/04 15:33:29   1456s] PathGroup :  reg2out  TargetSlack : 0 
[05/04 15:33:29   1456s] PathGroup :  reg2reg  TargetSlack : 0 
[05/04 15:33:29   1456s] ** GigaOpt Optimizer WNS Slack -0.320 TNS Slack -0.335 Density 44.80
[05/04 15:33:29   1456s] Optimizer TNS Opt
[05/04 15:33:29   1456s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

[05/04 15:33:29   1456s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.320ns TNS -0.320ns; reg2reg* WNS 0.002ns TNS 0.000ns; HEPG WNS -0.320ns TNS -0.320ns; all paths WNS -0.320ns TNS -0.335ns; Real time 0:06:43
[05/04 15:33:29   1456s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2526.1M
[05/04 15:33:29   1456s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2526.1M
[05/04 15:33:29   1457s] Active Path Group: reg2cgate  
[05/04 15:33:30   1457s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:30   1457s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:33:30   1457s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:30   1457s] |  -0.320|   -0.320|  -0.320|   -0.335|    44.80%|   0:00:01.0| 2542.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:33:30   1457s] |  -0.320|   -0.320|  -0.320|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:33:30   1457s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:30   1457s] 
[05/04 15:33:30   1457s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2542.1M) ***
[05/04 15:33:30   1457s] Active Path Group: in2out in2reg reg2out default 
[05/04 15:33:30   1457s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:30   1457s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:33:30   1457s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:30   1457s] |  -0.008|   -0.320|  -0.015|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2out| sd_DQ_out[17]                                      |
[05/04 15:33:30   1457s] |  -0.008|   -0.320|  -0.015|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2out| sd_DQ_out[17]                                      |
[05/04 15:33:30   1457s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:30   1457s] 
[05/04 15:33:30   1457s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2542.1M) ***
[05/04 15:33:30   1457s] 
[05/04 15:33:30   1457s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=2542.1M) ***
[05/04 15:33:30   1457s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

[05/04 15:33:30   1457s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.320ns TNS -0.320ns; reg2reg* WNS 0.002ns TNS 0.000ns; HEPG WNS -0.320ns TNS -0.320ns; all paths WNS -0.320ns TNS -0.335ns; Real time 0:06:44
[05/04 15:33:30   1457s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

[05/04 15:33:30   1457s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:33:30   1457s] Layer 3 has 118 constrained nets 
[05/04 15:33:30   1457s] Layer 5 has 120 constrained nets 
[05/04 15:33:30   1457s] **** End NDR-Layer Usage Statistics ****
[05/04 15:33:30   1457s] 
[05/04 15:33:30   1457s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2542.1M) ***
[05/04 15:33:30   1457s] 
[05/04 15:33:30   1457s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.50844.10
[05/04 15:33:30   1457s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2507.0M
[05/04 15:33:30   1457s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.178, MEM:2507.0M
[05/04 15:33:30   1457s] TotalInstCnt at PhyDesignMc Destruction: 47,330
[05/04 15:33:30   1457s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.22
[05/04 15:33:30   1457s] *** SetupOpt [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 0:24:18.0/0:25:40.3 (0.9), mem = 2507.0M
[05/04 15:33:30   1457s] 
[05/04 15:33:30   1457s] =============================================================================================
[05/04 15:33:30   1457s]  Step TAT Report for TnsOpt #6
[05/04 15:33:30   1457s] =============================================================================================
[05/04 15:33:30   1457s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:33:30   1457s] ---------------------------------------------------------------------------------------------
[05/04 15:33:30   1457s] [ SlackTraversorInit     ]      1   0:00:00.4  (   4.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:33:30   1457s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:30   1457s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   7.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:33:30   1457s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:33:30   1457s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:30   1457s] [ TransformInit          ]      1   0:00:06.1  (  70.3 % )     0:00:06.1 /  0:00:06.0    1.0
[05/04 15:33:30   1457s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:33:30   1457s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    9.1
[05/04 15:33:30   1457s] [ OptEval                ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:33:30   1457s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:30   1457s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.7
[05/04 15:33:30   1457s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:30   1457s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:30   1457s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:30   1457s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:30   1457s] [ MISC                   ]          0:00:01.3  (  14.7 % )     0:00:01.3 /  0:00:01.3    1.0
[05/04 15:33:30   1457s] ---------------------------------------------------------------------------------------------
[05/04 15:33:30   1457s]  TnsOpt #6 TOTAL                    0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:08.6    1.0
[05/04 15:33:30   1457s] ---------------------------------------------------------------------------------------------
[05/04 15:33:30   1457s] 
[05/04 15:33:30   1457s] End: GigaOpt TNS recovery
[05/04 15:33:30   1458s] *** Steiner Routed Nets: 0.154%; Threshold: 100; Threshold for Hold: 100
[05/04 15:33:30   1458s] ### Creating LA Mngr. totSessionCpu=0:24:18 mem=2507.0M
[05/04 15:33:30   1458s] ### Creating LA Mngr, finished. totSessionCpu=0:24:18 mem=2507.0M
[05/04 15:33:30   1458s] Re-routed 0 nets
[05/04 15:33:30   1458s] Begin: GigaOpt Optimization in post-eco TNS mode
[05/04 15:33:30   1458s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[05/04 15:33:31   1458s] Info: 238 nets with fixed/cover wires excluded.
[05/04 15:33:31   1458s] *info: Marking 97 level shifter instances dont touch
[05/04 15:33:31   1458s] *info: Marking 0 isolation instances dont touch
[05/04 15:33:31   1458s] Info: 238 clock nets excluded from IPO operation.
[05/04 15:33:31   1458s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:18.2/0:25:40.5 (0.9), mem = 2507.0M
[05/04 15:33:31   1458s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.23
[05/04 15:33:31   1458s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:33:31   1458s] ### Creating PhyDesignMc. totSessionCpu=0:24:18 mem=2507.0M
[05/04 15:33:31   1458s] OPERPROF: Starting DPlace-Init at level 1, MEM:2507.0M
[05/04 15:33:31   1458s] z: 2, totalTracks: 1
[05/04 15:33:31   1458s] z: 4, totalTracks: 1
[05/04 15:33:31   1458s] z: 6, totalTracks: 1
[05/04 15:33:31   1458s] z: 8, totalTracks: 1
[05/04 15:33:31   1458s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:33:31   1458s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2507.0M
[05/04 15:33:31   1458s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.209, MEM:2507.0M
[05/04 15:33:31   1458s] 
[05/04 15:33:31   1458s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2507.0MB).
[05/04 15:33:31   1458s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.322, MEM:2507.0M
[05/04 15:33:31   1458s] TotalInstCnt at PhyDesignMc Initialization: 47,330
[05/04 15:33:31   1458s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:19 mem=2507.0M
[05/04 15:33:31   1458s] ### Creating RouteCongInterface, started
[05/04 15:33:31   1459s] 
[05/04 15:33:31   1459s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/04 15:33:31   1459s] 
[05/04 15:33:31   1459s] #optDebug: {0, 1.200}
[05/04 15:33:31   1459s] ### Creating RouteCongInterface, finished
[05/04 15:33:31   1459s] ### Creating LA Mngr. totSessionCpu=0:24:19 mem=2507.0M
[05/04 15:33:31   1459s] ### Creating LA Mngr, finished. totSessionCpu=0:24:19 mem=2507.0M
[05/04 15:33:31   1459s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:33:35   1463s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:33:35   1463s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:33:35   1463s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/04 15:33:35   1463s] *info: 238 clock nets excluded
[05/04 15:33:35   1463s] *info: Marking 97 level shifter instances dont touch
[05/04 15:33:35   1463s] *info: Marking 0 isolation instances dont touch
[05/04 15:33:35   1463s] *info: 3 special nets excluded.
[05/04 15:33:36   1463s] *info: 1042 no-driver nets excluded.
[05/04 15:33:36   1463s] *info: 238 nets with fixed/cover wires excluded.
[05/04 15:33:36   1463s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:33:36   1463s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/04 15:33:36   1463s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:33:36   1463s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:33:36   1463s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/04 15:33:37   1464s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.50844.11
[05/04 15:33:37   1464s] PathGroup :  in2out  TargetSlack : 0 
[05/04 15:33:37   1464s] PathGroup :  in2reg  TargetSlack : 0 
[05/04 15:33:37   1464s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/04 15:33:37   1464s] PathGroup :  reg2out  TargetSlack : 0 
[05/04 15:33:37   1464s] PathGroup :  reg2reg  TargetSlack : 0 
[05/04 15:33:38   1465s] ** GigaOpt Optimizer WNS Slack -0.320 TNS Slack -0.335 Density 44.80
[05/04 15:33:38   1465s] Optimizer TNS Opt
[05/04 15:33:38   1465s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

[05/04 15:33:38   1465s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.320ns TNS -0.320ns; reg2reg* WNS 0.002ns TNS 0.000ns; HEPG WNS -0.320ns TNS -0.320ns; all paths WNS -0.320ns TNS -0.335ns; Real time 0:06:52
[05/04 15:33:38   1465s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2526.1M
[05/04 15:33:38   1465s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2526.1M
[05/04 15:33:38   1465s] Active Path Group: reg2cgate  
[05/04 15:33:38   1465s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:38   1465s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:33:38   1465s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:38   1465s] |  -0.320|   -0.320|  -0.320|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:33:38   1465s] |  -0.320|   -0.320|  -0.320|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/04 15:33:38   1465s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:38   1465s] 
[05/04 15:33:38   1465s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2542.1M) ***
[05/04 15:33:38   1465s] Active Path Group: in2out in2reg reg2out default 
[05/04 15:33:38   1466s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:38   1466s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/04 15:33:38   1466s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:38   1466s] |  -0.008|   -0.320|  -0.015|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2out| sd_DQ_out[17]                                      |
[05/04 15:33:38   1466s] |  -0.008|   -0.320|  -0.015|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2out| sd_DQ_out[17]                                      |
[05/04 15:33:38   1466s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/04 15:33:38   1466s] 
[05/04 15:33:38   1466s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2542.1M) ***
[05/04 15:33:38   1466s] 
[05/04 15:33:38   1466s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2542.1M) ***
[05/04 15:33:38   1466s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

[05/04 15:33:39   1466s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.320ns TNS -0.320ns; reg2reg* WNS 0.002ns TNS 0.000ns; HEPG WNS -0.320ns TNS -0.320ns; all paths WNS -0.320ns TNS -0.335ns; Real time 0:06:53
[05/04 15:33:39   1466s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

[05/04 15:33:39   1466s] **** Begin NDR-Layer Usage Statistics ****
[05/04 15:33:39   1466s] Layer 3 has 118 constrained nets 
[05/04 15:33:39   1466s] Layer 5 has 120 constrained nets 
[05/04 15:33:39   1466s] **** End NDR-Layer Usage Statistics ****
[05/04 15:33:39   1466s] 
[05/04 15:33:39   1466s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=2542.1M) ***
[05/04 15:33:39   1466s] 
[05/04 15:33:39   1466s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.50844.11
[05/04 15:33:39   1466s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2507.0M
[05/04 15:33:39   1466s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.172, MEM:2507.0M
[05/04 15:33:39   1466s] TotalInstCnt at PhyDesignMc Destruction: 47,330
[05/04 15:33:39   1466s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.23
[05/04 15:33:39   1466s] *** SetupOpt [finish] : cpu/real = 0:00:08.3/0:00:08.3 (1.0), totSession cpu/real = 0:24:26.5/0:25:48.8 (0.9), mem = 2507.0M
[05/04 15:33:39   1466s] 
[05/04 15:33:39   1466s] =============================================================================================
[05/04 15:33:39   1466s]  Step TAT Report for TnsOpt #7
[05/04 15:33:39   1466s] =============================================================================================
[05/04 15:33:39   1466s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:33:39   1466s] ---------------------------------------------------------------------------------------------
[05/04 15:33:39   1466s] [ SlackTraversorInit     ]      1   0:00:00.4  (   4.8 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:33:39   1466s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:39   1466s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   8.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:33:39   1466s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:33:39   1466s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:39   1466s] [ TransformInit          ]      1   0:00:05.7  (  69.3 % )     0:00:05.7 /  0:00:05.7    1.0
[05/04 15:33:39   1466s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:39   1466s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:39   1466s] [ OptEval                ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:39   1466s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:39   1466s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:39   1466s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:39   1466s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:39   1466s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:39   1466s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:33:39   1466s] [ MISC                   ]          0:00:01.2  (  15.1 % )     0:00:01.2 /  0:00:01.3    1.0
[05/04 15:33:39   1466s] ---------------------------------------------------------------------------------------------
[05/04 15:33:39   1466s]  TnsOpt #7 TOTAL                    0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:08.3    1.0
[05/04 15:33:39   1466s] ---------------------------------------------------------------------------------------------
[05/04 15:33:39   1466s] 
[05/04 15:33:39   1466s] End: GigaOpt Optimization in post-eco TNS mode
[05/04 15:33:39   1466s] #optDebug: fT-D <X 1 0 0 0>
[05/04 15:33:40   1467s] 
[05/04 15:33:40   1467s] Active setup views:
[05/04 15:33:40   1467s]  func_worst_scenario
[05/04 15:33:40   1467s]   Dominating endpoints: 9410
[05/04 15:33:40   1467s]   Dominating TNS: -0.015
[05/04 15:33:40   1467s] 
[05/04 15:33:40   1467s]  test_worst_scenario
[05/04 15:33:40   1467s]   Dominating endpoints: 4460
[05/04 15:33:40   1467s]   Dominating TNS: -0.320
[05/04 15:33:40   1467s] 
[05/04 15:33:40   1467s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/04 15:33:40   1467s] Type 'man IMPEXT-6191' for more detail.
[05/04 15:33:40   1467s] Extraction called for design 'ORCA_TOP' of instances=47370 and nets=51023 using extraction engine 'preRoute' .
[05/04 15:33:40   1467s] PreRoute RC Extraction called for design ORCA_TOP.
[05/04 15:33:40   1467s] RC Extraction called in multi-corner(2) mode.
[05/04 15:33:40   1467s] RCMode: PreRoute
[05/04 15:33:40   1467s]       RC Corner Indexes            0       1   
[05/04 15:33:40   1467s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/04 15:33:40   1467s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/04 15:33:40   1467s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/04 15:33:40   1467s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/04 15:33:40   1467s] Shrink Factor                : 1.00000
[05/04 15:33:40   1467s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:33:40   1467s] Using capacitance table file ...
[05/04 15:33:40   1467s] RC Grid backup saved.
[05/04 15:33:40   1468s] LayerId::1 widthSet size::4
[05/04 15:33:40   1468s] LayerId::2 widthSet size::4
[05/04 15:33:40   1468s] LayerId::3 widthSet size::5
[05/04 15:33:40   1468s] LayerId::4 widthSet size::5
[05/04 15:33:40   1468s] LayerId::5 widthSet size::5
[05/04 15:33:40   1468s] LayerId::6 widthSet size::5
[05/04 15:33:40   1468s] LayerId::7 widthSet size::5
[05/04 15:33:40   1468s] LayerId::8 widthSet size::5
[05/04 15:33:40   1468s] LayerId::9 widthSet size::4
[05/04 15:33:40   1468s] LayerId::10 widthSet size::2
[05/04 15:33:40   1468s] Skipped RC grid update for preRoute extraction.
[05/04 15:33:40   1468s] Initializing multi-corner capacitance tables ... 
[05/04 15:33:41   1468s] Initializing multi-corner resistance tables ...
[05/04 15:33:41   1468s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309887 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.889800 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/04 15:33:41   1468s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2359.430M)
[05/04 15:33:41   1468s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2359.43 MB )
[05/04 15:33:41   1468s] (I)       Started Loading and Dumping File ( Curr Mem: 2359.43 MB )
[05/04 15:33:41   1468s] (I)       Reading DB...
[05/04 15:33:41   1468s] (I)       Read data from FE... (mem=2359.4M)
[05/04 15:33:41   1468s] (I)       Read nodes and places... (mem=2359.4M)
[05/04 15:33:41   1469s] (I)       Done Read nodes and places (cpu=0.100s, mem=2374.3M)
[05/04 15:33:41   1469s] (I)       Read nets... (mem=2374.3M)
[05/04 15:33:42   1469s] (I)       Done Read nets (cpu=0.200s, mem=2389.8M)
[05/04 15:33:42   1469s] (I)       Done Read data from FE (cpu=0.300s, mem=2389.8M)
[05/04 15:33:42   1469s] (I)       before initializing RouteDB syMemory usage = 2389.8 MB
[05/04 15:33:42   1469s] (I)       Build term to term wires: false
[05/04 15:33:42   1469s] (I)       Honor MSV route constraint: false
[05/04 15:33:42   1469s] (I)       Maximum routing layer  : 127
[05/04 15:33:42   1469s] (I)       Minimum routing layer  : 2
[05/04 15:33:42   1469s] (I)       Supply scale factor H  : 1.00
[05/04 15:33:42   1469s] (I)       Supply scale factor V  : 1.00
[05/04 15:33:42   1469s] (I)       Tracks used by clock wire: 0
[05/04 15:33:42   1469s] (I)       Reverse direction      : 
[05/04 15:33:42   1469s] (I)       Honor partition pin guides: true
[05/04 15:33:42   1469s] (I)       Route selected nets only: false
[05/04 15:33:42   1469s] (I)       Route secondary PG pins: false
[05/04 15:33:42   1469s] (I)       Second PG max fanout   : 2147483647
[05/04 15:33:42   1469s] (I)       Apply function for special wires: true
[05/04 15:33:42   1469s] (I)       Layer by layer blockage reading: true
[05/04 15:33:42   1469s] (I)       Offset calculation fix : true
[05/04 15:33:42   1469s] (I)       Route stripe layer range: 
[05/04 15:33:42   1469s] (I)       Honor partition fences : 
[05/04 15:33:42   1469s] (I)       Honor partition pin    : 
[05/04 15:33:42   1469s] (I)       Honor partition fences with feedthrough: 
[05/04 15:33:42   1469s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:33:42   1469s] (I)       Use row-based GCell size
[05/04 15:33:42   1469s] (I)       Use row-based GCell align
[05/04 15:33:42   1469s] (I)       GCell unit size   : 1672
[05/04 15:33:42   1469s] (I)       GCell multiplier  : 1
[05/04 15:33:42   1469s] (I)       GCell row height  : 1672
[05/04 15:33:42   1469s] (I)       Actual row height : 1672
[05/04 15:33:42   1469s] (I)       GCell align ref   : 10032 10032
[05/04 15:33:42   1469s] [NR-eGR] Track table information for default rule: 
[05/04 15:33:42   1469s] [NR-eGR] M1 has no routable track
[05/04 15:33:42   1469s] [NR-eGR] M2 has single uniform track structure
[05/04 15:33:42   1469s] [NR-eGR] M3 has single uniform track structure
[05/04 15:33:42   1469s] [NR-eGR] M4 has single uniform track structure
[05/04 15:33:42   1469s] [NR-eGR] M5 has single uniform track structure
[05/04 15:33:42   1469s] [NR-eGR] M6 has single uniform track structure
[05/04 15:33:42   1469s] [NR-eGR] M7 has single uniform track structure
[05/04 15:33:42   1469s] [NR-eGR] M8 has single uniform track structure
[05/04 15:33:42   1469s] [NR-eGR] M9 has single uniform track structure
[05/04 15:33:42   1469s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:33:42   1469s] (I)       ===========================================================================
[05/04 15:33:42   1469s] (I)       == Report All Rule Vias ==
[05/04 15:33:42   1469s] (I)       ===========================================================================
[05/04 15:33:42   1469s] (I)        Via Rule : (Default)
[05/04 15:33:42   1469s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:33:42   1469s] (I)       ---------------------------------------------------------------------------
[05/04 15:33:42   1469s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/04 15:33:42   1469s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:33:42   1469s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:33:42   1469s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:33:42   1469s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:33:42   1469s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:33:42   1469s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:33:42   1469s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:33:42   1469s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:33:42   1469s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:33:42   1469s] (I)       ===========================================================================
[05/04 15:33:42   1469s] (I)        Via Rule : CTS_RULE
[05/04 15:33:42   1469s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:33:42   1469s] (I)       ---------------------------------------------------------------------------
[05/04 15:33:42   1469s] (I)        1    1 : VIA12SQ_C                 438 : CTS_RULE_VIA12SQ_C_1x2_HV_N
[05/04 15:33:42   1469s] (I)        2  440 : CTS_RULE_VIA23SQ_C_VH     447 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/04 15:33:42   1469s] (I)        3  450 : CTS_RULE_VIA34SQ_C_HV     455 : CTS_RULE_VIA34SQ_C_1x2_HH_N
[05/04 15:33:42   1469s] (I)        4  457 : CTS_RULE_VIA45SQ_C_VH     460 : CTS_RULE_VIA45SQ_C_2x1_VV_E
[05/04 15:33:42   1469s] (I)        5  464 : CTS_RULE_VIA56SQ_C_HV     469 : CTS_RULE_VIA56SQ_C_1x2_HH_N
[05/04 15:33:42   1469s] (I)        6  471 : CTS_RULE_VIA67SQ_C_VH     474 : CTS_RULE_VIA67SQ_C_2x1_VV_E
[05/04 15:33:42   1469s] (I)        7  478 : CTS_RULE_VIA78SQ_C_HV     483 : CTS_RULE_VIA78SQ_C_1x2_HH_N
[05/04 15:33:42   1469s] (I)        8  485 : CTS_RULE_VIA89_C_VH       487 : CTS_RULE_VIA89_C_2x1_VH_E
[05/04 15:33:42   1469s] (I)        9   45 : VIA9RDL                   491 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/04 15:33:42   1469s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:33:42   1469s] (I)       ===========================================================================
[05/04 15:33:42   1469s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2389.80 MB )
[05/04 15:33:42   1469s] [NR-eGR] Read 96879 PG shapes
[05/04 15:33:42   1469s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2389.80 MB )
[05/04 15:33:42   1469s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:33:42   1469s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:33:42   1469s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:33:42   1469s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:33:42   1469s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:33:42   1469s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:33:42   1469s] [NR-eGR] Num Prerouted Nets = 238  Num Prerouted Wires = 19832
[05/04 15:33:42   1469s] (I)       readDataFromPlaceDB
[05/04 15:33:42   1469s] (I)       Read net information..
[05/04 15:33:42   1469s] [NR-eGR] Read numTotalNets=49951  numIgnoredNets=238
[05/04 15:33:42   1469s] (I)       Read testcase time = 0.030 seconds
[05/04 15:33:42   1469s] 
[05/04 15:33:42   1469s] (I)       early_global_route_priority property id does not exist.
[05/04 15:33:42   1469s] (I)       Start initializing grid graph
[05/04 15:33:42   1469s] (I)       End initializing grid graph
[05/04 15:33:42   1469s] (I)       Model blockages into capacity
[05/04 15:33:42   1469s] (I)       Read Num Blocks=119899  Num Prerouted Wires=19832  Num CS=0
[05/04 15:33:42   1469s] (I)       Started Modeling ( Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Started Modeling Layer 1 ( Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Started Modeling Layer 2 ( Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 8297
[05/04 15:33:42   1469s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Started Modeling Layer 3 ( Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 8134
[05/04 15:33:42   1469s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Started Modeling Layer 4 ( Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 2296
[05/04 15:33:42   1469s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Started Modeling Layer 5 ( Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 783
[05/04 15:33:42   1469s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Started Modeling Layer 6 ( Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 231
[05/04 15:33:42   1469s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Started Modeling Layer 7 ( Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 57
[05/04 15:33:42   1469s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Started Modeling Layer 8 ( Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 34
[05/04 15:33:42   1469s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Started Modeling Layer 9 ( Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:33:42   1469s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Started Modeling Layer 10 ( Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:33:42   1469s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2400.80 MB )
[05/04 15:33:42   1469s] (I)       -- layer congestion ratio --
[05/04 15:33:42   1469s] (I)       Layer 1 : 0.100000
[05/04 15:33:42   1469s] (I)       Layer 2 : 0.700000
[05/04 15:33:42   1469s] (I)       Layer 3 : 0.700000
[05/04 15:33:42   1469s] (I)       Layer 4 : 0.700000
[05/04 15:33:42   1469s] (I)       Layer 5 : 0.700000
[05/04 15:33:42   1469s] (I)       Layer 6 : 0.700000
[05/04 15:33:42   1469s] (I)       Layer 7 : 0.700000
[05/04 15:33:42   1469s] (I)       Layer 8 : 0.700000
[05/04 15:33:42   1469s] (I)       Layer 9 : 0.700000
[05/04 15:33:42   1469s] (I)       Layer 10 : 0.700000
[05/04 15:33:42   1469s] (I)       ----------------------------
[05/04 15:33:42   1469s] (I)       Number of ignored nets = 238
[05/04 15:33:42   1469s] (I)       Number of fixed nets = 238.  Ignored: Yes
[05/04 15:33:42   1469s] (I)       Number of clock nets = 238.  Ignored: No
[05/04 15:33:42   1469s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:33:42   1469s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:33:42   1469s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:33:42   1469s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:33:42   1469s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:33:42   1469s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:33:42   1469s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:33:42   1469s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2400.8 MB
[05/04 15:33:42   1469s] (I)       Ndr track 0 does not exist
[05/04 15:33:42   1469s] (I)       Ndr track 0 does not exist
[05/04 15:33:42   1469s] (I)       Ndr track 0 does not exist
[05/04 15:33:42   1469s] (I)       Layer1  viaCost=200.00
[05/04 15:33:42   1469s] (I)       Layer2  viaCost=200.00
[05/04 15:33:42   1469s] (I)       Layer3  viaCost=100.00
[05/04 15:33:42   1469s] (I)       Layer4  viaCost=100.00
[05/04 15:33:42   1469s] (I)       Layer5  viaCost=100.00
[05/04 15:33:42   1469s] (I)       Layer6  viaCost=100.00
[05/04 15:33:42   1469s] (I)       Layer7  viaCost=100.00
[05/04 15:33:42   1469s] (I)       Layer8  viaCost=100.00
[05/04 15:33:42   1469s] (I)       Layer9  viaCost=300.00
[05/04 15:33:42   1469s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:33:42   1469s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:33:42   1469s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:33:42   1469s] (I)       Site width          :   152  (dbu)
[05/04 15:33:42   1469s] (I)       Row height          :  1672  (dbu)
[05/04 15:33:42   1469s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:33:42   1469s] (I)       GCell width         :  1672  (dbu)
[05/04 15:33:42   1469s] (I)       GCell height        :  1672  (dbu)
[05/04 15:33:42   1469s] (I)       Grid                :   491   443    10
[05/04 15:33:42   1469s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:33:42   1469s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:33:42   1469s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:33:42   1469s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:33:42   1469s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:33:42   1469s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:33:42   1469s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:33:42   1469s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:33:42   1469s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:33:42   1469s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:33:42   1469s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:33:42   1469s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:33:42   1469s] (I)       --------------------------------------------------------
[05/04 15:33:42   1469s] 
[05/04 15:33:42   1469s] [NR-eGR] ============ Routing rule table ============
[05/04 15:33:42   1469s] [NR-eGR] Rule id: 0  Nets: 49713 
[05/04 15:33:42   1469s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:33:42   1469s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:33:42   1469s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:33:42   1469s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:33:42   1469s] [NR-eGR] Rule id: 1  Nets: 0 
[05/04 15:33:42   1469s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/04 15:33:42   1469s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/04 15:33:42   1469s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/04 15:33:42   1469s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:33:42   1469s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[05/04 15:33:42   1469s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/04 15:33:42   1469s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:33:42   1469s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:33:42   1469s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:33:42   1469s] [NR-eGR] ========================================
[05/04 15:33:42   1469s] [NR-eGR] 
[05/04 15:33:42   1469s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:33:42   1469s] (I)       blocked tracks on layer2 : = 1002989 / 2389542 (41.97%)
[05/04 15:33:42   1469s] (I)       blocked tracks on layer3 : = 475585 / 1195094 (39.79%)
[05/04 15:33:42   1469s] (I)       blocked tracks on layer4 : = 501940 / 1194771 (42.01%)
[05/04 15:33:42   1469s] (I)       blocked tracks on layer5 : = 246092 / 597056 (41.22%)
[05/04 15:33:42   1469s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:33:42   1469s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:33:42   1469s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:33:42   1469s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:33:42   1469s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:33:42   1469s] (I)       After initializing earlyGlobalRoute syMemory usage = 2409.5 MB
[05/04 15:33:42   1469s] (I)       Finished Loading and Dumping File ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:42   1469s] (I)       Started Global Routing ( Curr Mem: 2409.52 MB )
[05/04 15:33:42   1469s] (I)       ============= Initialization =============
[05/04 15:33:42   1469s] (I)       totalPins=176271  totalGlobalPin=172772 (98.01%)
[05/04 15:33:42   1469s] (I)       Started Build MST ( Curr Mem: 2409.52 MB )
[05/04 15:33:42   1469s] (I)       Generate topology with single threads
[05/04 15:33:42   1469s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:42   1469s] (I)       total 2D Cap : 4559493 = (1494409 H, 3065084 V)
[05/04 15:33:42   1469s] [NR-eGR] Layer group 1: route 49713 net(s) in layer range [2, 10]
[05/04 15:33:42   1469s] (I)       ============  Phase 1a Route ============
[05/04 15:33:42   1469s] (I)       Started Phase 1a ( Curr Mem: 2409.52 MB )
[05/04 15:33:42   1469s] (I)       Finished Phase 1a ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:42   1469s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2409.52 MB )
[05/04 15:33:42   1469s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:33:42   1469s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:42   1469s] (I)       Usage: 563733 = (275406 H, 288327 V) = (18.43% H, 9.41% V) = (4.605e+05um H, 4.821e+05um V)
[05/04 15:33:42   1469s] (I)       
[05/04 15:33:42   1469s] (I)       ============  Phase 1b Route ============
[05/04 15:33:42   1469s] (I)       Started Phase 1b ( Curr Mem: 2409.52 MB )
[05/04 15:33:42   1469s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:42   1469s] (I)       Usage: 564068 = (275561 H, 288507 V) = (18.44% H, 9.41% V) = (4.607e+05um H, 4.824e+05um V)
[05/04 15:33:42   1469s] (I)       
[05/04 15:33:42   1469s] (I)       earlyGlobalRoute overflow of layer group 1: 0.80% H + 0.18% V. EstWL: 9.431217e+05um
[05/04 15:33:42   1469s] (I)       Congestion metric : 0.80%H 0.18%V, 0.97%HV
[05/04 15:33:42   1469s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:33:42   1469s] (I)       ============  Phase 1c Route ============
[05/04 15:33:42   1469s] (I)       Started Phase 1c ( Curr Mem: 2409.52 MB )
[05/04 15:33:42   1469s] (I)       Level2 Grid: 99 x 89
[05/04 15:33:42   1469s] (I)       Started Two Level Routing ( Curr Mem: 2409.52 MB )
[05/04 15:33:42   1470s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2409.52 MB )
[05/04 15:33:42   1470s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:42   1470s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:42   1470s] (I)       Finished Phase 1c ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:42   1470s] (I)       Usage: 564478 = (275588 H, 288890 V) = (18.44% H, 9.43% V) = (4.608e+05um H, 4.830e+05um V)
[05/04 15:33:42   1470s] (I)       
[05/04 15:33:42   1470s] (I)       ============  Phase 1d Route ============
[05/04 15:33:42   1470s] (I)       Started Phase 1d ( Curr Mem: 2409.52 MB )
[05/04 15:33:42   1470s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:42   1470s] (I)       Usage: 564496 = (275601 H, 288895 V) = (18.44% H, 9.43% V) = (4.608e+05um H, 4.830e+05um V)
[05/04 15:33:42   1470s] (I)       
[05/04 15:33:42   1470s] (I)       ============  Phase 1e Route ============
[05/04 15:33:42   1470s] (I)       Started Phase 1e ( Curr Mem: 2409.52 MB )
[05/04 15:33:42   1470s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2409.52 MB )
[05/04 15:33:42   1470s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:42   1470s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:42   1470s] (I)       Usage: 564496 = (275601 H, 288895 V) = (18.44% H, 9.43% V) = (4.608e+05um H, 4.830e+05um V)
[05/04 15:33:42   1470s] (I)       
[05/04 15:33:42   1470s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.58% H + 0.11% V. EstWL: 9.438373e+05um
[05/04 15:33:42   1470s] [NR-eGR] 
[05/04 15:33:42   1470s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:42   1470s] (I)       Running layer assignment with 1 threads
[05/04 15:33:43   1470s] (I)       Finished Phase 1l ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:43   1470s] (I)       ============  Phase 1l Route ============
[05/04 15:33:43   1470s] (I)       
[05/04 15:33:43   1470s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:33:43   1470s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:33:43   1470s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:33:43   1470s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[05/04 15:33:43   1470s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:33:43   1470s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:33:43   1470s] [NR-eGR]      M2  (2)       201( 0.15%)        15( 0.01%)        20( 0.01%)        17( 0.01%)   ( 0.19%) 
[05/04 15:33:43   1470s] [NR-eGR]      M3  (3)      1398( 1.04%)       221( 0.16%)        24( 0.02%)         0( 0.00%)   ( 1.22%) 
[05/04 15:33:43   1470s] [NR-eGR]      M4  (4)        78( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[05/04 15:33:43   1470s] [NR-eGR]      M5  (5)       407( 0.30%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[05/04 15:33:43   1470s] [NR-eGR]      M6  (6)        75( 0.03%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/04 15:33:43   1470s] [NR-eGR]      M7  (7)       506( 0.25%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.25%) 
[05/04 15:33:43   1470s] [NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:33:43   1470s] [NR-eGR]      M9  (9)       153( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[05/04 15:33:43   1470s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:33:43   1470s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:33:43   1470s] [NR-eGR] Total             2820( 0.20%)       242( 0.02%)        44( 0.00%)        17( 0.00%)   ( 0.23%) 
[05/04 15:33:43   1470s] [NR-eGR] 
[05/04 15:33:43   1470s] (I)       Finished Global Routing ( CPU: 0.95 sec, Real: 0.95 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:43   1470s] (I)       total 2D Cap : 4581759 = (1501946 H, 3079813 V)
[05/04 15:33:43   1470s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.46% H + 0.03% V
[05/04 15:33:43   1470s] [NR-eGR] Overflow after earlyGlobalRoute 0.51% H + 0.06% V
[05/04 15:33:43   1470s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.61 sec, Real: 1.60 sec, Curr Mem: 2409.52 MB )
[05/04 15:33:43   1470s] OPERPROF: Starting HotSpotCal at level 1, MEM:2409.5M
[05/04 15:33:43   1470s] [hotspot] +------------+---------------+---------------+
[05/04 15:33:43   1470s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:33:43   1470s] [hotspot] +------------+---------------+---------------+
[05/04 15:33:43   1470s] [hotspot] | normalized |          2.36 |          3.67 |
[05/04 15:33:43   1470s] [hotspot] +------------+---------------+---------------+
[05/04 15:33:43   1470s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.36, normalized total congestion hotspot area = 3.67 (area is in unit of 4 std-cell row bins)
[05/04 15:33:43   1470s] [hotspot] max/total 2.36/3.67, big hotspot (>10) total 0.00
[05/04 15:33:43   1470s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:33:43   1470s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:33:43   1470s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:33:43   1470s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:33:43   1470s] [hotspot] |  1  |   267.52    93.63   294.27   120.38 |        1.57   |
[05/04 15:33:43   1470s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:33:43   1470s] [hotspot] |  2  |    93.63    93.63   120.38   120.38 |        1.05   |
[05/04 15:33:43   1470s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:33:43   1470s] [hotspot] |  3  |   227.39    93.63   254.14   120.38 |        0.79   |
[05/04 15:33:43   1470s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:33:43   1470s] [hotspot] |  4  |   173.89    93.63   200.64   120.38 |        0.26   |
[05/04 15:33:43   1470s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:33:43   1470s] Top 4 hotspots total area: 3.67
[05/04 15:33:43   1470s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.017, MEM:2409.5M
[05/04 15:33:43   1470s] Starting delay calculation for Setup views
[05/04 15:33:43   1470s] #################################################################################
[05/04 15:33:43   1470s] # Design Stage: PreRoute
[05/04 15:33:43   1470s] # Design Name: ORCA_TOP
[05/04 15:33:43   1470s] # Design Mode: 28nm
[05/04 15:33:43   1470s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:33:43   1470s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:33:43   1470s] # Signoff Settings: SI Off 
[05/04 15:33:43   1470s] #################################################################################
[05/04 15:33:46   1473s] Calculate delays in BcWc mode...
[05/04 15:33:46   1473s] Calculate delays in BcWc mode...
[05/04 15:33:46   1473s] Topological Sorting (REAL = 0:00:00.0, MEM = 2399.5M, InitMEM = 2399.5M)
[05/04 15:33:46   1473s] Start delay calculation (fullDC) (1 T). (MEM=2399.52)
[05/04 15:33:46   1473s] End AAE Lib Interpolated Model. (MEM=2411.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:34:00   1488s] Total number of fetched objects 55120
[05/04 15:34:01   1488s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/04 15:34:01   1488s] End delay calculation. (MEM=2430.21 CPU=0:00:10.9 REAL=0:00:11.0)
[05/04 15:34:01   1488s] End delay calculation (fullDC). (MEM=2430.21 CPU=0:00:15.1 REAL=0:00:15.0)
[05/04 15:34:01   1488s] *** CDM Built up (cpu=0:00:17.8  real=0:00:18.0  mem= 2430.2M) ***
[05/04 15:34:04   1491s] *** Done Building Timing Graph (cpu=0:00:20.8 real=0:00:21.0 totSessionCpu=0:24:51 mem=2430.2M)
[05/04 15:34:05   1492s] Reported timing to dir ./timingReports
[05/04 15:34:05   1492s] **optDesign ... cpu = 0:03:42, real = 0:03:41, mem = 2014.3M, totSessionCpu=0:24:53 **
[05/04 15:34:05   1492s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2389.2M
[05/04 15:34:05   1493s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.210, REAL:0.209, MEM:2389.2M
[05/04 15:34:05   1493s] 
[05/04 15:34:12   1498s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.320  |  0.002  | -0.320  |  1.202  | -0.006  |  0.235  |  1.299  |
|           TNS (ns):| -0.326  |  0.000  | -0.320  |  0.000  | -0.006  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    0    |    1    |    0    |    1    |    0    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.701%
Routing Overflow: 0.51% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:48, real = 0:03:48, mem = 2005.3M, totSessionCpu=0:24:59 **
[05/04 15:34:12   1498s] Deleting Cell Server ...
[05/04 15:34:12   1498s] Deleting Lib Analyzer.
[05/04 15:34:12   1498s] *** Finished optDesign ***
[05/04 15:34:12   1498s] 
[05/04 15:34:12   1498s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:31 real=  0:04:32)
[05/04 15:34:12   1498s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:28.6 real=0:00:28.5)
[05/04 15:34:12   1498s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:16.2 real=0:00:16.2)
[05/04 15:34:12   1498s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:25.2 real=0:00:25.2)
[05/04 15:34:12   1498s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:11 real=  0:01:11)
[05/04 15:34:12   1498s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/04 15:34:12   1498s] Info: pop threads available for lower-level modules during optimization.
[05/04 15:34:12   1498s] Info: Destroy the CCOpt slew target map.
[05/04 15:34:12   1498s] clean pInstBBox. size 0
[05/04 15:34:12   1498s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/04 15:34:12   1498s] Set place::cacheFPlanSiteMark to 0
[05/04 15:34:12   1498s] All LLGs are deleted
[05/04 15:34:12   1498s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2389.3M
[05/04 15:34:12   1498s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2380.5M
[05/04 15:34:12   1498s] 
[05/04 15:34:12   1498s] *** Summary of all messages that are not suppressed in this session:
[05/04 15:34:12   1498s] Severity  ID               Count  Summary                                  
[05/04 15:34:12   1498s] WARNING   IMPEXT-6191          5  Using a captable file is not recommended...
[05/04 15:34:12   1498s] WARNING   IMPEXT-6140      21383  The RC table is not interpolated for wir...
[05/04 15:34:12   1498s] WARNING   IMPSC-1138          72  In scan chain "%s" DEF ordered section, ...
[05/04 15:34:12   1498s] WARNING   IMPSC-1750           1  scanReorder is running on autoFlow mode,...
[05/04 15:34:12   1498s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/04 15:34:12   1498s] WARNING   IMPCCOPT-4144        8  The SDC clock %s has source pin %s, whic...
[05/04 15:34:12   1498s] WARNING   IMPCCOPT-1361       30  Routing configuration for %s nets in clo...
[05/04 15:34:12   1498s] WARNING   IMPCCOPT-2387        2  CCOpt found %u clock tree hnets marked a...
[05/04 15:34:12   1498s] WARNING   IMPCCOPT-1127       10  The skew group %s has been identified as...
[05/04 15:34:12   1498s] WARNING   IMPCCOPT-2256        1  CCOpt post-route optimization found lega...
[05/04 15:34:12   1498s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[05/04 15:34:12   1498s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[05/04 15:34:12   1498s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/04 15:34:12   1498s] *** Message Summary: 21517 warning(s), 0 error(s)
[05/04 15:34:12   1498s] 
[05/04 15:34:12   1498s] 
[05/04 15:34:12   1498s] =============================================================================================
[05/04 15:34:12   1498s]  Final TAT Report for ccopt_design
[05/04 15:34:12   1498s] =============================================================================================
[05/04 15:34:12   1498s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:34:12   1498s] ---------------------------------------------------------------------------------------------
[05/04 15:34:12   1498s] [ WnsOpt                 ]      2   0:00:22.3  (   5.0 % )     0:00:29.6 /  0:00:29.6    1.0
[05/04 15:34:12   1498s] [ TnsOpt                 ]      4   0:00:41.2  (   9.2 % )     0:00:45.0 /  0:00:45.1    1.0
[05/04 15:34:12   1498s] [ DrvOpt                 ]      3   0:00:31.0  (   6.9 % )     0:00:40.7 /  0:00:40.8    1.0
[05/04 15:34:12   1498s] [ AreaOpt                ]      1   0:00:19.6  (   4.4 % )     0:00:24.3 /  0:00:24.2    1.0
[05/04 15:34:12   1498s] [ ViewPruning            ]      7   0:00:03.1  (   0.7 % )     0:00:03.1 /  0:00:03.1    1.0
[05/04 15:34:12   1498s] [ IncrReplace            ]      1   0:00:03.0  (   0.7 % )     0:00:03.0 /  0:00:03.0    1.0
[05/04 15:34:12   1498s] [ RefinePlace            ]      6   0:00:25.5  (   5.7 % )     0:00:25.5 /  0:00:25.6    1.0
[05/04 15:34:12   1498s] [ TimingUpdate           ]      5   0:00:05.8  (   1.3 % )     0:00:23.6 /  0:00:23.8    1.0
[05/04 15:34:12   1498s] [ FullDelayCalc          ]      1   0:00:17.8  (   4.0 % )     0:00:17.8 /  0:00:17.9    1.0
[05/04 15:34:12   1498s] [ OptSummaryReport       ]      3   0:00:01.5  (   0.3 % )     0:00:16.6 /  0:00:15.4    0.9
[05/04 15:34:12   1498s] [ TimingReport           ]      3   0:00:00.9  (   0.2 % )     0:00:00.9 /  0:00:00.9    1.0
[05/04 15:34:12   1498s] [ DrvReport              ]      3   0:00:10.8  (   2.4 % )     0:00:10.8 /  0:00:09.6    0.9
[05/04 15:34:12   1498s] [ GenerateReports        ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.4    0.9
[05/04 15:34:12   1498s] [ MISC                   ]          0:04:23.1  (  59.0 % )     0:04:23.1 /  0:04:23.7    1.0
[05/04 15:34:12   1498s] ---------------------------------------------------------------------------------------------
[05/04 15:34:12   1498s]  ccopt_design TOTAL                 0:07:26.0  ( 100.0 % )     0:07:26.0 /  0:07:25.8    1.0
[05/04 15:34:12   1498s] ---------------------------------------------------------------------------------------------
[05/04 15:34:12   1498s] 
[05/04 15:34:12   1498s] #% End ccopt_design (date=05/04 15:34:12, total cpu=0:07:26, real=0:07:26, peak res=2090.9M, current mem=1894.9M)
[05/04 15:34:12   1498s] <CMD> setAnalysisMode -analysisType onChipVariation
[05/04 15:34:12   1498s] Deleting AAE DB due to SOCV option changes -------------------------------
[05/04 15:34:13   1499s] <CMD> setAnalysisMode -cppr both
[05/04 15:34:13   1499s] <CMD> optDesign -postCTS -hold
[05/04 15:34:13   1499s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1771.9M, totSessionCpu=0:24:59 **
[05/04 15:34:13   1499s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/04 15:34:13   1499s] GigaOpt running with 1 threads.
[05/04 15:34:13   1499s] Info: 1 threads available for lower-level modules during optimization.
[05/04 15:34:15   1501s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:34:15   1501s] Summary for sequential cells identification: 
[05/04 15:34:15   1501s]   Identified SBFF number: 126
[05/04 15:34:15   1501s]   Identified MBFF number: 0
[05/04 15:34:15   1501s]   Identified SB Latch number: 0
[05/04 15:34:15   1501s]   Identified MB Latch number: 0
[05/04 15:34:15   1501s]   Not identified SBFF number: 180
[05/04 15:34:15   1501s]   Not identified MBFF number: 0
[05/04 15:34:15   1501s]   Not identified SB Latch number: 0
[05/04 15:34:15   1501s]   Not identified MB Latch number: 0
[05/04 15:34:15   1501s]   Number of sequential cells which are not FFs: 78
[05/04 15:34:15   1501s]  Visiting view : test_worst_scenario
[05/04 15:34:15   1501s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:34:15   1501s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:34:15   1501s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:34:15   1501s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:34:15   1501s]  Visiting view : func_worst_scenario
[05/04 15:34:15   1501s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:34:15   1501s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:34:15   1501s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:34:15   1501s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:34:15   1501s]  Visiting view : test_best_scenario
[05/04 15:34:15   1501s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:34:15   1501s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:34:15   1501s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:34:15   1501s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:34:15   1501s]  Visiting view : func_best_scenario
[05/04 15:34:15   1501s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:34:15   1501s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:34:15   1501s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:34:15   1501s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:34:15   1501s]  Setting StdDelay to 10.90
[05/04 15:34:15   1501s] Creating Cell Server, finished. 
[05/04 15:34:15   1501s] 
[05/04 15:34:15   1501s] Need call spDPlaceInit before registerPrioInstLoc.
[05/04 15:34:15   1501s] [GPS-MSV] UPF Flow. Number of Power Domains: 2
[05/04 15:34:15   1501s] [GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[05/04 15:34:15   1501s] [GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
[05/04 15:34:15   1501s] [GPS-MSV] Related mode (msv/opt) setting
[05/04 15:34:15   1501s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[05/04 15:34:15   1501s] OPERPROF: Starting DPlace-Init at level 1, MEM:2243.7M
[05/04 15:34:15   1501s] z: 2, totalTracks: 1
[05/04 15:34:15   1501s] z: 4, totalTracks: 1
[05/04 15:34:15   1501s] z: 6, totalTracks: 1
[05/04 15:34:15   1501s] z: 8, totalTracks: 1
[05/04 15:34:15   1501s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:34:16   1502s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2243.7M
[05/04 15:34:16   1502s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2243.7M
[05/04 15:34:16   1502s] Core basic site is unit
[05/04 15:34:16   1502s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:34:16   1502s] SiteArray: use 9,248,768 bytes
[05/04 15:34:16   1502s] SiteArray: current memory after site array memory allocation 2252.5M
[05/04 15:34:16   1502s] SiteArray: FP blocked sites are writable
[05/04 15:34:16   1502s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:34:16   1502s] SiteArray: use 1,245,184 bytes
[05/04 15:34:16   1502s] SiteArray: current memory after site array memory allocation 2253.7M
[05/04 15:34:16   1502s] SiteArray: FP blocked sites are writable
[05/04 15:34:16   1502s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:34:16   1502s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:34:16   1502s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:34:16   1502s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2253.7M
[05/04 15:34:16   1502s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:34:16   1502s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.100, REAL:0.098, MEM:2253.7M
[05/04 15:34:16   1502s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2253.7M
[05/04 15:34:16   1502s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:34:16   1502s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2253.7M
[05/04 15:34:16   1502s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.300, REAL:0.305, MEM:2253.7M
[05/04 15:34:16   1502s] OPERPROF:     Starting CMU at level 3, MEM:2253.7M
[05/04 15:34:16   1502s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.013, MEM:2253.7M
[05/04 15:34:16   1502s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.350, REAL:0.355, MEM:2253.7M
[05/04 15:34:16   1502s] 
[05/04 15:34:16   1502s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2253.7MB).
[05/04 15:34:16   1502s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.500, REAL:0.494, MEM:2253.7M
[05/04 15:34:16   1502s] Cell 'FOOT2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOT2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEAD2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'FOOTX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] Cell 'HEADX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/04 15:34:16   1502s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[05/04 15:34:16   1502s] 	Cell FOOT2X16_HVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X16_LVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X16_RVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X2_HVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X2_LVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X2_RVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X32_HVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X32_LVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X32_RVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X4_HVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X4_LVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X4_RVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X8_HVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X8_LVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOT2X8_RVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOTX16_HVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOTX16_LVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOTX16_RVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOTX2_HVT, site unit.
[05/04 15:34:16   1502s] 	Cell FOOTX2_LVT, site unit.
[05/04 15:34:16   1502s] 	...
[05/04 15:34:16   1502s] 	Reporting only the 20 first cells found...
[05/04 15:34:16   1502s] .
[05/04 15:34:16   1502s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2253.7M
[05/04 15:34:16   1502s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.173, MEM:2253.7M
[05/04 15:34:16   1502s] 
[05/04 15:34:16   1502s] Creating Lib Analyzer ...
[05/04 15:34:16   1502s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:34:16   1502s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:34:16   1502s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:34:16   1502s] 
[05/04 15:34:17   1503s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:03 mem=2257.7M
[05/04 15:34:17   1503s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:03 mem=2257.7M
[05/04 15:34:17   1503s] Creating Lib Analyzer, finished. 
[05/04 15:34:17   1503s] OPERPROF: Starting DPlace-Init at level 1, MEM:2257.7M
[05/04 15:34:17   1503s] z: 2, totalTracks: 1
[05/04 15:34:17   1503s] z: 4, totalTracks: 1
[05/04 15:34:17   1503s] z: 6, totalTracks: 1
[05/04 15:34:17   1503s] z: 8, totalTracks: 1
[05/04 15:34:17   1503s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:34:17   1503s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2257.7M
[05/04 15:34:17   1503s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.180, MEM:2257.7M
[05/04 15:34:17   1503s] 
[05/04 15:34:17   1503s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2257.7MB).
[05/04 15:34:17   1503s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.300, MEM:2257.7M
[05/04 15:34:17   1503s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2257.7M
[05/04 15:34:17   1503s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.155, MEM:2257.7M
[05/04 15:34:17   1503s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1811.7M, totSessionCpu=0:25:04 **
[05/04 15:34:17   1503s] *** optDesign -postCTS ***
[05/04 15:34:17   1503s] DRC Margin: user margin 0.0
[05/04 15:34:17   1503s] Hold Target Slack: user slack 0
[05/04 15:34:17   1503s] Setup Target Slack: user slack 0;
[05/04 15:34:18   1504s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2255.7M
[05/04 15:34:18   1504s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.177, MEM:2255.7M
[05/04 15:34:18   1504s] 
[05/04 15:34:18   1504s] Deleting Cell Server ...
[05/04 15:34:18   1504s] Deleting Lib Analyzer.
[05/04 15:34:18   1504s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/04 15:34:18   1504s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:34:18   1504s] Summary for sequential cells identification: 
[05/04 15:34:18   1504s]   Identified SBFF number: 126
[05/04 15:34:18   1504s]   Identified MBFF number: 0
[05/04 15:34:18   1504s]   Identified SB Latch number: 0
[05/04 15:34:18   1504s]   Identified MB Latch number: 0
[05/04 15:34:18   1504s]   Not identified SBFF number: 180
[05/04 15:34:18   1504s]   Not identified MBFF number: 0
[05/04 15:34:18   1504s]   Not identified SB Latch number: 0
[05/04 15:34:18   1504s]   Not identified MB Latch number: 0
[05/04 15:34:18   1504s]   Number of sequential cells which are not FFs: 78
[05/04 15:34:18   1504s]  Visiting view : test_worst_scenario
[05/04 15:34:18   1504s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:34:18   1504s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:34:18   1504s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:34:18   1504s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:34:18   1504s]  Visiting view : func_worst_scenario
[05/04 15:34:18   1504s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:34:18   1504s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:34:18   1504s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:34:18   1504s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:34:18   1504s]  Visiting view : test_best_scenario
[05/04 15:34:18   1504s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:34:18   1504s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:34:18   1504s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:34:18   1504s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:34:18   1504s]  Visiting view : func_best_scenario
[05/04 15:34:18   1504s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:34:18   1504s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:34:18   1504s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:34:18   1504s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:34:18   1504s]  Setting StdDelay to 10.90
[05/04 15:34:18   1504s] Creating Cell Server, finished. 
[05/04 15:34:18   1504s] 
[05/04 15:34:18   1504s] Deleting Cell Server ...
[05/04 15:34:18   1504s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2255.7M
[05/04 15:34:18   1504s] All LLGs are deleted
[05/04 15:34:18   1504s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2255.7M
[05/04 15:34:18   1504s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2246.9M
[05/04 15:34:18   1504s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2246.9M
[05/04 15:34:18   1504s] Start to check current routing status for nets...
[05/04 15:34:18   1504s] All nets are already routed correctly.
[05/04 15:34:18   1504s] End to check current routing status for nets (mem=2246.9M)
[05/04 15:34:18   1504s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:34:18   1504s] ### Creating PhyDesignMc. totSessionCpu=0:25:05 mem=2246.9M
[05/04 15:34:18   1504s] OPERPROF: Starting DPlace-Init at level 1, MEM:2246.9M
[05/04 15:34:18   1504s] z: 2, totalTracks: 1
[05/04 15:34:18   1504s] z: 4, totalTracks: 1
[05/04 15:34:18   1504s] z: 6, totalTracks: 1
[05/04 15:34:18   1504s] z: 8, totalTracks: 1
[05/04 15:34:18   1504s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:34:18   1504s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2246.9M
[05/04 15:34:18   1504s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2246.9M
[05/04 15:34:18   1504s] Core basic site is unit
[05/04 15:34:18   1504s] SiteArray: non-trimmed site array dimensions = 430 x 5263
[05/04 15:34:18   1504s] SiteArray: use 9,248,768 bytes
[05/04 15:34:18   1504s] SiteArray: current memory after site array memory allocation 2255.7M
[05/04 15:34:18   1504s] SiteArray: FP blocked sites are writable
[05/04 15:34:18   1504s] SiteArray: non-trimmed site array dimensions = 152 x 2006
[05/04 15:34:18   1504s] SiteArray: use 1,245,184 bytes
[05/04 15:34:18   1504s] SiteArray: current memory after site array memory allocation 2256.9M
[05/04 15:34:18   1504s] SiteArray: FP blocked sites are writable
[05/04 15:34:18   1504s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/04 15:34:18   1504s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/04 15:34:18   1504s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:34:18   1504s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2256.9M
[05/04 15:34:18   1504s] Process 58041 wires and vias for routing blockage and capacity analysis
[05/04 15:34:18   1504s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.070, REAL:0.079, MEM:2256.9M
[05/04 15:34:18   1504s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2256.9M
[05/04 15:34:18   1504s] Process 1311 wires and vias for routing blockage and capacity analysis
[05/04 15:34:18   1504s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:2256.9M
[05/04 15:34:19   1505s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.250, REAL:0.258, MEM:2256.9M
[05/04 15:34:19   1505s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.290, REAL:0.293, MEM:2256.9M
[05/04 15:34:19   1505s] 
[05/04 15:34:19   1505s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2256.9MB).
[05/04 15:34:19   1505s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.390, REAL:0.401, MEM:2256.9M
[05/04 15:34:19   1505s] TotalInstCnt at PhyDesignMc Initialization: 47,330
[05/04 15:34:19   1505s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:05 mem=2256.9M
[05/04 15:34:19   1505s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2256.9M
[05/04 15:34:19   1505s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.157, MEM:2256.9M
[05/04 15:34:19   1505s] TotalInstCnt at PhyDesignMc Destruction: 47,330
[05/04 15:34:19   1505s] GigaOpt Hold Optimizer is used
[05/04 15:34:19   1505s] AAE DB initialization (MEM=2285.48 CPU=0:00:00.3 REAL=0:00:00.0) 
[05/04 15:34:19   1505s] Start AAE Lib Loading. (MEM=2285.48)
[05/04 15:34:20   1506s] End AAE Lib Loading. (MEM=2323.64 CPU=0:00:00.2 Real=0:00:01.0)
[05/04 15:34:20   1506s] End AAE Lib Interpolated Model. (MEM=2323.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:34:20   1506s] 
[05/04 15:34:20   1506s] Creating Lib Analyzer ...
[05/04 15:34:20   1506s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:34:20   1506s] Summary for sequential cells identification: 
[05/04 15:34:20   1506s]   Identified SBFF number: 126
[05/04 15:34:20   1506s]   Identified MBFF number: 0
[05/04 15:34:20   1506s]   Identified SB Latch number: 0
[05/04 15:34:20   1506s]   Identified MB Latch number: 0
[05/04 15:34:20   1506s]   Not identified SBFF number: 180
[05/04 15:34:20   1506s]   Not identified MBFF number: 0
[05/04 15:34:20   1506s]   Not identified SB Latch number: 0
[05/04 15:34:20   1506s]   Not identified MB Latch number: 0
[05/04 15:34:20   1506s]   Number of sequential cells which are not FFs: 78
[05/04 15:34:20   1506s]  Visiting view : test_worst_scenario
[05/04 15:34:20   1506s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:34:20   1506s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:34:20   1506s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:34:20   1506s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:34:20   1506s]  Visiting view : func_worst_scenario
[05/04 15:34:20   1506s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:34:20   1506s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:34:20   1506s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:34:20   1506s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:34:20   1506s]  Visiting view : test_best_scenario
[05/04 15:34:20   1506s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:34:20   1506s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:34:20   1506s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:34:20   1506s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:34:20   1506s]  Visiting view : func_best_scenario
[05/04 15:34:20   1506s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:34:20   1506s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:34:20   1506s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:34:20   1506s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:34:20   1506s]  Setting StdDelay to 10.90
[05/04 15:34:20   1506s] Creating Cell Server, finished. 
[05/04 15:34:20   1506s] 
[05/04 15:34:20   1506s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:34:20   1506s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:34:20   1506s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:34:20   1506s] 
[05/04 15:34:21   1507s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:07 mem=2323.6M
[05/04 15:34:21   1507s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:07 mem=2323.6M
[05/04 15:34:21   1507s] Creating Lib Analyzer, finished. 
[05/04 15:34:21   1507s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:25:07 mem=2323.6M ***
[05/04 15:34:21   1507s] End AAE Lib Interpolated Model. (MEM=2323.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:34:21   1507s] **INFO: Starting Blocking QThread with 1 CPU
[05/04 15:34:21   1507s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/04 15:34:21   1507s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[05/04 15:34:21   1507s] Starting delay calculation for Hold views
[05/04 15:34:21   1507s] #################################################################################
[05/04 15:34:21   1507s] # Design Stage: PreRoute
[05/04 15:34:21   1507s] # Design Name: ORCA_TOP
[05/04 15:34:21   1507s] # Design Mode: 28nm
[05/04 15:34:21   1507s] # Analysis Mode: MMMC OCV 
[05/04 15:34:21   1507s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:34:21   1507s] # Signoff Settings: SI Off 
[05/04 15:34:21   1507s] #################################################################################
[05/04 15:34:21   1507s] AAE_INFO: 1 threads acquired from CTE.
[05/04 15:34:21   1507s] Calculate late delays in OCV mode...
[05/04 15:34:21   1507s] Calculate early delays in OCV mode...
[05/04 15:34:21   1507s] Calculate late delays in OCV mode...
[05/04 15:34:21   1507s] Calculate early delays in OCV mode...
[05/04 15:34:21   1507s] Topological Sorting (REAL = 0:00:01.0, MEM = 5.9M, InitMEM = 0.0M)
[05/04 15:34:21   1507s] Start delay calculation (fullDC) (1 T). (MEM=5.88281)
[05/04 15:34:21   1507s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/04 15:34:21   1507s] End AAE Lib Interpolated Model. (MEM=25.8906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:34:21   1507s] First Iteration Infinite Tw... 
[05/04 15:34:21   1507s] Total number of fetched objects 55120
[05/04 15:34:21   1507s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[05/04 15:34:21   1507s] End delay calculation. (MEM=0 CPU=0:00:11.6 REAL=0:00:11.0)
[05/04 15:34:21   1507s] End delay calculation (fullDC). (MEM=0 CPU=0:00:16.1 REAL=0:00:16.0)
[05/04 15:34:21   1507s] *** CDM Built up (cpu=0:00:17.0  real=0:00:17.0  mem= 0.0M) ***
[05/04 15:34:21   1507s] *** Done Building Timing Graph (cpu=0:00:19.8 real=0:00:19.0 totSessionCpu=0:00:22.7 mem=0.0M)
[05/04 15:34:21   1507s] 
[05/04 15:34:21   1507s] Active hold views:
[05/04 15:34:21   1507s]  func_best_scenario
[05/04 15:34:21   1507s]   Dominating endpoints: 9883
[05/04 15:34:21   1507s]   Dominating TNS: -10.300
[05/04 15:34:21   1507s] 
[05/04 15:34:21   1507s]  test_best_scenario
[05/04 15:34:21   1507s]   Dominating endpoints: 4815
[05/04 15:34:21   1507s]   Dominating TNS: -0.881
[05/04 15:34:21   1507s] 
[05/04 15:34:21   1507s] Done building cte hold timing graph (fixHold) cpu=0:00:25.4 real=0:00:25.0 totSessionCpu=0:00:25.4 mem=0.0M ***
[05/04 15:34:21   1507s] Done building hold timer [5355 node(s), 5940 edge(s), 2 view(s)] (fixHold) cpu=0:00:27.5 real=0:00:27.0 totSessionCpu=0:00:27.5 mem=0.0M ***
[05/04 15:34:21   1507s] *** QThread HoldInit [finish] : cpu/real = 0:00:27.5/0:00:27.4 (1.0), mem = 0.0M
[05/04 15:34:21   1507s] 
[05/04 15:34:21   1507s] =============================================================================================
[05/04 15:34:21   1507s]  Step TAT Report for QThreadWorker #1
[05/04 15:34:21   1507s] =============================================================================================
[05/04 15:34:21   1507s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:34:21   1507s] ---------------------------------------------------------------------------------------------
[05/04 15:34:21   1507s] [ ViewPruning            ]      3   0:00:01.5  (   5.4 % )     0:00:02.7 /  0:00:02.7    1.0
[05/04 15:34:21   1507s] [ TimingUpdate           ]      2   0:00:02.8  (  10.2 % )     0:00:19.8 /  0:00:19.8    1.0
[05/04 15:34:21   1507s] [ FullDelayCalc          ]      1   0:00:17.0  (  61.9 % )     0:00:17.0 /  0:00:17.1    1.0
[05/04 15:34:21   1507s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:34:21   1507s] [ SlackTraversorInit     ]      3   0:00:01.6  (   5.7 % )     0:00:01.6 /  0:00:01.6    1.0
[05/04 15:34:21   1507s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:34:21   1507s] [ HoldTimerViewData      ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/04 15:34:21   1507s] [ HoldTimerSlackGraph    ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:34:21   1507s] [ HoldTimerNodeList      ]      1   0:00:00.9  (   3.4 % )     0:00:00.9 /  0:00:00.9    1.0
[05/04 15:34:21   1507s] [ ReportAnalysisSummary  ]      2   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:34:21   1507s] [ MISC                   ]          0:00:02.9  (  10.6 % )     0:00:02.9 /  0:00:02.9    1.0
[05/04 15:34:21   1507s] ---------------------------------------------------------------------------------------------
[05/04 15:34:21   1507s]  QThreadWorker #1 TOTAL             0:00:27.4  ( 100.0 % )     0:00:27.4 /  0:00:27.5    1.0
[05/04 15:34:21   1507s] ---------------------------------------------------------------------------------------------
[05/04 15:34:21   1507s] 
[05/04 15:34:48   1533s]  
_______________________________________________________________________
[05/04 15:34:49   1534s] Starting delay calculation for Setup views
[05/04 15:34:49   1534s] #################################################################################
[05/04 15:34:49   1534s] # Design Stage: PreRoute
[05/04 15:34:49   1534s] # Design Name: ORCA_TOP
[05/04 15:34:49   1534s] # Design Mode: 28nm
[05/04 15:34:49   1534s] # Analysis Mode: MMMC OCV 
[05/04 15:34:49   1534s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:34:49   1534s] # Signoff Settings: SI Off 
[05/04 15:34:49   1534s] #################################################################################
[05/04 15:34:50   1534s] Calculate early delays in OCV mode...
[05/04 15:34:50   1534s] Calculate late delays in OCV mode...
[05/04 15:34:50   1534s] Calculate early delays in OCV mode...
[05/04 15:34:50   1534s] Calculate late delays in OCV mode...
[05/04 15:34:50   1534s] Topological Sorting (REAL = 0:00:00.0, MEM = 2328.9M, InitMEM = 2321.6M)
[05/04 15:34:50   1534s] Start delay calculation (fullDC) (1 T). (MEM=2328.88)
[05/04 15:34:50   1535s] End AAE Lib Interpolated Model. (MEM=2348.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:34:50   1535s] First Iteration Infinite Tw... 
[05/04 15:35:05   1550s] Total number of fetched objects 55120
[05/04 15:35:06   1550s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[05/04 15:35:06   1550s] End delay calculation. (MEM=2433.2 CPU=0:00:11.8 REAL=0:00:12.0)
[05/04 15:35:06   1551s] End delay calculation (fullDC). (MEM=2367.97 CPU=0:00:16.4 REAL=0:00:16.0)
[05/04 15:35:06   1551s] *** CDM Built up (cpu=0:00:16.8  real=0:00:17.0  mem= 2368.0M) ***
[05/04 15:35:09   1554s] *** Done Building Timing Graph (cpu=0:00:20.2 real=0:00:20.0 totSessionCpu=0:25:54 mem=2368.0M)
[05/04 15:35:11   1555s] Done building cte setup timing graph (fixHold) cpu=0:00:48.4 real=0:00:50.0 totSessionCpu=0:25:55 mem=2368.0M ***
[05/04 15:35:12   1557s] *info: category slack lower bound [L -318.4] in2out in2reg reg2out default
[05/04 15:35:12   1557s] *info: category slack lower bound [H -318.4] reg2cgate 
[05/04 15:35:12   1557s] *info: category slack lower bound [H -29.7] reg2reg 
[05/04 15:35:12   1557s] --------------------------------------------------- 
[05/04 15:35:12   1557s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/04 15:35:12   1557s] --------------------------------------------------- 
[05/04 15:35:12   1557s]          WNS    reg2regWNS
[05/04 15:35:12   1557s]    -0.318 ns     -0.318 ns
[05/04 15:35:12   1557s] --------------------------------------------------- 
[05/04 15:35:12   1557s] Restoring Auto Hold Views:  func_best_scenario test_best_scenario
[05/04 15:35:12   1557s] Restoring Active Hold Views:  test_best_scenario func_best_scenario 
[05/04 15:35:12   1557s] Restoring Hold Target Slack: 0
[05/04 15:35:13   1557s] Deleting Cell Server ...
[05/04 15:35:13   1557s] Deleting Lib Analyzer.
[05/04 15:35:13   1557s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/04 15:35:13   1557s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:35:13   1557s] Summary for sequential cells identification: 
[05/04 15:35:13   1557s]   Identified SBFF number: 126
[05/04 15:35:13   1557s]   Identified MBFF number: 0
[05/04 15:35:13   1557s]   Identified SB Latch number: 0
[05/04 15:35:13   1557s]   Identified MB Latch number: 0
[05/04 15:35:13   1557s]   Not identified SBFF number: 180
[05/04 15:35:13   1557s]   Not identified MBFF number: 0
[05/04 15:35:13   1557s]   Not identified SB Latch number: 0
[05/04 15:35:13   1557s]   Not identified MB Latch number: 0
[05/04 15:35:13   1557s]   Number of sequential cells which are not FFs: 78
[05/04 15:35:13   1557s]  Visiting view : test_worst_scenario
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]  Visiting view : func_worst_scenario
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]  Visiting view : test_best_scenario
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]  Visiting view : func_best_scenario
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]  Setting StdDelay to 10.90
[05/04 15:35:13   1557s] Creating Cell Server, finished. 
[05/04 15:35:13   1557s] 
[05/04 15:35:13   1557s] Deleting Cell Server ...
[05/04 15:35:13   1557s] 
[05/04 15:35:13   1557s] Creating Lib Analyzer ...
[05/04 15:35:13   1557s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:35:13   1557s] Summary for sequential cells identification: 
[05/04 15:35:13   1557s]   Identified SBFF number: 126
[05/04 15:35:13   1557s]   Identified MBFF number: 0
[05/04 15:35:13   1557s]   Identified SB Latch number: 0
[05/04 15:35:13   1557s]   Identified MB Latch number: 0
[05/04 15:35:13   1557s]   Not identified SBFF number: 180
[05/04 15:35:13   1557s]   Not identified MBFF number: 0
[05/04 15:35:13   1557s]   Not identified SB Latch number: 0
[05/04 15:35:13   1557s]   Not identified MB Latch number: 0
[05/04 15:35:13   1557s]   Number of sequential cells which are not FFs: 78
[05/04 15:35:13   1557s]  Visiting view : test_worst_scenario
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]  Visiting view : func_worst_scenario
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]  Visiting view : test_best_scenario
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]  Visiting view : func_best_scenario
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:13   1557s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:13   1557s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1557s]  Setting StdDelay to 10.90
[05/04 15:35:13   1557s] Creating Cell Server, finished. 
[05/04 15:35:13   1557s] 
[05/04 15:35:13   1557s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[05/04 15:35:13   1557s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[05/04 15:35:13   1557s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/04 15:35:13   1557s] 
[05/04 15:35:13   1558s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:58 mem=2368.0M
[05/04 15:35:13   1558s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:58 mem=2368.0M
[05/04 15:35:13   1558s] Creating Lib Analyzer, finished. 
[05/04 15:35:13   1558s] 
[05/04 15:35:13   1558s] *Info: minBufDelay = 57.6 ps, libStdDelay = 10.9 ps, minBufSize = 2033152 (8.0)
[05/04 15:35:13   1558s] *Info: worst delay setup view: test_worst_scenario func_worst_scenario
[05/04 15:35:13   1558s] Footprint list for hold buffering (delay unit: ps)
[05/04 15:35:13   1558s] =================================================================
[05/04 15:35:13   1558s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/04 15:35:13   1558s] ------------------------------------------------------------------
[05/04 15:35:13   1558s] *Info:       12.3       4.68    8.0  38.50 NBUFFX2_LVT (A,Y)
[05/04 15:35:13   1558s] *Info:       17.2       6.93    8.0  64.92 NBUFFX2_RVT (A,Y)
[05/04 15:35:13   1558s] *Info:       23.3      12.27    8.0 114.13 NBUFFX2_HVT (A,Y)
[05/04 15:35:13   1558s] *Info:       14.7       5.59   10.0  24.47 NBUFFX4_LVT (A,Y)
[05/04 15:35:13   1558s] *Info:       16.7       7.10   10.0  33.46 NBUFFX4_RVT (A,Y)
[05/04 15:35:13   1558s] *Info:       20.9      13.94   10.0  59.36 NBUFFX4_HVT (A,Y)
[05/04 15:35:13   1558s] *Info:       14.6       5.23   15.0  11.97 NBUFFX8_LVT (A,Y)
[05/04 15:35:13   1558s] *Info:       16.7       6.81   15.0  16.28 NBUFFX8_RVT (A,Y)
[05/04 15:35:13   1558s] *Info:       20.8      13.17   15.0  29.02 NBUFFX8_HVT (A,Y)
[05/04 15:35:13   1558s] *Info:       15.4       5.12   24.0   6.75 NBUFFX16_LVT (A,Y)
[05/04 15:35:13   1558s] *Info:       17.4       7.06   24.0   9.26 NBUFFX16_RVT (A,Y)
[05/04 15:35:13   1558s] *Info:       21.8      13.43   24.0  16.64 NBUFFX16_HVT (A,Y)
[05/04 15:35:13   1558s] *Info:A      16.6       6.16   26.0  62.88 AOBUFX2_RVT (A,Y)
[05/04 15:35:13   1558s] *Info:A      15.3       6.35   28.0 120.86 AOBUFX1_RVT (A,Y)
[05/04 15:35:13   1558s] *Info:A      21.3       9.98   28.0 216.33 AOBUFX1_HVT (A,Y)
[05/04 15:35:13   1558s] *Info:A      10.7       4.64   30.0  73.77 AOBUFX1_LVT (A,Y)
[05/04 15:35:13   1558s] *Info:A      23.2      10.65   30.0 113.55 AOBUFX2_HVT (A,Y)
[05/04 15:35:13   1558s] *Info:A      13.6       3.96   32.0  20.59 AOBUFX4_LVT (A,Y)
[05/04 15:35:13   1558s] *Info:A      18.4       5.98   32.0  33.57 AOBUFX4_RVT (A,Y)
[05/04 15:35:13   1558s] *Info:A      11.9       4.29   32.0  38.50 AOBUFX2_LVT (A,Y)
[05/04 15:35:13   1558s] *Info:A      26.6      10.71   34.0  61.90 AOBUFX4_HVT (A,Y)
[05/04 15:35:13   1558s] *Info:       16.6       5.16   42.0   3.51 NBUFFX32_LVT (A,Y)
[05/04 15:35:13   1558s] *Info:       18.8       7.04   42.0   4.81 NBUFFX32_RVT (A,Y)
[05/04 15:35:13   1558s] *Info:       23.7      13.27   42.0   8.69 NBUFFX32_HVT (A,Y)
[05/04 15:35:13   1558s] =================================================================
[05/04 15:35:13   1558s] Hold Timer stdDelay = 10.9ps
[05/04 15:35:13   1558s]  Visiting view : func_best_scenario
[05/04 15:35:13   1558s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:13   1558s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1558s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:13   1558s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1558s]  Visiting view : test_best_scenario
[05/04 15:35:13   1558s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:13   1558s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:13   1558s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:13   1558s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:14   1558s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2368.0M
[05/04 15:35:14   1558s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.230, REAL:0.226, MEM:2368.0M
[05/04 15:35:14   1558s] 
[05/04 15:35:16   1561s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario
Hold  views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.318  | -0.030  | -0.318  |  1.197  | -0.021  |  0.219  |  1.294  |
|           TNS (ns):| -0.525  | -0.158  | -0.318  |  0.000  | -0.049  |  0.000  |  0.000  |
|    Violating Paths:|   24    |   18    |    1    |    0    |    5    |    0    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.371  | -0.010  |  0.155  | -0.371  | -0.018  |  0.121  | -0.057  |
|           TNS (ns):| -11.181 | -0.070  |  0.000  | -10.482 | -0.460  |  0.000  | -0.169  |
|    Violating Paths:|   153   |   13    |    0    |   103   |   32    |    0    |    5    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.701%
Routing Overflow: 0.51% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:02, real = 0:01:03, mem = 1859.9M, totSessionCpu=0:26:01 **
[05/04 15:35:16   1561s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:01.2/0:27:26.2 (0.9), mem = 2327.0M
[05/04 15:35:16   1561s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.50844.24
[05/04 15:35:17   1561s] ### Creating LA Mngr. totSessionCpu=0:26:02 mem=2491.0M
[05/04 15:35:17   1561s] ### Creating LA Mngr, finished. totSessionCpu=0:26:02 mem=2491.0M
[05/04 15:35:17   1561s] gigaOpt Hold fixing search radius: 66.880000 Microns (40 stdCellHgt)
[05/04 15:35:17   1561s] gigaOpt Hold fixing search radius on new term: 8.360000 Microns (5 stdCellHgt)
[05/04 15:35:17   1561s] gigaOpt Hold fixing search radius: 66.880000 Microns (40 stdCellHgt)
[05/04 15:35:17   1561s] gigaOpt Hold fixing search radius on new term: 8.360000 Microns (5 stdCellHgt)
[05/04 15:35:17   1561s] *info: Run optDesign holdfix with 1 thread.
[05/04 15:35:17   1561s] Info: 238 nets with fixed/cover wires excluded.
[05/04 15:35:17   1561s] *info: Marking 97 level shifter instances dont touch
[05/04 15:35:17   1561s] *info: Marking 0 isolation instances dont touch
[05/04 15:35:17   1561s] Info: 238 clock nets excluded from IPO operation.
[05/04 15:35:17   1562s] --------------------------------------------------- 
[05/04 15:35:17   1562s]    Hold Timing Summary  - Initial 
[05/04 15:35:17   1562s] --------------------------------------------------- 
[05/04 15:35:17   1562s]  Target slack:       0.0000 ns
[05/04 15:35:17   1562s]  View: func_best_scenario 
[05/04 15:35:17   1562s]    WNS:      -0.3711
[05/04 15:35:17   1562s]    TNS:     -10.3003
[05/04 15:35:17   1562s]    VP :          146
[05/04 15:35:17   1562s]    Worst hold path end point: I_CLOCKING/sys_rst_ff_reg/RSTB 
[05/04 15:35:17   1562s]  View: test_best_scenario 
[05/04 15:35:17   1562s]    WNS:      -0.2689
[05/04 15:35:17   1562s]    TNS:      -7.2625
[05/04 15:35:17   1562s]    VP :           80
[05/04 15:35:17   1562s]    Worst hold path end point: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/RSTB 
[05/04 15:35:17   1562s] --------------------------------------------------- 
[05/04 15:35:17   1562s] Info: Done creating the CCOpt slew target map.
[05/04 15:35:17   1562s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:35:17   1562s] ### Creating PhyDesignMc. totSessionCpu=0:26:02 mem=2510.1M
[05/04 15:35:17   1562s] OPERPROF: Starting DPlace-Init at level 1, MEM:2510.1M
[05/04 15:35:17   1562s] z: 2, totalTracks: 1
[05/04 15:35:17   1562s] z: 4, totalTracks: 1
[05/04 15:35:17   1562s] z: 6, totalTracks: 1
[05/04 15:35:17   1562s] z: 8, totalTracks: 1
[05/04 15:35:17   1562s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/04 15:35:17   1562s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2510.1M
[05/04 15:35:18   1562s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.196, MEM:2510.1M
[05/04 15:35:18   1562s] 
[05/04 15:35:18   1562s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2510.1MB).
[05/04 15:35:18   1562s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.327, MEM:2510.1M
[05/04 15:35:18   1562s] TotalInstCnt at PhyDesignMc Initialization: 47,330
[05/04 15:35:18   1562s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:03 mem=2510.1M
[05/04 15:35:18   1562s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2510.1M
[05/04 15:35:18   1562s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2510.1M
[05/04 15:35:18   1563s] 
[05/04 15:35:18   1563s] *** Starting Core Fixing (fixHold) cpu=0:00:56.1 real=0:00:57.0 totSessionCpu=0:26:03 mem=2510.1M density=44.801% ***
[05/04 15:35:18   1563s] Optimizer Target Slack 0.000 StdDelay is 0.011  
[05/04 15:35:19   1563s] ### Creating RouteCongInterface, started
[05/04 15:35:19   1564s] 
[05/04 15:35:19   1564s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/04 15:35:19   1564s] 
[05/04 15:35:19   1564s] #optDebug: {0, 1.200}
[05/04 15:35:19   1564s] ### Creating RouteCongInterface, finished

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.318  | -0.030  | -0.318  |  1.197  | -0.021  |  0.219  |  1.294  |
|           TNS (ns):| -0.525  | -0.158  | -0.318  |  0.000  | -0.049  |  0.000  |  0.000  |
|    Violating Paths:|   24    |   18    |    1    |    0    |    5    |    0    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 44.801%
Routing Overflow: 0.51% H and 0.06% V
------------------------------------------------------------
[05/04 15:35:20   1564s] *info: Hold Batch Commit is enabled
[05/04 15:35:20   1564s] *info: Levelized Batch Commit is enabled
[05/04 15:35:20   1564s] 
[05/04 15:35:20   1564s] Phase I ......
[05/04 15:35:20   1564s] Executing transform: ECO Safe Resize
[05/04 15:35:20   1564s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/04 15:35:20   1564s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/04 15:35:20   1564s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/04 15:35:20   1564s] Worst hold path end point:
[05/04 15:35:20   1564s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:20   1564s]     net: prst_n (nrTerm=5)
[05/04 15:35:20   1564s] |   0|  -0.371|   -11.18|     153|          0|       0(     0)|    44.80%|   0:00:00.0|  2510.1M|
[05/04 15:35:20   1564s] Worst hold path end point:
[05/04 15:35:20   1564s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:20   1564s]     net: prst_n (nrTerm=5)
[05/04 15:35:20   1564s] |   1|  -0.371|   -11.18|     153|          0|       0(     0)|    44.80%|   0:00:00.0|  2510.1M|
[05/04 15:35:20   1564s] 
[05/04 15:35:20   1564s] Capturing REF for hold ...
[05/04 15:35:20   1564s]    Hold Timing Snapshot: (REF)
[05/04 15:35:20   1564s]              All PG WNS: -0.371
[05/04 15:35:20   1564s]              All PG TNS: -11.181
[05/04 15:35:20   1564s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/04 15:35:20   1564s] Executing transform: AddBuffer + LegalResize
[05/04 15:35:20   1564s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/04 15:35:20   1564s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/04 15:35:20   1564s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/04 15:35:20   1564s] Worst hold path end point:
[05/04 15:35:20   1564s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:20   1564s]     net: prst_n (nrTerm=5)
[05/04 15:35:20   1564s] |   0|  -0.371|   -11.18|     153|          0|       0(     0)|    44.80%|   0:00:00.0|  2510.1M|
[05/04 15:35:21   1565s] Worst hold path end point:
[05/04 15:35:21   1565s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:21   1565s]     net: FE_PHN7173_prst_n (nrTerm=5)
[05/04 15:35:21   1565s] |   1|  -0.333|    -9.14|      76|         42|      38(     0)|    44.85%|   0:00:01.0|  2518.1M|
[05/04 15:35:21   1566s] Worst hold path end point:
[05/04 15:35:21   1566s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:21   1566s]     net: FE_PHN7173_prst_n (nrTerm=5)
[05/04 15:35:21   1566s] |   2|  -0.302|    -8.05|      46|         30|       2(     0)|    44.92%|   0:00:00.0|  2518.1M|
[05/04 15:35:22   1566s] Worst hold path end point:
[05/04 15:35:22   1566s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:22   1566s]     net: FE_PHN7173_prst_n (nrTerm=5)
[05/04 15:35:22   1566s] |   3|  -0.276|    -6.19|      46|          2|       0(     0)|    44.93%|   0:00:01.0|  2518.1M|
[05/04 15:35:22   1566s] Worst hold path end point:
[05/04 15:35:22   1566s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:22   1566s]     net: FE_PHN7173_prst_n (nrTerm=5)
[05/04 15:35:22   1566s] |   4|  -0.249|    -4.51|      46|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
[05/04 15:35:22   1566s] Worst hold path end point:
[05/04 15:35:22   1566s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:22   1566s]     net: FE_PHN7173_prst_n (nrTerm=5)
[05/04 15:35:22   1566s] |   5|  -0.222|    -2.84|      37|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
[05/04 15:35:22   1566s] Worst hold path end point:
[05/04 15:35:22   1566s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:22   1566s]     net: FE_PHN7173_prst_n (nrTerm=5)
[05/04 15:35:22   1566s] |   6|  -0.194|    -1.99|      35|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
[05/04 15:35:22   1567s] Worst hold path end point:
[05/04 15:35:22   1567s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:22   1567s]     net: FE_PHN7173_prst_n (nrTerm=5)
[05/04 15:35:22   1567s] |   7|  -0.167|    -1.31|      26|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
[05/04 15:35:22   1567s] Worst hold path end point:
[05/04 15:35:22   1567s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:22   1567s]     net: FE_PHN7173_prst_n (nrTerm=5)
[05/04 15:35:22   1567s] |   8|  -0.139|    -0.80|      18|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
[05/04 15:35:22   1567s] Worst hold path end point:
[05/04 15:35:22   1567s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:22   1567s]     net: FE_PHN7173_prst_n (nrTerm=5)
[05/04 15:35:22   1567s] |   9|  -0.113|    -0.41|      17|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
[05/04 15:35:22   1567s] Worst hold path end point:
[05/04 15:35:22   1567s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:22   1567s]     net: FE_PHN7173_prst_n (nrTerm=5)
[05/04 15:35:22   1567s] |  10|  -0.085|    -0.27|       4|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
[05/04 15:35:23   1567s] Worst hold path end point:
[05/04 15:35:23   1567s]   I_CLOCKING/sys_rst_n_buf_reg/RSTB
[05/04 15:35:23   1567s]     net: FE_PHN7173_prst_n (nrTerm=5)
[05/04 15:35:23   1567s] |  11|  -0.059|    -0.21|       4|          1|       0(     0)|    44.93%|   0:00:01.0|  2518.1M|
[05/04 15:35:23   1567s] Worst hold path end point:
[05/04 15:35:23   1567s]   I_CLOCKING/occ_int1/U1/A3
[05/04 15:35:23   1567s]     net: I_CLOCKING/CTS_7 (nrTerm=3)
[05/04 15:35:23   1567s] |  12|  -0.057|    -0.17|       4|          1|       0(     0)|    44.94%|   0:00:00.0|  2518.1M|
[05/04 15:35:23   1567s] Worst hold path end point:
[05/04 15:35:23   1567s]   I_CLOCKING/occ_int1/U1/A3
[05/04 15:35:23   1567s]     net: I_CLOCKING/CTS_7 (nrTerm=3)
[05/04 15:35:23   1567s] |  13|  -0.057|    -0.14|       4|          1|       0(     0)|    44.94%|   0:00:00.0|  2518.1M|
[05/04 15:35:23   1568s] Worst hold path end point:
[05/04 15:35:23   1568s]   I_CLOCKING/occ_int1/U1/A3
[05/04 15:35:23   1568s]     net: I_CLOCKING/CTS_7 (nrTerm=3)
[05/04 15:35:23   1568s] |  14|  -0.057|    -0.10|       2|          1|       0(     0)|    44.94%|   0:00:00.0|  2518.1M|
[05/04 15:35:23   1568s] 
[05/04 15:35:23   1568s] Capturing REF for hold ...
[05/04 15:35:23   1568s]    Hold Timing Snapshot: (REF)
[05/04 15:35:23   1568s]              All PG WNS: -0.057
[05/04 15:35:23   1568s]              All PG TNS: -0.095
[05/04 15:35:23   1568s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/04 15:35:23   1568s] 
[05/04 15:35:23   1568s] *info:    Total 92 cells added for Phase I
[05/04 15:35:23   1568s] *info:    Total 40 instances resized for Phase I
[05/04 15:35:23   1568s] *info:        in which 0 FF resizing 
[05/04 15:35:23   1568s] --------------------------------------------------- 
[05/04 15:35:23   1568s]    Hold Timing Summary  - Phase I 
[05/04 15:35:23   1568s] --------------------------------------------------- 
[05/04 15:35:23   1568s]  Target slack:       0.0000 ns
[05/04 15:35:23   1568s]  View: func_best_scenario 
[05/04 15:35:23   1568s]    WNS:      -0.0570
[05/04 15:35:23   1568s]    TNS:      -0.0951
[05/04 15:35:23   1568s]    VP :            2
[05/04 15:35:23   1568s]    Worst hold path end point: I_CLOCKING/occ_int1/U1/A3 
[05/04 15:35:23   1568s]  View: test_best_scenario 
[05/04 15:35:23   1568s]    WNS:       0.0000
[05/04 15:35:23   1568s]    TNS:       0.0000
[05/04 15:35:23   1568s]    VP :            0
[05/04 15:35:23   1568s]    Worst hold path end point: pad_out[27] 
[05/04 15:35:23   1568s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.318  | -0.030  | -0.318  |  0.212  | -0.021  |  0.219  |  1.294  |
|           TNS (ns):| -0.525  | -0.158  | -0.318  |  0.000  | -0.049  |  0.000  |  0.000  |
|    Violating Paths:|   24    |   18    |    1    |    0    |    5    |    0    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 44.937%
Routing Overflow: 0.51% H and 0.06% V
------------------------------------------------------------
[05/04 15:35:24   1569s] 
[05/04 15:35:24   1569s] 
[05/04 15:35:24   1569s] =======================================================================
[05/04 15:35:24   1569s]                 Reasons for remaining hold violations
[05/04 15:35:24   1569s] =======================================================================
[05/04 15:35:24   1569s] *info: Total 2 net(s) have violated hold timing slacks.
[05/04 15:35:24   1569s] 
[05/04 15:35:24   1569s] Buffering failure reasons
[05/04 15:35:24   1569s] ------------------------------------------------
[05/04 15:35:24   1569s] *info:     2 net(s): Could not be fixed because it is clock net.
[05/04 15:35:24   1569s] 
[05/04 15:35:24   1569s] Resizing failure reasons
[05/04 15:35:24   1569s] ------------------------------------------------
[05/04 15:35:24   1569s] *info:     2 net(s): Could not be fixed because it is clock net.
[05/04 15:35:24   1569s] 
[05/04 15:35:24   1569s] 
[05/04 15:35:24   1569s] *** Finished Core Fixing (fixHold) cpu=0:01:02 real=0:01:03 totSessionCpu=0:26:09 mem=2518.1M density=44.937% ***
[05/04 15:35:24   1569s] 
[05/04 15:35:24   1569s] *info:
[05/04 15:35:24   1569s] *info: Added a total of 92 cells to fix/reduce hold violation
[05/04 15:35:24   1569s] *info:          in which 24 termBuffering
[05/04 15:35:24   1569s] *info:          in which 0 dummyBuffering
[05/04 15:35:24   1569s] *info:
[05/04 15:35:24   1569s] *info: Summary: 
[05/04 15:35:24   1569s] *info:           32 cells of type 'NBUFFX2_HVT' (8.0, 	114.127) used
[05/04 15:35:24   1569s] *info:           18 cells of type 'NBUFFX2_LVT' (8.0, 	38.499) used
[05/04 15:35:24   1569s] *info:            8 cells of type 'NBUFFX2_RVT' (8.0, 	64.916) used
[05/04 15:35:24   1569s] *info:           30 cells of type 'NBUFFX32_LVT' (42.0, 	3.513) used
[05/04 15:35:24   1569s] *info:            1 cell  of type 'NBUFFX4_HVT' (10.0, 	59.363) used
[05/04 15:35:24   1569s] *info:            1 cell  of type 'NBUFFX8_LVT' (15.0, 	11.970) used
[05/04 15:35:24   1569s] *info:            2 cells of type 'NBUFFX8_RVT' (15.0, 	16.281) used
[05/04 15:35:24   1569s] *info:
[05/04 15:35:24   1569s] *info: Total 40 instances resized
[05/04 15:35:24   1569s] *info:       in which 0 FF resizing
[05/04 15:35:24   1569s] *info:
[05/04 15:35:24   1569s] 
[05/04 15:35:24   1569s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2534.1M
[05/04 15:35:25   1569s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.226, MEM:2534.1M
[05/04 15:35:25   1569s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2534.1M
[05/04 15:35:25   1569s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2534.1M
[05/04 15:35:25   1569s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2534.1M
[05/04 15:35:25   1569s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.210, REAL:0.209, MEM:2534.1M
[05/04 15:35:25   1569s] 
[05/04 15:35:25   1569s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2534.1M
[05/04 15:35:25   1569s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2534.1M
[05/04 15:35:25   1569s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.350, REAL:0.351, MEM:2534.1M
[05/04 15:35:25   1569s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.350, REAL:0.351, MEM:2534.1M
[05/04 15:35:25   1569s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.50844.20
[05/04 15:35:25   1569s] OPERPROF: Starting RefinePlace at level 1, MEM:2534.1M
[05/04 15:35:25   1569s] *** Starting refinePlace (0:26:10 mem=2534.1M) ***
[05/04 15:35:25   1569s] Total net bbox length = 8.917e+05 (4.326e+05 4.590e+05) (ext = 1.382e+04)
[05/04 15:35:25   1570s] Info: 96 insts are soft-fixed.
[05/04 15:35:25   1570s] 
[05/04 15:35:25   1570s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:35:25   1570s] 
[05/04 15:35:25   1570s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:35:25   1570s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:35:25   1570s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/04 15:35:25   1570s] Skipping level-shifter placement due to all shifters are placed legally
[05/04 15:35:25   1570s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:35:25   1570s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2534.1M
[05/04 15:35:25   1570s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.005, MEM:2534.1M
[05/04 15:35:25   1570s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2534.1M
[05/04 15:35:25   1570s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.005, MEM:2534.1M
[05/04 15:35:25   1570s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2534.1M
[05/04 15:35:25   1570s] Starting refinePlace ...
[05/04 15:35:25   1570s]   Spread Effort: high, standalone mode, useDDP on.
[05/04 15:35:25   1570s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2534.1MB) @(0:26:10 - 0:26:10).
[05/04 15:35:25   1570s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:35:25   1570s] wireLenOptFixPriorityInst 5130 inst fixed
[05/04 15:35:25   1570s] 
[05/04 15:35:25   1570s] Running Spiral with 1 thread in Normal Mode  fetchWidth=63 
[05/04 15:35:26   1570s] 
[05/04 15:35:26   1570s] Running Spiral with 1 thread in Normal Mode  fetchWidth=483 
[05/04 15:35:28   1572s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:35:28   1572s] [CPU] RefinePlace/Legalization (cpu=0:00:02.4, real=0:00:03.0, mem=2534.1MB) @(0:26:10 - 0:26:13).
[05/04 15:35:28   1572s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 15:35:28   1572s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2534.1MB
[05/04 15:35:28   1572s] Statistics of distance of Instance movement in refine placement:
[05/04 15:35:28   1572s]   maximum (X+Y) =         0.00 um
[05/04 15:35:28   1572s]   mean    (X+Y) =         0.00 um
[05/04 15:35:28   1572s] Summary Report:
[05/04 15:35:28   1572s] Instances move: 0 (out of 47188 movable)
[05/04 15:35:28   1572s] Instances flipped: 0
[05/04 15:35:28   1572s] Mean displacement: 0.00 um
[05/04 15:35:28   1572s] Max displacement: 0.00 um 
[05/04 15:35:28   1572s] Total instances moved : 0
[05/04 15:35:28   1572s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.720, REAL:2.725, MEM:2534.1M
[05/04 15:35:28   1572s] Total net bbox length = 8.917e+05 (4.326e+05 4.590e+05) (ext = 1.382e+04)
[05/04 15:35:28   1572s] Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 2534.1MB
[05/04 15:35:28   1572s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:03.0, mem=2534.1MB) @(0:26:10 - 0:26:13).
[05/04 15:35:28   1572s] *** Finished refinePlace (0:26:13 mem=2534.1M) ***
[05/04 15:35:28   1572s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.50844.20
[05/04 15:35:28   1572s] OPERPROF: Finished RefinePlace at level 1, CPU:2.950, REAL:2.948, MEM:2534.1M
[05/04 15:35:28   1573s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2534.1M
[05/04 15:35:29   1573s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.169, MEM:2534.1M
[05/04 15:35:29   1573s] *** maximum move = 0.00 um ***
[05/04 15:35:29   1573s] *** Finished re-routing un-routed nets (2534.1M) ***
[05/04 15:35:29   1573s] OPERPROF: Starting DPlace-Init at level 1, MEM:2534.1M
[05/04 15:35:29   1573s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2534.1M
[05/04 15:35:29   1573s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.208, MEM:2534.1M
[05/04 15:35:29   1573s] 
[05/04 15:35:29   1573s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2534.1M
[05/04 15:35:29   1573s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2534.1M
[05/04 15:35:29   1573s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.329, MEM:2534.1M
[05/04 15:35:29   1574s] 
[05/04 15:35:29   1574s] *** Finish Physical Update (cpu=0:00:05.3 real=0:00:05.0 mem=2534.1M) ***

------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.318  | -0.030  | -0.318  |  0.212  | -0.021  |  0.219  |  1.294  |
|           TNS (ns):| -0.525  | -0.158  | -0.318  |  0.000  | -0.049  |  0.000  |  0.000  |
|    Violating Paths:|   24    |   18    |    1    |    0    |    5    |    0    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 44.937%
Routing Overflow: 0.51% H and 0.06% V
------------------------------------------------------------
[05/04 15:35:30   1574s] *** Finish Post CTS Hold Fixing (cpu=0:01:08 real=0:01:09 totSessionCpu=0:26:15 mem=2534.1M density=44.937%) ***
[05/04 15:35:30   1574s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.50844.24
[05/04 15:35:30   1574s] *** HoldOpt [finish] : cpu/real = 0:00:13.8/0:00:13.7 (1.0), totSession cpu/real = 0:26:14.9/0:27:39.9 (0.9), mem = 2499.0M
[05/04 15:35:30   1574s] **INFO: total 132 insts, 0 nets marked don't touch
[05/04 15:35:30   1574s] **INFO: total 132 insts, 0 nets marked don't touch DB property
[05/04 15:35:30   1574s] **INFO: total 132 insts, 0 nets unmarked don't touch

[05/04 15:35:30   1574s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2499.0M
[05/04 15:35:30   1575s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.200, REAL:0.201, MEM:2499.0M
[05/04 15:35:30   1575s] TotalInstCnt at PhyDesignMc Destruction: 47,422
[05/04 15:35:30   1575s] 
[05/04 15:35:30   1575s] =============================================================================================
[05/04 15:35:30   1575s]  Step TAT Report for HoldOpt #1
[05/04 15:35:30   1575s] =============================================================================================
[05/04 15:35:30   1575s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:35:30   1575s] ---------------------------------------------------------------------------------------------
[05/04 15:35:30   1575s] [ ViewPruning            ]      2   0:00:01.0  (   1.5 % )     0:00:01.0 /  0:00:01.0    1.0
[05/04 15:35:30   1575s] [ RefinePlace            ]      1   0:00:05.3  (   7.4 % )     0:00:05.3 /  0:00:05.3    1.0
[05/04 15:35:30   1575s] [ TimingUpdate           ]      5   0:00:03.5  (   4.9 % )     0:00:20.2 /  0:00:20.3    1.0
[05/04 15:35:30   1575s] [ FullDelayCalc          ]      1   0:00:16.7  (  23.5 % )     0:00:16.7 /  0:00:16.9    1.0
[05/04 15:35:30   1575s] [ QThreadMaster          ]      1   0:00:27.8  (  39.1 % )     0:00:27.8 /  0:00:26.1    0.9
[05/04 15:35:30   1575s] [ OptSummaryReport       ]      4   0:00:00.4  (   0.6 % )     0:00:04.5 /  0:00:04.5    1.0
[05/04 15:35:30   1575s] [ TimingReport           ]      4   0:00:00.0  (   0.0 % )     0:00:02.3 /  0:00:02.3    1.0
[05/04 15:35:30   1575s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:02.3 /  0:00:02.3    1.0
[05/04 15:35:30   1575s] [ SlackTraversorInit     ]      3   0:00:01.7  (   2.4 % )     0:00:01.7 /  0:00:01.7    1.0
[05/04 15:35:30   1575s] [ CellServerInit         ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.8
[05/04 15:35:30   1575s] [ LibAnalyzerInit        ]      2   0:00:01.6  (   2.2 % )     0:00:01.6 /  0:00:01.6    1.0
[05/04 15:35:30   1575s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:35:30   1575s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:35:30   1575s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:35:30   1575s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.3    1.0
[05/04 15:35:30   1575s] [ OptSingleIteration     ]     15   0:00:00.0  (   0.0 % )     0:00:03.2 /  0:00:03.3    1.0
[05/04 15:35:30   1575s] [ OptGetWeight           ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:35:30   1575s] [ OptEval                ]     15   0:00:01.0  (   1.4 % )     0:00:01.0 /  0:00:01.0    1.0
[05/04 15:35:30   1575s] [ OptCommit              ]     15   0:00:00.1  (   0.1 % )     0:00:02.2 /  0:00:02.2    1.0
[05/04 15:35:30   1575s] [ IncrTimingUpdate       ]     31   0:00:01.6  (   2.3 % )     0:00:01.6 /  0:00:01.6    1.0
[05/04 15:35:30   1575s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:35:30   1575s] [ IncrDelayCalc          ]     59   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:35:30   1575s] [ HoldTimerCalcSummary   ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:35:30   1575s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.4
[05/04 15:35:30   1575s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:35:30   1575s] [ HoldReEval             ]     14   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[05/04 15:35:30   1575s] [ HoldDelayCalc          ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[05/04 15:35:30   1575s] [ HoldRefreshTiming      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/04 15:35:30   1575s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[05/04 15:35:30   1575s] [ HoldValidateHold       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:35:30   1575s] [ HoldCollectNode        ]     18   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[05/04 15:35:30   1575s] [ HoldSortNodeList       ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:35:30   1575s] [ HoldBottleneckCount    ]     16   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[05/04 15:35:30   1575s] [ HoldCacheNodeWeight    ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/04 15:35:30   1575s] [ HoldBuildSlackGraph    ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/04 15:35:30   1575s] [ HoldDBCommit           ]     20   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.3
[05/04 15:35:30   1575s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:35:30   1575s] [ GenerateDrvReportData  ]      1   0:00:02.3  (   3.2 % )     0:00:02.3 /  0:00:02.3    1.0
[05/04 15:35:30   1575s] [ ReportAnalysisSummary  ]      8   0:00:02.3  (   3.2 % )     0:00:02.3 /  0:00:02.3    1.0
[05/04 15:35:30   1575s] [ MISC                   ]          0:00:03.7  (   5.1 % )     0:00:03.7 /  0:00:03.7    1.0
[05/04 15:35:30   1575s] ---------------------------------------------------------------------------------------------
[05/04 15:35:30   1575s]  HoldOpt #1 TOTAL                   0:01:11.2  ( 100.0 % )     0:01:11.2 /  0:01:09.7    1.0
[05/04 15:35:30   1575s] ---------------------------------------------------------------------------------------------
[05/04 15:35:30   1575s] 
[05/04 15:35:30   1575s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2416.0M
[05/04 15:35:30   1575s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.200, MEM:2416.0M
[05/04 15:35:30   1575s] 
[05/04 15:35:31   1575s] *** Steiner Routed Nets: 0.472%; Threshold: 100; Threshold for Hold: 100
[05/04 15:35:31   1575s] ### Creating LA Mngr. totSessionCpu=0:26:15 mem=2416.0M
[05/04 15:35:31   1575s] ### Creating LA Mngr, finished. totSessionCpu=0:26:15 mem=2416.0M
[05/04 15:35:31   1575s] Re-routed 0 nets
[05/04 15:35:31   1575s] GigaOpt_HOLD: Recover setup timing after hold fixing
[05/04 15:35:31   1575s] Deleting Cell Server ...
[05/04 15:35:31   1575s] Deleting Lib Analyzer.
[05/04 15:35:31   1575s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/04 15:35:31   1575s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:35:31   1575s] Summary for sequential cells identification: 
[05/04 15:35:31   1575s]   Identified SBFF number: 126
[05/04 15:35:31   1575s]   Identified MBFF number: 0
[05/04 15:35:31   1575s]   Identified SB Latch number: 0
[05/04 15:35:31   1575s]   Identified MB Latch number: 0
[05/04 15:35:31   1575s]   Not identified SBFF number: 180
[05/04 15:35:31   1575s]   Not identified MBFF number: 0
[05/04 15:35:31   1575s]   Not identified SB Latch number: 0
[05/04 15:35:31   1575s]   Not identified MB Latch number: 0
[05/04 15:35:31   1575s]   Number of sequential cells which are not FFs: 78
[05/04 15:35:31   1575s]  Visiting view : test_worst_scenario
[05/04 15:35:31   1575s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:35:31   1575s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:35:31   1575s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:35:31   1575s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:35:31   1575s]  Visiting view : func_worst_scenario
[05/04 15:35:31   1575s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:35:31   1575s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:35:31   1575s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:35:31   1575s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:35:31   1575s]  Visiting view : test_best_scenario
[05/04 15:35:31   1575s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:31   1575s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:31   1575s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:31   1575s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:31   1575s]  Visiting view : func_best_scenario
[05/04 15:35:31   1575s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:31   1575s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:31   1575s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:31   1575s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:31   1575s]  Setting StdDelay to 10.90
[05/04 15:35:31   1575s] Creating Cell Server, finished. 
[05/04 15:35:31   1575s] 
[05/04 15:35:31   1575s] Deleting Cell Server ...
[05/04 15:35:31   1576s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:35:31   1576s] Summary for sequential cells identification: 
[05/04 15:35:31   1576s]   Identified SBFF number: 126
[05/04 15:35:31   1576s]   Identified MBFF number: 0
[05/04 15:35:31   1576s]   Identified SB Latch number: 0
[05/04 15:35:31   1576s]   Identified MB Latch number: 0
[05/04 15:35:31   1576s]   Not identified SBFF number: 180
[05/04 15:35:31   1576s]   Not identified MBFF number: 0
[05/04 15:35:31   1576s]   Not identified SB Latch number: 0
[05/04 15:35:31   1576s]   Not identified MB Latch number: 0
[05/04 15:35:31   1576s]   Number of sequential cells which are not FFs: 78
[05/04 15:35:31   1576s]  Visiting view : test_worst_scenario
[05/04 15:35:31   1576s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:35:31   1576s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:35:31   1576s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:35:31   1576s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:35:31   1576s]  Visiting view : func_worst_scenario
[05/04 15:35:31   1576s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:35:31   1576s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:35:31   1576s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:35:31   1576s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:35:31   1576s]  Visiting view : test_best_scenario
[05/04 15:35:31   1576s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:31   1576s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:31   1576s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:31   1576s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:31   1576s]  Visiting view : func_best_scenario
[05/04 15:35:31   1576s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:31   1576s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:31   1576s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:35:31   1576s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:35:31   1576s]  Setting StdDelay to 10.90
[05/04 15:35:31   1576s] Creating Cell Server, finished. 
[05/04 15:35:31   1576s] 
[05/04 15:35:31   1576s] GigaOpt: WNS changes after routing: -0.181 -> -0.182 (bump = 0.001)
[05/04 15:35:31   1576s] GigaOpt: WNS bump threshold: 0.00545
[05/04 15:35:31   1576s] GigaOpt: Skipping postEco optimization
[05/04 15:35:32   1576s] GigaOpt: WNS changes after postEco optimization: -0.181 -> -0.182 (bump = 0.001)
[05/04 15:35:32   1576s] GigaOpt: Skipping nonLegal postEco optimization
[05/04 15:35:32   1576s] *** Steiner Routed Nets: 0.472%; Threshold: 100; Threshold for Hold: 100
[05/04 15:35:32   1576s] ### Creating LA Mngr. totSessionCpu=0:26:17 mem=2414.0M
[05/04 15:35:32   1576s] ### Creating LA Mngr, finished. totSessionCpu=0:26:17 mem=2414.0M
[05/04 15:35:32   1576s] Re-routed 0 nets
[05/04 15:35:32   1577s] GigaOpt: WNS changes after postEco optimization: -0.181 -> -0.182 (bump = 0.001, threshold = 0.00545)
[05/04 15:35:32   1577s] GigaOpt: Skipping post-eco TNS optimization
[05/04 15:35:33   1577s] 
[05/04 15:35:33   1577s] Active setup views:
[05/04 15:35:33   1577s]  func_worst_scenario
[05/04 15:35:33   1577s]   Dominating endpoints: 9432
[05/04 15:35:33   1577s]   Dominating TNS: -0.206
[05/04 15:35:33   1577s] 
[05/04 15:35:33   1577s]  test_worst_scenario
[05/04 15:35:33   1577s]   Dominating endpoints: 4461
[05/04 15:35:33   1577s]   Dominating TNS: -0.319
[05/04 15:35:33   1577s] 
[05/04 15:35:33   1577s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2414.03 MB )
[05/04 15:35:33   1577s] (I)       Started Loading and Dumping File ( Curr Mem: 2414.03 MB )
[05/04 15:35:33   1577s] (I)       Reading DB...
[05/04 15:35:33   1577s] (I)       Read data from FE... (mem=2414.0M)
[05/04 15:35:33   1577s] (I)       Read nodes and places... (mem=2414.0M)
[05/04 15:35:33   1577s] (I)       Done Read nodes and places (cpu=0.070s, mem=2428.9M)
[05/04 15:35:33   1577s] (I)       Read nets... (mem=2428.9M)
[05/04 15:35:33   1578s] (I)       Done Read nets (cpu=0.200s, mem=2444.4M)
[05/04 15:35:33   1578s] (I)       Done Read data from FE (cpu=0.270s, mem=2444.4M)
[05/04 15:35:33   1578s] (I)       before initializing RouteDB syMemory usage = 2444.4 MB
[05/04 15:35:33   1578s] (I)       Build term to term wires: false
[05/04 15:35:33   1578s] (I)       Honor MSV route constraint: false
[05/04 15:35:33   1578s] (I)       Maximum routing layer  : 127
[05/04 15:35:33   1578s] (I)       Minimum routing layer  : 2
[05/04 15:35:33   1578s] (I)       Supply scale factor H  : 1.00
[05/04 15:35:33   1578s] (I)       Supply scale factor V  : 1.00
[05/04 15:35:33   1578s] (I)       Tracks used by clock wire: 0
[05/04 15:35:33   1578s] (I)       Reverse direction      : 
[05/04 15:35:33   1578s] (I)       Honor partition pin guides: true
[05/04 15:35:33   1578s] (I)       Route selected nets only: false
[05/04 15:35:33   1578s] (I)       Route secondary PG pins: false
[05/04 15:35:33   1578s] (I)       Second PG max fanout   : 2147483647
[05/04 15:35:33   1578s] (I)       Apply function for special wires: true
[05/04 15:35:33   1578s] (I)       Layer by layer blockage reading: true
[05/04 15:35:33   1578s] (I)       Offset calculation fix : true
[05/04 15:35:33   1578s] (I)       Route stripe layer range: 
[05/04 15:35:33   1578s] (I)       Honor partition fences : 
[05/04 15:35:33   1578s] (I)       Honor partition pin    : 
[05/04 15:35:33   1578s] (I)       Honor partition fences with feedthrough: 
[05/04 15:35:33   1578s] (I)       Counted 60345 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:35:33   1578s] (I)       Use row-based GCell size
[05/04 15:35:33   1578s] (I)       Use row-based GCell align
[05/04 15:35:33   1578s] (I)       GCell unit size   : 1672
[05/04 15:35:33   1578s] (I)       GCell multiplier  : 1
[05/04 15:35:33   1578s] (I)       GCell row height  : 1672
[05/04 15:35:33   1578s] (I)       Actual row height : 1672
[05/04 15:35:33   1578s] (I)       GCell align ref   : 10032 10032
[05/04 15:35:33   1578s] [NR-eGR] Track table information for default rule: 
[05/04 15:35:33   1578s] [NR-eGR] M1 has no routable track
[05/04 15:35:33   1578s] [NR-eGR] M2 has single uniform track structure
[05/04 15:35:33   1578s] [NR-eGR] M3 has single uniform track structure
[05/04 15:35:33   1578s] [NR-eGR] M4 has single uniform track structure
[05/04 15:35:33   1578s] [NR-eGR] M5 has single uniform track structure
[05/04 15:35:33   1578s] [NR-eGR] M6 has single uniform track structure
[05/04 15:35:33   1578s] [NR-eGR] M7 has single uniform track structure
[05/04 15:35:33   1578s] [NR-eGR] M8 has single uniform track structure
[05/04 15:35:33   1578s] [NR-eGR] M9 has single uniform track structure
[05/04 15:35:33   1578s] [NR-eGR] MRDL has single uniform track structure
[05/04 15:35:33   1578s] (I)       ===========================================================================
[05/04 15:35:33   1578s] (I)       == Report All Rule Vias ==
[05/04 15:35:33   1578s] (I)       ===========================================================================
[05/04 15:35:33   1578s] (I)        Via Rule : (Default)
[05/04 15:35:33   1578s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:35:33   1578s] (I)       ---------------------------------------------------------------------------
[05/04 15:35:33   1578s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/04 15:35:33   1578s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/04 15:35:33   1578s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/04 15:35:33   1578s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/04 15:35:33   1578s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/04 15:35:33   1578s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/04 15:35:33   1578s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/04 15:35:33   1578s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/04 15:35:33   1578s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/04 15:35:33   1578s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:35:33   1578s] (I)       ===========================================================================
[05/04 15:35:33   1578s] (I)        Via Rule : CTS_RULE
[05/04 15:35:33   1578s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/04 15:35:33   1578s] (I)       ---------------------------------------------------------------------------
[05/04 15:35:33   1578s] (I)        1    1 : VIA12SQ_C                 438 : CTS_RULE_VIA12SQ_C_1x2_HV_N
[05/04 15:35:33   1578s] (I)        2  440 : CTS_RULE_VIA23SQ_C_VH     447 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/04 15:35:33   1578s] (I)        3  450 : CTS_RULE_VIA34SQ_C_HV     455 : CTS_RULE_VIA34SQ_C_1x2_HH_N
[05/04 15:35:33   1578s] (I)        4  457 : CTS_RULE_VIA45SQ_C_VH     460 : CTS_RULE_VIA45SQ_C_2x1_VV_E
[05/04 15:35:33   1578s] (I)        5  464 : CTS_RULE_VIA56SQ_C_HV     469 : CTS_RULE_VIA56SQ_C_1x2_HH_N
[05/04 15:35:33   1578s] (I)        6  471 : CTS_RULE_VIA67SQ_C_VH     474 : CTS_RULE_VIA67SQ_C_2x1_VV_E
[05/04 15:35:33   1578s] (I)        7  478 : CTS_RULE_VIA78SQ_C_HV     483 : CTS_RULE_VIA78SQ_C_1x2_HH_N
[05/04 15:35:33   1578s] (I)        8  485 : CTS_RULE_VIA89_C_VH       487 : CTS_RULE_VIA89_C_2x1_VH_E
[05/04 15:35:33   1578s] (I)        9   45 : VIA9RDL                   491 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/04 15:35:33   1578s] (I)       10    0 : ---                         0 : ---                      
[05/04 15:35:33   1578s] (I)       ===========================================================================
[05/04 15:35:33   1578s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2444.41 MB )
[05/04 15:35:33   1578s] [NR-eGR] Read 96879 PG shapes
[05/04 15:35:33   1578s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2444.41 MB )
[05/04 15:35:33   1578s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:35:33   1578s] [NR-eGR] #Instance Blockages : 15484
[05/04 15:35:33   1578s] [NR-eGR] #PG Blockages       : 96879
[05/04 15:35:33   1578s] [NR-eGR] #Bump Blockages     : 0
[05/04 15:35:33   1578s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:35:33   1578s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/04 15:35:33   1578s] [NR-eGR] Num Prerouted Nets = 238  Num Prerouted Wires = 19832
[05/04 15:35:33   1578s] (I)       readDataFromPlaceDB
[05/04 15:35:33   1578s] (I)       Read net information..
[05/04 15:35:33   1578s] [NR-eGR] Read numTotalNets=50043  numIgnoredNets=238
[05/04 15:35:33   1578s] (I)       Read testcase time = 0.030 seconds
[05/04 15:35:33   1578s] 
[05/04 15:35:33   1578s] (I)       early_global_route_priority property id does not exist.
[05/04 15:35:33   1578s] (I)       Start initializing grid graph
[05/04 15:35:33   1578s] (I)       End initializing grid graph
[05/04 15:35:33   1578s] (I)       Model blockages into capacity
[05/04 15:35:33   1578s] (I)       Read Num Blocks=119899  Num Prerouted Wires=19832  Num CS=0
[05/04 15:35:33   1578s] (I)       Started Modeling ( Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Started Modeling Layer 1 ( Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Started Modeling Layer 2 ( Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Layer 1 (V) : #blockages 27383 : #preroutes 8297
[05/04 15:35:33   1578s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Started Modeling Layer 3 ( Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Layer 2 (H) : #blockages 27246 : #preroutes 8134
[05/04 15:35:33   1578s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Started Modeling Layer 4 ( Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Layer 3 (V) : #blockages 20283 : #preroutes 2296
[05/04 15:35:33   1578s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Started Modeling Layer 5 ( Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Layer 4 (H) : #blockages 21351 : #preroutes 783
[05/04 15:35:33   1578s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Started Modeling Layer 6 ( Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Layer 5 (V) : #blockages 12924 : #preroutes 231
[05/04 15:35:33   1578s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Started Modeling Layer 7 ( Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Layer 6 (H) : #blockages 9489 : #preroutes 57
[05/04 15:35:33   1578s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Started Modeling Layer 8 ( Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Layer 7 (V) : #blockages 1223 : #preroutes 34
[05/04 15:35:33   1578s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Started Modeling Layer 9 ( Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/04 15:35:33   1578s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Started Modeling Layer 10 ( Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/04 15:35:33   1578s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       Finished Modeling ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2455.43 MB )
[05/04 15:35:33   1578s] (I)       -- layer congestion ratio --
[05/04 15:35:33   1578s] (I)       Layer 1 : 0.100000
[05/04 15:35:33   1578s] (I)       Layer 2 : 0.700000
[05/04 15:35:33   1578s] (I)       Layer 3 : 0.700000
[05/04 15:35:33   1578s] (I)       Layer 4 : 0.700000
[05/04 15:35:33   1578s] (I)       Layer 5 : 0.700000
[05/04 15:35:33   1578s] (I)       Layer 6 : 0.700000
[05/04 15:35:33   1578s] (I)       Layer 7 : 0.700000
[05/04 15:35:33   1578s] (I)       Layer 8 : 0.700000
[05/04 15:35:33   1578s] (I)       Layer 9 : 0.700000
[05/04 15:35:33   1578s] (I)       Layer 10 : 0.700000
[05/04 15:35:33   1578s] (I)       ----------------------------
[05/04 15:35:33   1578s] (I)       Number of ignored nets = 238
[05/04 15:35:33   1578s] (I)       Number of fixed nets = 238.  Ignored: Yes
[05/04 15:35:33   1578s] (I)       Number of clock nets = 238.  Ignored: No
[05/04 15:35:33   1578s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 15:35:33   1578s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 15:35:33   1578s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 15:35:33   1578s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 15:35:33   1578s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 15:35:33   1578s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 15:35:33   1578s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:35:33   1578s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2455.4 MB
[05/04 15:35:33   1578s] (I)       Ndr track 0 does not exist
[05/04 15:35:33   1578s] (I)       Ndr track 0 does not exist
[05/04 15:35:33   1578s] (I)       Ndr track 0 does not exist
[05/04 15:35:33   1578s] (I)       Layer1  viaCost=200.00
[05/04 15:35:33   1578s] (I)       Layer2  viaCost=200.00
[05/04 15:35:33   1578s] (I)       Layer3  viaCost=100.00
[05/04 15:35:33   1578s] (I)       Layer4  viaCost=100.00
[05/04 15:35:33   1578s] (I)       Layer5  viaCost=100.00
[05/04 15:35:33   1578s] (I)       Layer6  viaCost=100.00
[05/04 15:35:33   1578s] (I)       Layer7  viaCost=100.00
[05/04 15:35:33   1578s] (I)       Layer8  viaCost=100.00
[05/04 15:35:33   1578s] (I)       Layer9  viaCost=300.00
[05/04 15:35:33   1578s] (I)       ---------------------Grid Graph Info--------------------
[05/04 15:35:33   1578s] (I)       Routing area        : (0, 0) - (820040, 740088)
[05/04 15:35:33   1578s] (I)       Core area           : (10032, 10032) - (810008, 730056)
[05/04 15:35:33   1578s] (I)       Site width          :   152  (dbu)
[05/04 15:35:33   1578s] (I)       Row height          :  1672  (dbu)
[05/04 15:35:33   1578s] (I)       GCell row height    :  1672  (dbu)
[05/04 15:35:33   1578s] (I)       GCell width         :  1672  (dbu)
[05/04 15:35:33   1578s] (I)       GCell height        :  1672  (dbu)
[05/04 15:35:33   1578s] (I)       Grid                :   491   443    10
[05/04 15:35:33   1578s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/04 15:35:33   1578s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/04 15:35:33   1578s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/04 15:35:33   1578s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/04 15:35:33   1578s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/04 15:35:33   1578s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/04 15:35:33   1578s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/04 15:35:33   1578s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/04 15:35:33   1578s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/04 15:35:33   1578s] (I)       Total num of tracks :     0  5394  2434  2697  1216  1348   608   674   304   168
[05/04 15:35:33   1578s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/04 15:35:33   1578s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/04 15:35:33   1578s] (I)       --------------------------------------------------------
[05/04 15:35:33   1578s] 
[05/04 15:35:33   1578s] [NR-eGR] ============ Routing rule table ============
[05/04 15:35:33   1578s] [NR-eGR] Rule id: 0  Nets: 49805 
[05/04 15:35:33   1578s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/04 15:35:33   1578s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:35:33   1578s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:35:33   1578s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:35:33   1578s] [NR-eGR] Rule id: 1  Nets: 0 
[05/04 15:35:33   1578s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/04 15:35:33   1578s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/04 15:35:33   1578s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/04 15:35:33   1578s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:35:33   1578s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[05/04 15:35:33   1578s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/04 15:35:33   1578s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/04 15:35:33   1578s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:35:33   1578s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/04 15:35:33   1578s] [NR-eGR] ========================================
[05/04 15:35:33   1578s] [NR-eGR] 
[05/04 15:35:33   1578s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/04 15:35:33   1578s] (I)       blocked tracks on layer2 : = 1002989 / 2389542 (41.97%)
[05/04 15:35:33   1578s] (I)       blocked tracks on layer3 : = 475585 / 1195094 (39.79%)
[05/04 15:35:33   1578s] (I)       blocked tracks on layer4 : = 501940 / 1194771 (42.01%)
[05/04 15:35:33   1578s] (I)       blocked tracks on layer5 : = 246092 / 597056 (41.22%)
[05/04 15:35:33   1578s] (I)       blocked tracks on layer6 : = 20446 / 597164 (3.42%)
[05/04 15:35:33   1578s] (I)       blocked tracks on layer7 : = 28461 / 298528 (9.53%)
[05/04 15:35:33   1578s] (I)       blocked tracks on layer8 : = 25092 / 298582 (8.40%)
[05/04 15:35:33   1578s] (I)       blocked tracks on layer9 : = 0 / 149264 (0.00%)
[05/04 15:35:33   1578s] (I)       blocked tracks on layer10 : = 0 / 74424 (0.00%)
[05/04 15:35:33   1578s] (I)       After initializing earlyGlobalRoute syMemory usage = 2464.1 MB
[05/04 15:35:33   1578s] (I)       Finished Loading and Dumping File ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:33   1578s] (I)       Started Global Routing ( Curr Mem: 2464.15 MB )
[05/04 15:35:33   1578s] (I)       ============= Initialization =============
[05/04 15:35:33   1578s] (I)       totalPins=176455  totalGlobalPin=172946 (98.01%)
[05/04 15:35:33   1578s] (I)       Started Build MST ( Curr Mem: 2464.15 MB )
[05/04 15:35:33   1578s] (I)       Generate topology with single threads
[05/04 15:35:34   1578s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       total 2D Cap : 4559493 = (1494409 H, 3065084 V)
[05/04 15:35:34   1578s] [NR-eGR] Layer group 1: route 49805 net(s) in layer range [2, 10]
[05/04 15:35:34   1578s] (I)       ============  Phase 1a Route ============
[05/04 15:35:34   1578s] (I)       Started Phase 1a ( Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:35:34   1578s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Usage: 565069 = (276326 H, 288743 V) = (18.49% H, 9.42% V) = (4.620e+05um H, 4.828e+05um V)
[05/04 15:35:34   1578s] (I)       
[05/04 15:35:34   1578s] (I)       ============  Phase 1b Route ============
[05/04 15:35:34   1578s] (I)       Started Phase 1b ( Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Usage: 565396 = (276478 H, 288918 V) = (18.50% H, 9.43% V) = (4.623e+05um H, 4.831e+05um V)
[05/04 15:35:34   1578s] (I)       
[05/04 15:35:34   1578s] (I)       earlyGlobalRoute overflow of layer group 1: 0.81% H + 0.17% V. EstWL: 9.453421e+05um
[05/04 15:35:34   1578s] (I)       Congestion metric : 0.81%H 0.17%V, 0.99%HV
[05/04 15:35:34   1578s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/04 15:35:34   1578s] (I)       ============  Phase 1c Route ============
[05/04 15:35:34   1578s] (I)       Started Phase 1c ( Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Level2 Grid: 99 x 89
[05/04 15:35:34   1578s] (I)       Started Two Level Routing ( Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Finished Phase 1c ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Usage: 565778 = (276505 H, 289273 V) = (18.50% H, 9.44% V) = (4.623e+05um H, 4.837e+05um V)
[05/04 15:35:34   1578s] (I)       
[05/04 15:35:34   1578s] (I)       ============  Phase 1d Route ============
[05/04 15:35:34   1578s] (I)       Started Phase 1d ( Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Usage: 565813 = (276508 H, 289305 V) = (18.50% H, 9.44% V) = (4.623e+05um H, 4.837e+05um V)
[05/04 15:35:34   1578s] (I)       
[05/04 15:35:34   1578s] (I)       ============  Phase 1e Route ============
[05/04 15:35:34   1578s] (I)       Started Phase 1e ( Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1578s] (I)       Usage: 565813 = (276508 H, 289305 V) = (18.50% H, 9.44% V) = (4.623e+05um H, 4.837e+05um V)
[05/04 15:35:34   1578s] (I)       
[05/04 15:35:34   1578s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.59% H + 0.11% V. EstWL: 9.460393e+05um
[05/04 15:35:34   1578s] [NR-eGR] 
[05/04 15:35:34   1579s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1579s] (I)       Running layer assignment with 1 threads
[05/04 15:35:34   1579s] (I)       Finished Phase 1l ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1579s] (I)       ============  Phase 1l Route ============
[05/04 15:35:34   1579s] (I)       
[05/04 15:35:34   1579s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:35:34   1579s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:35:34   1579s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:35:34   1579s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[05/04 15:35:34   1579s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:35:34   1579s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:35:34   1579s] [NR-eGR]      M2  (2)       202( 0.15%)        14( 0.01%)        21( 0.02%)        17( 0.01%)   ( 0.19%) 
[05/04 15:35:34   1579s] [NR-eGR]      M3  (3)      1477( 1.10%)       204( 0.15%)        36( 0.03%)         0( 0.00%)   ( 1.28%) 
[05/04 15:35:34   1579s] [NR-eGR]      M4  (4)        75( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[05/04 15:35:34   1579s] [NR-eGR]      M5  (5)       452( 0.34%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.34%) 
[05/04 15:35:34   1579s] [NR-eGR]      M6  (6)        74( 0.03%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/04 15:35:34   1579s] [NR-eGR]      M7  (7)       527( 0.26%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[05/04 15:35:34   1579s] [NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:35:34   1579s] [NR-eGR]      M9  (9)        72( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[05/04 15:35:34   1579s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:35:34   1579s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:35:34   1579s] [NR-eGR] Total             2881( 0.21%)       222( 0.02%)        57( 0.00%)        17( 0.00%)   ( 0.23%) 
[05/04 15:35:34   1579s] [NR-eGR] 
[05/04 15:35:34   1579s] (I)       Finished Global Routing ( CPU: 1.01 sec, Real: 1.01 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1579s] (I)       total 2D Cap : 4581759 = (1501946 H, 3079813 V)
[05/04 15:35:34   1579s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.46% H + 0.03% V
[05/04 15:35:34   1579s] [NR-eGR] Overflow after earlyGlobalRoute 0.52% H + 0.06% V
[05/04 15:35:34   1579s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.62 sec, Real: 1.62 sec, Curr Mem: 2464.15 MB )
[05/04 15:35:34   1579s] OPERPROF: Starting HotSpotCal at level 1, MEM:2464.1M
[05/04 15:35:34   1579s] [hotspot] +------------+---------------+---------------+
[05/04 15:35:34   1579s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:35:34   1579s] [hotspot] +------------+---------------+---------------+
[05/04 15:35:35   1579s] [hotspot] | normalized |          2.10 |          5.77 |
[05/04 15:35:35   1579s] [hotspot] +------------+---------------+---------------+
[05/04 15:35:35   1579s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.10, normalized total congestion hotspot area = 5.77 (area is in unit of 4 std-cell row bins)
[05/04 15:35:35   1579s] [hotspot] max/total 2.10/5.77, big hotspot (>10) total 0.00
[05/04 15:35:35   1579s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:35:35   1579s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:35:35   1579s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:35:35   1579s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:35:35   1579s] [hotspot] |  1  |   200.64    93.63   227.39   120.38 |        2.10   |
[05/04 15:35:35   1579s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:35:35   1579s] [hotspot] |  2  |   267.52    93.63   294.27   120.38 |        1.57   |
[05/04 15:35:35   1579s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:35:35   1579s] [hotspot] |  3  |    93.63    93.63   120.38   120.38 |        0.79   |
[05/04 15:35:35   1579s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:35:35   1579s] [hotspot] |  4  |   227.39    93.63   254.14   120.38 |        0.79   |
[05/04 15:35:35   1579s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:35:35   1579s] [hotspot] |  5  |   120.38    93.63   147.14   120.38 |        0.26   |
[05/04 15:35:35   1579s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:35:35   1579s] Top 5 hotspots total area: 5.51
[05/04 15:35:35   1579s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.025, MEM:2464.1M
[05/04 15:35:35   1579s] Reported timing to dir ./timingReports
[05/04 15:35:35   1580s] **optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 1877.3M, totSessionCpu=0:26:20 **
[05/04 15:35:35   1580s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2362.2M
[05/04 15:35:35   1580s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.180, REAL:0.183, MEM:2362.2M
[05/04 15:35:35   1580s] 
[05/04 15:35:36   1580s] End AAE Lib Interpolated Model. (MEM=2362.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:35:36   1580s] **INFO: Starting Blocking QThread with 1 CPU
[05/04 15:35:36   1580s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/04 15:35:36   1580s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[05/04 15:35:36   1580s] Starting delay calculation for Hold views
[05/04 15:35:36   1580s] #################################################################################
[05/04 15:35:36   1580s] # Design Stage: PreRoute
[05/04 15:35:36   1580s] # Design Name: ORCA_TOP
[05/04 15:35:36   1580s] # Design Mode: 28nm
[05/04 15:35:36   1580s] # Analysis Mode: MMMC OCV 
[05/04 15:35:36   1580s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:35:36   1580s] # Signoff Settings: SI Off 
[05/04 15:35:36   1580s] #################################################################################
[05/04 15:35:36   1580s] AAE_INFO: 1 threads acquired from CTE.
[05/04 15:35:36   1580s] Calculate late delays in OCV mode...
[05/04 15:35:36   1580s] Calculate early delays in OCV mode...
[05/04 15:35:36   1580s] Calculate late delays in OCV mode...
[05/04 15:35:36   1580s] Calculate early delays in OCV mode...
[05/04 15:35:36   1580s] Topological Sorting (REAL = 0:00:00.0, MEM = 13.5M, InitMEM = 6.2M)
[05/04 15:35:36   1580s] Start delay calculation (fullDC) (1 T). (MEM=13.4609)
[05/04 15:35:36   1580s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/04 15:35:36   1580s] End AAE Lib Interpolated Model. (MEM=33.4688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:35:36   1580s] Total number of fetched objects 55212
[05/04 15:35:36   1580s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[05/04 15:35:36   1580s] End delay calculation. (MEM=0 CPU=0:00:11.3 REAL=0:00:12.0)
[05/04 15:35:36   1580s] End delay calculation (fullDC). (MEM=0 CPU=0:00:15.6 REAL=0:00:16.0)
[05/04 15:35:36   1580s] *** CDM Built up (cpu=0:00:15.9  real=0:00:16.0  mem= 0.0M) ***
[05/04 15:35:36   1580s] *** Done Building Timing Graph (cpu=0:00:19.4 real=0:00:19.0 totSessionCpu=0:00:48.2 mem=0.0M)
[05/04 15:35:36   1580s] *** QThread HoldRpt [finish] : cpu/real = 0:00:23.1/0:00:23.0 (1.0), mem = 0.0M
[05/04 15:35:36   1580s] 
[05/04 15:35:36   1580s] =============================================================================================
[05/04 15:35:36   1580s]  Step TAT Report for QThreadWorker #1
[05/04 15:35:36   1580s] =============================================================================================
[05/04 15:35:36   1580s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:35:36   1580s] ---------------------------------------------------------------------------------------------
[05/04 15:35:36   1580s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:35:36   1580s] [ TimingUpdate           ]      1   0:00:03.3  (  14.4 % )     0:00:19.3 /  0:00:19.4    1.0
[05/04 15:35:36   1580s] [ FullDelayCalc          ]      1   0:00:16.0  (  69.4 % )     0:00:16.0 /  0:00:16.1    1.0
[05/04 15:35:36   1580s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:35:36   1580s] [ GenerateReports        ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/04 15:35:36   1580s] [ ReportAnalysisSummary  ]      2   0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:35:36   1580s] [ MISC                   ]          0:00:02.8  (  12.1 % )     0:00:02.8 /  0:00:02.8    1.0
[05/04 15:35:36   1580s] ---------------------------------------------------------------------------------------------
[05/04 15:35:36   1580s]  QThreadWorker #1 TOTAL             0:00:23.0  ( 100.0 % )     0:00:23.0 /  0:00:23.1    1.0
[05/04 15:35:36   1580s] ---------------------------------------------------------------------------------------------
[05/04 15:35:36   1580s] 
[05/04 15:35:59   1602s]  
_______________________________________________________________________
[05/04 15:35:59   1602s] Starting delay calculation for Setup views
[05/04 15:35:59   1603s] #################################################################################
[05/04 15:35:59   1603s] # Design Stage: PreRoute
[05/04 15:35:59   1603s] # Design Name: ORCA_TOP
[05/04 15:35:59   1603s] # Design Mode: 28nm
[05/04 15:35:59   1603s] # Analysis Mode: MMMC OCV 
[05/04 15:35:59   1603s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:35:59   1603s] # Signoff Settings: SI Off 
[05/04 15:35:59   1603s] #################################################################################
[05/04 15:36:02   1605s] Calculate early delays in OCV mode...
[05/04 15:36:02   1605s] Calculate late delays in OCV mode...
[05/04 15:36:02   1605s] Calculate early delays in OCV mode...
[05/04 15:36:02   1605s] Calculate late delays in OCV mode...
[05/04 15:36:02   1605s] Topological Sorting (REAL = 0:00:00.0, MEM = 2378.5M, InitMEM = 2371.2M)
[05/04 15:36:02   1605s] Start delay calculation (fullDC) (1 T). (MEM=2378.47)
[05/04 15:36:02   1606s] End AAE Lib Interpolated Model. (MEM=2398.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:36:17   1621s] Total number of fetched objects 55212
[05/04 15:36:18   1622s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[05/04 15:36:18   1622s] End delay calculation. (MEM=2446.17 CPU=0:00:12.0 REAL=0:00:12.0)
[05/04 15:36:18   1622s] End delay calculation (fullDC). (MEM=2446.17 CPU=0:00:16.1 REAL=0:00:16.0)
[05/04 15:36:18   1622s] *** CDM Built up (cpu=0:00:19.0  real=0:00:19.0  mem= 2446.2M) ***
[05/04 15:36:21   1625s] *** Done Building Timing Graph (cpu=0:00:22.5 real=0:00:22.0 totSessionCpu=0:27:05 mem=2446.2M)
[05/04 15:36:28   1630s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 
Hold  views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.318  | -0.030  | -0.318  |  0.226  | -0.021  |  0.219  |  1.294  |
|           TNS (ns):| -0.525  | -0.158  | -0.318  |  0.000  | -0.049  |  0.000  |  0.000  |
|    Violating Paths:|   24    |   18    |    1    |    0    |    5    |    0    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.057  |  0.002  |  0.155  | -0.011  | -0.000  |  0.121  | -0.057  |
|           TNS (ns):| -0.132  |  0.000  |  0.000  | -0.037  |  0.000  |  0.000  | -0.095  |
|    Violating Paths:|   10    |    0    |    0    |    7    |    1    |    0    |    2    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.837%
Routing Overflow: 0.52% H and 0.06% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:50.9, REAL=0:00:53.0, MEM=2408.2M
[05/04 15:36:28   1630s] **optDesign ... cpu = 0:02:12, real = 0:02:15, mem = 2014.5M, totSessionCpu=0:27:11 **
[05/04 15:36:28   1630s] Deleting Cell Server ...
[05/04 15:36:28   1630s] *** Finished optDesign ***
[05/04 15:36:28   1630s] 
[05/04 15:36:28   1630s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:02:08 real=  0:02:12)
[05/04 15:36:28   1630s] Info: pop threads available for lower-level modules during optimization.
[05/04 15:36:28   1630s] Info: Destroy the CCOpt slew target map.
[05/04 15:36:28   1630s] clean pInstBBox. size 0
[05/04 15:36:28   1631s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/04 15:36:28   1631s] All LLGs are deleted
[05/04 15:36:28   1631s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2408.2M
[05/04 15:36:28   1631s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2399.4M
[05/04 15:36:28   1631s] 
[05/04 15:36:28   1631s] =============================================================================================
[05/04 15:36:28   1631s]  Final TAT Report for optDesign
[05/04 15:36:28   1631s] =============================================================================================
[05/04 15:36:28   1631s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:36:28   1631s] ---------------------------------------------------------------------------------------------
[05/04 15:36:28   1631s] [ HoldOpt                ]      1   0:00:11.9  (   8.9 % )     0:01:11.2 /  0:01:09.7    1.0
[05/04 15:36:28   1631s] [ ViewPruning            ]      3   0:00:01.8  (   1.3 % )     0:00:01.8 /  0:00:01.8    1.0
[05/04 15:36:28   1631s] [ RefinePlace            ]      1   0:00:05.3  (   4.0 % )     0:00:05.3 /  0:00:05.3    1.0
[05/04 15:36:28   1631s] [ TimingUpdate           ]      7   0:00:06.8  (   5.1 % )     0:00:42.6 /  0:00:42.8    1.0
[05/04 15:36:28   1631s] [ FullDelayCalc          ]      2   0:00:35.8  (  26.9 % )     0:00:35.8 /  0:00:36.0    1.0
[05/04 15:36:28   1631s] [ QThreadMaster          ]      2   0:00:51.0  (  38.4 % )     0:00:51.0 /  0:00:48.3    0.9
[05/04 15:36:28   1631s] [ OptSummaryReport       ]      5   0:00:01.2  (   0.9 % )     0:00:57.6 /  0:00:55.4    1.0
[05/04 15:36:28   1631s] [ TimingReport           ]      5   0:00:02.9  (   2.2 % )     0:00:02.9 /  0:00:02.9    1.0
[05/04 15:36:28   1631s] [ DrvReport              ]      2   0:00:08.0  (   6.0 % )     0:00:08.0 /  0:00:06.7    0.8
[05/04 15:36:28   1631s] [ GenerateReports        ]      1   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    0.9
[05/04 15:36:28   1631s] [ MISC                   ]          0:00:07.9  (   5.9 % )     0:00:07.9 /  0:00:07.8    1.0
[05/04 15:36:28   1631s] ---------------------------------------------------------------------------------------------
[05/04 15:36:28   1631s]  optDesign TOTAL                    0:02:13.0  ( 100.0 % )     0:02:13.0 /  0:02:09.2    1.0
[05/04 15:36:28   1631s] ---------------------------------------------------------------------------------------------
[05/04 15:36:28   1631s] 
[05/04 15:36:28   1631s] <CMD> report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_skew_groups.rpt
[05/04 15:36:28   1631s] Clock tree timing engine global stage delay update for worst_corner:setup.early...
[05/04 15:36:29   1631s] End AAE Lib Interpolated Model. (MEM=2399.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:36:29   1631s] Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/04 15:36:29   1632s] Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/04 15:36:29   1632s] Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:36:30   1632s] Clock tree timing engine global stage delay update for best_corner:hold.early...
[05/04 15:36:30   1632s] Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:36:30   1632s] Clock tree timing engine global stage delay update for best_corner:hold.late...
[05/04 15:36:30   1633s] Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:36:31   1633s] <CMD> report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_clock_trees.rpt
[05/04 15:36:31   1633s] Clock tree timing engine global stage delay update for worst_corner:setup.early...
[05/04 15:36:31   1633s] End AAE Lib Interpolated Model. (MEM=2437.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:36:31   1633s] Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/04 15:36:31   1633s] Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/04 15:36:31   1633s] Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:36:31   1633s] Clock tree timing engine global stage delay update for best_corner:hold.early...
[05/04 15:36:31   1633s] Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:36:31   1633s] Clock tree timing engine global stage delay update for best_corner:hold.late...
[05/04 15:36:31   1634s] Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/04 15:36:32   1634s] <CMD> timeDesign -postCTS -prefix postcts -outDir ../reports/ORCA_TOP.innovus -expandedViews
[05/04 15:36:32   1634s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2331.5M
[05/04 15:36:32   1634s] All LLGs are deleted
[05/04 15:36:32   1634s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2331.5M
[05/04 15:36:32   1634s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2331.5M
[05/04 15:36:32   1634s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2331.5M
[05/04 15:36:32   1634s] Start to check current routing status for nets...
[05/04 15:36:32   1634s] All nets are already routed correctly.
[05/04 15:36:32   1634s] End to check current routing status for nets (mem=2331.5M)
[05/04 15:36:32   1635s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2331.6M
[05/04 15:36:32   1635s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2331.6M
[05/04 15:36:33   1635s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2341.6M
[05/04 15:36:33   1635s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.083, MEM:2341.6M
[05/04 15:36:33   1635s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2341.6M
[05/04 15:36:33   1635s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2341.6M
[05/04 15:36:33   1635s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.290, REAL:0.291, MEM:2341.6M
[05/04 15:36:33   1635s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.330, REAL:0.329, MEM:2341.6M
[05/04 15:36:33   1635s] 
[05/04 15:36:33   1635s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2341.6M
[05/04 15:36:33   1635s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.004, MEM:2331.6M
[05/04 15:36:44   1645s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.318  | -0.030  | -0.318  |  0.226  | -0.021  |  0.219  |  1.294  |
|           TNS (ns):| -0.525  | -0.158  | -0.318  |  0.000  | -0.049  |  0.000  |  0.000  |
|    Violating Paths:|   24    |   18    |    1    |    0    |    5    |    0    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario | -0.318  |  0.170  | -0.318  |  0.590  | -0.021  |  0.235  | 14.548  |
|                    | -0.367  |  0.000  | -0.318  |  0.000  | -0.049  |  0.000  |  0.000  |
|                    |    6    |    0    |    1    |    0    |    5    |    0    |    0    |
|                    |  5986   |  5812   |    8    |   54    |   116   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario | -0.030  | -0.030  |  0.564  |  0.226  | -0.021  |  0.219  |  1.294  |
|                    | -0.206  | -0.158  |  0.000  |  0.000  | -0.049  |  0.000  |  0.000  |
|                    |   23    |   18    |    0    |    0    |    5    |    0    |    0    |
|                    |  9876   |  9640   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.837%
Routing Overflow: 0.52% H and 0.06% V
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
[05/04 15:36:44   1645s] Total CPU time: 11.17 sec
[05/04 15:36:44   1645s] Total Real time: 12.0 sec
[05/04 15:36:44   1645s] Total Memory Usage: 2331.71875 Mbytes
[05/04 15:36:44   1645s] 
[05/04 15:36:44   1645s] =============================================================================================
[05/04 15:36:44   1645s]  Final TAT Report for timeDesign
[05/04 15:36:44   1645s] =============================================================================================
[05/04 15:36:44   1645s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:36:44   1645s] ---------------------------------------------------------------------------------------------
[05/04 15:36:44   1645s] [ TimingUpdate           ]      1   0:00:02.9  (  23.9 % )     0:00:02.9 /  0:00:03.0    1.0
[05/04 15:36:44   1645s] [ OptSummaryReport       ]      1   0:00:00.6  (   5.2 % )     0:00:11.9 /  0:00:10.6    0.9
[05/04 15:36:44   1645s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:01.6 /  0:00:01.6    1.0
[05/04 15:36:44   1645s] [ DrvReport              ]      1   0:00:01.3  (  10.3 % )     0:00:05.7 /  0:00:04.5    0.8
[05/04 15:36:44   1645s] [ GenerateReports        ]      1   0:00:01.0  (   7.8 % )     0:00:01.0 /  0:00:00.9    0.9
[05/04 15:36:44   1645s] [ ReportTranViolation    ]      1   0:00:00.5  (   3.7 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:36:44   1645s] [ ReportCapViolation     ]      1   0:00:01.2  (   9.3 % )     0:00:01.2 /  0:00:01.2    1.0
[05/04 15:36:44   1645s] [ ReportFanoutViolation  ]      1   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:36:44   1645s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:36:44   1645s] [ GenerateDrvReportData  ]      1   0:00:02.5  (  20.6 % )     0:00:02.5 /  0:00:02.5    1.0
[05/04 15:36:44   1645s] [ ReportAnalysisSummary  ]      6   0:00:01.6  (  13.1 % )     0:00:01.6 /  0:00:01.6    1.0
[05/04 15:36:44   1645s] [ MISC                   ]          0:00:00.4  (   3.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:36:44   1645s] ---------------------------------------------------------------------------------------------
[05/04 15:36:44   1645s]  timeDesign TOTAL                   0:00:12.3  ( 100.0 % )     0:00:12.3 /  0:00:11.0    0.9
[05/04 15:36:44   1645s] ---------------------------------------------------------------------------------------------
[05/04 15:36:44   1645s] 
[05/04 15:36:44   1645s] Info: pop threads available for lower-level modules during optimization.
[05/04 15:36:44   1645s] <CMD> timeDesign -postCTS -hold -prefix postcts -outDir ../reports/ORCA_TOP.innovus -expandedViews
[05/04 15:36:45   1646s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2279.7M
[05/04 15:36:45   1646s] All LLGs are deleted
[05/04 15:36:45   1646s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2279.7M
[05/04 15:36:45   1646s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2279.7M
[05/04 15:36:45   1646s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2279.7M
[05/04 15:36:45   1646s] Start to check current routing status for nets...
[05/04 15:36:45   1646s] All nets are already routed correctly.
[05/04 15:36:45   1646s] End to check current routing status for nets (mem=2279.7M)
[05/04 15:36:45   1646s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2279.7M
[05/04 15:36:45   1646s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2279.7M
[05/04 15:36:45   1646s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2289.7M
[05/04 15:36:45   1646s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.080, MEM:2289.7M
[05/04 15:36:45   1646s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2289.7M
[05/04 15:36:45   1646s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2289.7M
[05/04 15:36:46   1646s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.250, REAL:0.258, MEM:2289.7M
[05/04 15:36:46   1646s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.290, REAL:0.295, MEM:2289.7M
[05/04 15:36:46   1646s] 
[05/04 15:36:46   1646s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2289.7M
[05/04 15:36:46   1647s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.004, MEM:2279.7M
[05/04 15:36:46   1647s] Starting delay calculation for Hold views
[05/04 15:36:46   1647s] #################################################################################
[05/04 15:36:46   1647s] # Design Stage: PreRoute
[05/04 15:36:46   1647s] # Design Name: ORCA_TOP
[05/04 15:36:46   1647s] # Design Mode: 28nm
[05/04 15:36:46   1647s] # Analysis Mode: MMMC OCV 
[05/04 15:36:46   1647s] # Parasitics Mode: No SPEF/RCDB
[05/04 15:36:46   1647s] # Signoff Settings: SI Off 
[05/04 15:36:46   1647s] #################################################################################
[05/04 15:36:48   1649s] Calculate late delays in OCV mode...
[05/04 15:36:48   1649s] Calculate early delays in OCV mode...
[05/04 15:36:48   1649s] Calculate late delays in OCV mode...
[05/04 15:36:48   1649s] Calculate early delays in OCV mode...
[05/04 15:36:48   1649s] Topological Sorting (REAL = 0:00:00.0, MEM = 2301.0M, InitMEM = 2293.8M)
[05/04 15:36:48   1649s] Start delay calculation (fullDC) (1 T). (MEM=2301.02)
[05/04 15:36:48   1649s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/04 15:36:48   1649s] End AAE Lib Interpolated Model. (MEM=2321.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:37:03   1664s] Total number of fetched objects 55212
[05/04 15:37:04   1665s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[05/04 15:37:04   1665s] End delay calculation. (MEM=2368.73 CPU=0:00:11.4 REAL=0:00:12.0)
[05/04 15:37:04   1665s] End delay calculation (fullDC). (MEM=2368.73 CPU=0:00:15.7 REAL=0:00:16.0)
[05/04 15:37:04   1665s] *** CDM Built up (cpu=0:00:18.2  real=0:00:18.0  mem= 2368.7M) ***
[05/04 15:37:06   1667s] *** Done Building Timing Graph (cpu=0:00:20.8 real=0:00:20.0 totSessionCpu=0:27:48 mem=2368.7M)
[05/04 15:37:09   1670s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 test_best_scenario func_best_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.057  |  0.002  |  0.155  | -0.011  | -0.000  |  0.121  | -0.057  |
|           TNS (ns):| -0.132  |  0.000  |  0.000  | -0.037  |  0.000  |  0.000  | -0.095  |
|    Violating Paths:|   10    |    0    |    0    |    7    |    1    |    0    |    2    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_best_scenario  | -0.000  |  0.002  |  1.430  |  0.002  | -0.000  |  0.121  |  0.011  |
|                    | -0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    1    |    0    |    0    |    0    |    1    |    0    |    0    |
|                    |  5951   |  5796   |    8    |   41    |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_best_scenario  | -0.057  |  0.002  |  0.155  | -0.011  | -0.000  |  0.121  | -0.057  |
|                    | -0.132  |  0.000  |  0.000  | -0.037  |  0.000  |  0.000  | -0.095  |
|                    |   10    |    0    |    0    |    7    |    1    |    0    |    2    |
|                    |  9883   |  9647   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 44.837%
Routing Overflow: 0.52% H and 0.06% V
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
[05/04 15:37:09   1670s] Total CPU time: 24.89 sec
[05/04 15:37:09   1670s] Total Real time: 25.0 sec
[05/04 15:37:09   1670s] Total Memory Usage: 2275.875 Mbytes
[05/04 15:37:09   1670s] 
[05/04 15:37:09   1670s] =============================================================================================
[05/04 15:37:09   1670s]  Final TAT Report for timeDesign
[05/04 15:37:09   1670s] =============================================================================================
[05/04 15:37:09   1670s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:37:09   1670s] ---------------------------------------------------------------------------------------------
[05/04 15:37:09   1670s] [ TimingUpdate           ]      1   0:00:02.5  (  10.2 % )     0:00:20.7 /  0:00:20.8    1.0
[05/04 15:37:09   1670s] [ FullDelayCalc          ]      1   0:00:18.1  (  73.5 % )     0:00:18.1 /  0:00:18.3    1.0
[05/04 15:37:09   1670s] [ OptSummaryReport       ]      1   0:00:00.6  (   2.4 % )     0:00:23.6 /  0:00:23.6    1.0
[05/04 15:37:09   1670s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:01.6 /  0:00:01.6    1.0
[05/04 15:37:09   1670s] [ GenerateReports        ]      1   0:00:00.7  (   2.8 % )     0:00:00.7 /  0:00:00.6    0.9
[05/04 15:37:09   1670s] [ ReportAnalysisSummary  ]      6   0:00:01.6  (   6.6 % )     0:00:01.6 /  0:00:01.6    1.0
[05/04 15:37:09   1670s] [ MISC                   ]          0:00:01.1  (   4.6 % )     0:00:01.1 /  0:00:01.1    1.0
[05/04 15:37:09   1670s] ---------------------------------------------------------------------------------------------
[05/04 15:37:09   1670s]  timeDesign TOTAL                   0:00:24.7  ( 100.0 % )     0:00:24.7 /  0:00:24.8    1.0
[05/04 15:37:09   1670s] ---------------------------------------------------------------------------------------------
[05/04 15:37:09   1670s] 
[05/04 15:37:09   1670s] <CMD> redirect -tee ../reports/ORCA_TOP.innovus.postcts.density.rpt { reportDensityMap }
[05/04 15:37:10   1671s] <CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.postcts.summary.rpt
[05/04 15:37:10   1671s] Start to collect the design information.
[05/04 15:37:10   1671s] Build netlist information for Cell ORCA_TOP.
[05/04 15:37:10   1671s] Finished collecting the design information.
[05/04 15:37:10   1671s] Generating macro cells used in the design report.
[05/04 15:37:10   1671s] Generating standard cells used in the design report.
[05/04 15:37:10   1671s] Analyze library ... 
[05/04 15:37:10   1671s] Analyze netlist ... 
[05/04 15:37:10   1671s] Generate no-driven nets information report.
[05/04 15:37:10   1671s] Analyze timing ... 
[05/04 15:37:10   1671s] Analyze floorplan/placement ... 
[05/04 15:37:10   1671s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2275.9M
[05/04 15:37:10   1671s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2275.9M
[05/04 15:37:10   1671s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2284.7M
[05/04 15:37:10   1671s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.079, MEM:2284.7M
[05/04 15:37:10   1671s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.240, REAL:0.252, MEM:2284.7M
[05/04 15:37:10   1671s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.280, REAL:0.279, MEM:2284.7M
[05/04 15:37:10   1671s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2284.7M
[05/04 15:37:10   1671s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:2275.9M
[05/04 15:37:10   1671s] Analysis Routing ...
[05/04 15:37:10   1671s] Report saved in file ../reports/ORCA_TOP.innovus.postcts.summary.rpt.
[05/04 15:37:10   1671s] <CMD> saveDesign ORCA_TOP_postcts.innovus
[05/04 15:37:10   1671s] #% Begin save design ... (date=05/04 15:37:10, mem=1842.7M)
[05/04 15:37:10   1671s] % Begin Save ccopt configuration ... (date=05/04 15:37:10, mem=1842.7M)
[05/04 15:37:11   1672s] % End Save ccopt configuration ... (date=05/04 15:37:11, total cpu=0:00:00.2, real=0:00:01.0, peak res=1843.3M, current mem=1843.3M)
[05/04 15:37:11   1672s] % Begin Save netlist data ... (date=05/04 15:37:11, mem=1843.3M)
[05/04 15:37:11   1672s] Writing Binary DB to ORCA_TOP_postcts.innovus.dat/ORCA_TOP.v.bin in single-threaded mode...
[05/04 15:37:11   1672s] % End Save netlist data ... (date=05/04 15:37:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1843.3M, current mem=1843.3M)
[05/04 15:37:11   1672s] Saving congestion map file ORCA_TOP_postcts.innovus.dat/ORCA_TOP.route.congmap.gz ...
[05/04 15:37:12   1672s] % Begin Save AAE data ... (date=05/04 15:37:12, mem=1844.3M)
[05/04 15:37:12   1672s] Saving AAE Data ...
[05/04 15:37:12   1672s] % End Save AAE data ... (date=05/04 15:37:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1844.3M, current mem=1844.3M)
[05/04 15:37:14   1674s] % Begin Save clock tree data ... (date=05/04 15:37:14, mem=1844.3M)
[05/04 15:37:14   1674s] % End Save clock tree data ... (date=05/04 15:37:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1844.3M, current mem=1844.3M)
[05/04 15:37:14   1674s] Saving preference file ORCA_TOP_postcts.innovus.dat/gui.pref.tcl ...
[05/04 15:37:14   1674s] Saving mode setting ...
[05/04 15:37:14   1674s] Saving global file ...
[05/04 15:37:14   1674s] % Begin Save floorplan data ... (date=05/04 15:37:14, mem=1844.4M)
[05/04 15:37:14   1674s] Saving floorplan file ...
[05/04 15:37:14   1674s] % End Save floorplan data ... (date=05/04 15:37:14, total cpu=0:00:00.2, real=0:00:00.0, peak res=1844.4M, current mem=1844.4M)
[05/04 15:37:14   1674s] Saving PG file ORCA_TOP_postcts.innovus.dat/ORCA_TOP.pg.gz
[05/04 15:37:15   1674s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2275.9M) ***
[05/04 15:37:15   1674s] Saving Drc markers ...
[05/04 15:37:15   1674s] ... No Drc file written since there is no markers found.
[05/04 15:37:15   1674s] % Begin Save placement data ... (date=05/04 15:37:15, mem=1844.4M)
[05/04 15:37:15   1674s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/04 15:37:15   1674s] Save Adaptive View Pruing View Names to Binary file
[05/04 15:37:15   1674s] func_worst_scenario
[05/04 15:37:15   1674s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2278.9M) ***
[05/04 15:37:15   1674s] % End Save placement data ... (date=05/04 15:37:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1844.4M, current mem=1844.4M)
[05/04 15:37:15   1674s] % Begin Save routing data ... (date=05/04 15:37:15, mem=1844.4M)
[05/04 15:37:15   1674s] Saving route file ...
[05/04 15:37:16   1675s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2275.9M) ***
[05/04 15:37:16   1675s] % End Save routing data ... (date=05/04 15:37:16, total cpu=0:00:00.6, real=0:00:01.0, peak res=1844.6M, current mem=1844.6M)
[05/04 15:37:16   1675s] Saving SCANDEF file ...
[05/04 15:37:16   1675s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 15:37:16   1675s] Summary for sequential cells identification: 
[05/04 15:37:16   1675s]   Identified SBFF number: 126
[05/04 15:37:16   1675s]   Identified MBFF number: 0
[05/04 15:37:16   1675s]   Identified SB Latch number: 0
[05/04 15:37:16   1675s]   Identified MB Latch number: 0
[05/04 15:37:16   1675s]   Not identified SBFF number: 180
[05/04 15:37:16   1675s]   Not identified MBFF number: 0
[05/04 15:37:16   1675s]   Not identified SB Latch number: 0
[05/04 15:37:16   1675s]   Not identified MB Latch number: 0
[05/04 15:37:16   1675s]   Number of sequential cells which are not FFs: 78
[05/04 15:37:16   1675s]  Visiting view : test_worst_scenario
[05/04 15:37:16   1675s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:37:16   1675s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:37:16   1675s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:37:16   1675s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:37:16   1675s]  Visiting view : func_worst_scenario
[05/04 15:37:16   1675s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 15:37:16   1675s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 15:37:16   1675s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 15:37:16   1675s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 15:37:16   1675s]  Visiting view : test_best_scenario
[05/04 15:37:16   1675s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:37:16   1675s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:37:16   1675s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:37:16   1675s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:37:16   1675s]  Visiting view : func_best_scenario
[05/04 15:37:16   1675s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:37:16   1675s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:37:16   1675s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 15:37:16   1675s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 15:37:16   1675s]  Setting StdDelay to 10.90
[05/04 15:37:16   1675s] Creating Cell Server, finished. 
[05/04 15:37:16   1675s] 
[05/04 15:37:16   1675s] *** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
[05/04 15:37:16   1675s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/04 15:37:16   1675s] Start applying DEF ordered sections ...
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_8_" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_3_" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_11_" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_15_" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_9_" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_13_" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_98" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/04 15:37:16   1675s] Type 'man IMPSC-1138' for more detail.
[05/04 15:37:16   1675s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/04 15:37:16   1675s] To increase the message display limit, refer to the product command reference manual.
[05/04 15:37:16   1675s] Successfully applied all DEF ordered sections.
[05/04 15:37:16   1675s] *** Scan Sanity Check Summary:
[05/04 15:37:16   1675s] *** 5 scan chains passed sanity check.
[05/04 15:37:16   1675s] Saving property file ORCA_TOP_postcts.innovus.dat/ORCA_TOP.prop
[05/04 15:37:16   1675s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2403.9M) ***
[05/04 15:37:16   1676s] #Saving pin access data to file ORCA_TOP_postcts.innovus.dat/ORCA_TOP.apa ...
[05/04 15:37:17   1676s] #
[05/04 15:37:17   1676s] Saving rc congestion map ORCA_TOP_postcts.innovus.dat/ORCA_TOP.congmap.gz ...
[05/04 15:37:17   1676s] Saving power intent database ...
[05/04 15:37:17   1676s] % Begin Save power constraints data ... (date=05/04 15:37:17, mem=1848.1M)
[05/04 15:37:17   1676s] % End Save power constraints data ... (date=05/04 15:37:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1848.1M, current mem=1848.1M)
[05/04 15:37:20   1677s] Generated self-contained design ORCA_TOP_postcts.innovus.dat
[05/04 15:37:20   1677s] #% End save design ... (date=05/04 15:37:20, total cpu=0:00:06.1, real=0:00:10.0, peak res=1848.5M, current mem=1848.5M)
[05/04 15:37:20   1677s] 
[05/04 15:37:20   1677s] *** Summary of all messages that are not suppressed in this session:
[05/04 15:37:20   1677s] Severity  ID               Count  Summary                                  
[05/04 15:37:20   1677s] WARNING   IMPSC-1138          73  In scan chain "%s" DEF ordered section, ...
[05/04 15:37:20   1677s] *** Message Summary: 73 warning(s), 0 error(s)
[05/04 15:37:20   1677s] 
[05/04 15:44:29   1777s] <CMD> fit
[05/04 15:44:33   1778s] <CMD> setLayerPreference node_layer -isVisible 0
[05/04 16:09:08   2117s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[05/04 16:11:03   2143s] <CMD> report_clocks 
[05/04 17:34:43   3242s] <CMD> report_clocks 
[05/04 17:39:07   3298s] <CMD> report_ccopt_clock_tree_structure
[05/04 17:39:07   3298s] Clock tree PCI_CLK:
[05/04 17:39:07   3298s]  Total FF: 394
[05/04 17:39:07   3298s]  Max Level: 7
[05/04 17:39:07   3298s]    (L1) port pclk
[05/04 17:39:07   3298s]    \_  (L2) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00490/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]    |   \_  (L3) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00491/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |       \_  (L4) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00492/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |           \_  (L5) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00493/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |               \_  (L6) occ_int2/U_clk_control_i_2/CTS_ccl_a_buf_00357/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]    |                   \_ ... (8 sinks omitted)
[05/04 17:39:07   3298s]    \_  (L2) occ_int2/fast_clk_2_clkgt/u_icg/CLK -> GCLK (CGLNPRX2_LVT)
[05/04 17:39:07   3298s]        \_  (L3) occ_int2/U1/A1 -> Y (AO21X1_LVT)
[05/04 17:39:07   3298s]            \_  (L4) I_CLOCKING/CTS_ccl_a_buf_00018/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]            |   \_  (L5) I_CLOCKING/CTS_cdb_buf_00539/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]            |       \_  (L6) I_CLOCKING/CTS_ccl_a_buf_00015/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |           \_ ... (2 sinks omitted)
[05/04 17:39:07   3298s]            \_  (L4) I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]                \_  (L5) I_PCI_TOP/CTS_cid_buf_00445/A -> Y (NBUFFX16_LVT)
[05/04 17:39:07   3298s]                    \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00006/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00008/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00010/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00012/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                        \_ ... (84 sinks omitted)
[05/04 17:39:07   3298s] 
[05/04 17:39:07   3298s] Clock tree SDRAM_CLK:
[05/04 17:39:07   3298s]  Total FF: 2926
[05/04 17:39:07   3298s]  Max Level: 9
[05/04 17:39:07   3298s]    (L1) port sdram_clk
[05/04 17:39:07   3298s]    \_  (L2) occ_int2/U_clk_control_i_1/CTS_ccl_a_buf_00354/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |   \_  (L3) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00485/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |       \_  (L4) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00486/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |           \_  (L5) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00487/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |               \_  (L6) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00488/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |                   \_  (L7) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00489/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |                       \_  (L8) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00484/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |                           \_ ... (8 sinks omitted)
[05/04 17:39:07   3298s]    \_  (L2) occ_int2/fast_clk_1_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
[05/04 17:39:07   3298s]        \_  (L3) occ_int2/U2/A1 -> Y (AO21X2_LVT)
[05/04 17:39:07   3298s]            \_  (L4) CTS_ccl_a_buf_00224/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |   \_  (L5) CTS_ccl_a_buf_00221/A -> Y (NBUFFX8_LVT)
[05/04 17:39:07   3298s]            |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00024/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00021/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_csf_buf_00386/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]            |       |       \_  (L8) CTS_ccl_a_buf_00030/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |           \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_csf_buf_00387/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]            |       |       \_  (L8) CTS_ccl_a_buf_00027/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |           \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00036/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00033/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00039/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00051/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00066/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_csf_buf_00375/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]            |       |       \_  (L8) CTS_ccl_a_buf_00063/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |           \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00048/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00078/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_csf_buf_00369/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]            |       |       \_  (L8) CTS_ccl_a_buf_00081/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |           \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00096/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00087/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00105/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00084/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00069/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00108/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00111/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00093/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00114/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00045/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00102/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_csf_buf_00363/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]            |       |       \_  (L8) CTS_ccl_a_buf_00099/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |           \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13033/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00072/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13034/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00090/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13035/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00042/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13036/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00075/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13037/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_csf_buf_00377/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]            |       |       \_  (L8) CTS_ccl_a_buf_00057/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |           \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13038/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00060/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13039/A1 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) CTS_ccl_a_buf_00054/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U55/A -> Y (IBUFFX16_LVT)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13033/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13034/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13035/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13036/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13037/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13038/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13039/A3 -> Y (AO22X1_HVT)
[05/04 17:39:07   3298s]            |       |       \_ ... (1 fanout omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) U194/A -> Y (IBUFFX16_LVT)
[05/04 17:39:07   3298s]            |           \_ ... (1 sinks omitted)
[05/04 17:39:07   3298s]            \_  (L4) CTS_ccl_buf_00215/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]            |   \_  (L5) CTS_ccl_a_buf_00213/A -> Y (NBUFFX16_LVT)
[05/04 17:39:07   3298s]            |       \_  (L6) CTS_ccl_a_buf_00210/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (73 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/CTS_ccl_a_buf_00208/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |           \_ ... (93 sinks omitted)
[05/04 17:39:07   3298s]            \_  (L4) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]            |   \_  (L5) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00159/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00130/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (98 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00132/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (98 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00134/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (81 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00136/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (97 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00138/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (85 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00140/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (99 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00142/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00144/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00146/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (90 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00148/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00150/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (97 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00152/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00154/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |       |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00156/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |           \_ ... (98 sinks omitted)
[05/04 17:39:07   3298s]            \_  (L4) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK -> GCLK (CGLNPRX2_LVT)
[05/04 17:39:07   3298s]                \_  (L5) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00204/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00175/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00177/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (91 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00179/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (90 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00181/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (91 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00183/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (97 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00185/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00187/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00189/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00191/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00193/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (96 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00195/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00197/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00199/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                    |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00201/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                        \_ ... (78 sinks omitted)
[05/04 17:39:07   3298s] 
[05/04 17:39:07   3298s] Clock tree SYS_2x_CLK:
[05/04 17:39:07   3298s]  Total FF: 205
[05/04 17:39:07   3298s]  Max Level: 12
[05/04 17:39:07   3298s]    (L1) port sys_2x_clk
[05/04 17:39:07   3298s]    \_  (L2) I_CLOCKING/sys_clk_in_reg/CLK (generator input) (SDFFX1_LVT)
[05/04 17:39:07   3298s]    |   (L2) I_CLOCKING/sys_clk_in_reg/Q (generated clock tree SYS_CLK) (SDFFX1_LVT)
[05/04 17:39:07   3298s]    |   \_ ... (1 fanout in clock tree SYS_CLK omitted)
[05/04 17:39:07   3298s]    \_  (L2) occ_int2/CTS_ccl_a_buf_00351/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]        \_  (L3) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00497/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |   \_  (L4) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00498/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |       \_  (L5) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00499/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |           \_  (L6) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00500/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |               \_  (L7) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00501/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |                   \_  (L8) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00502/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |                       \_  (L9) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00503/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |                           \_  (L10) occ_int2/U_clk_control_i_0/CTS_ccl_a_buf_00348/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]        |                               \_ ... (8 sinks omitted)
[05/04 17:39:07   3298s]        \_  (L3) occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00494/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]            \_  (L4) occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00495/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]                \_  (L5) occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00496/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]                    \_  (L6) occ_int2/fast_clk_0_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
[05/04 17:39:07   3298s]                        \_  (L7) occ_int2/U3/A1 -> Y (AO21X1_LVT)
[05/04 17:39:07   3298s]                            \_  (L8) I_CLOCKING/CTS_ccl_a_buf_00238/A -> Y (NBUFFX8_LVT)
[05/04 17:39:07   3298s]                            |   \_  (L9) I_CLOCKING/CTS_cdb_buf_00538/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]                            |       \_  (L10) I_CLOCKING/CTS_ccl_a_buf_00235/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]                            |           \_ ... (2 sinks omitted)
[05/04 17:39:07   3298s]                            \_  (L7) port I_RISC_CORE/clk
[05/04 17:39:07   3298s]                                \_  (L8) I_RISC_CORE/ls_in_0_clk/A -> Y (LSUPX4_LVT)
[05/04 17:39:07   3298s]                                    \_  (L9) I_RISC_CORE/CTS_ccl_a_buf_00232/A -> Y (NBUFFX16_LVT)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/CTS_ccl_a_buf_00229/A -> Y (NBUFFX8_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (15 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (17 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (16 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (16 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (4 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (8 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:39:07   3298s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]                                    |       \_ ... (5 sinks omitted)
[05/04 17:39:07   3298s]                                    \_  (L9) I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
[05/04 17:39:07   3298s]                                        \_ ... (32 sinks omitted)
[05/04 17:39:07   3298s] 
[05/04 17:39:07   3298s] Clock tree ate_clk:
[05/04 17:39:07   3298s]  Total FF: 16
[05/04 17:39:07   3298s]  Max Level: 10
[05/04 17:39:07   3298s]    (L1) port ate_clk
[05/04 17:39:07   3298s]    \_  (L2) CTS_ccl_a_buf_00339/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]    |   \_  (L3) CTS_ccl_a_buf_00336/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |   |   \_  (L4) CTS_ccl_a_buf_00333/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |   |   |   \_  (L5) CTS_cfo_buf_00465/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |   |   |   |   \_  (L6) CTS_cdb_buf_00513/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |   |   |   |       \_  (L7) CTS_cdb_buf_00514/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |   |   |   |           \_  (L8) CTS_cdb_buf_00515/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |   |   |   |               \_  (L9) CTS_ccl_a_buf_00330/A -> Y (NBUFFX4_LVT)
[05/04 17:39:07   3298s]    |   |   |   |                   \_ ... (4 sinks omitted)
[05/04 17:39:07   3298s]    |   |   |   \_  (L5) occ_int2/slow_clk_0_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
[05/04 17:39:07   3298s]    |   |   |       \_  (L6) occ_int2/U3/A3 -> Y (AO21X1_LVT)
[05/04 17:39:07   3298s]    |   |   |       |   \_ ... (2 fanout omitted)
[05/04 17:39:07   3298s]    |   |   |       \_  (L6) snps_clk_chain_1/CTS_ccl_a_buf_00244/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |   |   |           \_  (L7) snps_clk_chain_1/CTS_cdb_buf_00522/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |   |   |               \_  (L8) snps_clk_chain_1/CTS_ccl_a_buf_00241/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |   |   |                   \_ ... (6 sinks omitted)
[05/04 17:39:07   3298s]    |   |   \_  (L4) CTS_cfo_buf_00467/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]    |   |       \_  (L5) occ_int2/slow_clk_2_clkgt/u_icg/CLK -> GCLK (CGLNPRX2_LVT)
[05/04 17:39:07   3298s]    |   |           \_  (L6) occ_int2/U1/A3 -> Y (AO21X1_LVT)
[05/04 17:39:07   3298s]    |   |               \_ ... (2 fanout omitted)
[05/04 17:39:07   3298s]    |   \_  (L3) occ_int2/slow_clk_1_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
[05/04 17:39:07   3298s]    |       \_  (L4) occ_int2/U2/A3 -> Y (AO21X2_LVT)
[05/04 17:39:07   3298s]    |           \_ ... (4 fanout omitted)
[05/04 17:39:07   3298s]    \_  (L2) I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
[05/04 17:39:07   3298s]        \_  (L3) I_CLOCKING/CTS_ccl_a_buf_00327/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            \_  (L4) I_CLOCKING/occ_int1/U1/A3 -> Y (AO21X2_LVT)
[05/04 17:39:07   3298s]            |   \_  (L5) CTS_cdb_buf_00545/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]            |   |   \_  (L6) CTS_ccl_a_buf_00316/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |   |       \_  (L7) CTS_ccl_a_buf_00311/A -> Y (NBUFFX16_LVT)
[05/04 17:39:07   3298s]            |   |       |   \_  (L8) CTS_cpc_drv_buf_00574/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |   |       |   |   \_ ... (25 sinks omitted)
[05/04 17:39:07   3298s]            |   |       |   \_  (L8) I_PARSER/CTS_cpc_drv_buf_00575/A -> Y (NBUFFX8_LVT)
[05/04 17:39:07   3298s]            |   |       |       \_ ... (19 sinks omitted)
[05/04 17:39:07   3298s]            |   |       \_  (L7) CTS_ccl_a_buf_00313/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |   |       |   \_ ... (70 sinks omitted)
[05/04 17:39:07   3298s]            |   |       \_  (L7) I_CONTEXT_MEM/CTS_ccl_a_buf_00309/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |   |       |   \_ ... (32 sinks omitted)
[05/04 17:39:07   3298s]            |   |       \_  (L7) I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]            |   |       |   \_ ... (6 sinks omitted)
[05/04 17:39:07   3298s]            |   |       \_  (L7) I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]            |   |           \_ ... (6 sinks omitted)
[05/04 17:39:07   3298s]            |   \_  (L5) I_BLENDER_0/clk_gate_rem_green_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]            |   |   \_  (L6) I_BLENDER_0/CTS_ccl_a_buf_00271/A -> Y (NBUFFX16_LVT)
[05/04 17:39:07   3298s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00254/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |   |       |   \_ ... (99 sinks omitted)
[05/04 17:39:07   3298s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00256/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |   |       |   \_ ... (87 sinks omitted)
[05/04 17:39:07   3298s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00258/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |   |       |   \_ ... (94 sinks omitted)
[05/04 17:39:07   3298s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00260/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |   |       |   \_ ... (85 sinks omitted)
[05/04 17:39:07   3298s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00262/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |   |       |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00264/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |   |       |   \_ ... (99 sinks omitted)
[05/04 17:39:07   3298s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00266/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |   |       |   \_ ... (74 sinks omitted)
[05/04 17:39:07   3298s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00268/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |   |           \_ ... (95 sinks omitted)
[05/04 17:39:07   3298s]            |   \_  (L5) I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:39:07   3298s]            |       \_  (L6) I_BLENDER_1/CTS_ccl_a_buf_00301/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00282/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |           |   \_ ... (94 sinks omitted)
[05/04 17:39:07   3298s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00284/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |           |   \_ ... (93 sinks omitted)
[05/04 17:39:07   3298s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00286/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |           |   \_ ... (95 sinks omitted)
[05/04 17:39:07   3298s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00288/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |           |   \_ ... (90 sinks omitted)
[05/04 17:39:07   3298s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00290/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |           |   \_ ... (90 sinks omitted)
[05/04 17:39:07   3298s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00292/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |           |   \_ ... (100 sinks omitted)
[05/04 17:39:07   3298s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00294/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |           |   \_ ... (90 sinks omitted)
[05/04 17:39:07   3298s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00296/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |           |   \_ ... (92 sinks omitted)
[05/04 17:39:07   3298s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00298/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]            |               \_ ... (81 sinks omitted)
[05/04 17:39:07   3298s]            \_  (L4) I_CLOCKING/snps_clk_chain_0/CTS_ccl_a_buf_00322/A -> Y (NBUFFX16_LVT)
[05/04 17:39:07   3298s]                \_  (L5) I_CLOCKING/snps_clk_chain_0/CTS_cdb_buf_00505/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]                    \_  (L6) I_CLOCKING/snps_clk_chain_0/CTS_cdb_buf_00506/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]                        \_  (L7) I_CLOCKING/snps_clk_chain_0/CTS_ccl_a_buf_00319/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]                            \_ ... (2 sinks omitted)
[05/04 17:39:07   3298s] 
[05/04 17:39:07   3298s] Generated clock tree SYS_CLK:
[05/04 17:39:07   3298s]  Total FF: 1724
[05/04 17:39:07   3298s]  Max Level: 10
[05/04 17:39:07   3298s]    (L1) I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT)
[05/04 17:39:07   3298s]    \_  (L2) I_CLOCKING/occ_int1/CTS_cdb_buf_00504/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        \_  (L3) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00516/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |   \_  (L4) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00517/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |       \_  (L5) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00518/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |           \_  (L6) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00519/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |               \_  (L7) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00520/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |                   \_  (L8) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00521/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |                       \_  (L9) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_ccl_a_buf_00345/A -> Y (NBUFFX2_LVT)
[05/04 17:39:07   3298s]        |                           \_ ... (8 sinks omitted)
[05/04 17:39:07   3298s]        \_  (L3) I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK -> GCLK (CGLNPRX2_LVT)
[05/04 17:39:07   3298s]            \_  (L4) I_CLOCKING/occ_int1/CTS_ccl_a_buf_00342/A -> Y (NBUFFX32_LVT)
[05/04 17:39:07   3298s]                \_  (L5) I_CLOCKING/occ_int1/U1/A1 -> Y (AO21X2_LVT)
[05/04 17:39:07   3298s]                    \_ ... (3 fanout omitted)
[05/04 17:39:07   3298s] 
[05/04 17:43:39   3357s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[05/04 17:44:01   3361s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[05/04 17:52:54   3476s] <CMD> ctd_win -id ctd_window
[05/04 17:52:54   3476s] Deleting Cell Server ...
[05/04 17:52:54   3476s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:52:54   3476s] Summary for sequential cells identification: 
[05/04 17:52:54   3476s]   Identified SBFF number: 126
[05/04 17:52:54   3476s]   Identified MBFF number: 0
[05/04 17:52:54   3476s]   Identified SB Latch number: 0
[05/04 17:52:54   3476s]   Identified MB Latch number: 0
[05/04 17:52:54   3476s]   Not identified SBFF number: 180
[05/04 17:52:54   3476s]   Not identified MBFF number: 0
[05/04 17:52:54   3476s]   Not identified SB Latch number: 0
[05/04 17:52:54   3476s]   Not identified MB Latch number: 0
[05/04 17:52:54   3476s]   Number of sequential cells which are not FFs: 78
[05/04 17:52:54   3476s]  Visiting view : test_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : test_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Setting StdDelay to 10.90
[05/04 17:52:54   3476s] Creating Cell Server, finished. 
[05/04 17:52:54   3476s] 
[05/04 17:52:54   3476s] Deleting Cell Server ...
[05/04 17:52:54   3476s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:52:54   3476s] Summary for sequential cells identification: 
[05/04 17:52:54   3476s]   Identified SBFF number: 126
[05/04 17:52:54   3476s]   Identified MBFF number: 0
[05/04 17:52:54   3476s]   Identified SB Latch number: 0
[05/04 17:52:54   3476s]   Identified MB Latch number: 0
[05/04 17:52:54   3476s]   Not identified SBFF number: 180
[05/04 17:52:54   3476s]   Not identified MBFF number: 0
[05/04 17:52:54   3476s]   Not identified SB Latch number: 0
[05/04 17:52:54   3476s]   Not identified MB Latch number: 0
[05/04 17:52:54   3476s]   Number of sequential cells which are not FFs: 78
[05/04 17:52:54   3476s]  Visiting view : test_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : test_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Setting StdDelay to 10.90
[05/04 17:52:54   3476s] Creating Cell Server, finished. 
[05/04 17:52:54   3476s] 
[05/04 17:52:54   3476s] Deleting Cell Server ...
[05/04 17:52:54   3476s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:52:54   3476s] Summary for sequential cells identification: 
[05/04 17:52:54   3476s]   Identified SBFF number: 126
[05/04 17:52:54   3476s]   Identified MBFF number: 0
[05/04 17:52:54   3476s]   Identified SB Latch number: 0
[05/04 17:52:54   3476s]   Identified MB Latch number: 0
[05/04 17:52:54   3476s]   Not identified SBFF number: 180
[05/04 17:52:54   3476s]   Not identified MBFF number: 0
[05/04 17:52:54   3476s]   Not identified SB Latch number: 0
[05/04 17:52:54   3476s]   Not identified MB Latch number: 0
[05/04 17:52:54   3476s]   Number of sequential cells which are not FFs: 78
[05/04 17:52:54   3476s]  Visiting view : test_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : test_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Setting StdDelay to 10.90
[05/04 17:52:54   3476s] Creating Cell Server, finished. 
[05/04 17:52:54   3476s] 
[05/04 17:52:54   3476s] Deleting Cell Server ...
[05/04 17:52:54   3476s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:52:54   3476s] Summary for sequential cells identification: 
[05/04 17:52:54   3476s]   Identified SBFF number: 126
[05/04 17:52:54   3476s]   Identified MBFF number: 0
[05/04 17:52:54   3476s]   Identified SB Latch number: 0
[05/04 17:52:54   3476s]   Identified MB Latch number: 0
[05/04 17:52:54   3476s]   Not identified SBFF number: 180
[05/04 17:52:54   3476s]   Not identified MBFF number: 0
[05/04 17:52:54   3476s]   Not identified SB Latch number: 0
[05/04 17:52:54   3476s]   Not identified MB Latch number: 0
[05/04 17:52:54   3476s]   Number of sequential cells which are not FFs: 78
[05/04 17:52:54   3476s]  Visiting view : test_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : test_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Setting StdDelay to 10.90
[05/04 17:52:54   3476s] Creating Cell Server, finished. 
[05/04 17:52:54   3476s] 
[05/04 17:52:54   3476s] Deleting Cell Server ...
[05/04 17:52:54   3476s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:52:54   3476s] Summary for sequential cells identification: 
[05/04 17:52:54   3476s]   Identified SBFF number: 126
[05/04 17:52:54   3476s]   Identified MBFF number: 0
[05/04 17:52:54   3476s]   Identified SB Latch number: 0
[05/04 17:52:54   3476s]   Identified MB Latch number: 0
[05/04 17:52:54   3476s]   Not identified SBFF number: 180
[05/04 17:52:54   3476s]   Not identified MBFF number: 0
[05/04 17:52:54   3476s]   Not identified SB Latch number: 0
[05/04 17:52:54   3476s]   Not identified MB Latch number: 0
[05/04 17:52:54   3476s]   Number of sequential cells which are not FFs: 78
[05/04 17:52:54   3476s]  Visiting view : test_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : test_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Setting StdDelay to 10.90
[05/04 17:52:54   3476s] Creating Cell Server, finished. 
[05/04 17:52:54   3476s] 
[05/04 17:52:54   3476s] Deleting Cell Server ...
[05/04 17:52:54   3476s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:52:54   3476s] Summary for sequential cells identification: 
[05/04 17:52:54   3476s]   Identified SBFF number: 126
[05/04 17:52:54   3476s]   Identified MBFF number: 0
[05/04 17:52:54   3476s]   Identified SB Latch number: 0
[05/04 17:52:54   3476s]   Identified MB Latch number: 0
[05/04 17:52:54   3476s]   Not identified SBFF number: 180
[05/04 17:52:54   3476s]   Not identified MBFF number: 0
[05/04 17:52:54   3476s]   Not identified SB Latch number: 0
[05/04 17:52:54   3476s]   Not identified MB Latch number: 0
[05/04 17:52:54   3476s]   Number of sequential cells which are not FFs: 78
[05/04 17:52:54   3476s]  Visiting view : test_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : test_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Setting StdDelay to 10.90
[05/04 17:52:54   3476s] Creating Cell Server, finished. 
[05/04 17:52:54   3476s] 
[05/04 17:52:54   3476s] Deleting Cell Server ...
[05/04 17:52:54   3476s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:52:54   3476s] Summary for sequential cells identification: 
[05/04 17:52:54   3476s]   Identified SBFF number: 126
[05/04 17:52:54   3476s]   Identified MBFF number: 0
[05/04 17:52:54   3476s]   Identified SB Latch number: 0
[05/04 17:52:54   3476s]   Identified MB Latch number: 0
[05/04 17:52:54   3476s]   Not identified SBFF number: 180
[05/04 17:52:54   3476s]   Not identified MBFF number: 0
[05/04 17:52:54   3476s]   Not identified SB Latch number: 0
[05/04 17:52:54   3476s]   Not identified MB Latch number: 0
[05/04 17:52:54   3476s]   Number of sequential cells which are not FFs: 78
[05/04 17:52:54   3476s]  Visiting view : test_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : test_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Setting StdDelay to 10.90
[05/04 17:52:54   3476s] Creating Cell Server, finished. 
[05/04 17:52:54   3476s] 
[05/04 17:52:54   3476s] Deleting Cell Server ...
[05/04 17:52:54   3476s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:52:54   3476s] Summary for sequential cells identification: 
[05/04 17:52:54   3476s]   Identified SBFF number: 126
[05/04 17:52:54   3476s]   Identified MBFF number: 0
[05/04 17:52:54   3476s]   Identified SB Latch number: 0
[05/04 17:52:54   3476s]   Identified MB Latch number: 0
[05/04 17:52:54   3476s]   Not identified SBFF number: 180
[05/04 17:52:54   3476s]   Not identified MBFF number: 0
[05/04 17:52:54   3476s]   Not identified SB Latch number: 0
[05/04 17:52:54   3476s]   Not identified MB Latch number: 0
[05/04 17:52:54   3476s]   Number of sequential cells which are not FFs: 78
[05/04 17:52:54   3476s]  Visiting view : test_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_worst_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : test_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Visiting view : func_best_scenario
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/04 17:52:54   3476s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/04 17:52:54   3476s]  Setting StdDelay to 10.90
[05/04 17:52:54   3476s] Creating Cell Server, finished. 
[05/04 17:52:54   3476s] 
[05/04 17:52:54   3476s] Deleting Cell Server ...
[05/04 17:55:57   3519s] invalid command name "report_clock_tree_structure"
[05/04 17:56:25   3525s] <CMD> ctd_win -id ctd_window
[05/04 17:56:42   3530s] <CMD> report_ccopt_clock_tree_structure
[05/04 17:56:42   3530s] Clock tree PCI_CLK:
[05/04 17:56:42   3530s]  Total FF: 394
[05/04 17:56:42   3530s]  Max Level: 7
[05/04 17:56:42   3530s]    (L1) port pclk
[05/04 17:56:42   3530s]    \_  (L2) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00490/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]    |   \_  (L3) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00491/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |       \_  (L4) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00492/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |           \_  (L5) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00493/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |               \_  (L6) occ_int2/U_clk_control_i_2/CTS_ccl_a_buf_00357/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]    |                   \_ ... (8 sinks omitted)
[05/04 17:56:42   3530s]    \_  (L2) occ_int2/fast_clk_2_clkgt/u_icg/CLK -> GCLK (CGLNPRX2_LVT)
[05/04 17:56:42   3530s]        \_  (L3) occ_int2/U1/A1 -> Y (AO21X1_LVT)
[05/04 17:56:42   3530s]            \_  (L4) I_CLOCKING/CTS_ccl_a_buf_00018/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]            |   \_  (L5) I_CLOCKING/CTS_cdb_buf_00539/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]            |       \_  (L6) I_CLOCKING/CTS_ccl_a_buf_00015/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |           \_ ... (2 sinks omitted)
[05/04 17:56:42   3530s]            \_  (L4) I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]                \_  (L5) I_PCI_TOP/CTS_cid_buf_00445/A -> Y (NBUFFX16_LVT)
[05/04 17:56:42   3530s]                    \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00006/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00008/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00010/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00012/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                        \_ ... (84 sinks omitted)
[05/04 17:56:42   3530s] 
[05/04 17:56:42   3530s] Clock tree SDRAM_CLK:
[05/04 17:56:42   3530s]  Total FF: 2926
[05/04 17:56:42   3530s]  Max Level: 9
[05/04 17:56:42   3530s]    (L1) port sdram_clk
[05/04 17:56:42   3530s]    \_  (L2) occ_int2/U_clk_control_i_1/CTS_ccl_a_buf_00354/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |   \_  (L3) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00485/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |       \_  (L4) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00486/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |           \_  (L5) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00487/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |               \_  (L6) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00488/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |                   \_  (L7) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00489/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |                       \_  (L8) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00484/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |                           \_ ... (8 sinks omitted)
[05/04 17:56:42   3530s]    \_  (L2) occ_int2/fast_clk_1_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
[05/04 17:56:42   3530s]        \_  (L3) occ_int2/U2/A1 -> Y (AO21X2_LVT)
[05/04 17:56:42   3530s]            \_  (L4) CTS_ccl_a_buf_00224/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |   \_  (L5) CTS_ccl_a_buf_00221/A -> Y (NBUFFX8_LVT)
[05/04 17:56:42   3530s]            |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00024/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00021/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_csf_buf_00386/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]            |       |       \_  (L8) CTS_ccl_a_buf_00030/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |           \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_csf_buf_00387/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]            |       |       \_  (L8) CTS_ccl_a_buf_00027/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |           \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00036/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00033/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00039/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00051/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00066/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_csf_buf_00375/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]            |       |       \_  (L8) CTS_ccl_a_buf_00063/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |           \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00048/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00078/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_csf_buf_00369/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]            |       |       \_  (L8) CTS_ccl_a_buf_00081/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |           \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00096/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00087/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00105/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00084/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00069/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00108/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00111/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00093/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00114/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00045/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00102/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_csf_buf_00363/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]            |       |       \_  (L8) CTS_ccl_a_buf_00099/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |           \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13033/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00072/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13034/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00090/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13035/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00042/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13036/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00075/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13037/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_csf_buf_00377/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]            |       |       \_  (L8) CTS_ccl_a_buf_00057/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |           \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13038/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00060/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13039/A1 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) CTS_ccl_a_buf_00054/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U55/A -> Y (IBUFFX16_LVT)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13033/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13034/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13035/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13036/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13037/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13038/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |   |   \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13039/A3 -> Y (AO22X1_HVT)
[05/04 17:56:42   3530s]            |       |       \_ ... (1 fanout omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) U194/A -> Y (IBUFFX16_LVT)
[05/04 17:56:42   3530s]            |           \_ ... (1 sinks omitted)
[05/04 17:56:42   3530s]            \_  (L4) CTS_ccl_buf_00215/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]            |   \_  (L5) CTS_ccl_a_buf_00213/A -> Y (NBUFFX16_LVT)
[05/04 17:56:42   3530s]            |       \_  (L6) CTS_ccl_a_buf_00210/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (73 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/CTS_ccl_a_buf_00208/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |           \_ ... (93 sinks omitted)
[05/04 17:56:42   3530s]            \_  (L4) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]            |   \_  (L5) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00159/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00130/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (98 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00132/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (98 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00134/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (81 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00136/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (97 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00138/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (85 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00140/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (99 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00142/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00144/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00146/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (90 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00148/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00150/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (97 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00152/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00154/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |       |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]            |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00156/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |           \_ ... (98 sinks omitted)
[05/04 17:56:42   3530s]            \_  (L4) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK -> GCLK (CGLNPRX2_LVT)
[05/04 17:56:42   3530s]                \_  (L5) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00204/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00175/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00177/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (91 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00179/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (90 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00181/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (91 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00183/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (97 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00185/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00187/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00189/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00191/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00193/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (96 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00195/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00197/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00199/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                    |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]                    \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00201/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                        \_ ... (78 sinks omitted)
[05/04 17:56:42   3530s] 
[05/04 17:56:42   3530s] Clock tree SYS_2x_CLK:
[05/04 17:56:42   3530s]  Total FF: 205
[05/04 17:56:42   3530s]  Max Level: 12
[05/04 17:56:42   3530s]    (L1) port sys_2x_clk
[05/04 17:56:42   3530s]    \_  (L2) I_CLOCKING/sys_clk_in_reg/CLK (generator input) (SDFFX1_LVT)
[05/04 17:56:42   3530s]    |   (L2) I_CLOCKING/sys_clk_in_reg/Q (generated clock tree SYS_CLK) (SDFFX1_LVT)
[05/04 17:56:42   3530s]    |   \_ ... (1 fanout in clock tree SYS_CLK omitted)
[05/04 17:56:42   3530s]    \_  (L2) occ_int2/CTS_ccl_a_buf_00351/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]        \_  (L3) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00497/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |   \_  (L4) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00498/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |       \_  (L5) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00499/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |           \_  (L6) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00500/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |               \_  (L7) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00501/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |                   \_  (L8) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00502/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |                       \_  (L9) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00503/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |                           \_  (L10) occ_int2/U_clk_control_i_0/CTS_ccl_a_buf_00348/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]        |                               \_ ... (8 sinks omitted)
[05/04 17:56:42   3530s]        \_  (L3) occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00494/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]            \_  (L4) occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00495/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]                \_  (L5) occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00496/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]                    \_  (L6) occ_int2/fast_clk_0_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
[05/04 17:56:42   3530s]                        \_  (L7) occ_int2/U3/A1 -> Y (AO21X1_LVT)
[05/04 17:56:42   3530s]                            \_  (L8) I_CLOCKING/CTS_ccl_a_buf_00238/A -> Y (NBUFFX8_LVT)
[05/04 17:56:42   3530s]                            |   \_  (L9) I_CLOCKING/CTS_cdb_buf_00538/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]                            |       \_  (L10) I_CLOCKING/CTS_ccl_a_buf_00235/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]                            |           \_ ... (2 sinks omitted)
[05/04 17:56:42   3530s]                            \_  (L7) port I_RISC_CORE/clk
[05/04 17:56:42   3530s]                                \_  (L8) I_RISC_CORE/ls_in_0_clk/A -> Y (LSUPX4_LVT)
[05/04 17:56:42   3530s]                                    \_  (L9) I_RISC_CORE/CTS_ccl_a_buf_00232/A -> Y (NBUFFX16_LVT)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/CTS_ccl_a_buf_00229/A -> Y (NBUFFX8_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (15 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (17 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (16 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (16 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (4 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (8 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]                                    |   |   \_ ... (9 sinks omitted)
[05/04 17:56:42   3530s]                                    |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]                                    |       \_ ... (5 sinks omitted)
[05/04 17:56:42   3530s]                                    \_  (L9) I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
[05/04 17:56:42   3530s]                                        \_ ... (32 sinks omitted)
[05/04 17:56:42   3530s] 
[05/04 17:56:42   3530s] Clock tree ate_clk:
[05/04 17:56:42   3530s]  Total FF: 16
[05/04 17:56:42   3530s]  Max Level: 10
[05/04 17:56:42   3530s]    (L1) port ate_clk
[05/04 17:56:42   3530s]    \_  (L2) CTS_ccl_a_buf_00339/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]    |   \_  (L3) CTS_ccl_a_buf_00336/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |   |   \_  (L4) CTS_ccl_a_buf_00333/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |   |   |   \_  (L5) CTS_cfo_buf_00465/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |   |   |   |   \_  (L6) CTS_cdb_buf_00513/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |   |   |   |       \_  (L7) CTS_cdb_buf_00514/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |   |   |   |           \_  (L8) CTS_cdb_buf_00515/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |   |   |   |               \_  (L9) CTS_ccl_a_buf_00330/A -> Y (NBUFFX4_LVT)
[05/04 17:56:42   3530s]    |   |   |   |                   \_ ... (4 sinks omitted)
[05/04 17:56:42   3530s]    |   |   |   \_  (L5) occ_int2/slow_clk_0_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
[05/04 17:56:42   3530s]    |   |   |       \_  (L6) occ_int2/U3/A3 -> Y (AO21X1_LVT)
[05/04 17:56:42   3530s]    |   |   |       |   \_ ... (2 fanout omitted)
[05/04 17:56:42   3530s]    |   |   |       \_  (L6) snps_clk_chain_1/CTS_ccl_a_buf_00244/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |   |   |           \_  (L7) snps_clk_chain_1/CTS_cdb_buf_00522/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |   |   |               \_  (L8) snps_clk_chain_1/CTS_ccl_a_buf_00241/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |   |   |                   \_ ... (6 sinks omitted)
[05/04 17:56:42   3530s]    |   |   \_  (L4) CTS_cfo_buf_00467/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]    |   |       \_  (L5) occ_int2/slow_clk_2_clkgt/u_icg/CLK -> GCLK (CGLNPRX2_LVT)
[05/04 17:56:42   3530s]    |   |           \_  (L6) occ_int2/U1/A3 -> Y (AO21X1_LVT)
[05/04 17:56:42   3530s]    |   |               \_ ... (2 fanout omitted)
[05/04 17:56:42   3530s]    |   \_  (L3) occ_int2/slow_clk_1_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
[05/04 17:56:42   3530s]    |       \_  (L4) occ_int2/U2/A3 -> Y (AO21X2_LVT)
[05/04 17:56:42   3530s]    |           \_ ... (4 fanout omitted)
[05/04 17:56:42   3530s]    \_  (L2) I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
[05/04 17:56:42   3530s]        \_  (L3) I_CLOCKING/CTS_ccl_a_buf_00327/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            \_  (L4) I_CLOCKING/occ_int1/U1/A3 -> Y (AO21X2_LVT)
[05/04 17:56:42   3530s]            |   \_  (L5) CTS_cdb_buf_00545/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]            |   |   \_  (L6) CTS_ccl_a_buf_00316/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |   |       \_  (L7) CTS_ccl_a_buf_00311/A -> Y (NBUFFX16_LVT)
[05/04 17:56:42   3530s]            |   |       |   \_  (L8) CTS_cpc_drv_buf_00574/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |   |       |   |   \_ ... (25 sinks omitted)
[05/04 17:56:42   3530s]            |   |       |   \_  (L8) I_PARSER/CTS_cpc_drv_buf_00575/A -> Y (NBUFFX8_LVT)
[05/04 17:56:42   3530s]            |   |       |       \_ ... (19 sinks omitted)
[05/04 17:56:42   3530s]            |   |       \_  (L7) CTS_ccl_a_buf_00313/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |   |       |   \_ ... (70 sinks omitted)
[05/04 17:56:42   3530s]            |   |       \_  (L7) I_CONTEXT_MEM/CTS_ccl_a_buf_00309/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |   |       |   \_ ... (32 sinks omitted)
[05/04 17:56:42   3530s]            |   |       \_  (L7) I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]            |   |       |   \_ ... (6 sinks omitted)
[05/04 17:56:42   3530s]            |   |       \_  (L7) I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]            |   |           \_ ... (6 sinks omitted)
[05/04 17:56:42   3530s]            |   \_  (L5) I_BLENDER_0/clk_gate_rem_green_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]            |   |   \_  (L6) I_BLENDER_0/CTS_ccl_a_buf_00271/A -> Y (NBUFFX16_LVT)
[05/04 17:56:42   3530s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00254/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |   |       |   \_ ... (99 sinks omitted)
[05/04 17:56:42   3530s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00256/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |   |       |   \_ ... (87 sinks omitted)
[05/04 17:56:42   3530s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00258/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |   |       |   \_ ... (94 sinks omitted)
[05/04 17:56:42   3530s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00260/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |   |       |   \_ ... (85 sinks omitted)
[05/04 17:56:42   3530s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00262/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |   |       |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00264/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |   |       |   \_ ... (99 sinks omitted)
[05/04 17:56:42   3530s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00266/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |   |       |   \_ ... (74 sinks omitted)
[05/04 17:56:42   3530s]            |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00268/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |   |           \_ ... (95 sinks omitted)
[05/04 17:56:42   3530s]            |   \_  (L5) I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
[05/04 17:56:42   3530s]            |       \_  (L6) I_BLENDER_1/CTS_ccl_a_buf_00301/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00282/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |           |   \_ ... (94 sinks omitted)
[05/04 17:56:42   3530s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00284/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |           |   \_ ... (93 sinks omitted)
[05/04 17:56:42   3530s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00286/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |           |   \_ ... (95 sinks omitted)
[05/04 17:56:42   3530s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00288/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |           |   \_ ... (90 sinks omitted)
[05/04 17:56:42   3530s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00290/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |           |   \_ ... (90 sinks omitted)
[05/04 17:56:42   3530s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00292/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |           |   \_ ... (100 sinks omitted)
[05/04 17:56:42   3530s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00294/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |           |   \_ ... (90 sinks omitted)
[05/04 17:56:42   3530s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00296/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |           |   \_ ... (92 sinks omitted)
[05/04 17:56:42   3530s]            |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00298/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]            |               \_ ... (81 sinks omitted)
[05/04 17:56:42   3530s]            \_  (L4) I_CLOCKING/snps_clk_chain_0/CTS_ccl_a_buf_00322/A -> Y (NBUFFX16_LVT)
[05/04 17:56:42   3530s]                \_  (L5) I_CLOCKING/snps_clk_chain_0/CTS_cdb_buf_00505/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]                    \_  (L6) I_CLOCKING/snps_clk_chain_0/CTS_cdb_buf_00506/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]                        \_  (L7) I_CLOCKING/snps_clk_chain_0/CTS_ccl_a_buf_00319/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]                            \_ ... (2 sinks omitted)
[05/04 17:56:42   3530s] 
[05/04 17:56:42   3530s] Generated clock tree SYS_CLK:
[05/04 17:56:42   3530s]  Total FF: 1724
[05/04 17:56:42   3530s]  Max Level: 10
[05/04 17:56:42   3530s]    (L1) I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT)
[05/04 17:56:42   3530s]    \_  (L2) I_CLOCKING/occ_int1/CTS_cdb_buf_00504/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        \_  (L3) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00516/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |   \_  (L4) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00517/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |       \_  (L5) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00518/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |           \_  (L6) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00519/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |               \_  (L7) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00520/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |                   \_  (L8) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00521/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |                       \_  (L9) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_ccl_a_buf_00345/A -> Y (NBUFFX2_LVT)
[05/04 17:56:42   3530s]        |                           \_ ... (8 sinks omitted)
[05/04 17:56:42   3530s]        \_  (L3) I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK -> GCLK (CGLNPRX2_LVT)
[05/04 17:56:42   3530s]            \_  (L4) I_CLOCKING/occ_int1/CTS_ccl_a_buf_00342/A -> Y (NBUFFX32_LVT)
[05/04 17:56:42   3530s]                \_  (L5) I_CLOCKING/occ_int1/U1/A1 -> Y (AO21X2_LVT)
[05/04 17:56:42   3530s]                    \_ ... (3 fanout omitted)
[05/04 17:56:42   3530s] 
[05/04 17:57:41   3543s] <CMD> report_clock_timing -type summary 
[05/04 17:57:42   3543s] #################################################################################
[05/04 17:57:42   3543s] # Design Stage: PreRoute
[05/04 17:57:42   3543s] # Design Name: ORCA_TOP
[05/04 17:57:42   3543s] # Design Mode: 28nm
[05/04 17:57:42   3543s] # Analysis Mode: MMMC OCV 
[05/04 17:57:42   3543s] # Parasitics Mode: No SPEF/RCDB
[05/04 17:57:42   3543s] # Signoff Settings: SI Off 
[05/04 17:57:42   3543s] #################################################################################
[05/04 17:57:44   3545s] Calculate early delays in OCV mode...
[05/04 17:57:44   3545s] Calculate late delays in OCV mode...
[05/04 17:57:44   3545s] Calculate early delays in OCV mode...
[05/04 17:57:44   3545s] Calculate late delays in OCV mode...
[05/04 17:57:44   3545s] Topological Sorting (REAL = 0:00:00.0, MEM = 2349.9M, InitMEM = 2342.7M)
[05/04 17:57:44   3545s] Start delay calculation (fullDC) (1 T). (MEM=2349.95)
[05/04 17:57:44   3545s] *** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
[05/04 17:57:45   3546s] End AAE Lib Interpolated Model. (MEM=2369.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:58:01   3562s] Total number of fetched objects 55212
[05/04 17:58:02   3563s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[05/04 17:58:02   3563s] End delay calculation. (MEM=2449.66 CPU=0:00:12.8 REAL=0:00:13.0)
[05/04 17:58:02   3563s] End delay calculation (fullDC). (MEM=2449.66 CPU=0:00:17.5 REAL=0:00:18.0)
[05/04 17:58:02   3563s] *** CDM Built up (cpu=0:00:20.1  real=0:00:20.0  mem= 2449.7M) ***
[05/04 18:00:04   3593s] <CMD> report_clock_timing -type summary -early 
[05/04 18:00:05   3593s] #################################################################################
[05/04 18:00:05   3593s] # Design Stage: PreRoute
[05/04 18:00:05   3593s] # Design Name: ORCA_TOP
[05/04 18:00:05   3593s] # Design Mode: 28nm
[05/04 18:00:05   3593s] # Analysis Mode: MMMC OCV 
[05/04 18:00:05   3593s] # Parasitics Mode: No SPEF/RCDB
[05/04 18:00:05   3593s] # Signoff Settings: SI Off 
[05/04 18:00:05   3593s] #################################################################################
[05/04 18:00:07   3596s] Calculate late delays in OCV mode...
[05/04 18:00:07   3596s] Calculate early delays in OCV mode...
[05/04 18:00:07   3596s] Calculate late delays in OCV mode...
[05/04 18:00:07   3596s] Calculate early delays in OCV mode...
[05/04 18:00:07   3596s] Topological Sorting (REAL = 0:00:00.0, MEM = 2431.6M, InitMEM = 2431.6M)
[05/04 18:00:07   3596s] Start delay calculation (fullDC) (1 T). (MEM=2431.65)
[05/04 18:00:08   3597s] End AAE Lib Interpolated Model. (MEM=2451.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 18:00:23   3612s] Total number of fetched objects 55212
[05/04 18:00:23   3612s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[05/04 18:00:23   3612s] End delay calculation. (MEM=2451.66 CPU=0:00:11.7 REAL=0:00:11.0)
[05/04 18:00:23   3612s] End delay calculation (fullDC). (MEM=2451.66 CPU=0:00:16.0 REAL=0:00:16.0)
[05/04 18:00:23   3612s] *** CDM Built up (cpu=0:00:18.7  real=0:00:18.0  mem= 2451.7M) ***
[05/04 18:04:55   3675s] <CMD> report_clock_timing -type summary 
[05/04 18:04:56   3676s] #################################################################################
[05/04 18:04:56   3676s] # Design Stage: PreRoute
[05/04 18:04:56   3676s] # Design Name: ORCA_TOP
[05/04 18:04:56   3676s] # Design Mode: 28nm
[05/04 18:04:56   3676s] # Analysis Mode: MMMC OCV 
[05/04 18:04:56   3676s] # Parasitics Mode: No SPEF/RCDB
[05/04 18:04:56   3676s] # Signoff Settings: SI Off 
[05/04 18:04:56   3676s] #################################################################################
[05/04 18:04:58   3678s] Calculate early delays in OCV mode...
[05/04 18:04:58   3678s] Calculate late delays in OCV mode...
[05/04 18:04:58   3678s] Calculate early delays in OCV mode...
[05/04 18:04:58   3678s] Calculate late delays in OCV mode...
[05/04 18:04:58   3678s] Topological Sorting (REAL = 0:00:00.0, MEM = 2431.6M, InitMEM = 2431.6M)
[05/04 18:04:58   3678s] Start delay calculation (fullDC) (1 T). (MEM=2431.65)
[05/04 18:04:59   3679s] End AAE Lib Interpolated Model. (MEM=2451.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 18:05:14   3694s] Total number of fetched objects 55212
[05/04 18:05:14   3694s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[05/04 18:05:14   3694s] End delay calculation. (MEM=2451.66 CPU=0:00:11.8 REAL=0:00:11.0)
[05/04 18:05:14   3694s] End delay calculation (fullDC). (MEM=2451.66 CPU=0:00:16.2 REAL=0:00:16.0)
[05/04 18:05:14   3694s] *** CDM Built up (cpu=0:00:18.7  real=0:00:18.0  mem= 2451.7M) ***
[05/04 18:07:48   3732s] <CMD> report_clock_timing -type summary -early 
[05/04 18:07:49   3733s] #################################################################################
[05/04 18:07:49   3733s] # Design Stage: PreRoute
[05/04 18:07:49   3733s] # Design Name: ORCA_TOP
[05/04 18:07:49   3733s] # Design Mode: 28nm
[05/04 18:07:49   3733s] # Analysis Mode: MMMC OCV 
[05/04 18:07:49   3733s] # Parasitics Mode: No SPEF/RCDB
[05/04 18:07:49   3733s] # Signoff Settings: SI Off 
[05/04 18:07:49   3733s] #################################################################################
[05/04 18:07:51   3735s] Calculate late delays in OCV mode...
[05/04 18:07:51   3735s] Calculate early delays in OCV mode...
[05/04 18:07:51   3735s] Calculate late delays in OCV mode...
[05/04 18:07:51   3735s] Calculate early delays in OCV mode...
[05/04 18:07:51   3735s] Topological Sorting (REAL = 0:00:00.0, MEM = 2431.6M, InitMEM = 2431.6M)
[05/04 18:07:51   3735s] Start delay calculation (fullDC) (1 T). (MEM=2431.65)
[05/04 18:07:52   3736s] End AAE Lib Interpolated Model. (MEM=2451.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 18:08:06   3751s] Total number of fetched objects 55212
[05/04 18:08:07   3751s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[05/04 18:08:07   3751s] End delay calculation. (MEM=2451.66 CPU=0:00:11.5 REAL=0:00:12.0)
[05/04 18:08:07   3751s] End delay calculation (fullDC). (MEM=2451.66 CPU=0:00:15.8 REAL=0:00:16.0)
[05/04 18:08:07   3751s] *** CDM Built up (cpu=0:00:18.5  real=0:00:18.0  mem= 2451.7M) ***
[05/04 18:11:27   3799s] <CMD> report_timing -path_group reg2reg -path_type full_clock -net -early
[05/04 18:12:07   3809s] <CMD> report_timing -path_group reg2reg -path_type full_clock -net 
[05/04 18:12:07   3809s] #################################################################################
[05/04 18:12:07   3809s] # Design Stage: PreRoute
[05/04 18:12:07   3809s] # Design Name: ORCA_TOP
[05/04 18:12:07   3809s] # Design Mode: 28nm
[05/04 18:12:07   3809s] # Analysis Mode: MMMC OCV 
[05/04 18:12:07   3809s] # Parasitics Mode: No SPEF/RCDB
[05/04 18:12:07   3809s] # Signoff Settings: SI Off 
[05/04 18:12:07   3809s] #################################################################################
[05/04 18:12:10   3812s] Calculate early delays in OCV mode...
[05/04 18:12:10   3812s] Calculate late delays in OCV mode...
[05/04 18:12:10   3812s] Calculate early delays in OCV mode...
[05/04 18:12:10   3812s] Calculate late delays in OCV mode...
[05/04 18:12:10   3812s] Topological Sorting (REAL = 0:00:00.0, MEM = 2431.6M, InitMEM = 2431.6M)
[05/04 18:12:10   3812s] Start delay calculation (fullDC) (1 T). (MEM=2431.65)
[05/04 18:12:11   3812s] End AAE Lib Interpolated Model. (MEM=2451.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 18:12:25   3827s] Total number of fetched objects 55212
[05/04 18:12:26   3828s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[05/04 18:12:26   3828s] End delay calculation. (MEM=2451.66 CPU=0:00:11.6 REAL=0:00:12.0)
[05/04 18:12:26   3828s] End delay calculation (fullDC). (MEM=2451.66 CPU=0:00:15.8 REAL=0:00:16.0)
[05/04 18:12:26   3828s] *** CDM Built up (cpu=0:00:18.4  real=0:00:19.0  mem= 2451.7M) ***
[05/04 18:24:01   3989s] <CMD> report_timing -path_group reg2reg -path_type full_clock -net
[05/04 19:25:13   4815s] <CMD> report_timing -path_group reg2reg -path_type full_clock -net -early
[05/04 19:25:13   4815s] #################################################################################
[05/04 19:25:13   4815s] # Design Stage: PreRoute
[05/04 19:25:13   4815s] # Design Name: ORCA_TOP
[05/04 19:25:13   4815s] # Design Mode: 28nm
[05/04 19:25:13   4815s] # Analysis Mode: MMMC OCV 
[05/04 19:25:13   4815s] # Parasitics Mode: No SPEF/RCDB
[05/04 19:25:13   4815s] # Signoff Settings: SI Off 
[05/04 19:25:13   4815s] #################################################################################
[05/04 19:25:16   4818s] Calculate late delays in OCV mode...
[05/04 19:25:16   4818s] Calculate early delays in OCV mode...
[05/04 19:25:16   4818s] Calculate late delays in OCV mode...
[05/04 19:25:16   4818s] Calculate early delays in OCV mode...
[05/04 19:25:16   4818s] Topological Sorting (REAL = 0:00:00.0, MEM = 2429.6M, InitMEM = 2429.6M)
[05/04 19:25:16   4818s] Start delay calculation (fullDC) (1 T). (MEM=2429.65)
[05/04 19:25:16   4818s] End AAE Lib Interpolated Model. (MEM=2449.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 19:25:31   4833s] Total number of fetched objects 55212
[05/04 19:25:32   4834s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[05/04 19:25:32   4834s] End delay calculation. (MEM=2449.66 CPU=0:00:11.5 REAL=0:00:12.0)
[05/04 19:25:32   4834s] End delay calculation (fullDC). (MEM=2449.66 CPU=0:00:15.8 REAL=0:00:16.0)
[05/04 19:25:32   4834s] *** CDM Built up (cpu=0:00:18.5  real=0:00:19.0  mem= 2449.7M) ***
