# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:45 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs[22] \
 outs[23] outs[24] outs[25] outs[26] outs[27] outs[28] outs_valid

.latch       n130 Memory[0][0]  2
.latch       n135 Memory[0][1]  2
.latch       n140 Memory[0][2]  2
.latch       n145 Memory[0][3]  2
.latch       n150 Memory[0][4]  2
.latch       n155 Memory[0][5]  2
.latch       n160 Memory[0][6]  2
.latch       n165 Memory[0][7]  2
.latch       n170 Memory[0][8]  2
.latch       n175 Memory[0][9]  2
.latch       n180 Memory[0][10]  2
.latch       n185 Memory[0][11]  2
.latch       n190 Memory[0][12]  2
.latch       n195 Memory[0][13]  2
.latch       n200 Memory[0][14]  2
.latch       n205 Memory[0][15]  2
.latch       n210 Memory[0][16]  2
.latch       n215 Memory[0][17]  2
.latch       n220 Memory[0][18]  2
.latch       n225 Memory[0][19]  2
.latch       n230 Memory[0][20]  2
.latch       n235 Memory[0][21]  2
.latch       n240 Memory[0][22]  2
.latch       n245 Memory[0][23]  2
.latch       n250 Memory[0][24]  2
.latch       n255 Memory[0][25]  2
.latch       n260 Memory[0][26]  2
.latch       n265 Memory[0][27]  2
.latch       n270 Memory[0][28]  2
.latch       n275 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n156
10 1
.names ins[0] ins_ready new_n157
11 1
.names new_n156 new_n157 n130
00 0
.names Memory[0][1] ins_ready new_n159
10 1
.names ins[1] ins_ready new_n160_1
11 1
.names new_n159 new_n160_1 n135
00 0
.names Memory[0][2] ins_ready new_n162
10 1
.names ins[2] ins_ready new_n163
11 1
.names new_n162 new_n163 n140
00 0
.names Memory[0][3] ins_ready new_n165_1
10 1
.names ins[3] ins_ready new_n166
11 1
.names new_n165_1 new_n166 n145
00 0
.names Memory[0][4] ins_ready new_n168
10 1
.names ins[4] ins_ready new_n169
11 1
.names new_n168 new_n169 n150
00 0
.names Memory[0][5] ins_ready new_n171
10 1
.names ins[5] ins_ready new_n172
11 1
.names new_n171 new_n172 n155
00 0
.names Memory[0][6] ins_ready new_n174
10 1
.names ins[6] ins_ready new_n175_1
11 1
.names new_n174 new_n175_1 n160
00 0
.names Memory[0][7] ins_ready new_n177
10 1
.names ins[7] ins_ready new_n178
11 1
.names new_n177 new_n178 n165
00 0
.names Memory[0][8] ins_ready new_n180_1
10 1
.names ins[8] ins_ready new_n181
11 1
.names new_n180_1 new_n181 n170
00 0
.names Memory[0][9] ins_ready new_n183
10 1
.names ins[9] ins_ready new_n184
11 1
.names new_n183 new_n184 n175
00 0
.names Memory[0][10] ins_ready new_n186
10 1
.names ins[10] ins_ready new_n187
11 1
.names new_n186 new_n187 n180
00 0
.names Memory[0][11] ins_ready new_n189
10 1
.names ins[11] ins_ready new_n190_1
11 1
.names new_n189 new_n190_1 n185
00 0
.names Memory[0][12] ins_ready new_n192
10 1
.names ins[12] ins_ready new_n193
11 1
.names new_n192 new_n193 n190
00 0
.names Memory[0][13] ins_ready new_n195_1
10 1
.names ins[13] ins_ready new_n196
11 1
.names new_n195_1 new_n196 n195
00 0
.names Memory[0][14] ins_ready new_n198
10 1
.names ins[14] ins_ready new_n199
11 1
.names new_n198 new_n199 n200
00 0
.names Memory[0][15] ins_ready new_n201
10 1
.names ins[15] ins_ready new_n202
11 1
.names new_n201 new_n202 n205
00 0
.names Memory[0][16] ins_ready new_n204
10 1
.names ins[16] ins_ready new_n205_1
11 1
.names new_n204 new_n205_1 n210
00 0
.names Memory[0][17] ins_ready new_n207
10 1
.names ins[17] ins_ready new_n208
11 1
.names new_n207 new_n208 n215
00 0
.names Memory[0][18] ins_ready new_n210_1
10 1
.names ins[18] ins_ready new_n211
11 1
.names new_n210_1 new_n211 n220
00 0
.names Memory[0][19] ins_ready new_n213
10 1
.names ins[19] ins_ready new_n214
11 1
.names new_n213 new_n214 n225
00 0
.names Memory[0][20] ins_ready new_n216
10 1
.names ins[20] ins_ready new_n217
11 1
.names new_n216 new_n217 n230
00 0
.names Memory[0][21] ins_ready new_n219
10 1
.names ins[21] ins_ready new_n220_1
11 1
.names new_n219 new_n220_1 n235
00 0
.names Memory[0][22] ins_ready new_n222
10 1
.names ins[22] ins_ready new_n223
11 1
.names new_n222 new_n223 n240
00 0
.names Memory[0][23] ins_ready new_n225_1
10 1
.names ins[23] ins_ready new_n226
11 1
.names new_n225_1 new_n226 n245
00 0
.names Memory[0][24] ins_ready new_n228
10 1
.names ins[24] ins_ready new_n229
11 1
.names new_n228 new_n229 n250
00 0
.names Memory[0][25] ins_ready new_n231
10 1
.names ins[25] ins_ready new_n232
11 1
.names new_n231 new_n232 n255
00 0
.names Memory[0][26] ins_ready new_n234
10 1
.names ins[26] ins_ready new_n235_1
11 1
.names new_n234 new_n235_1 n260
00 0
.names Memory[0][27] ins_ready new_n237
10 1
.names ins[27] ins_ready new_n238
11 1
.names new_n237 new_n238 n265
00 0
.names Memory[0][28] ins_ready new_n240_1
10 1
.names ins[28] ins_ready new_n241
11 1
.names new_n240_1 new_n241 n270
00 0
.names ins_valid ins_ready new_n243
01 1
.names rst new_n243 n275
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names Memory[0][14] outs[14]
1 1
.names Memory[0][15] outs[15]
1 1
.names Memory[0][16] outs[16]
1 1
.names Memory[0][17] outs[17]
1 1
.names Memory[0][18] outs[18]
1 1
.names Memory[0][19] outs[19]
1 1
.names Memory[0][20] outs[20]
1 1
.names Memory[0][21] outs[21]
1 1
.names Memory[0][22] outs[22]
1 1
.names Memory[0][23] outs[23]
1 1
.names Memory[0][24] outs[24]
1 1
.names Memory[0][25] outs[25]
1 1
.names Memory[0][26] outs[26]
1 1
.names Memory[0][27] outs[27]
1 1
.names Memory[0][28] outs[28]
1 1
.names control.valid_reg outs_valid
1 1
.end
