// Seed: 1489170185
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout supply0 id_1;
  assign id_1 = -1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_2 or negedge -1) begin : LABEL_0
    $signed(88);
    ;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_3
  );
endmodule
