module seven_seg(
    input clk,          // 100MHz clock
    input [15:0] data,  // Display lower 16 bits of result
    output reg [3:0] an,
    output reg [6:0] seg
);
    reg [19:0] refresh; 
    always @(posedge clk) refresh <= refresh + 1;
    always @(*) begin
        case(refresh[19:18])
            2'b00: begin an = 4'b1110; hex = data[3:0];   end
            2'b01: begin an = 4'b1101; hex = data[7:4];   end
            2'b10: begin an = 4'b1011; hex = data[11:8];  end
            2'b11: begin an = 4'b0111; hex = data[15:12]; end
        endcase
    end
    reg [3:0] hex;
    always @(*) begin
        case(hex) // Hex-to-7-segment decoder
            4'h0: seg = 7'b1000000; 4'h1: seg = 7'b1111001; 4'h2: seg = 7'b0100100;
            4'h3: seg = 7'b0110000; 4'h4: seg = 7'b0011001; 4'h5: seg = 7'b0010010;
            4'h6: seg = 7'b0000010; 4'h7: seg = 7'b1111000; 4'h8: seg = 7'b0000000;
            4'h9: seg = 7'b0010000; 4'hA: seg = 7'b0001000; 4'hB: seg = 7'b0000011;
            4'hC: seg = 7'b1000110; 4'hD: seg = 7'b0100001; 4'hE: seg = 7'b0000110;
            4'hF: seg = 7'b0001110; default: seg = 7'b1111111;
        endcase
    end
endmodule