
# Messages from "go new"

# Info: Branching solution 'solution.v1' at state 'initial' (PRJ-2)

# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 11.86 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Input file has changed
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
solution file set {$PROJECT_HOME/src/main.cpp} -updated
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 11.58 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 10.91 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 10.67 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 10.37 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Input file has changed
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
solution file set {$PROJECT_HOME/src/main.cpp} -updated
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 9.75 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 9.82 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 10.19 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 9.22 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 8.93 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 8.63 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 8.44 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 8.37 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 7.96 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
Source file analysis completed (CIN-68)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 7.68 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 7.45 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 7.33 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Input file has changed
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
solution file set {$PROJECT_HOME/src/utils.cpp} -updated
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 7.13 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Input file has changed
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
solution file set {$PROJECT_HOME/src/main.cpp} -updated
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 6.86 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 6.63 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 6.74 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 6.32 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 6.14 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
Input file has changed
# Error: go analyze: Failed analyze
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 5.27 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Error: Compilation aborted (CIN-5)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Input file has changed
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go libraries
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-20)
# Error: identifier "cout" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Error: identifier "endl" is undefined (CRD-20)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 5.91 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 5.64 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
go libraries
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 5.39 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
/INPUTFILES/3
go compile
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
solution file add ./src/ntt.cpp
Source file analysis completed (CIN-68)
solution file add ./src/main.cpp
/INPUTFILES/2
solution file add ./src/utils.cpp
# Warning: last line of file ends without a newline (CRD-1)
solution.v1
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
/INPUTFILES/1

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 2455, Real ops = 1105, Vars = 475 (SOL-21)
# Info: Completed transformation 'compile' on solution 'peaseNTT.v29': elapsed time 42.61 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+=<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator>=<20, false>' (CIN-14)
Inlining routine 'operator-=<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Inlining routine 'operator+=<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Optimizing block '/peaseNTT' ... (CIN-4)
Inlining routine 'operator-=<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator+=<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator+=<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'peaseNTT.v29' (SOL-8)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Synthesizing routine 'peaseNTT' (CIN-13)
Found top design routine 'peaseNTT' specified by directive (CIN-52)
Inlining routine 'operator>=<20, false>' (CIN-14)
Inlining routine 'peaseNTT' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult_2_1/peaseNTT.v29/CDesignChecker/design_checker.sh'
Loop '/peaseNTT/core/STAGE_LOOP1' iterated at most 2 times. (LOOP-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Design 'peaseNTT' was read (SOL-1)
Loop '/peaseNTT/core/STAGE_LOOP1' iterated at most 3 times. (LOOP-2)
Loop '/peaseNTT/core/INNER_LOOP4' iterated at most 32 times. (LOOP-2)
Loop '/peaseNTT/core/STAGE_LOOP' iterated at most 3 times. (LOOP-2)
# Info: Running transformation 'compile' on solution 'peaseNTT.v29': elapsed time 26.82 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Loop '/peaseNTT/core/INNER_LOOP1' iterated at most 32 times. (LOOP-2)
Loop '/peaseNTT/core/INNER_LOOP3' iterated at most 32 times. (LOOP-2)
Loop '/peaseNTT/core/INNER_LOOP2' iterated at most 32 times. (LOOP-2)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 2455, Real ops = 1105, Vars = 475 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'peaseNTT.v29': elapsed time 1.02 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'peaseNTT.v29' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 2455, Real ops = 1105, Vars = 475 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'peaseNTT.v29': elapsed time 2.85 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'peaseNTT.v29' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 2465, Real ops = 1105, Vars = 480 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaseNTT.v29': elapsed time 0.55 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Loop '/peaseNTT/core/main' is left rolled. (LOOP-4)
/peaseNTT/xt:rsc/INTERLEAVE 32
directive set /peaseNTT/xt:rsc -INTERLEAVE 32
/peaseNTT/twiddle:rsc/INTERLEAVE 16
directive set /peaseNTT/twiddle:rsc -INTERLEAVE 16
/peaseNTT/xt:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
directive set /peaseNTT/xt:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
/peaseNTT/xt:rsc/BLOCK_SIZE 16
directive set /peaseNTT/xt:rsc -BLOCK_SIZE 16
/peaseNTT/core/yt:rsc/BLOCK_SIZE 16
directive set /peaseNTT/core/yt:rsc -BLOCK_SIZE 16
/peaseNTT/core/yt:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
directive set /peaseNTT/core/yt:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
/peaseNTT/twiddle_h:rsc/INTERLEAVE 16
directive set /peaseNTT/twiddle_h:rsc -INTERLEAVE 16
/peaseNTT/core/yt:rsc/INTERLEAVE 32
directive set /peaseNTT/core/yt:rsc -INTERLEAVE 32
/peaseNTT/core/INNER_LOOP3/PIPELINE_INIT_INTERVAL 1
directive set /peaseNTT/core/INNER_LOOP3 -PIPELINE_INIT_INTERVAL 1
/peaseNTT/core/INNER_LOOP4/PIPELINE_INIT_INTERVAL 1
directive set /peaseNTT/core/INNER_LOOP4 -PIPELINE_INIT_INTERVAL 1
/peaseNTT/core/INNER_LOOP1/PIPELINE_INIT_INTERVAL 1
directive set /peaseNTT/core/INNER_LOOP1 -PIPELINE_INIT_INTERVAL 1
/peaseNTT/core/INNER_LOOP2/PIPELINE_INIT_INTERVAL 1
directive set /peaseNTT/core/INNER_LOOP2 -PIPELINE_INIT_INTERVAL 1
Loop '/peaseNTT/core/INNER_LOOP3' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/STAGE_LOOP1' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/INNER_LOOP4' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'peaseNTT.v29' (SOL-8)
go extract
Loop '/peaseNTT/core/INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/INNER_LOOP1' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 3508, Real ops = 1105, Vars = 833 (SOL-21)
# Info: Completed transformation 'memories' on solution 'peaseNTT.v29': elapsed time 55.46 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Memory Resource '/peaseNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(0)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Resource '/peaseNTT/twiddle_h:rsc' split into 1 x 16 blocks (MEM-11)
Memory Resource '/peaseNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(6)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(5)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(8)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(7)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(2)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(1)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(4)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(3)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(14)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(13)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(15)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(10)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(9)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(12)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(11)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(18)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(17)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(20)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(19)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(16)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(26)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(25)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(28)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(27)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(22)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(21)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(24)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(23)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Resource '/peaseNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
I/O-Port Resource '/peaseNTT/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/peaseNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(30)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(29)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
I/O-Port Resource '/peaseNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/peaseNTT/xt:rsc(1)(31)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(18)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(17)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(20)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(19)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(16)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(26)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(25)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(28)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(27)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(22)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(21)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(24)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(23)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(30)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(29)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(31)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
# Info: Running transformation 'memories' on solution 'peaseNTT.v29': elapsed time 29.60 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Memory Resource '/peaseNTT/xt:rsc(1)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(19)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(18)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(21)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(20)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(15)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(14)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(17)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(16)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(27)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(26)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(29)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(28)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(23)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(22)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(25)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(24)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(31)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(30)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Resource '/peaseNTT/xt:rsc' split into 2 x 32 blocks (MEM-11)
Memory Resource '/peaseNTT/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(19)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(18)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(21)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(20)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(15)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(14)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(17)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(16)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(27)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(26)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(29)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(28)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(23)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(22)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(25)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(24)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(3)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(2)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(5)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(4)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(31)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(30)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(1)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(0)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(11)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(10)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(13)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(12)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(7)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(6)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(9)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(8)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(3)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(2)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(5)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(4)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Resource '/peaseNTT/core/yt:rsc' split into 2 x 32 blocks (MEM-11)
# Info: Starting transformation 'memories' on solution 'peaseNTT.v29' (SOL-8)
Memory Resource '/peaseNTT/core/yt:rsc(0)(1)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(0)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(11)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(10)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(13)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(12)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(7)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(6)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(9)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(8)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
# Info: Completed transformation 'cluster' on solution 'peaseNTT.v29': elapsed time 0.85 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 3508, Real ops = 1105, Vars = 833 (SOL-21)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'peaseNTT.v29' (SOL-8)
# Info: Completed transformation 'architect' on solution 'peaseNTT.v29': elapsed time 36.50 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 5894, Real ops = 1600, Vars = 1538 (SOL-21)
# Info: Running transformation 'architect' on solution 'peaseNTT.v29': elapsed time 23.22 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Starting transformation 'architect' on solution 'peaseNTT.v29' (SOL-8)
Design 'peaseNTT' contains '1600' real operations. (SOL-11)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 5894, Real ops = 1600, Vars = 1538 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'peaseNTT.v29': elapsed time 20.71 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled LOOP '/peaseNTT/core/INNER_LOOP3' (12 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/INNER_LOOP4' (12 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/INNER_LOOP1' (12 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/INNER_LOOP2' (12 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/peaseNTT/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'peaseNTT.v29' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Initial schedule of SEQUENTIAL '/peaseNTT/core': Latency = 439, Area (Datapath, Register, Total) = 163887.18, 0.00, 163887.18 (CRAAS-11)
Prescheduled SEQUENTIAL '/peaseNTT/core' (total length 3852 c-steps) (SCHD-8)
# Info: Final schedule of SEQUENTIAL '/peaseNTT/core': Latency = 449, Area (Datapath, Register, Total) = 143080.19, 0.00, 143080.19 (CRAAS-12)
At least one feasible schedule exists. (CRAAS-9)
Prescheduled LOOP '/peaseNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/STAGE_LOOP1' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/main' (2 c-steps) (SCHD-7)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 47255, Real ops = 3042, Vars = 21625 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 1115.79 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Global signal 'yt:rsc(0)(22).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(22)i' (LIB-3)
Global signal 'yt:rsc(0)(21).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(21)i' (LIB-3)
Global signal 'yt:rsc(0)(22).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(22)i' (LIB-3)
Global signal 'yt:rsc(0)(22).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(22)i' (LIB-3)
Global signal 'yt:rsc(0)(21).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(21)i' (LIB-3)
Global signal 'yt:rsc(0)(21).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(21)i' (LIB-3)
Global signal 'yt:rsc(0)(21).da' added to design 'peaseNTT' for component 'yt:rsc(0)(21)i' (LIB-3)
Global signal 'yt:rsc(0)(21).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(21)i' (LIB-3)
Global signal 'yt:rsc(0)(23).da' added to design 'peaseNTT' for component 'yt:rsc(0)(23)i' (LIB-3)
Global signal 'yt:rsc(0)(23).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(23)i' (LIB-3)
Global signal 'yt:rsc(0)(24).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(24)i' (LIB-3)
Global signal 'yt:rsc(0)(23).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(23)i' (LIB-3)
Global signal 'yt:rsc(0)(22).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(22)i' (LIB-3)
Global signal 'yt:rsc(0)(22).da' added to design 'peaseNTT' for component 'yt:rsc(0)(22)i' (LIB-3)
Global signal 'yt:rsc(0)(23).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(23)i' (LIB-3)
Global signal 'yt:rsc(0)(23).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(23)i' (LIB-3)
Global signal 'yt:rsc(0)(25).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(25)i' (LIB-3)
Global signal 'yt:rsc(0)(25).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(25)i' (LIB-3)
Global signal 'yt:rsc(0)(25).da' added to design 'peaseNTT' for component 'yt:rsc(0)(25)i' (LIB-3)
Global signal 'yt:rsc(0)(25).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(25)i' (LIB-3)
Global signal 'yt:rsc(0)(24).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(24)i' (LIB-3)
Global signal 'yt:rsc(0)(24).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(24)i' (LIB-3)
Global signal 'yt:rsc(0)(24).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(24)i' (LIB-3)
Global signal 'yt:rsc(0)(24).da' added to design 'peaseNTT' for component 'yt:rsc(0)(24)i' (LIB-3)
Global signal 'yt:rsc(0)(26).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(26)i' (LIB-3)
Global signal 'yt:rsc(0)(26).da' added to design 'peaseNTT' for component 'yt:rsc(0)(26)i' (LIB-3)
Global signal 'yt:rsc(0)(27).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(27)i' (LIB-3)
Global signal 'yt:rsc(0)(27).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(27)i' (LIB-3)
Global signal 'yt:rsc(0)(26).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(26)i' (LIB-3)
Global signal 'yt:rsc(0)(25).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(25)i' (LIB-3)
Global signal 'yt:rsc(0)(26).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(26)i' (LIB-3)
Global signal 'yt:rsc(0)(26).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(26)i' (LIB-3)
Global signal 'yt:rsc(0)(15).da' added to design 'peaseNTT' for component 'yt:rsc(0)(15)i' (LIB-3)
Global signal 'yt:rsc(0)(15).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(15)i' (LIB-3)
Global signal 'yt:rsc(0)(16).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(16)i' (LIB-3)
Global signal 'yt:rsc(0)(15).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(15)i' (LIB-3)
Global signal 'yt:rsc(0)(14).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(14)i' (LIB-3)
Global signal 'yt:rsc(0)(14).da' added to design 'peaseNTT' for component 'yt:rsc(0)(14)i' (LIB-3)
Global signal 'yt:rsc(0)(15).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(15)i' (LIB-3)
Global signal 'yt:rsc(0)(15).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(15)i' (LIB-3)
Global signal 'yt:rsc(0)(17).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(17)i' (LIB-3)
Global signal 'yt:rsc(0)(17).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(17)i' (LIB-3)
Global signal 'yt:rsc(0)(17).da' added to design 'peaseNTT' for component 'yt:rsc(0)(17)i' (LIB-3)
Global signal 'yt:rsc(0)(17).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(17)i' (LIB-3)
Global signal 'yt:rsc(0)(16).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(16)i' (LIB-3)
Global signal 'yt:rsc(0)(16).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(16)i' (LIB-3)
Global signal 'yt:rsc(0)(16).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(16)i' (LIB-3)
Global signal 'yt:rsc(0)(16).da' added to design 'peaseNTT' for component 'yt:rsc(0)(16)i' (LIB-3)
Global signal 'yt:rsc(0)(18).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(18)i' (LIB-3)
Global signal 'yt:rsc(0)(18).da' added to design 'peaseNTT' for component 'yt:rsc(0)(18)i' (LIB-3)
Global signal 'yt:rsc(0)(19).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(19)i' (LIB-3)
Global signal 'yt:rsc(0)(19).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(19)i' (LIB-3)
Global signal 'yt:rsc(0)(18).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(18)i' (LIB-3)
Global signal 'yt:rsc(0)(17).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(17)i' (LIB-3)
Global signal 'yt:rsc(0)(18).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(18)i' (LIB-3)
Global signal 'yt:rsc(0)(18).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(18)i' (LIB-3)
Global signal 'yt:rsc(0)(20).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(20)i' (LIB-3)
Global signal 'yt:rsc(0)(20).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(20)i' (LIB-3)
Global signal 'yt:rsc(0)(20).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(20)i' (LIB-3)
Global signal 'yt:rsc(0)(20).da' added to design 'peaseNTT' for component 'yt:rsc(0)(20)i' (LIB-3)
Global signal 'yt:rsc(0)(19).da' added to design 'peaseNTT' for component 'yt:rsc(0)(19)i' (LIB-3)
Global signal 'yt:rsc(0)(19).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(19)i' (LIB-3)
Global signal 'yt:rsc(0)(20).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(20)i' (LIB-3)
Global signal 'yt:rsc(0)(19).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(19)i' (LIB-3)
Global signal 'yt:rsc(0)(9).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(9)i' (LIB-3)
Global signal 'yt:rsc(0)(9).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(9)i' (LIB-3)
Global signal 'yt:rsc(0)(9).da' added to design 'peaseNTT' for component 'yt:rsc(0)(9)i' (LIB-3)
Global signal 'yt:rsc(0)(9).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(9)i' (LIB-3)
Global signal 'yt:rsc(0)(8).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(8)i' (LIB-3)
Global signal 'yt:rsc(0)(8).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(8)i' (LIB-3)
Global signal 'yt:rsc(0)(8).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(8)i' (LIB-3)
Global signal 'yt:rsc(0)(8).da' added to design 'peaseNTT' for component 'yt:rsc(0)(8)i' (LIB-3)
Global signal 'yt:rsc(0)(10).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(10)i' (LIB-3)
Global signal 'yt:rsc(0)(10).da' added to design 'peaseNTT' for component 'yt:rsc(0)(10)i' (LIB-3)
Global signal 'yt:rsc(0)(11).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(11)i' (LIB-3)
Global signal 'yt:rsc(0)(11).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(11)i' (LIB-3)
Global signal 'yt:rsc(0)(10).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(10)i' (LIB-3)
Global signal 'yt:rsc(0)(9).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(9)i' (LIB-3)
Global signal 'yt:rsc(0)(10).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(10)i' (LIB-3)
Global signal 'yt:rsc(0)(10).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(10)i' (LIB-3)
Global signal 'yt:rsc(0)(12).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(12)i' (LIB-3)
Global signal 'yt:rsc(0)(12).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(12)i' (LIB-3)
Global signal 'yt:rsc(0)(12).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(12)i' (LIB-3)
Global signal 'yt:rsc(0)(12).da' added to design 'peaseNTT' for component 'yt:rsc(0)(12)i' (LIB-3)
Global signal 'yt:rsc(0)(11).da' added to design 'peaseNTT' for component 'yt:rsc(0)(11)i' (LIB-3)
Global signal 'yt:rsc(0)(11).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(11)i' (LIB-3)
Global signal 'yt:rsc(0)(12).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(12)i' (LIB-3)
Global signal 'yt:rsc(0)(11).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(11)i' (LIB-3)
Global signal 'yt:rsc(0)(14).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(14)i' (LIB-3)
Global signal 'yt:rsc(0)(13).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(13)i' (LIB-3)
Global signal 'yt:rsc(0)(14).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(14)i' (LIB-3)
Global signal 'yt:rsc(0)(14).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(14)i' (LIB-3)
Global signal 'yt:rsc(0)(13).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(13)i' (LIB-3)
Global signal 'yt:rsc(0)(13).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(13)i' (LIB-3)
Global signal 'yt:rsc(0)(13).da' added to design 'peaseNTT' for component 'yt:rsc(0)(13)i' (LIB-3)
Global signal 'yt:rsc(0)(13).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(13)i' (LIB-3)
Global signal 'yt:rsc(0)(2).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(2).da' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(3).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(3).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(2).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(1).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(2).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(2).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(4).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(4).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(4).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(4).da' added to design 'peaseNTT' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(3).da' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(3).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(4).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(3).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(6).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(5).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(6).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(6).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(5).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(5).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(5).da' added to design 'peaseNTT' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(5).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(7).da' added to design 'peaseNTT' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(7).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(8).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(8)i' (LIB-3)
Global signal 'yt:rsc(0)(7).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(6).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(6).da' added to design 'peaseNTT' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(7).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(7).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(1)(15).da' added to design 'peaseNTT' for component 'yt:rsc(1)(15)i' (LIB-3)
Global signal 'yt:rsc(1)(15).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(15)i' (LIB-3)
Global signal 'yt:rsc(1)(16).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(16)i' (LIB-3)
Global signal 'yt:rsc(1)(15).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(15)i' (LIB-3)
Global signal 'yt:rsc(1)(14).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(14)i' (LIB-3)
Global signal 'yt:rsc(1)(14).da' added to design 'peaseNTT' for component 'yt:rsc(1)(14)i' (LIB-3)
Global signal 'yt:rsc(1)(15).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(15)i' (LIB-3)
Global signal 'yt:rsc(1)(15).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(15)i' (LIB-3)
Global signal 'yt:rsc(1)(17).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(17)i' (LIB-3)
Global signal 'yt:rsc(1)(17).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(17)i' (LIB-3)
Global signal 'yt:rsc(1)(17).da' added to design 'peaseNTT' for component 'yt:rsc(1)(17)i' (LIB-3)
Global signal 'yt:rsc(1)(17).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(17)i' (LIB-3)
Global signal 'yt:rsc(1)(16).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(16)i' (LIB-3)
Global signal 'yt:rsc(1)(16).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(16)i' (LIB-3)
Global signal 'yt:rsc(1)(16).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(16)i' (LIB-3)
Global signal 'yt:rsc(1)(16).da' added to design 'peaseNTT' for component 'yt:rsc(1)(16)i' (LIB-3)
Global signal 'yt:rsc(1)(18).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(18)i' (LIB-3)
Global signal 'yt:rsc(1)(18).da' added to design 'peaseNTT' for component 'yt:rsc(1)(18)i' (LIB-3)
Global signal 'yt:rsc(1)(19).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(19)i' (LIB-3)
Global signal 'yt:rsc(1)(19).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(19)i' (LIB-3)
Global signal 'yt:rsc(1)(18).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(18)i' (LIB-3)
Global signal 'yt:rsc(1)(17).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(17)i' (LIB-3)
Global signal 'yt:rsc(1)(18).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(18)i' (LIB-3)
Global signal 'yt:rsc(1)(18).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(18)i' (LIB-3)
Global signal 'yt:rsc(1)(20).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(20)i' (LIB-3)
Global signal 'yt:rsc(1)(20).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(20)i' (LIB-3)
Global signal 'yt:rsc(1)(20).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(20)i' (LIB-3)
Global signal 'yt:rsc(1)(20).da' added to design 'peaseNTT' for component 'yt:rsc(1)(20)i' (LIB-3)
Global signal 'yt:rsc(1)(19).da' added to design 'peaseNTT' for component 'yt:rsc(1)(19)i' (LIB-3)
Global signal 'yt:rsc(1)(19).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(19)i' (LIB-3)
Global signal 'yt:rsc(1)(20).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(20)i' (LIB-3)
Global signal 'yt:rsc(1)(19).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(19)i' (LIB-3)
Global signal 'yt:rsc(1)(9).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(9)i' (LIB-3)
Global signal 'yt:rsc(1)(9).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(9)i' (LIB-3)
Global signal 'yt:rsc(1)(9).da' added to design 'peaseNTT' for component 'yt:rsc(1)(9)i' (LIB-3)
Global signal 'yt:rsc(1)(9).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(9)i' (LIB-3)
Global signal 'yt:rsc(1)(8).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(8)i' (LIB-3)
Global signal 'yt:rsc(1)(8).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(8)i' (LIB-3)
Global signal 'yt:rsc(1)(8).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(8)i' (LIB-3)
Global signal 'yt:rsc(1)(8).da' added to design 'peaseNTT' for component 'yt:rsc(1)(8)i' (LIB-3)
Global signal 'yt:rsc(1)(10).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(10)i' (LIB-3)
Global signal 'yt:rsc(1)(10).da' added to design 'peaseNTT' for component 'yt:rsc(1)(10)i' (LIB-3)
Global signal 'yt:rsc(1)(11).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(11)i' (LIB-3)
Global signal 'yt:rsc(1)(11).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(11)i' (LIB-3)
Global signal 'yt:rsc(1)(10).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(10)i' (LIB-3)
Global signal 'yt:rsc(1)(9).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(9)i' (LIB-3)
Global signal 'yt:rsc(1)(10).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(10)i' (LIB-3)
Global signal 'yt:rsc(1)(10).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(10)i' (LIB-3)
Global signal 'yt:rsc(1)(12).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(12)i' (LIB-3)
Global signal 'yt:rsc(1)(12).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(12)i' (LIB-3)
Global signal 'yt:rsc(1)(12).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(12)i' (LIB-3)
Global signal 'yt:rsc(1)(12).da' added to design 'peaseNTT' for component 'yt:rsc(1)(12)i' (LIB-3)
Global signal 'yt:rsc(1)(11).da' added to design 'peaseNTT' for component 'yt:rsc(1)(11)i' (LIB-3)
Global signal 'yt:rsc(1)(11).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(11)i' (LIB-3)
Global signal 'yt:rsc(1)(12).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(12)i' (LIB-3)
Global signal 'yt:rsc(1)(11).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(11)i' (LIB-3)
Global signal 'yt:rsc(1)(14).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(14)i' (LIB-3)
Global signal 'yt:rsc(1)(13).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(13)i' (LIB-3)
Global signal 'yt:rsc(1)(14).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(14)i' (LIB-3)
Global signal 'yt:rsc(1)(14).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(14)i' (LIB-3)
Global signal 'yt:rsc(1)(13).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(13)i' (LIB-3)
Global signal 'yt:rsc(1)(13).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(13)i' (LIB-3)
Global signal 'yt:rsc(1)(13).da' added to design 'peaseNTT' for component 'yt:rsc(1)(13)i' (LIB-3)
Global signal 'yt:rsc(1)(13).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(13)i' (LIB-3)
Global signal 'yt:rsc(1)(2).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(2).da' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(3).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(3).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(2).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(1).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(2).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(2).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(4).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(4)i' (LIB-3)
Global signal 'yt:rsc(1)(4).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(4)i' (LIB-3)
Global signal 'yt:rsc(1)(4).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(4)i' (LIB-3)
Global signal 'yt:rsc(1)(4).da' added to design 'peaseNTT' for component 'yt:rsc(1)(4)i' (LIB-3)
Global signal 'yt:rsc(1)(3).da' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(3).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(4).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(4)i' (LIB-3)
Global signal 'yt:rsc(1)(3).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(6).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(6)i' (LIB-3)
Global signal 'yt:rsc(1)(5).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(5)i' (LIB-3)
Global signal 'yt:rsc(1)(6).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(6)i' (LIB-3)
Global signal 'yt:rsc(1)(6).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(6)i' (LIB-3)
Global signal 'yt:rsc(1)(5).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(5)i' (LIB-3)
Global signal 'yt:rsc(1)(5).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(5)i' (LIB-3)
Global signal 'yt:rsc(1)(5).da' added to design 'peaseNTT' for component 'yt:rsc(1)(5)i' (LIB-3)
Global signal 'yt:rsc(1)(5).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(5)i' (LIB-3)
Global signal 'yt:rsc(1)(7).da' added to design 'peaseNTT' for component 'yt:rsc(1)(7)i' (LIB-3)
Global signal 'yt:rsc(1)(7).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(7)i' (LIB-3)
Global signal 'yt:rsc(1)(8).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(8)i' (LIB-3)
Global signal 'yt:rsc(1)(7).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(7)i' (LIB-3)
Global signal 'yt:rsc(1)(6).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(6)i' (LIB-3)
Global signal 'yt:rsc(1)(6).da' added to design 'peaseNTT' for component 'yt:rsc(1)(6)i' (LIB-3)
Global signal 'yt:rsc(1)(7).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(7)i' (LIB-3)
Global signal 'yt:rsc(1)(7).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(28).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(28)i' (LIB-3)
Global signal 'yt:rsc(0)(28).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(28)i' (LIB-3)
Global signal 'yt:rsc(0)(28).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(28)i' (LIB-3)
Global signal 'yt:rsc(0)(28).da' added to design 'peaseNTT' for component 'yt:rsc(0)(28)i' (LIB-3)
Global signal 'yt:rsc(0)(27).da' added to design 'peaseNTT' for component 'yt:rsc(0)(27)i' (LIB-3)
Global signal 'yt:rsc(0)(27).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(27)i' (LIB-3)
Global signal 'yt:rsc(0)(28).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(28)i' (LIB-3)
Global signal 'yt:rsc(0)(27).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(27)i' (LIB-3)
Global signal 'yt:rsc(0)(30).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(30)i' (LIB-3)
Global signal 'yt:rsc(0)(29).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(29)i' (LIB-3)
Global signal 'yt:rsc(0)(30).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(30)i' (LIB-3)
Global signal 'yt:rsc(0)(30).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(30)i' (LIB-3)
Global signal 'yt:rsc(0)(29).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(29)i' (LIB-3)
Global signal 'yt:rsc(0)(29).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(29)i' (LIB-3)
Global signal 'yt:rsc(0)(29).da' added to design 'peaseNTT' for component 'yt:rsc(0)(29)i' (LIB-3)
Global signal 'yt:rsc(0)(29).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(29)i' (LIB-3)
Global signal 'yt:rsc(0)(31).da' added to design 'peaseNTT' for component 'yt:rsc(0)(31)i' (LIB-3)
Global signal 'yt:rsc(0)(31).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(31)i' (LIB-3)
Global signal 'yt:rsc(1)(0).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(31).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(31)i' (LIB-3)
Global signal 'yt:rsc(0)(30).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(30)i' (LIB-3)
Global signal 'yt:rsc(0)(30).da' added to design 'peaseNTT' for component 'yt:rsc(0)(30)i' (LIB-3)
Global signal 'yt:rsc(0)(31).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(31)i' (LIB-3)
Global signal 'yt:rsc(0)(31).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(31)i' (LIB-3)
Global signal 'yt:rsc(1)(1).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(1).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(1).da' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(1).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(0).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'yt:rsc(1)(0).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'yt:rsc(1)(0).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'yt:rsc(1)(0).da' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(9).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
Global signal 'xt:rsc(0)(9).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
Global signal 'xt:rsc(0)(9).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
Global signal 'xt:rsc(0)(9).da' added to design 'peaseNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
Global signal 'xt:rsc(0)(8).da' added to design 'peaseNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
Global signal 'xt:rsc(0)(8).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(8)' (SCHD-46)
Global signal 'xt:rsc(0)(8).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(10)' (SCHD-46)
Global signal 'xt:rsc(0)(10).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
Global signal 'xt:rsc(0)(11).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
Global signal 'xt:rsc(0)(11).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
Global signal 'xt:rsc(0)(10).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(9)' (SCHD-46)
Global signal 'xt:rsc(0)(10).da' added to design 'peaseNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
Global signal 'xt:rsc(0)(10).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
Global signal 'xt:rsc(0)(12).da' added to design 'peaseNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
Global signal 'xt:rsc(0)(12).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(12)' (SCHD-46)
Global signal 'xt:rsc(0)(12).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
Global signal 'xt:rsc(0)(11).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
Global signal 'xt:rsc(0)(11).da' added to design 'peaseNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
Global signal 'xt:rsc(0)(12).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(11)' (SCHD-46)
Global signal 'xt:rsc(0)(14).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(13)' (SCHD-46)
Global signal 'xt:rsc(0)(14).da' added to design 'peaseNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc(0)(14).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc(0)(13).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
Global signal 'xt:rsc(0)(13).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
Global signal 'xt:rsc(0)(13).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
Global signal 'xt:rsc(0)(13).da' added to design 'peaseNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(2)' (SCHD-46)
Global signal 'xt:rsc(0)(2).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(3).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(3).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(2).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(1)' (SCHD-46)
Global signal 'xt:rsc(0)(2).da' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(2).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(4).da' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(4)' (SCHD-46)
Global signal 'xt:rsc(0)(4).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(3).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(3).da' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(4).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(3)' (SCHD-46)
Global signal 'xt:rsc(0)(6).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(5)' (SCHD-46)
Global signal 'xt:rsc(0)(6).da' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(6).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(5).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).da' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(7).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(7).da' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(8).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(7)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(6)' (SCHD-46)
Global signal 'xt:rsc(0)(6).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(7).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(7).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(1)(28).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(28)i' (LIB-3)
Global signal 'yt:rsc(1)(28).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(28)i' (LIB-3)
Global signal 'yt:rsc(1)(28).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(28)i' (LIB-3)
Global signal 'yt:rsc(1)(28).da' added to design 'peaseNTT' for component 'yt:rsc(1)(28)i' (LIB-3)
Global signal 'yt:rsc(1)(27).da' added to design 'peaseNTT' for component 'yt:rsc(1)(27)i' (LIB-3)
Global signal 'yt:rsc(1)(27).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(27)i' (LIB-3)
Global signal 'yt:rsc(1)(28).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(28)i' (LIB-3)
Global signal 'yt:rsc(1)(27).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(27)i' (LIB-3)
Global signal 'yt:rsc(1)(30).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(30)i' (LIB-3)
Global signal 'yt:rsc(1)(29).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(29)i' (LIB-3)
Global signal 'yt:rsc(1)(30).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(30)i' (LIB-3)
Global signal 'yt:rsc(1)(30).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(30)i' (LIB-3)
Global signal 'yt:rsc(1)(29).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(29)i' (LIB-3)
Global signal 'yt:rsc(1)(29).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(29)i' (LIB-3)
Global signal 'yt:rsc(1)(29).da' added to design 'peaseNTT' for component 'yt:rsc(1)(29)i' (LIB-3)
Global signal 'yt:rsc(1)(29).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(29)i' (LIB-3)
Global signal 'yt:rsc(1)(31).da' added to design 'peaseNTT' for component 'yt:rsc(1)(31)i' (LIB-3)
Global signal 'yt:rsc(1)(31).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(31)i' (LIB-3)
Global signal 'xt:rsc(0)(0).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(1)(31).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(31)i' (LIB-3)
Global signal 'yt:rsc(1)(30).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(30)i' (LIB-3)
Global signal 'yt:rsc(1)(30).da' added to design 'peaseNTT' for component 'yt:rsc(1)(30)i' (LIB-3)
Global signal 'yt:rsc(1)(31).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(31)i' (LIB-3)
Global signal 'yt:rsc(1)(31).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(31)i' (LIB-3)
Global signal 'xt:rsc(0)(1).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(1).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(1).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(1).da' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(0).da' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(0).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(0)' (SCHD-46)
Global signal 'xt:rsc(0)(0).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(1)(22).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(22)i' (LIB-3)
Global signal 'yt:rsc(1)(21).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(21)i' (LIB-3)
Global signal 'yt:rsc(1)(22).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(22)i' (LIB-3)
Global signal 'yt:rsc(1)(22).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(22)i' (LIB-3)
Global signal 'yt:rsc(1)(21).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(21)i' (LIB-3)
Global signal 'yt:rsc(1)(21).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(21)i' (LIB-3)
Global signal 'yt:rsc(1)(21).da' added to design 'peaseNTT' for component 'yt:rsc(1)(21)i' (LIB-3)
Global signal 'yt:rsc(1)(21).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(21)i' (LIB-3)
Global signal 'yt:rsc(1)(23).da' added to design 'peaseNTT' for component 'yt:rsc(1)(23)i' (LIB-3)
Global signal 'yt:rsc(1)(23).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(23)i' (LIB-3)
Global signal 'yt:rsc(1)(24).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(24)i' (LIB-3)
Global signal 'yt:rsc(1)(23).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(23)i' (LIB-3)
Global signal 'yt:rsc(1)(22).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(22)i' (LIB-3)
Global signal 'yt:rsc(1)(22).da' added to design 'peaseNTT' for component 'yt:rsc(1)(22)i' (LIB-3)
Global signal 'yt:rsc(1)(23).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(23)i' (LIB-3)
Global signal 'yt:rsc(1)(23).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(23)i' (LIB-3)
Global signal 'yt:rsc(1)(25).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(25)i' (LIB-3)
Global signal 'yt:rsc(1)(25).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(25)i' (LIB-3)
Global signal 'yt:rsc(1)(25).da' added to design 'peaseNTT' for component 'yt:rsc(1)(25)i' (LIB-3)
Global signal 'yt:rsc(1)(25).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(25)i' (LIB-3)
Global signal 'yt:rsc(1)(24).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(24)i' (LIB-3)
Global signal 'yt:rsc(1)(24).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(24)i' (LIB-3)
Global signal 'yt:rsc(1)(24).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(24)i' (LIB-3)
Global signal 'yt:rsc(1)(24).da' added to design 'peaseNTT' for component 'yt:rsc(1)(24)i' (LIB-3)
Global signal 'yt:rsc(1)(26).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(26)i' (LIB-3)
Global signal 'yt:rsc(1)(26).da' added to design 'peaseNTT' for component 'yt:rsc(1)(26)i' (LIB-3)
Global signal 'yt:rsc(1)(27).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(27)i' (LIB-3)
Global signal 'yt:rsc(1)(27).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(27)i' (LIB-3)
Global signal 'yt:rsc(1)(26).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(26)i' (LIB-3)
Global signal 'yt:rsc(1)(25).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(25)i' (LIB-3)
Global signal 'yt:rsc(1)(26).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(26)i' (LIB-3)
Global signal 'yt:rsc(1)(26).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(26)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(2)' (SCHD-46)
Global signal 'xt:rsc(1)(2).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
Global signal 'xt:rsc(1)(3).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
Global signal 'xt:rsc(1)(3).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
Global signal 'xt:rsc(1)(2).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(1)' (SCHD-46)
Global signal 'xt:rsc(1)(2).da' added to design 'peaseNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
Global signal 'xt:rsc(1)(2).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
Global signal 'xt:rsc(1)(4).da' added to design 'peaseNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
Global signal 'xt:rsc(1)(4).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(4)' (SCHD-46)
Global signal 'xt:rsc(1)(4).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
Global signal 'xt:rsc(1)(3).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
Global signal 'xt:rsc(1)(3).da' added to design 'peaseNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
Global signal 'xt:rsc(1)(4).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(3)' (SCHD-46)
Global signal 'xt:rsc(1)(6).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(5)' (SCHD-46)
Global signal 'xt:rsc(1)(6).da' added to design 'peaseNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
Global signal 'xt:rsc(1)(6).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
Global signal 'xt:rsc(1)(5).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
Global signal 'xt:rsc(1)(5).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
Global signal 'xt:rsc(1)(5).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
Global signal 'xt:rsc(1)(5).da' added to design 'peaseNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
Global signal 'xt:rsc(1)(7).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
Global signal 'xt:rsc(1)(7).da' added to design 'peaseNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
Global signal 'xt:rsc(1)(8).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(7)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(6)' (SCHD-46)
Global signal 'xt:rsc(1)(6).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
Global signal 'xt:rsc(1)(7).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
Global signal 'xt:rsc(1)(7).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(28).da' added to design 'peaseNTT' for component 'xt:rsc(0)(28)i' (LIB-3)
Global signal 'xt:rsc(0)(28).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(28)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(28)' (SCHD-46)
Global signal 'xt:rsc(0)(28).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(28)i' (LIB-3)
Global signal 'xt:rsc(0)(27).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(27)i' (LIB-3)
Global signal 'xt:rsc(0)(27).da' added to design 'peaseNTT' for component 'xt:rsc(0)(27)i' (LIB-3)
Global signal 'xt:rsc(0)(28).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(28)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(27)' (SCHD-46)
Global signal 'xt:rsc(0)(30).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(30)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(29)' (SCHD-46)
Global signal 'xt:rsc(0)(30).da' added to design 'peaseNTT' for component 'xt:rsc(0)(30)i' (LIB-3)
Global signal 'xt:rsc(0)(30).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(30)i' (LIB-3)
Global signal 'xt:rsc(0)(29).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(29)i' (LIB-3)
Global signal 'xt:rsc(0)(29).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(29)i' (LIB-3)
Global signal 'xt:rsc(0)(29).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(29)i' (LIB-3)
Global signal 'xt:rsc(0)(29).da' added to design 'peaseNTT' for component 'xt:rsc(0)(29)i' (LIB-3)
Global signal 'xt:rsc(0)(31).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(31)i' (LIB-3)
Global signal 'xt:rsc(0)(31).da' added to design 'peaseNTT' for component 'xt:rsc(0)(31)i' (LIB-3)
Global signal 'xt:rsc(1)(0).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(31)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(30)' (SCHD-46)
Global signal 'xt:rsc(0)(30).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(30)i' (LIB-3)
Global signal 'xt:rsc(0)(31).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(31)i' (LIB-3)
Global signal 'xt:rsc(0)(31).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(31)i' (LIB-3)
Global signal 'xt:rsc(1)(1).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
Global signal 'xt:rsc(1)(1).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
Global signal 'xt:rsc(1)(1).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
Global signal 'xt:rsc(1)(1).da' added to design 'peaseNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
Global signal 'xt:rsc(1)(0).da' added to design 'peaseNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
Global signal 'xt:rsc(1)(0).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(0)' (SCHD-46)
Global signal 'xt:rsc(1)(0).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(22).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(22)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(21)' (SCHD-46)
Global signal 'xt:rsc(0)(22).da' added to design 'peaseNTT' for component 'xt:rsc(0)(22)i' (LIB-3)
Global signal 'xt:rsc(0)(22).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(22)i' (LIB-3)
Global signal 'xt:rsc(0)(21).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(21)i' (LIB-3)
Global signal 'xt:rsc(0)(21).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(21)i' (LIB-3)
Global signal 'xt:rsc(0)(21).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(21)i' (LIB-3)
Global signal 'xt:rsc(0)(21).da' added to design 'peaseNTT' for component 'xt:rsc(0)(21)i' (LIB-3)
Global signal 'xt:rsc(0)(23).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(23)i' (LIB-3)
Global signal 'xt:rsc(0)(23).da' added to design 'peaseNTT' for component 'xt:rsc(0)(23)i' (LIB-3)
Global signal 'xt:rsc(0)(24).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(24)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(23)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(22)' (SCHD-46)
Global signal 'xt:rsc(0)(22).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(22)i' (LIB-3)
Global signal 'xt:rsc(0)(23).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(23)i' (LIB-3)
Global signal 'xt:rsc(0)(23).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(23)i' (LIB-3)
Global signal 'xt:rsc(0)(25).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(25)i' (LIB-3)
Global signal 'xt:rsc(0)(25).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(25)i' (LIB-3)
Global signal 'xt:rsc(0)(25).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(25)i' (LIB-3)
Global signal 'xt:rsc(0)(25).da' added to design 'peaseNTT' for component 'xt:rsc(0)(25)i' (LIB-3)
Global signal 'xt:rsc(0)(24).da' added to design 'peaseNTT' for component 'xt:rsc(0)(24)i' (LIB-3)
Global signal 'xt:rsc(0)(24).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(24)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(24)' (SCHD-46)
Global signal 'xt:rsc(0)(24).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(24)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(26)' (SCHD-46)
Global signal 'xt:rsc(0)(26).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(26)i' (LIB-3)
Global signal 'xt:rsc(0)(27).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(27)i' (LIB-3)
Global signal 'xt:rsc(0)(27).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(27)i' (LIB-3)
Global signal 'xt:rsc(0)(26).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(26)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(25)' (SCHD-46)
Global signal 'xt:rsc(0)(26).da' added to design 'peaseNTT' for component 'xt:rsc(0)(26)i' (LIB-3)
Global signal 'xt:rsc(0)(26).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(26)i' (LIB-3)
Global signal 'xt:rsc(0)(15).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc(0)(15).da' added to design 'peaseNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc(0)(16).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(16)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(15)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(14)' (SCHD-46)
Global signal 'xt:rsc(0)(14).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc(0)(15).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc(0)(15).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc(0)(17).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(17)i' (LIB-3)
Global signal 'xt:rsc(0)(17).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(17)i' (LIB-3)
Global signal 'xt:rsc(0)(17).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(17)i' (LIB-3)
Global signal 'xt:rsc(0)(17).da' added to design 'peaseNTT' for component 'xt:rsc(0)(17)i' (LIB-3)
Global signal 'xt:rsc(0)(16).da' added to design 'peaseNTT' for component 'xt:rsc(0)(16)i' (LIB-3)
Global signal 'xt:rsc(0)(16).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(16)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(16)' (SCHD-46)
Global signal 'xt:rsc(0)(16).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(16)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(18)' (SCHD-46)
Global signal 'xt:rsc(0)(18).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(18)i' (LIB-3)
Global signal 'xt:rsc(0)(19).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(19)i' (LIB-3)
Global signal 'xt:rsc(0)(19).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(19)i' (LIB-3)
Global signal 'xt:rsc(0)(18).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(18)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(17)' (SCHD-46)
Global signal 'xt:rsc(0)(18).da' added to design 'peaseNTT' for component 'xt:rsc(0)(18)i' (LIB-3)
Global signal 'xt:rsc(0)(18).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(18)i' (LIB-3)
Global signal 'xt:rsc(0)(20).da' added to design 'peaseNTT' for component 'xt:rsc(0)(20)i' (LIB-3)
Global signal 'xt:rsc(0)(20).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(20)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(20)' (SCHD-46)
Global signal 'xt:rsc(0)(20).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(20)i' (LIB-3)
Global signal 'xt:rsc(0)(19).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(19)i' (LIB-3)
Global signal 'xt:rsc(0)(19).da' added to design 'peaseNTT' for component 'xt:rsc(0)(19)i' (LIB-3)
Global signal 'xt:rsc(0)(20).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(20)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(19)' (SCHD-46)
Global signal 'r:rsc.dat' added to design 'peaseNTT' for component 'r:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
Global signal 'yt:rsc(0)(0).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Info: Starting transformation 'schedule' on solution 'peaseNTT.v29' (SOL-8)
Global signal 'p:rsc.dat' added to design 'peaseNTT' for component 'p:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/peaseNTT/core' (CRAAS-1)
Global signal 'yt:rsc(0)(1).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).da' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(0).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(0).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(0).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(0).da' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(10)' (SCHD-46)
Global signal 'twiddle:rsc(0)(10).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(9)' (SCHD-46)
Global signal 'twiddle:rsc(0)(10).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(8)' (SCHD-46)
Global signal 'twiddle:rsc(0)(8).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(12)' (SCHD-46)
Global signal 'twiddle:rsc(0)(12).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(11)' (SCHD-46)
Global signal 'twiddle:rsc(0)(12).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(15)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(0).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(17).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(17):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(18).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(18):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(15).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(15):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(16).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(16):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(21).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(21):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(22).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(22):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(19).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(19):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(20).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(20):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(9).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(9):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(10).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(10):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(7).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(7):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(8).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(8):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(13).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(13):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(14).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(14):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(11).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(11):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(12).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(12):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(1).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(1):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(2).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(2):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(31).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(31):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(0).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(0):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(5).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(5):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(6).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(6):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(3).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(3):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(4).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(4):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(25).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(25):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(26).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(26):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(23).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(23):obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(14)' (SCHD-46)
Global signal 'xt:rsc.triosy(0)(24).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(24):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(29).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(29):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(30).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(30):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(27).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(27):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(28).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(28):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(13)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(15).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(15)' (SCHD-46)
Global signal 'twiddle:rsc(0)(13).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(31).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(31):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(25).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(25):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(26).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(26):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(23).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(23):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(24).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(24):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(29).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(29):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(30).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(30):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(27).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(27):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(28).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(28):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(14)' (SCHD-46)
Global signal 'twiddle:rsc(0)(14).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(2)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(15).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(1)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(14).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(3).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(3):obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(0)' (SCHD-46)
Global signal 'twiddle:rsc.triosy(0)(4).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(4):obj' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(2).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(2):obj' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(7).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(7):obj' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(8).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(8):obj' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(5).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(5):obj' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(6).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(6):obj' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(11).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(11):obj' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(12).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(12):obj' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(9).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(9):obj' (LIB-3)
Global signal 'xt:rsc(1)(28).da' added to design 'peaseNTT' for component 'xt:rsc(1)(28)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(10).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(10):obj' (LIB-3)
Global signal 'xt:rsc(1)(28).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(28)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(15).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(15):obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(28)' (SCHD-46)
Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'xt:rsc(1)(28).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(28)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(13).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(13):obj' (LIB-3)
Global signal 'xt:rsc(1)(27).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(27)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(14).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(14):obj' (LIB-3)
Global signal 'xt:rsc(1)(27).da' added to design 'peaseNTT' for component 'xt:rsc(1)(27)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(3).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(3):obj' (LIB-3)
Global signal 'xt:rsc(1)(28).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(28)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(4).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(4):obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(27)' (SCHD-46)
Global signal 'twiddle_h:rsc.triosy(0)(1).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'xt:rsc(1)(30).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(30)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(2).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(2):obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(29)' (SCHD-46)
Global signal 'twiddle_h:rsc.triosy(0)(7).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(7):obj' (LIB-3)
Global signal 'xt:rsc(1)(30).da' added to design 'peaseNTT' for component 'xt:rsc(1)(30)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(8).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(8):obj' (LIB-3)
Global signal 'xt:rsc(1)(30).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(30)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(5).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(5):obj' (LIB-3)
Global signal 'xt:rsc(1)(29).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(29)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(6).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(6):obj' (LIB-3)
Global signal 'xt:rsc(1)(29).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(29)i' (LIB-3)
Global signal 'xt:rsc(1)(29).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(29)i' (LIB-3)
# Info: Loop '/peaseNTT/core/INNER_LOOP4' is pipelined with initiation interval 1 and no flushing (SCHD-43)
Global signal 'xt:rsc(1)(29).da' added to design 'peaseNTT' for component 'xt:rsc(1)(29)i' (LIB-3)
Global signal 'xt:rsc(1)(31).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(31)i' (LIB-3)
Global signal 'xt:rsc(1)(31).da' added to design 'peaseNTT' for component 'xt:rsc(1)(31)i' (LIB-3)
# Info: Loop '/peaseNTT/core/INNER_LOOP1' is pipelined with initiation interval 1 and no flushing (SCHD-43)
Global signal 'twiddle:rsc(0)(0).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(0).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(0):obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(31)' (SCHD-46)
# Info: Loop '/peaseNTT/core/INNER_LOOP3' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(30)' (SCHD-46)
# Info: Loop '/peaseNTT/core/INNER_LOOP2' is pipelined with initiation interval 1 and no flushing (SCHD-43)
Global signal 'xt:rsc(1)(30).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(30)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(17).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(17):obj' (LIB-3)
Global signal 'xt:rsc(1)(31).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(31)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(18).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(18):obj' (LIB-3)
Global signal 'xt:rsc(1)(31).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(31)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(15).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(15):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(16).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(16):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(21).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(21):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(22).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(22):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(19).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(19):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(20).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(20):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(9).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(9):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(10).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(10):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(7).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(7):obj' (LIB-3)
Global signal 'xt:rsc(1)(22).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(22)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(8).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(8):obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(21)' (SCHD-46)
Global signal 'xt:rsc.triosy(0)(13).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(13):obj' (LIB-3)
Global signal 'xt:rsc(1)(22).da' added to design 'peaseNTT' for component 'xt:rsc(1)(22)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(14).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(14):obj' (LIB-3)
Global signal 'xt:rsc(1)(22).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(22)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(11).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(11):obj' (LIB-3)
Global signal 'xt:rsc(1)(21).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(21)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(12).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(12):obj' (LIB-3)
Global signal 'xt:rsc(1)(21).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(21)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(1).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'xt:rsc(1)(21).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(21)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(2).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(2):obj' (LIB-3)
Global signal 'xt:rsc(1)(21).da' added to design 'peaseNTT' for component 'xt:rsc(1)(21)i' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'peaseNTT' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'xt:rsc(1)(23).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(23)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(0).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'xt:rsc(1)(23).da' added to design 'peaseNTT' for component 'xt:rsc(1)(23)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(5).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(5):obj' (LIB-3)
Global signal 'xt:rsc(1)(24).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(24)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(6).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(6):obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(23)' (SCHD-46)
Global signal 'xt:rsc.triosy(0)(3).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(3):obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(22)' (SCHD-46)
Global signal 'xt:rsc.triosy(0)(4).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(4):obj' (LIB-3)
Global signal 'xt:rsc(1)(22).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(22)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(11).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(11):obj' (LIB-3)
Global signal 'xt:rsc(1)(23).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(23)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(12).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(12):obj' (LIB-3)
Global signal 'xt:rsc(1)(23).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(23)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(9).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(9):obj' (LIB-3)
Global signal 'xt:rsc(1)(25).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(25)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(10).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(10):obj' (LIB-3)
Global signal 'xt:rsc(1)(25).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(25)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(15).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(15):obj' (LIB-3)
Global signal 'xt:rsc(1)(25).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(25)i' (LIB-3)
Global signal 'r:rsc.triosy.lz' added to design 'peaseNTT' for component 'r:rsc.triosy:obj' (LIB-3)
Global signal 'xt:rsc(1)(25).da' added to design 'peaseNTT' for component 'xt:rsc(1)(25)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(13).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(13):obj' (LIB-3)
Global signal 'xt:rsc(1)(24).da' added to design 'peaseNTT' for component 'xt:rsc(1)(24)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(14).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(14):obj' (LIB-3)
Global signal 'xt:rsc(1)(24).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(24)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(24)' (SCHD-46)
Global signal 'xt:rsc(1)(24).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(24)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(26)' (SCHD-46)
Global signal 'xt:rsc(1)(26).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(26)i' (LIB-3)
Global signal 'xt:rsc(1)(27).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(27)i' (LIB-3)
Global signal 'xt:rsc(1)(27).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(27)i' (LIB-3)
Global signal 'xt:rsc(1)(26).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(26)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(25)' (SCHD-46)
Global signal 'xt:rsc(1)(26).da' added to design 'peaseNTT' for component 'xt:rsc(1)(26)i' (LIB-3)
Global signal 'xt:rsc(1)(26).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(26)i' (LIB-3)
Global signal 'xt:rsc(1)(15).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
Global signal 'xt:rsc(1)(15).da' added to design 'peaseNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
Global signal 'xt:rsc(1)(16).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(16)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(15)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(14)' (SCHD-46)
Global signal 'xt:rsc(1)(14).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
Global signal 'xt:rsc(1)(15).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
Global signal 'xt:rsc(1)(15).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
Global signal 'xt:rsc(1)(17).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(17)i' (LIB-3)
Global signal 'xt:rsc(1)(17).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(17)i' (LIB-3)
Global signal 'xt:rsc(1)(17).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(17)i' (LIB-3)
Global signal 'xt:rsc(1)(17).da' added to design 'peaseNTT' for component 'xt:rsc(1)(17)i' (LIB-3)
Global signal 'xt:rsc(1)(16).da' added to design 'peaseNTT' for component 'xt:rsc(1)(16)i' (LIB-3)
Global signal 'xt:rsc(1)(16).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(16)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(16)' (SCHD-46)
Global signal 'xt:rsc(1)(16).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(16)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(18)' (SCHD-46)
Global signal 'xt:rsc(1)(18).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(18)i' (LIB-3)
Global signal 'xt:rsc(1)(19).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(19)i' (LIB-3)
Global signal 'xt:rsc(1)(19).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(19)i' (LIB-3)
Global signal 'xt:rsc(1)(18).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(18)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(17)' (SCHD-46)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 644.90 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(18).da' added to design 'peaseNTT' for component 'xt:rsc(1)(18)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 621.56 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(18).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(18)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 692.02 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(20).da' added to design 'peaseNTT' for component 'xt:rsc(1)(20)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 667.67 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(20).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(20)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 544.40 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(20)' (SCHD-46)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 520.99 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(20).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(20)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 598.13 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(19).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(19)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 568.06 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(19).da' added to design 'peaseNTT' for component 'xt:rsc(1)(19)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 846.13 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(20).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(20)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 816.05 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(19)' (SCHD-46)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 892.96 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(9).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 869.54 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(9).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 745.49 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(9).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 722.09 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(9).da' added to design 'peaseNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 791.84 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(8).da' added to design 'peaseNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 768.40 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(8).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 1039.93 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(8)' (SCHD-46)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 1016.53 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(8).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(10)' (SCHD-46)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 1064.05 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(10).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 940.09 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(11).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 915.92 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(11).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 993.45 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(10).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 970.15 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(9)' (SCHD-46)
Global signal 'xt:rsc(1)(10).da' added to design 'peaseNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
Global signal 'xt:rsc(1)(10).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
Global signal 'xt:rsc(1)(12).da' added to design 'peaseNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
Global signal 'xt:rsc(1)(12).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(12)' (SCHD-46)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 1094.11 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'xt:rsc(1)(12).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
Global signal 'xt:rsc(1)(11).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
Report written to file 'cycle.rpt'
Global signal 'xt:rsc(1)(11).da' added to design 'peaseNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
Global signal 'xt:rsc(1)(12).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(11)' (SCHD-46)
Global signal 'xt:rsc(1)(14).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(13)' (SCHD-46)
Global signal 'xt:rsc(1)(14).da' added to design 'peaseNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
Global signal 'xt:rsc(1)(14).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
Global signal 'xt:rsc(1)(13).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
Global signal 'xt:rsc(1)(13).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
Global signal 'xt:rsc(1)(13).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
Global signal 'xt:rsc(1)(13).da' added to design 'peaseNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Warning: Input port 'r:rsc.dat' is never used. (OPT-4)
Global signal 'twiddle:rsc(0)(2).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 444.02 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(2).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 497.57 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(2).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 474.13 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(2).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 373.63 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(2).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 350.08 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(2).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 420.19 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(2).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 396.96 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(2).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 71.89 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(2).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 47.49 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(2).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 125.34 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(1).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 101.96 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(1).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 24.21 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(1).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 272.84 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(1).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 249.53 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(1).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 320.03 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(1).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 296.28 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(1).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 171.61 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(1).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 148.26 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(1).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 226.10 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(1).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v29': elapsed time 196.03 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Global signal 'twiddle:rsc(0)(1).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(1)' (SCHD-46)
Global signal 'twiddle:rsc(0)(2).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(0)' (SCHD-46)
Global signal 'twiddle:rsc(0)(0).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(4)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(5).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(5)' (SCHD-46)
Global signal 'twiddle:rsc(0)(4).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(3)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(5).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(4)' (SCHD-46)
Global signal 'twiddle:rsc(0)(3).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(2)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(4).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(3)' (SCHD-46)
Global signal 'twiddle:rsc(0)(3).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(7)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(4).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(6)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(7).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(5)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(7).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(7)' (SCHD-46)
Global signal 'twiddle:rsc(0)(5).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(6)' (SCHD-46)
Global signal 'twiddle:rsc(0)(6).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(10)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(10).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(9)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(8).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(8)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(8).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(13)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(13).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(12)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(12).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(11)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(12).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 20213, Real ops = 6013, Vars = 12208 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 709.33 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 373.74 seconds, memory usage 5282256kB, peak memory usage 5282256kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 350.02 seconds, memory usage 5254688kB, peak memory usage 5254688kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 420.93 seconds, memory usage 5328096kB, peak memory usage 5328096kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 397.31 seconds, memory usage 5187092kB, peak memory usage 5303208kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 272.80 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 249.14 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 319.96 seconds, memory usage 5210868kB, peak memory usage 5210868kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 296.24 seconds, memory usage 5163840kB, peak memory usage 5163840kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 551.62 seconds, memory usage 5335264kB, peak memory usage 5335264kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 528.02 seconds, memory usage 5311040kB, peak memory usage 5331552kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 598.95 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 575.36 seconds, memory usage 5357376kB, peak memory usage 5357376kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 444.64 seconds, memory usage 5067856kB, peak memory usage 5331552kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 504.37 seconds, memory usage 5282904kB, peak memory usage 5331552kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 474.30 seconds, memory usage 5238672kB, peak memory usage 5331552kB (SOL-15)
# Info: Starting transformation 'dpfsm' on solution 'peaseNTT.v29' (SOL-8)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 23.27 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
Performing FSM extraction... (FSM-1)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 652.52 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 629.01 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 701.12 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 171.86 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 676.06 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 148.42 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 225.54 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 195.49 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 71.21 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 46.06 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 124.78 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v29': elapsed time 101.27 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-15)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 19173, Real ops = 4431, Vars = 15600 (SOL-21)
# Info: Completed transformation 'instance' on solution 'peaseNTT.v29': elapsed time 383.06 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 226.86 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 203.75 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 273.24 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 250.17 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 298.36 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 373.28 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 353.61 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 173.66 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 149.79 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 102.99 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 79.78 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 126.57 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Starting transformation 'instance' on solution 'peaseNTT.v29' (SOL-8)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 49.72 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v29': elapsed time 24.44 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Completed transformation 'extract' on solution 'peaseNTT.v29': elapsed time 238.56 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
# Info: Running transformation 'extract' on solution 'peaseNTT.v29': elapsed time 224.88 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Design complexity at end of 'extract': Total ops = 18925, Real ops = 4539, Vars = 12268 (SOL-21)
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(22). Defaulting to 'clk'
order file name is: rtl.vhdl_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
Netlist written to file 'rtl.vhdl' (NET-4)
Generating scverify_top.cpp ()
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(10). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(29). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(29). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(22). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(22). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(29). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(29). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(22). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(22). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(29). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(1). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
order file name is: rtl.v_order_sim.txt
Finished writing concatenated file: /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult_2_1/peaseNTT.v29/concat_rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(14). Defaulting to 'clk'
# Info: Running transformation 'extract' on solution 'peaseNTT.v29': elapsed time 171.61 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_RBW.v
Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult_2_1/peaseNTT.v29/concat_sim_rtl.v
order file name is: rtl.v_order.txt
generate concat
Netlist written to file 'rtl.v' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Info: Running transformation 'extract' on solution 'peaseNTT.v29': elapsed time 149.50 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_RBW.v
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(6). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(14). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(2). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(22). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(29). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(22). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(29). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(10). Defaulting to 'clk'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(15). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_RBW.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Info: Running transformation 'extract' on solution 'peaseNTT.v29': elapsed time 125.07 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
Generating SCVerify testbench files
Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult_2_1/peaseNTT.v29/concat_sim_rtl.vhdl
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(29). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(22). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(25). Defaulting to 'clk'
# Info: Running transformation 'extract' on solution 'peaseNTT.v29': elapsed time 46.20 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaseNTT.v29': elapsed time 23.50 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
Report written to file 'rtl.rpt'
# Info: Running transformation 'extract' on solution 'peaseNTT.v29': elapsed time 69.62 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Info: Starting transformation 'extract' on solution 'peaseNTT.v29' (SOL-8)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_RBW.vhd
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated file: /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult_2_1/peaseNTT.v29/concat_rtl.vhdl
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Info: Running transformation 'extract' on solution 'peaseNTT.v29': elapsed time 197.90 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Running transformation 'extract' on solution 'peaseNTT.v29': elapsed time 94.31 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(2). Defaulting to 'clk'
