\doxysection{stm32l4xx\+\_\+ll\+\_\+bus.\+h}
\hypertarget{stm32l4xx__ll__bus_8h_source}{}\label{stm32l4xx__ll__bus_8h_source}\index{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_bus.h@{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_bus.h}}
\mbox{\hyperlink{stm32l4xx__ll__bus_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00035\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#ifndef\ STM32L4xx\_LL\_BUS\_H}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#define\ STM32L4xx\_LL\_BUS\_H}}
\DoxyCodeLine{00038\ }
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00040\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx_8h}{stm32l4xx.h}}"{}}}
\DoxyCodeLine{00045\ }
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#if\ defined(RCC)}}
\DoxyCodeLine{00051\ }
\DoxyCodeLine{00056\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00057\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00058\ }
\DoxyCodeLine{00059\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00060\ }
\DoxyCodeLine{00061\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00062\ }
\DoxyCodeLine{00063\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00064\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_ALL\ \ \ \ \ \ \ \ \ \ \ \ 0xFFFFFFFFU}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_DMA1\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA1EN}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_DMA2\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA2EN}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_DMAMUX1\ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMAMUX1EN}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_FLASH\ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_FLASHEN}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_CRC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_CRCEN}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_TSC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_TSCEN}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#if\ defined(DMA2D)}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_DMA2D\ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA2DEN}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2D\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_GFXMMU\ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GFXMMUEN}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_SRAM1\ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_SRAM1SMEN}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_ALL\ \ \ \ \ \ \ \ \ \ \ \ 0xFFFFFFFFU}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_GPIOA\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOAEN}}
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_GPIOB\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOBEN}}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_GPIOC\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOCEN}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_GPIOD\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIODEN}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*GPIOD*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_GPIOE\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOEEN}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*GPIOE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#if\ defined(GPIOF)}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_GPIOF\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOFEN}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#if\ defined(GPIOG)}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_GPIOG\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOGEN}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_GPIOH\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOHEN}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_GPIOI\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOIEN}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_OTGFS\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_OTGFSEN}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_ADC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_ADCEN}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#if\ defined(DCMI)}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_DCMI\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_DCMIEN}}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_AES\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_AESEN}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_HASH\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_HASHEN}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_RNG\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_RNGEN}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_OSPIM\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_OSPIMEN}}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#if\ defined(PKA)}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_PKA\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_PKAEN}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PKA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_AHB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_SDMMC1\ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_SDMMC1EN}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_AHB2ENR\_SDMMC1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_SRAM2\ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_SRAM2SMEN}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#if\ defined(SRAM3\_BASE)}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_SRAM3\ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_SRAM3SMEN}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SRAM3\_BASE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_ALL\ \ \ \ \ \ \ \ \ \ \ \ 0xFFFFFFFFU}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1\_R)}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_FMC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_FMCEN}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\_R\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_QSPI\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_QSPIEN}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_OSPI1\ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_OSPI1EN}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_OSPI2\ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_OSPI2EN}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_ALL\ \ \ \ \ \ \ \ \ \ \ \ 0xFFFFFFFFU}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM2\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM2EN}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM3\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM3EN}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM4\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM4EN}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM5\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM5EN}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM6\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM6EN}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM7\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM7EN}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#if\ defined(LCD)}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_LCD\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_LCDEN}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LCD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#if\ defined(RCC\_APB1ENR1\_RTCAPBEN)}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_RTCAPB\ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_RTCAPBEN}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_APB1ENR1\_RTCAPBEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_WWDG\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_WWDGEN}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#if\ defined(SPI2)}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_SPI2\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_SPI2EN}}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_SPI3\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_SPI3EN}}
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_USART2\ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_USART2EN}}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_USART3\ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_USART3EN}}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_UART4\ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_UART4EN}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_UART5\ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_UART5EN}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_I2C1\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C1EN}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_I2C2\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C2EN}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_I2C3\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C3EN}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_CRS\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_CRSEN}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_CAN1\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_CAN1EN}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#if\ defined(CAN2)}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_CAN2\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_CAN2EN}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_USB\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_USBFSEN}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_PWR\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_PWREN}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_DAC1\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_DAC1EN}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_OPAMP\ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_OPAMPEN}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_LPTIM1\ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_LPTIM1EN}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_ALL\ \ \ \ \ \ \ \ \ \ \ \ 0xFFFFFFFFU}}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_LPUART1\ \ \ \ \ \ \ \ RCC\_APB1ENR2\_LPUART1EN}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_I2C4\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR2\_I2C4EN}}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_SWPMI1\ \ \ \ \ \ \ \ \ RCC\_APB1ENR2\_SWPMI1EN}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_LPTIM2\ \ \ \ \ \ \ \ \ RCC\_APB1ENR2\_LPTIM2EN}}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_ALL\ \ \ \ \ \ \ \ \ \ \ \ 0xFFFFFFFFU}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_SYSCFG\ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SYSCFGEN}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_FW\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_FWEN}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)\ \&\&\ defined(RCC\_APB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_SDMMC1\ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SDMMC1EN}}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ \&\&\ RCC\_APB2ENR\_SDMMC1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_TIM1\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM1EN}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_SPI1\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SPI1EN}}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_TIM8\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM8EN}}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_USART1\ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_USART1EN}}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_TIM15\ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM15EN}}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_TIM16\ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM16EN}}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_TIM17\ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM17EN}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_SAI1\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SAI1EN}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_SAI2\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SAI2EN}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_DFSDM1\ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_DFSDM1EN}}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00270\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_LTDC\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_LTDCEN}}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_DSI\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_DSIEN}}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00283\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_DFSDM\ \ \ \ \ \ \ \ \ \ LL\_APB2\_GRP1\_PERIPH\_DFSDM1}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00294\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00295\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00327\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00328\ \{}
\DoxyCodeLine{00329\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{00330\ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{00331\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{00332\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{00333\ \ \ (void)tmpreg;}
\DoxyCodeLine{00334\ \}}
\DoxyCodeLine{00335\ }
\DoxyCodeLine{00359\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_AHB1\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00360\ \{}
\DoxyCodeLine{00361\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>AHB1ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00362\ \}}
\DoxyCodeLine{00363\ }
\DoxyCodeLine{00387\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00388\ \{}
\DoxyCodeLine{00389\ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{00390\ \}}
\DoxyCodeLine{00391\ }
\DoxyCodeLine{00416\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{00417\ \{}
\DoxyCodeLine{00418\ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ Periphs);}
\DoxyCodeLine{00419\ \}}
\DoxyCodeLine{00420\ }
\DoxyCodeLine{00445\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{00446\ \{}
\DoxyCodeLine{00447\ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ Periphs);}
\DoxyCodeLine{00448\ \}}
\DoxyCodeLine{00449\ }
\DoxyCodeLine{00475\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_EnableClockStopSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{00476\ \{}
\DoxyCodeLine{00477\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{00478\ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ Periphs);}
\DoxyCodeLine{00479\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{00480\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1SMENR,\ Periphs);}
\DoxyCodeLine{00481\ \ \ (void)tmpreg;}
\DoxyCodeLine{00482\ \}}
\DoxyCodeLine{00483\ }
\DoxyCodeLine{00509\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_DisableClockStopSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{00510\ \{}
\DoxyCodeLine{00511\ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ Periphs);}
\DoxyCodeLine{00512\ \}}
\DoxyCodeLine{00513\ }
\DoxyCodeLine{00563\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00564\ \{}
\DoxyCodeLine{00565\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{00566\ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{00567\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{00568\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{00569\ \ \ (void)tmpreg;}
\DoxyCodeLine{00570\ \}}
\DoxyCodeLine{00571\ }
\DoxyCodeLine{00613\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_AHB2\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00614\ \{}
\DoxyCodeLine{00615\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>AHB2ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00616\ \}}
\DoxyCodeLine{00617\ }
\DoxyCodeLine{00659\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00660\ \{}
\DoxyCodeLine{00661\ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{00662\ \}}
\DoxyCodeLine{00663\ }
\DoxyCodeLine{00706\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{00707\ \{}
\DoxyCodeLine{00708\ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ Periphs);}
\DoxyCodeLine{00709\ \}}
\DoxyCodeLine{00710\ }
\DoxyCodeLine{00753\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{00754\ \{}
\DoxyCodeLine{00755\ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ Periphs);}
\DoxyCodeLine{00756\ \}}
\DoxyCodeLine{00757\ }
\DoxyCodeLine{00803\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_EnableClockStopSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{00804\ \{}
\DoxyCodeLine{00805\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{00806\ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ Periphs);}
\DoxyCodeLine{00807\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{00808\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2SMENR,\ Periphs);}
\DoxyCodeLine{00809\ \ \ (void)tmpreg;}
\DoxyCodeLine{00810\ \}}
\DoxyCodeLine{00811\ }
\DoxyCodeLine{00857\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_DisableClockStopSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{00858\ \{}
\DoxyCodeLine{00859\ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ Periphs);}
\DoxyCodeLine{00860\ \}}
\DoxyCodeLine{00861\ }
\DoxyCodeLine{00885\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00886\ \{}
\DoxyCodeLine{00887\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{00888\ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{00889\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{00890\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{00891\ \ \ (void)tmpreg;}
\DoxyCodeLine{00892\ \}}
\DoxyCodeLine{00893\ }
\DoxyCodeLine{00909\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_AHB3\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00910\ \{}
\DoxyCodeLine{00911\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>AHB3ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00912\ \}}
\DoxyCodeLine{00913\ }
\DoxyCodeLine{00929\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00930\ \{}
\DoxyCodeLine{00931\ \ \ CLEAR\_BIT(RCC-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{00932\ \}}
\DoxyCodeLine{00933\ }
\DoxyCodeLine{00950\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{00951\ \{}
\DoxyCodeLine{00952\ \ \ SET\_BIT(RCC-\/>AHB3RSTR,\ Periphs);}
\DoxyCodeLine{00953\ \}}
\DoxyCodeLine{00954\ }
\DoxyCodeLine{00971\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{00972\ \{}
\DoxyCodeLine{00973\ \ \ CLEAR\_BIT(RCC-\/>AHB3RSTR,\ Periphs);}
\DoxyCodeLine{00974\ \}}
\DoxyCodeLine{00975\ }
\DoxyCodeLine{00991\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_EnableClockStopSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{00992\ \{}
\DoxyCodeLine{00993\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{00994\ \ \ SET\_BIT(RCC-\/>AHB3SMENR,\ Periphs);}
\DoxyCodeLine{00995\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{00996\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3SMENR,\ Periphs);}
\DoxyCodeLine{00997\ \ \ (void)tmpreg;}
\DoxyCodeLine{00998\ \}}
\DoxyCodeLine{00999\ }
\DoxyCodeLine{01015\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_DisableClockStopSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01016\ \{}
\DoxyCodeLine{01017\ \ \ CLEAR\_BIT(RCC-\/>AHB3SMENR,\ Periphs);}
\DoxyCodeLine{01018\ \}}
\DoxyCodeLine{01019\ }
\DoxyCodeLine{01087\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01088\ \{}
\DoxyCodeLine{01089\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01090\ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ Periphs);}
\DoxyCodeLine{01091\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01092\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ Periphs);}
\DoxyCodeLine{01093\ \ \ (void)tmpreg;}
\DoxyCodeLine{01094\ \}}
\DoxyCodeLine{01095\ }
\DoxyCodeLine{01111\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01112\ \{}
\DoxyCodeLine{01113\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01114\ \ \ SET\_BIT(RCC-\/>APB1ENR2,\ Periphs);}
\DoxyCodeLine{01115\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01116\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR2,\ Periphs);}
\DoxyCodeLine{01117\ \ \ (void)tmpreg;}
\DoxyCodeLine{01118\ \}}
\DoxyCodeLine{01119\ }
\DoxyCodeLine{01179\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_APB1\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01180\ \{}
\DoxyCodeLine{01181\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>APB1ENR1,\ Periphs)\ ==\ Periphs)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01182\ \}}
\DoxyCodeLine{01183\ }
\DoxyCodeLine{01199\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_APB1\_GRP2\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01200\ \{}
\DoxyCodeLine{01201\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>APB1ENR2,\ Periphs)\ ==\ Periphs)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01202\ \}}
\DoxyCodeLine{01203\ }
\DoxyCodeLine{01263\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01264\ \{}
\DoxyCodeLine{01265\ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ Periphs);}
\DoxyCodeLine{01266\ \}}
\DoxyCodeLine{01267\ }
\DoxyCodeLine{01283\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01284\ \{}
\DoxyCodeLine{01285\ \ \ CLEAR\_BIT(RCC-\/>APB1ENR2,\ Periphs);}
\DoxyCodeLine{01286\ \}}
\DoxyCodeLine{01287\ }
\DoxyCodeLine{01344\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{01345\ \{}
\DoxyCodeLine{01346\ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ Periphs);}
\DoxyCodeLine{01347\ \}}
\DoxyCodeLine{01348\ }
\DoxyCodeLine{01365\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{01366\ \{}
\DoxyCodeLine{01367\ \ \ SET\_BIT(RCC-\/>APB1RSTR2,\ Periphs);}
\DoxyCodeLine{01368\ \}}
\DoxyCodeLine{01369\ }
\DoxyCodeLine{01426\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{01427\ \{}
\DoxyCodeLine{01428\ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ Periphs);}
\DoxyCodeLine{01429\ \}}
\DoxyCodeLine{01430\ }
\DoxyCodeLine{01447\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{01448\ \{}
\DoxyCodeLine{01449\ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR2,\ Periphs);}
\DoxyCodeLine{01450\ \}}
\DoxyCodeLine{01451\ }
\DoxyCodeLine{01511\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_EnableClockStopSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01512\ \{}
\DoxyCodeLine{01513\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01514\ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ Periphs);}
\DoxyCodeLine{01515\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01516\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1SMENR1,\ Periphs);}
\DoxyCodeLine{01517\ \ \ (void)tmpreg;}
\DoxyCodeLine{01518\ \}}
\DoxyCodeLine{01519\ }
\DoxyCodeLine{01535\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_EnableClockStopSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01536\ \{}
\DoxyCodeLine{01537\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01538\ \ \ SET\_BIT(RCC-\/>APB1SMENR2,\ Periphs);}
\DoxyCodeLine{01539\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01540\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1SMENR2,\ Periphs);}
\DoxyCodeLine{01541\ \ \ (void)tmpreg;}
\DoxyCodeLine{01542\ \}}
\DoxyCodeLine{01543\ }
\DoxyCodeLine{01603\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_DisableClockStopSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01604\ \{}
\DoxyCodeLine{01605\ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ Periphs);}
\DoxyCodeLine{01606\ \}}
\DoxyCodeLine{01607\ }
\DoxyCodeLine{01623\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_DisableClockStopSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01624\ \{}
\DoxyCodeLine{01625\ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR2,\ Periphs);}
\DoxyCodeLine{01626\ \}}
\DoxyCodeLine{01627\ }
\DoxyCodeLine{01673\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01674\ \{}
\DoxyCodeLine{01675\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01676\ \ \ SET\_BIT(RCC-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{01677\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01678\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{01679\ \ \ (void)tmpreg;}
\DoxyCodeLine{01680\ \}}
\DoxyCodeLine{01681\ }
\DoxyCodeLine{01719\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_APB2\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01720\ \{}
\DoxyCodeLine{01721\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>APB2ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01722\ \}}
\DoxyCodeLine{01723\ }
\DoxyCodeLine{01759\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01760\ \{}
\DoxyCodeLine{01761\ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{01762\ \}}
\DoxyCodeLine{01763\ }
\DoxyCodeLine{01800\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{01801\ \{}
\DoxyCodeLine{01802\ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ Periphs);}
\DoxyCodeLine{01803\ \}}
\DoxyCodeLine{01804\ }
\DoxyCodeLine{01841\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{01842\ \{}
\DoxyCodeLine{01843\ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ Periphs);}
\DoxyCodeLine{01844\ \}}
\DoxyCodeLine{01845\ }
\DoxyCodeLine{01881\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_EnableClockStopSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01882\ \{}
\DoxyCodeLine{01883\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01884\ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ Periphs);}
\DoxyCodeLine{01885\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01886\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2SMENR,\ Periphs);}
\DoxyCodeLine{01887\ \ \ (void)tmpreg;}
\DoxyCodeLine{01888\ \}}
\DoxyCodeLine{01889\ }
\DoxyCodeLine{01925\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_DisableClockStopSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01926\ \{}
\DoxyCodeLine{01927\ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ Periphs);}
\DoxyCodeLine{01928\ \}}
\DoxyCodeLine{01929\ }
\DoxyCodeLine{01943\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(RCC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01944\ }
\DoxyCodeLine{01949\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01950\ \}}
\DoxyCodeLine{01951\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01952\ }
\DoxyCodeLine{01953\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4xx\_LL\_BUS\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01954\ }

\end{DoxyCode}
