module zero(A, S);
  input [7:0] A;
  output S;

  nor (S, A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7]);
endmodule
