//Verilog generated by VPR  from post-place-and-route implementation
module bit8_ring_counter (
    input \clock0 ,
    input \reset ,
    input \lr ,
    output \out[7] ,
    output \out[6] ,
    output \out[5] ,
    output \out[4] ,
    output \out[3] ,
    output \out[2] ,
    output \out[1] ,
    output \out[0] 
);

    //Wires
    wire \clock0_output_0_0 ;
    wire \reset_output_0_0 ;
    wire \lr_output_0_0 ;
    wire \lut_out[7]_output_0_0 ;
    wire \sdffre_out[6]_output_0_0 ;
    wire \sdffre_out[5]_output_0_0 ;
    wire \sdffre_out[4]_output_0_0 ;
    wire \sdffre_out[3]_output_0_0 ;
    wire \sdffre_out[2]_output_0_0 ;
    wire \sdffre_out[1]_output_0_0 ;
    wire \sdffre_out[0]_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \sdffre__32__output_0_0 ;
    wire \lut__24__output_0_0 ;
    wire \lut__28__output_0_0 ;
    wire \lut__25__output_0_0 ;
    wire \lut__26__output_0_0 ;
    wire \lut__30__output_0_0 ;
    wire \lut__29__output_0_0 ;
    wire \lut__27__output_0_0 ;
    wire \lut__31__output_0_0 ;
    wire \sdffre_out[6]_clock_0_0 ;
    wire \sdffre__32__clock_0_0 ;
    wire \sdffre_out[0]_clock_0_0 ;
    wire \sdffre_out[1]_clock_0_0 ;
    wire \sdffre_out[2]_clock_0_0 ;
    wire \sdffre_out[3]_clock_0_0 ;
    wire \sdffre_out[4]_clock_0_0 ;
    wire \sdffre_out[5]_clock_0_0 ;
    wire \sdffre_out[6]_input_1_0 ;
    wire \sdffre__32__input_1_0 ;
    wire \sdffre_out[0]_input_1_0 ;
    wire \sdffre_out[1]_input_1_0 ;
    wire \sdffre_out[2]_input_1_0 ;
    wire \sdffre_out[3]_input_1_0 ;
    wire \sdffre_out[4]_input_1_0 ;
    wire \sdffre_out[5]_input_1_0 ;
    wire \lut__25__input_0_2 ;
    wire \lut__28__input_0_3 ;
    wire \lut__29__input_0_0 ;
    wire \lut__30__input_0_0 ;
    wire \lut__31__input_0_3 ;
    wire \lut__24__input_0_2 ;
    wire \lut__26__input_0_3 ;
    wire \lut__27__input_0_3 ;
    wire \out[7]_input_0_0 ;
    wire \lut__29__input_0_3 ;
    wire \lut__31__input_0_4 ;
    wire \out[6]_input_0_0 ;
    wire \lut__28__input_0_1 ;
    wire \lut__30__input_0_1 ;
    wire \out[5]_input_0_0 ;
    wire \lut__29__input_0_1 ;
    wire \lut__27__input_0_2 ;
    wire \out[4]_input_0_0 ;
    wire \lut__28__input_0_0 ;
    wire \lut__26__input_0_0 ;
    wire \out[3]_input_0_0 ;
    wire \lut__25__input_0_1 ;
    wire \lut__27__input_0_1 ;
    wire \out[2]_input_0_0 ;
    wire \lut__24__input_0_4 ;
    wire \lut__26__input_0_4 ;
    wire \out[1]_input_0_0 ;
    wire \lut__25__input_0_3 ;
    wire \lut__31__input_0_0 ;
    wire \out[0]_input_0_0 ;
    wire \sdffre_out[6]_input_2_0 ;
    wire \sdffre__32__input_2_0 ;
    wire \sdffre_out[0]_input_2_0 ;
    wire \sdffre_out[1]_input_2_0 ;
    wire \sdffre_out[2]_input_2_0 ;
    wire \sdffre_out[3]_input_2_0 ;
    wire \sdffre_out[4]_input_2_0 ;
    wire \sdffre_out[5]_input_2_0 ;
    wire \lut__30__input_0_3 ;
    wire \lut_out[7]_input_0_3 ;
    wire \lut__24__input_0_0 ;
    wire \sdffre_out[0]_input_0_0 ;
    wire \sdffre_out[4]_input_0_0 ;
    wire \sdffre_out[1]_input_0_0 ;
    wire \sdffre_out[2]_input_0_0 ;
    wire \sdffre_out[6]_input_0_0 ;
    wire \sdffre_out[5]_input_0_0 ;
    wire \sdffre_out[3]_input_0_0 ;
    wire \sdffre__32__input_0_0 ;

    //IO assignments
    assign \out[7]  = \out[7]_input_0_0 ;
    assign \out[6]  = \out[6]_input_0_0 ;
    assign \out[5]  = \out[5]_input_0_0 ;
    assign \out[4]  = \out[4]_input_0_0 ;
    assign \out[3]  = \out[3]_input_0_0 ;
    assign \out[2]  = \out[2]_input_0_0 ;
    assign \out[1]  = \out[1]_input_0_0 ;
    assign \out[0]  = \out[0]_input_0_0 ;
    assign \clock0_output_0_0  = \clock0 ;
    assign \reset_output_0_0  = \reset ;
    assign \lr_output_0_0  = \lr ;

    //Interconnect
    fpga_interconnect \routing_segment_clock0_output_0_0_to_sdffre_out[6]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\sdffre_out[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_sdffre__32__clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\sdffre__32__clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_sdffre_out[0]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\sdffre_out[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_sdffre_out[1]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\sdffre_out[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_sdffre_out[2]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\sdffre_out[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_sdffre_out[3]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\sdffre_out[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_sdffre_out[4]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\sdffre_out[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_sdffre_out[5]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\sdffre_out[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_sdffre_out[6]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\sdffre_out[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_sdffre__32__input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\sdffre__32__input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_sdffre_out[0]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\sdffre_out[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_sdffre_out[1]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\sdffre_out[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_sdffre_out[2]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\sdffre_out[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_sdffre_out[3]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\sdffre_out[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_sdffre_out[4]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\sdffre_out[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_sdffre_out[5]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\sdffre_out[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lr_output_0_0_to_lut__25__input_0_2  (
        .datain(\lr_output_0_0 ),
        .dataout(\lut__25__input_0_2 )
    );

    fpga_interconnect \routing_segment_lr_output_0_0_to_lut__28__input_0_3  (
        .datain(\lr_output_0_0 ),
        .dataout(\lut__28__input_0_3 )
    );

    fpga_interconnect \routing_segment_lr_output_0_0_to_lut__29__input_0_0  (
        .datain(\lr_output_0_0 ),
        .dataout(\lut__29__input_0_0 )
    );

    fpga_interconnect \routing_segment_lr_output_0_0_to_lut__30__input_0_0  (
        .datain(\lr_output_0_0 ),
        .dataout(\lut__30__input_0_0 )
    );

    fpga_interconnect \routing_segment_lr_output_0_0_to_lut__31__input_0_3  (
        .datain(\lr_output_0_0 ),
        .dataout(\lut__31__input_0_3 )
    );

    fpga_interconnect \routing_segment_lr_output_0_0_to_lut__24__input_0_2  (
        .datain(\lr_output_0_0 ),
        .dataout(\lut__24__input_0_2 )
    );

    fpga_interconnect \routing_segment_lr_output_0_0_to_lut__26__input_0_3  (
        .datain(\lr_output_0_0 ),
        .dataout(\lut__26__input_0_3 )
    );

    fpga_interconnect \routing_segment_lr_output_0_0_to_lut__27__input_0_3  (
        .datain(\lr_output_0_0 ),
        .dataout(\lut__27__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_out[7]_output_0_0_to_out[7]_input_0_0  (
        .datain(\lut_out[7]_output_0_0 ),
        .dataout(\out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_sdffre_out[6]_output_0_0_to_lut__29__input_0_3  (
        .datain(\sdffre_out[6]_output_0_0 ),
        .dataout(\lut__29__input_0_3 )
    );

    fpga_interconnect \routing_segment_sdffre_out[6]_output_0_0_to_lut__31__input_0_4  (
        .datain(\sdffre_out[6]_output_0_0 ),
        .dataout(\lut__31__input_0_4 )
    );

    fpga_interconnect \routing_segment_sdffre_out[6]_output_0_0_to_out[6]_input_0_0  (
        .datain(\sdffre_out[6]_output_0_0 ),
        .dataout(\out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_sdffre_out[5]_output_0_0_to_lut__28__input_0_1  (
        .datain(\sdffre_out[5]_output_0_0 ),
        .dataout(\lut__28__input_0_1 )
    );

    fpga_interconnect \routing_segment_sdffre_out[5]_output_0_0_to_lut__30__input_0_1  (
        .datain(\sdffre_out[5]_output_0_0 ),
        .dataout(\lut__30__input_0_1 )
    );

    fpga_interconnect \routing_segment_sdffre_out[5]_output_0_0_to_out[5]_input_0_0  (
        .datain(\sdffre_out[5]_output_0_0 ),
        .dataout(\out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_sdffre_out[4]_output_0_0_to_lut__29__input_0_1  (
        .datain(\sdffre_out[4]_output_0_0 ),
        .dataout(\lut__29__input_0_1 )
    );

    fpga_interconnect \routing_segment_sdffre_out[4]_output_0_0_to_lut__27__input_0_2  (
        .datain(\sdffre_out[4]_output_0_0 ),
        .dataout(\lut__27__input_0_2 )
    );

    fpga_interconnect \routing_segment_sdffre_out[4]_output_0_0_to_out[4]_input_0_0  (
        .datain(\sdffre_out[4]_output_0_0 ),
        .dataout(\out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_sdffre_out[3]_output_0_0_to_lut__28__input_0_0  (
        .datain(\sdffre_out[3]_output_0_0 ),
        .dataout(\lut__28__input_0_0 )
    );

    fpga_interconnect \routing_segment_sdffre_out[3]_output_0_0_to_lut__26__input_0_0  (
        .datain(\sdffre_out[3]_output_0_0 ),
        .dataout(\lut__26__input_0_0 )
    );

    fpga_interconnect \routing_segment_sdffre_out[3]_output_0_0_to_out[3]_input_0_0  (
        .datain(\sdffre_out[3]_output_0_0 ),
        .dataout(\out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_sdffre_out[2]_output_0_0_to_lut__25__input_0_1  (
        .datain(\sdffre_out[2]_output_0_0 ),
        .dataout(\lut__25__input_0_1 )
    );

    fpga_interconnect \routing_segment_sdffre_out[2]_output_0_0_to_lut__27__input_0_1  (
        .datain(\sdffre_out[2]_output_0_0 ),
        .dataout(\lut__27__input_0_1 )
    );

    fpga_interconnect \routing_segment_sdffre_out[2]_output_0_0_to_out[2]_input_0_0  (
        .datain(\sdffre_out[2]_output_0_0 ),
        .dataout(\out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_sdffre_out[1]_output_0_0_to_lut__24__input_0_4  (
        .datain(\sdffre_out[1]_output_0_0 ),
        .dataout(\lut__24__input_0_4 )
    );

    fpga_interconnect \routing_segment_sdffre_out[1]_output_0_0_to_lut__26__input_0_4  (
        .datain(\sdffre_out[1]_output_0_0 ),
        .dataout(\lut__26__input_0_4 )
    );

    fpga_interconnect \routing_segment_sdffre_out[1]_output_0_0_to_out[1]_input_0_0  (
        .datain(\sdffre_out[1]_output_0_0 ),
        .dataout(\out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_sdffre_out[0]_output_0_0_to_lut__25__input_0_3  (
        .datain(\sdffre_out[0]_output_0_0 ),
        .dataout(\lut__25__input_0_3 )
    );

    fpga_interconnect \routing_segment_sdffre_out[0]_output_0_0_to_lut__31__input_0_0  (
        .datain(\sdffre_out[0]_output_0_0 ),
        .dataout(\lut__31__input_0_0 )
    );

    fpga_interconnect \routing_segment_sdffre_out[0]_output_0_0_to_out[0]_input_0_0  (
        .datain(\sdffre_out[0]_output_0_0 ),
        .dataout(\out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_sdffre_out[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\sdffre_out[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_sdffre__32__input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\sdffre__32__input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_sdffre_out[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\sdffre_out[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_sdffre_out[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\sdffre_out[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_sdffre_out[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\sdffre_out[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_sdffre_out[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\sdffre_out[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_sdffre_out[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\sdffre_out[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_sdffre_out[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\sdffre_out[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_sdffre__32__output_0_0_to_lut__30__input_0_3  (
        .datain(\sdffre__32__output_0_0 ),
        .dataout(\lut__30__input_0_3 )
    );

    fpga_interconnect \routing_segment_sdffre__32__output_0_0_to_lut_out[7]_input_0_3  (
        .datain(\sdffre__32__output_0_0 ),
        .dataout(\lut_out[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_sdffre__32__output_0_0_to_lut__24__input_0_0  (
        .datain(\sdffre__32__output_0_0 ),
        .dataout(\lut__24__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__24__output_0_0_to_sdffre_out[0]_input_0_0  (
        .datain(\lut__24__output_0_0 ),
        .dataout(\sdffre_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__28__output_0_0_to_sdffre_out[4]_input_0_0  (
        .datain(\lut__28__output_0_0 ),
        .dataout(\sdffre_out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__25__output_0_0_to_sdffre_out[1]_input_0_0  (
        .datain(\lut__25__output_0_0 ),
        .dataout(\sdffre_out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__26__output_0_0_to_sdffre_out[2]_input_0_0  (
        .datain(\lut__26__output_0_0 ),
        .dataout(\sdffre_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__30__output_0_0_to_sdffre_out[6]_input_0_0  (
        .datain(\lut__30__output_0_0 ),
        .dataout(\sdffre_out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__29__output_0_0_to_sdffre_out[5]_input_0_0  (
        .datain(\lut__29__output_0_0 ),
        .dataout(\sdffre_out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__27__output_0_0_to_sdffre_out[3]_input_0_0  (
        .datain(\lut__27__output_0_0 ),
        .dataout(\sdffre_out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__31__output_0_0_to_sdffre__32__input_0_0  (
        .datain(\lut__31__output_0_0 ),
        .dataout(\sdffre__32__input_0_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000101010000000100)
    ) \lut__25_  (
        .in({
            1'bX,
            \lut__25__input_0_3 ,
            \lut__25__input_0_2 ,
            \lut__25__input_0_1 ,
            1'bX
         }),
        .out(\lut__25__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000101000001100)
    ) \lut__28_  (
        .in({
            1'bX,
            \lut__28__input_0_3 ,
            1'bX,
            \lut__28__input_0_1 ,
            \lut__28__input_0_0 
         }),
        .out(\lut__28__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000110100001000)
    ) \lut__29_  (
        .in({
            1'bX,
            \lut__29__input_0_3 ,
            1'bX,
            \lut__29__input_0_1 ,
            \lut__29__input_0_0 
         }),
        .out(\lut__29__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100000001101)
    ) \lut__30_  (
        .in({
            1'bX,
            \lut__30__input_0_3 ,
            1'bX,
            \lut__30__input_0_1 ,
            \lut__30__input_0_0 
         }),
        .out(\lut__30__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000001100000001)
    ) \lut__31_  (
        .in({
            \lut__31__input_0_4 ,
            \lut__31__input_0_3 ,
            1'bX,
            1'bX,
            \lut__31__input_0_0 
         }),
        .out(\lut__31__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_out[7]  (
        .in({
            1'bX,
            \lut_out[7]_input_0_3 ,
            1'bX,
            1'bX,
            1'bX
         }),
        .out(\lut_out[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100110000000000010000)
    ) \lut__24_  (
        .in({
            \lut__24__input_0_4 ,
            1'bX,
            \lut__24__input_0_2 ,
            1'bX,
            \lut__24__input_0_0 
         }),
        .out(\lut__24__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            1'bX,
            1'bX
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000100000000000000010)
    ) \lut__26_  (
        .in({
            \lut__26__input_0_4 ,
            \lut__26__input_0_3 ,
            1'bX,
            1'bX,
            \lut__26__input_0_0 
         }),
        .out(\lut__26__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100010001010000)
    ) \lut__27_  (
        .in({
            1'bX,
            \lut__27__input_0_3 ,
            \lut__27__input_0_2 ,
            \lut__27__input_0_1 ,
            1'bX
         }),
        .out(\lut__27__output_0_0 )
    );

    sdffre #(
    ) \sdffre_out[6]  (
        .C(\sdffre_out[6]_clock_0_0 ),
        .D(\sdffre_out[6]_input_0_0 ),
        .E(\sdffre_out[6]_input_2_0 ),
        .R(\sdffre_out[6]_input_1_0 ),
        .Q(\sdffre_out[6]_output_0_0 )
    );

    sdffre #(
        .INIT_VALUE(1'b1)
    ) \sdffre__32_  (
        .C(\sdffre__32__clock_0_0 ),
        .D(\sdffre__32__input_0_0 ),
        .E(\sdffre__32__input_2_0 ),
        .R(\sdffre__32__input_1_0 ),
        .Q(\sdffre__32__output_0_0 )
    );

    sdffre #(
    ) \sdffre_out[0]  (
        .C(\sdffre_out[0]_clock_0_0 ),
        .D(\sdffre_out[0]_input_0_0 ),
        .E(\sdffre_out[0]_input_2_0 ),
        .R(\sdffre_out[0]_input_1_0 ),
        .Q(\sdffre_out[0]_output_0_0 )
    );

    sdffre #(
    ) \sdffre_out[1]  (
        .C(\sdffre_out[1]_clock_0_0 ),
        .D(\sdffre_out[1]_input_0_0 ),
        .E(\sdffre_out[1]_input_2_0 ),
        .R(\sdffre_out[1]_input_1_0 ),
        .Q(\sdffre_out[1]_output_0_0 )
    );

    sdffre #(
    ) \sdffre_out[2]  (
        .C(\sdffre_out[2]_clock_0_0 ),
        .D(\sdffre_out[2]_input_0_0 ),
        .E(\sdffre_out[2]_input_2_0 ),
        .R(\sdffre_out[2]_input_1_0 ),
        .Q(\sdffre_out[2]_output_0_0 )
    );

    sdffre #(
    ) \sdffre_out[3]  (
        .C(\sdffre_out[3]_clock_0_0 ),
        .D(\sdffre_out[3]_input_0_0 ),
        .E(\sdffre_out[3]_input_2_0 ),
        .R(\sdffre_out[3]_input_1_0 ),
        .Q(\sdffre_out[3]_output_0_0 )
    );

    sdffre #(
    ) \sdffre_out[4]  (
        .C(\sdffre_out[4]_clock_0_0 ),
        .D(\sdffre_out[4]_input_0_0 ),
        .E(\sdffre_out[4]_input_2_0 ),
        .R(\sdffre_out[4]_input_1_0 ),
        .Q(\sdffre_out[4]_output_0_0 )
    );

    sdffre #(
    ) \sdffre_out[5]  (
        .C(\sdffre_out[5]_clock_0_0 ),
        .D(\sdffre_out[5]_input_0_0 ),
        .E(\sdffre_out[5]_input_2_0 ),
        .R(\sdffre_out[5]_input_1_0 ),
        .Q(\sdffre_out[5]_output_0_0 )
    );


endmodule
