# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 
# do {tb_mips.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ctrl
# -- Compiling architecture behavioral of ctrl
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rom32x32
# -- Compiling architecture behavioral of rom32x32
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity progcnt
# -- Compiling architecture behavioral of progcnt
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity pc_update
# -- Compiling architecture behavioral of pc_update
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity mux2v5
# -- Compiling architecture behavioral of mux2v5
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity mux2v32
# -- Compiling architecture behavioral of mux2v32
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity file_regs
# -- Compiling architecture behavioral of file_regs
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity datamem
# -- Compiling architecture behavioral of datamem
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity mips
# -- Compiling architecture behavioral of mips
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity tb_mips
# -- Compiling architecture testbench_arch of tb_mips
# vsim -lib work -t 1ps tb_mips 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading unisim.vcomponents
# Loading ieee.numeric_std(body)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_mips(testbench_arch)
# Loading work.mips(behavioral)
# Loading work.alu(behavioral)
# Loading work.ctrl(behavioral)
# Loading work.datamem(behavioral)
# Loading work.mux2v32(behavioral)
# Loading work.mux2v5(behavioral)
# Loading work.pc_update(behavioral)
# Loading work.progcnt(behavioral)
# Loading work.file_regs(behavioral)
# Loading work.rom32x32(behavioral)
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mips/uut/u_regs
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_mips/uut/u_regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mips/uut/u_regs
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_mips/uut/u_regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mips/uut/u_regs
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_mips/uut/u_regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mips/uut/u_regs
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_mips/uut/u_regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mips/uut/u_datamem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mips/uut/u_datamem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_mips/uut/u_datamem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mips/uut/u_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_mips/uut/u_alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_mips/uut/u_datamem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_mips/uut/u_datamem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_mips/uut/u_datamem
add wave \
{sim:/tb_mips/uut/aluop } 
add wave \
{sim:/tb_mips/uut/alusrc } 
add wave \
{sim:/tb_mips/uut/alu_out } 
add wave \
{sim:/tb_mips/uut/instr } 
add wave \
{sim:/tb_mips/uut/wrreg } 
add wave \
{sim:/tb_mips/uut/memout } 
add wave \
{sim:/tb_mips/uut/memwr } 
add wave \
{sim:/tb_mips/uut/mem2reg } 
add wave \
{sim:/tb_mips/uut/new_pc } 
add wave \
{sim:/tb_mips/uut/pc } 
add wave \
{sim:/tb_mips/uut/rddata1 } 
add wave \
{sim:/tb_mips/uut/rddata2 } 
add wave \
{sim:/tb_mips/uut/regdest } 
add wave \
{sim:/tb_mips/uut/regwr } 
add wave \
{sim:/tb_mips/uut/wrdata } 
