ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccSD0UUI.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_GPIO_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_GPIO_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccSD0UUI.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  27              		.loc 1 43 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 45 3 view .LVU1
  41              		.loc 1 45 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0494     		str	r4, [sp, #16]
  44 0008 0594     		str	r4, [sp, #20]
  45 000a 0694     		str	r4, [sp, #24]
  46 000c 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  47              		.loc 1 48 3 is_stmt 1 view .LVU3
  48              	.LBB2:
  49              		.loc 1 48 3 view .LVU4
  50              		.loc 1 48 3 view .LVU5
  51 000e 184B     		ldr	r3, .L3
  52 0010 9A69     		ldr	r2, [r3, #24]
  53 0012 42F02002 		orr	r2, r2, #32
  54 0016 9A61     		str	r2, [r3, #24]
  55              		.loc 1 48 3 view .LVU6
  56 0018 9A69     		ldr	r2, [r3, #24]
  57 001a 02F02002 		and	r2, r2, #32
  58 001e 0192     		str	r2, [sp, #4]
  59              		.loc 1 48 3 view .LVU7
  60 0020 019A     		ldr	r2, [sp, #4]
  61              	.LBE2:
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  62              		.loc 1 49 3 view .LVU8
  63              	.LBB3:
  64              		.loc 1 49 3 view .LVU9
  65              		.loc 1 49 3 view .LVU10
  66 0022 9A69     		ldr	r2, [r3, #24]
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccSD0UUI.s 			page 3


  67 0024 42F00402 		orr	r2, r2, #4
  68 0028 9A61     		str	r2, [r3, #24]
  69              		.loc 1 49 3 view .LVU11
  70 002a 9A69     		ldr	r2, [r3, #24]
  71 002c 02F00402 		and	r2, r2, #4
  72 0030 0292     		str	r2, [sp, #8]
  73              		.loc 1 49 3 view .LVU12
  74 0032 029A     		ldr	r2, [sp, #8]
  75              	.LBE3:
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  76              		.loc 1 50 3 view .LVU13
  77              	.LBB4:
  78              		.loc 1 50 3 view .LVU14
  79              		.loc 1 50 3 view .LVU15
  80 0034 9A69     		ldr	r2, [r3, #24]
  81 0036 42F00802 		orr	r2, r2, #8
  82 003a 9A61     		str	r2, [r3, #24]
  83              		.loc 1 50 3 view .LVU16
  84 003c 9B69     		ldr	r3, [r3, #24]
  85 003e 03F00803 		and	r3, r3, #8
  86 0042 0393     		str	r3, [sp, #12]
  87              		.loc 1 50 3 view .LVU17
  88 0044 039B     		ldr	r3, [sp, #12]
  89              	.LBE4:
  51:Core/Src/gpio.c **** 
  52:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  53:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, In3_Pin|In4_Pin|In1_Pin|In2_Pin, GPIO_PIN_RESET);
  90              		.loc 1 53 3 view .LVU18
  91 0046 0B4D     		ldr	r5, .L3+4
  92 0048 2246     		mov	r2, r4
  93 004a 46F21801 		movw	r1, #24600
  94 004e 2846     		mov	r0, r5
  95 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
  96              	.LVL0:
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  56:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = In3_Pin|In4_Pin|In1_Pin|In2_Pin;
  97              		.loc 1 56 3 view .LVU19
  98              		.loc 1 56 23 is_stmt 0 view .LVU20
  99 0054 46F21803 		movw	r3, #24600
 100 0058 0493     		str	r3, [sp, #16]
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 101              		.loc 1 57 3 is_stmt 1 view .LVU21
 102              		.loc 1 57 24 is_stmt 0 view .LVU22
 103 005a 0123     		movs	r3, #1
 104 005c 0593     		str	r3, [sp, #20]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 105              		.loc 1 58 3 is_stmt 1 view .LVU23
 106              		.loc 1 58 24 is_stmt 0 view .LVU24
 107 005e 0694     		str	r4, [sp, #24]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 108              		.loc 1 59 3 is_stmt 1 view .LVU25
 109              		.loc 1 59 25 is_stmt 0 view .LVU26
 110 0060 0223     		movs	r3, #2
 111 0062 0793     		str	r3, [sp, #28]
  60:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 112              		.loc 1 60 3 is_stmt 1 view .LVU27
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccSD0UUI.s 			page 4


 113 0064 04A9     		add	r1, sp, #16
 114 0066 2846     		mov	r0, r5
 115 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 116              	.LVL1:
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c **** }
 117              		.loc 1 62 1 is_stmt 0 view .LVU28
 118 006c 09B0     		add	sp, sp, #36
 119              	.LCFI2:
 120              		.cfi_def_cfa_offset 12
 121              		@ sp needed
 122 006e 30BD     		pop	{r4, r5, pc}
 123              	.L4:
 124              		.align	2
 125              	.L3:
 126 0070 00100240 		.word	1073876992
 127 0074 000C0140 		.word	1073810432
 128              		.cfi_endproc
 129              	.LFE65:
 131              		.text
 132              	.Letext0:
 133              		.file 2 "/Users/cecilia/Downloads/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/machine
 134              		.file 3 "/Users/cecilia/Downloads/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_st
 135              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 136              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 137              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 138              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 139              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccSD0UUI.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccSD0UUI.s:16     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccSD0UUI.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccSD0UUI.s:126    .text.MX_GPIO_Init:0000000000000070 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
