/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* dynports =  1  *)
(* src = "./test.v:1" *)
module altera_up_slow_clock_generator(clk, reset, enable_clk, new_clk, rising_edge, falling_edge, middle_of_high_level, middle_of_low_level);
  (* src = "./test.v:13" *)
  wire [9:0] _00_;
  (* src = "./test.v:34" *)
  wire _01_;
  (* src = "./test.v:41" *)
  wire _02_;
  (* src = "./test.v:51" *)
  wire _03_;
  (* src = "./test.v:20" *)
  wire _04_;
  (* src = "./test.v:27" *)
  wire _05_;
  (* src = "./test.v:18" *)
  (* unused_bits = "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _06_;
  (* src = "./test.v:32" *)
  wire _07_;
  (* src = "./test.v:39" *)
  wire _08_;
  (* src = "./test.v:48" *)
  wire _09_;
  (* src = "./test.v:49" *)
  wire _10_;
  (* src = "./test.v:58" *)
  wire _11_;
  (* src = "./test.v:59" *)
  wire _12_;
  (* src = "./test.v:32" *)
  wire _13_;
  (* src = "./test.v:48" *)
  wire _14_;
  (* src = "./test.v:57" *)
  wire _15_;
  (* src = "./test.v:58" *)
  wire _16_;
  wire [9:0] _17_;
  (* src = "./test.v:49" *)
  wire _18_;
  (* src = "./test.v:59" *)
  wire _19_;
  (* src = "./test.v:32" *)
  wire _20_;
  (* src = "./test.v:39" *)
  wire _21_;
  (* src = "./test.v:4" *)
  input clk;
  (* src = "./test.v:12" *)
  reg [10:1] clk_counter;
  (* src = "./test.v:6" *)
  input enable_clk;
  (* src = "./test.v:9" *)
  output falling_edge;
  reg falling_edge;
  (* src = "./test.v:10" *)
  output middle_of_high_level;
  reg middle_of_high_level;
  (* src = "./test.v:11" *)
  output middle_of_low_level;
  reg middle_of_low_level;
  (* src = "./test.v:7" *)
  output new_clk;
  reg new_clk;
  (* src = "./test.v:5" *)
  input reset;
  (* src = "./test.v:8" *)
  output rising_edge;
  reg rising_edge;
  assign _06_ = clk_counter + (* src = "./test.v:18" *) 32'd1;
  assign _07_ = _20_ & (* src = "./test.v:32" *) _13_;
  assign _08_ = _21_ & (* src = "./test.v:39" *) new_clk;
  assign _09_ = clk_counter[10] & (* src = "./test.v:48" *) _14_;
  assign _10_ = _09_ & (* src = "./test.v:49" *) _18_;
  assign _11_ = _15_ & (* src = "./test.v:58" *) _16_;
  assign _12_ = _11_ & (* src = "./test.v:59" *) _19_;
  assign _13_ = ~ (* src = "./test.v:32" *) new_clk;
  assign _14_ = ~ (* src = "./test.v:48" *) clk_counter[9];
  assign _15_ = ~ (* src = "./test.v:57" *) clk_counter[10];
  assign _16_ = ~ (* src = "./test.v:58" *) clk_counter[9];
  always @(posedge clk)
      middle_of_low_level <= _03_;
  always @(posedge clk)
      middle_of_high_level <= _02_;
  always @(posedge clk)
      falling_edge <= _01_;
  always @(posedge clk)
      rising_edge <= _05_;
  always @(posedge clk)
      new_clk <= _04_;
  always @(posedge clk)
      clk_counter <= _00_;
  assign _03_ = reset ? (* full_case = 32'd1 *) (* src = "./test.v:53" *) 1'h0 : _12_;
  assign _02_ = reset ? (* full_case = 32'd1 *) (* src = "./test.v:43" *) 1'h0 : _10_;
  assign _01_ = reset ? (* full_case = 32'd1 *) (* src = "./test.v:36" *) 1'h0 : _08_;
  assign _05_ = reset ? (* full_case = 32'd1 *) (* src = "./test.v:29" *) 1'h0 : _07_;
  assign _04_ = reset ? (* full_case = 32'd1 *) (* src = "./test.v:22" *) 1'h0 : clk_counter[10];
  assign _17_ = enable_clk ? (* src = "./test.v:17" *) _06_[9:0] : clk_counter;
  assign _00_ = reset ? (* full_case = 32'd1 *) (* src = "./test.v:15" *) 10'h000 : _17_;
  assign _18_ = & (* src = "./test.v:49" *) clk_counter[8:1];
  assign _19_ = & (* src = "./test.v:59" *) clk_counter[8:1];
  assign _20_ = clk_counter[10] ^ (* src = "./test.v:32" *) new_clk;
  assign _21_ = clk_counter[10] ^ (* src = "./test.v:39" *) new_clk;
endmodule
