// Seed: 430293074
module module_0 (
    output id_2,
    input logic id_3,
    output id_4,
    output id_5,
    output logic id_6,
    output logic id_7,
    input id_8,
    input id_9,
    output id_10
);
  logic id_11;
  assign id_7 = 1 || id_11 || id_5 || 1;
endmodule
