[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of GD32F450VGT6 production of GIGADEVICE from the text:   \n \n  \n \n \n  \n \n \n \n \n \nGigaDevice Semiconductor Inc.  \n \nGD32F450 xx \nArm® Cortex®-M4 32-bit MCU \n \n \n \n \n \n \nData sheet  \n \n \n \n \n \n \n \n \n  \n  GD32 F450xx Datasheet  \n1 \n \nTable of Contents  \nTable of Contents  ................................ ................................ ................................ ...........  1 \nList of Figures  ................................ ................................ ................................ ................  4 \nList of Tables  ................................ ................................ ................................ ..................  5 \n1. General des cription  ................................ ................................ ................................ . 7 \n2. Device overview  ................................ ................................ ................................ ....... 8 \n2.1.  Device information  ................................ ................................ ................................ ... 8 \n2.2.  Block diagram  ................................ ................................ ................................ ........  10 \n2.3.  Pinouts and pin assignment  ................................ ................................ ..................  11 \n2.4.  Memory map  ................................ ................................ ................................ ...........  13 \n2.5.  Clock tree  ................................ ................................ ................................ ................  17 \n2.6.  Pin definitions  ................................ ................................ ................................ ........  18 \n2.6.1.  GD32F450Ix BGA176 pin definitions  ................................ ................................ ....................  18 \n2.6.2.  GD32F450Zx LQFP144 pin definitions  ................................ ................................ .................  28 \n2.6.3.  GD32F450Vx LQFP100 pin definitions  ................................ ................................ ................  37 \n2.6.4.  GD32F450xx pin alternate functions  ................................ ................................ ....................  45 \n3. Functional description  ................................ ................................ ..........................  55 \n3.1.  Arm® Cortex®-M4 core  ................................ ................................ ............................  55 \n3.2. On-chip memory  ................................ ................................ ................................ ..... 55 \n3.3.  Clock, reset and supply management  ................................ ................................ .. 56 \n3.4.  Boot modes  ................................ ................................ ................................ ............  57 \n3.5.  Power saving modes  ................................ ................................ ..............................  57 \n3.6.  Analog to digital converter (ADC)  ................................ ................................ .........  57 \n3.7.  Digital to analog converter (DAC)  ................................ ................................ .........  58 \n3.8.  DMA  ................................ ................................ ................................ .........................  58 \n3.9.  General -purpose inputs/outputs (GPIOs)  ................................ .............................  59 \n3.10.  Timers and PWM generation  ................................ ................................ .................  59 \n3.11.  Real time clock (RTC) and backup registers  ................................ ........................  60 \n3.12.  Inter -integrated circuit (I2C)  ................................ ................................ ..................  61 \n3.13.  Serial peripheral interface (SPI)  ................................ ................................ ............  61 \n3.14.  Universal synchronous/asynchronous receiver transmitter (USART/UART)  .... 61 \n  GD32 F450xx Datasheet  \n2 \n \n3.15.  Inter -IC sound (I2S)  ................................ ................................ ................................  62 \n3.16.  Universal serial bus full -speed interface (USBFS)  ................................ ...............  62 \n3.17.  Universal serial bus high -speed interface (USBHS)  ................................ ............  62 \n3.18.  Controller area network (CAN)  ................................ ................................ ..............  63 \n3.19.  Ethernet (ENET)  ................................ ................................ ................................ ...... 63 \n3.20.  External memory controller (EXMC)  ................................ ................................ ..... 63 \n3.21.  Secure digital input and output card interface (SDIO)  ................................ .........  64 \n3.22.  TFT LCD interface (TLI)  ................................ ................................ ..........................  64 \n3.23.  Image processing accelerator (IPA)  ................................ ................................ ...... 64 \n3.24.  Digital camera interface (DCI) ................................ ................................ ................  65 \n3.25.  Debug mode  ................................ ................................ ................................ ...........  65 \n3.26.  Packag e and operation temperature  ................................ ................................ ..... 65 \n4. Electrical characteristics  ................................ ................................ .......................  66 \n4.1.  Absolute maximum ratings  ................................ ................................ ...................  66 \n4.2.  Recommended DC characteristics  ................................ ................................ ....... 66 \n4.3.  Power consumption  ................................ ................................ ...............................  68 \n4.4.  EMC characteristics  ................................ ................................ ...............................  76 \n4.5.  Power supply supervisor characteristics  ................................ .............................  77 \n4.6.  Electrical sensitivity  ................................ ................................ ...............................  79 \n4.7.  External clock characteristics  ................................ ................................ ...............  79 \n4.8.  Internal clock characteristics  ................................ ................................ ................  81 \n4.9.  PLL characteristics  ................................ ................................ ................................  82 \n4.10.  Memory characteristics  ................................ ................................ .........................  84 \n4.11.  NRST pin characteristics  ................................ ................................ .......................  84 \n4.12.  GPIO characteristics  ................................ ................................ ..............................  85 \n4.13.  ADC characteristics  ................................ ................................ ...............................  87 \n4.14. Temperature sensor characteristics  ................................ ................................ ..... 89 \n4.15.  DAC characteristics  ................................ ................................ ...............................  89 \n4.16.  I2C characteristics  ................................ ................................ ................................ . 90 \n4.17.  SPI characteristics  ................................ ................................ ................................ . 91 \n4.18. I2S characteristics ................................ ................................ ................................ .. 93 \n4.19.  USART characteristics  ................................ ................................ ...........................  95 \n  GD32 F450xx Datasheet  \n3 \n \n4.20.  SDIO characteristics  ................................ ................................ ..............................  95 \n4.21.  CAN characteristics  ................................ ................................ ...............................  95 \n4.22. USBFS characteristics  ................................ ................................ ...........................  96 \n4.23.  USBHS characteristics  ................................ ................................ ..........................  97 \n4.24.  EXMC characteristics  ................................ ................................ .............................  97 \n4.25.  TIMER characteristics  ................................ ................................ ..........................  101  \n4.26.  DCI characteristics  ................................ ................................ ...............................  101  \n4.27.  WDGT characteristics  ................................ ................................ ..........................  102  \n4.28.  Parameter conditions  ................................ ................................ ...........................  102  \n5. Package information  ................................ ................................ ............................  103  \n5.1 BGA176 package outline dimensions  ................................ ................................ . 103  \n5.2 LQFP144 package outline dimensions  ................................ ...............................  105  \n5.3 LQFP100 package outline dimensions  ................................ ...............................  107  \n5.4 Ther mal characteristics  ................................ ................................ .......................  109  \n6. Ordering information  ................................ ................................ ...........................  111  \n7. Revision history  ................................ ................................ ................................ ... 112  \n  \n  GD32 F450xx Datasheet  \n4 \n \nList of Figures  \nFigure 2 -1. GD32F450xx block diagram  ................................ ................................ ................................ .. 10 \nFigure 2 -2. GD32F450Ix BGA176 pino uts ................................ ................................ ................................ . 11 \nFigure 2 -3. GD32F450Zx LQFP144 pinouts  ................................ ................................ .............................  12 \nFigure 2 -4. GD32F450Vx LQFP100 pinouts  ................................ ................................ .............................  13 \nFigure 2 -5. GD32F450xx clock tree  ................................ ................................ ................................ ..........  17 \nFigure 4 -1. Recommended power supply decoupling capacitors(1)(2) ................................ ..................  67 \nFigure 4 -2. Typical supply current consumption in Run mode  ................................ ............................  73 \nFigure 4 -3. Typical supply current consumption in Sleep mode  ................................ ..........................  74 \nFigure 4 -4. Recommended PDR_ON pin c ircuit  ................................ ................................ .....................  78 \nFigure 4 -5. Recommended external NRST pin circuit(1) ................................ ................................ .........  85 \nFigure 4 -6. I/O port  AC characteristics definition  ................................ ................................ ...................  86 \nFigure 4 -7. I2C bus timing diagram ................................ ................................ ................................ ..........  91 \nFigure 4-8. SPI timing diagram - master mode  ................................ ................................ .......................  92 \nFigure 4-9. SPI timing diagram - slave mode  ................................ ................................ ..........................  92 \nFigure 4-10. I2S timing diagram - master mode  ................................ ................................ .....................  94 \nFigure 4-11. I2S timing diagram - slave mode  ................................ ................................ ........................  94 \nFigure 4 -12. USBFS timings : definition of data signal rise and fall time  ................................ .............  96 \nFigure 5 -1. BGA176 package outline  ................................ ................................ ................................ ..... 103 \nFigure 5 -2. BGA176 recommended footprint  ................................ ................................ ........................  104 \nFigure 5 -3. LQFP144 package outline  ................................ ................................ ................................ ... 105 \nFigure 5 -4. LQFP144 recommended footprint  ................................ ................................ ......................  106 \nFigure 5 -5. LQ FP100 package outline  ................................ ................................ ................................ ... 107 \nFigure 5 -6. LQFP100 recommended footprint  ................................ ................................ ......................  108 \n  \n  GD32 F450xx Datasheet  \n5 \n \nList of Tables  \nTable 2 -1. GD32F450xx devices features and peripheral list  ................................ ................................ .. 8 \nTable 2 -2. GD32F450xx memory map  ................................ ................................ ................................ ...... 13 \nTable 2 -3. GD32F450Ix BGA176 pin definitions  ................................ ................................ ......................  18 \nTable 2 -4. GD32F450Zx LQFP144 pin definitions  ................................ ................................ ...................  28 \nTable 2 -5. GD32F450Vx LQFP100 pin definitions  ................................ ................................ ...................  37 \nTable 2 -6. Port A alternate functions summary  ................................ ................................ ......................  45 \nTable 2 -7. Port B alternate functi ons summary  ................................ ................................ ......................  46 \nTable 2 -8. Port C alternate functions summary  ................................ ................................ ......................  47 \nTable 2 -9. Port D alternate functions summary  ................................ ................................ ......................  48 \nTable 2 -10. Port E alternate functions summary  ................................ ................................ ....................  49 \nTable 2 -11. Port F alternate functions summary  ................................ ................................ ....................  50 \nTable 2 -12. Port G alternate functions summary  ................................ ................................ ....................  51 \nTable 2 -13. Port H alternate functions summary  ................................ ................................ ....................  52 \nTable 2 -14. Port I alternate functions summary  ................................ ................................ .....................  53 \nTable 4 -1. Absolute maximum ratings(1)(4) ................................ ................................ ...............................  66 \nTable 4 -2. DC operating conditions  ................................ ................................ ................................ .........  66 \nTable 4 -3. Clock frequency(1) ................................ ................................ ................................ ....................  67 \nTable 4 -4. Operating conditions at Power up / Power down(1) ................................ ..............................  67 \nTable 4 -5. Start -up timings of Operating conditions(1)(2)(3) ................................ ................................ ..... 67 \nTable 4 -6. Power saving mode wakeup timings characteristics(1)(2) ................................ .....................  67 \nTable 4 -7. Power consumption characteristics(2)(3)(4)(5)(6) ................................ ................................ ........  68 \nTable 4 -8. Peripheral current consumption characteristics(1) ................................ ...............................  74 \nTable 4 -9. EMS characteristics(1) ................................ ................................ ................................ ..............  77 \nTable 4 -10. EMI characteristics(1) ................................ ................................ ................................ .............  77 \nTable 4 -11. Power supply supervisor characteristics ................................ ................................ ............  77 \nTable 4 -12. ESD characteristics(1) ................................ ................................ ................................ ............  79 \nTable 4 -13. Static latch -up characteristics(1) ................................ ................................ ...........................  79 \nTable 4 -14. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics  . 79 \nTable 4 -15. High speed external clock characteristics (HXTAL in bypass mode)  ..............................  80 \nTable 4 -16. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics  .. 80 \nTable 4 -17. Low speed external user clock characteristics (LXTAL in bypass mode)  .......................  81 \nTable 4 -18. High speed internal clock (IRC16M) characteristics  ................................ ..........................  81 \nTable 4 -19. High speed internal clock (IRC48M) characteristics  ................................ ..........................  82 \nTable 4 -20. Low speed internal clock (IRC32K) characteristics  ................................ ...........................  82 \nTable 4 -21. PLL characteristics  ................................ ................................ ................................ ................  82 \nTable 4 -22. PLLI2S characteristics  ................................ ................................ ................................ ..........  83 \nTable 4 -23. PLLSAI characteristics  ................................ ................................ ................................ ..........  83 \nTable 4 -24. PLL spread spectrum clock generation (SSCG) characteristics  ................................ ...... 84 \nTable 4 -25. Flash memory characteristics(1) ................................ ................................ ...........................  84 \nTable 4 -26. NRST pin characteristics  ................................ ................................ ................................ ...... 84 \n  GD32 F450xx Datasheet  \n6 \n \nTable 4 -27. I/O port DC characteristics(1)(3) ................................ ................................ ..............................  85 \nTable 4 -28. I/O port AC characteristics(1)(2) ................................ ................................ ..............................  86 \nTable 4 -29. ADC characteristics  ................................ ................................ ................................ ...............  87 \nTable 4 -30. ADC RAIN max for f ADC = 40 MHz(2) ................................ ................................ .......................  87 \nTable 4 -31. ADC dynamic accuracy at f ADC = 30 MHz(1) ................................ ................................ ..........  88 \nTable 4 -32. ADC dynamic accuracy at f ADC = 30 MHz(1) ................................ ................................ ..........  88 \nTable 4 -33. ADC dynamic accuracy at f ADC = 36 MHz(1) ................................ ................................ ..........  88 \nTable 4 -34. ADC dynamic accuracy at f ADC = 40 MHz(1) ................................ ................................ ..........  88 \nTable 4 -35. ADC static accuracy at f ADC = 15 MHz(1) ................................ ................................ ...............  88 \nTable 4 -36. Temperature sensor characteristics(1) ................................ ................................ .................  89 \nTable 4 -37. DAC characteristics  ................................ ................................ ................................ ...............  89 \nTable 4 -38. I2C characteristics(1)(2) ................................ ................................ ................................ ...........  90 \nTable 4 -39. Standard SPI characteristics(1) ................................ ................................ .............................  91 \nTable 4 -40. I2S characteristics(1)(2) ................................ ................................ ................................ ...........  93 \nTable 4 -41. USART characteristics(1) ................................ ................................ ................................ ....... 95 \nTable 4 -42. SDIO characteristics(1)(2) ................................ ................................ ................................ ........  95 \nTable 4 -43. USBFS start up time  ................................ ................................ ................................ ..............  96 \nTable 4 -44. USBFS DC electrical characteristics  ................................ ................................ ...................  96 \nTable 4 -45. USBFS full speed -electrical characteristics(1) ................................ ................................ ..... 96 \nTable 4 -46. USBHS clock timing parameters(1) ................................ ................................ .......................  97 \nTable 4 -47. USB -ULPI Dynammic characteristics  ................................ ................................ ..................  97 \nTable 4 -48. Asynchronous non -multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3) .........................  97 \nTable 4-49. Asynchronous non -multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3) ........................  98 \nTable 4-50. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3) ................................ ............  98 \nTable 4-51. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3)................................ ............  98 \nTable 4-52. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3)................................ ...............  99 \nTable 4-53. Synchronous multiplexed PSRAM write timings(1)(2)(3) ................................ .......................  99 \nTable 4-54. Synchronous non -multiplexed PSRAM/NOR read timings(1)(2)(3) ................................ ..... 100 \nTable 4-55. Synchronous non -multiplexed PSRAM write timings(1)(2)(3) ................................ .............  100 \nTable 4 -56. TIMER characteristics(1) ................................ ................................ ................................ ...... 101 \nTable 4 -57. DCI characteristics(1) ................................ ................................ ................................ ...........  101 \nTable 4 -58. FWDGT min/max timeout period at 32 kHz (IRC32K)(1) ................................ ....................  102 \nTable 4 -59. WWDGT min -max timeout value at 50 MHz (f PCLK1 )(1)................................ ........................  102 \nTable 5 -1. BGA176 package dimensions  ................................ ................................ ..............................  103 \nTable 5 -2. LQFP144 package dimensions  ................................ ................................ .............................  105 \nTable 5 -3. LQFP100 package dimensions  ................................ ................................ .............................  107 \nTable 5 -4. Package thermal characteristics(1) ................................ ................................ .......................  109 \nTable 6 -1. Part ordering code for GD32F450xx devices  ................................ ................................ ....... 111 \nTable 7 -1. Revision history  ................................ ................................ ................................ ......................  112 \n  \n  GD32 F450xx Datasheet  \n7 \n \n1. General description  \nThe GD32F450 xx device belongs to the stretch  performance line of GD32 MCU family. It is a \nnew 32-bit general -purpose microcontroller  based on the A rm® Cortex®-M4 RISC  core with \nbest cost-performance ratio in terms of enhanced processing capacity , reduced power \nconsumption and peripheral set . The Cortex®-M4 core features a Floating Point Unit (FPU) \nthat accelerate s single precision  floating point math operations  and supports all A rm® single  \nprecision  instructions and data types. It impleme nts a full set of DSP  instructions  to address \ndigital signal  control markets that demand an efficient, easy -to-use blend of control and signal \nprocessing capabilities.  It also provides  a Memory Protection Unit (MPU) and powerful trace \ntechnology  for enhance d application security and  advanced debug support.  \nThe GD32F450 xx device incorporates  the Arm® Cortex®-M4 32-bit processor core operating \nat 200 MHz frequency  with Flash  acce sses zero wait states  to obtain  maximum efficiency. It \nprovides up to 3072  KB on-chip Flash  memory  and 512 KB SRAM memory . An extensive \nrange of enhanced I/Os and peripherals  connected to two APB buses. The device s offer up \nto three 12 -bit 2.6 MSPS ADCs, two 12 -bit DACs, up to eight  general 16 -bit timers,  two 16 -\nbit PWM advanced timer s, two 32 -bit general  timers, and two 16-bit basic timers , as well as \nstandard and advanced communication  interfaces: up to six  SPIs, three I2Cs, four  USARTs  \nand four UARTs , two I2Ss, two CANs, a SDIO,  USBFS and USBHS, and an ENET. Additional \nperipherals  as Digital camera interface  (DCI) , EXMC interface with SDRAM extension support , \nTFT-LCD Interface (TL I) and Image Processing Accelerator  (IPA) are included.  \nThe device  operate s from a 2.6 to 3.6V power supply  and available in –40 to  +85 ° C  \ntemperature  range. Three  power saving modes provide the flexibility for  maximum \noptimization of power consumption, an especially important  consideration in low power \napplications.  \nThe above features make GD32F450 xx devices suitable for a wide range of interconnection \nand advanced applications, especially  in areas such as  industrial  control, consumer  and \nhandheld equipment, embedded modules, human machine interface , security and alarm \nsystems , graphic display , automotive navigation , drone, IoT and so on.  \n \n  \n  \n\n  GD32 F450xx Datasheet  \n8 \n \n2. Device overview  \n2.1. Device information  \nTable 2-1. GD32F450 xx devices  features and peripheral list  \nPart Number  GD32F450xx  \nVE VG VI VK ZE ZG ZI ZK IG II IK Flash  Code  area \n(KB)  512 512 256 512 512 512 256 512 512 256 512 \nData  area \n(KB)  0 512 1792  2560  0 512 1792  2560  512 1792  2560  \nTotal (KB)  512 1024  2048  3072  512 1024  2048  3072  1024  2048  3072  \nSRAM (KB)  256 256 512 256 256 256 512 256 256 512 256 Timers  General \ntimer (16-\nbit) 8 \n(2-3,8-13) 8 \n(2-3,8-13) 8 \n(2-3,8-13) 8 \n(2-3,8-13) 8 \n(2-3,8-13) 8 \n(2-3,8-13) 8 \n(2-3,8-13) 8 \n(2-3,8-13) 8 \n(2-3,8-13) 8 \n(2-3,8-13) 8 \n(2-3,8-13) \nGeneral \ntimer (32-\nbit) 2 \n(1,4) 2 \n(1,4) 2 \n(1,4) 2 \n(1,4) 2 \n(1,4) 2 \n(1,4) 2 \n(1,4) 2 \n(1,4) 2 \n(1,4) 2 \n(1,4) 2 \n(1,4) \nAdvanced  \ntimer (16-\nbit) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) \nBasic \ntimer (16-\nbit) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) \nSysTick  1 1 1 1 1 1 1 1 1 1 1 \nWatchdog  2 2 2 2 2 2 2 2 2 2 2 \nRTC 1 1 1 1 1 1 1 1 1 1 1 Connectivity  USART  4 4 4 4 4 4 4 4 4 4 4 \nUART  4 4 4 4 4 4 4 4 4 4 4 \nI2C 3 3 3 3 3 3 3 3 3 3 3 \nSPI/I2S  5/2 \n(0-4)/(1-2) 5/2 \n(0-4)/(1-2) 5/2 \n(0-4)/(1-2) 5/2 \n(0-4)/(1-2) 6/2 \n(0-5)/(1-2) 6/2 \n(0-5)/(1-2) 6/2 \n(0-5)/(1-2) 6/2 \n(0-5)/(1-2) 6/2 \n(0-5)/(1-2) 6/2 \n(0-5)/(1-2) 6/2 \n(0-5)/(1-2) \nSDIO  1 1 1 1 1 1 1 1 1 1 1 \nCAN  2 2 2 2 2 2 2 2 2 2 2 \nUSB  FS+H\nS FS+H\nS FS+H\nS FS+H\nS FS+H\nS FS+H\nS FS+H\nS FS+H\nS FS+H\nS FS+H\nS FS+H\nS \n  GD32 F450xx Datasheet  \n9 \n \nPart Number  GD32F450xx  \nVE VG VI VK ZE ZG ZI ZK IG II IK \nENET 1 1 1 1 1 1 1 1 1 1 1 \nTLI 1 1 1 1 1 1 1 1 1 1 1 \nDCI 1 1 1 1 1 1 1 1 1 1 1 \nGPIO  82 82 82 82 114 114 114 114 140 140 140 \nEXMC/SDRAM  1/0 1/0 1/0 1/0 1/1 1/1 1/1 1/1 1/1 1/1 1/1 \nADC(CHs)  3(16)  3(16)  3(16)  3(16)  3(24)  3(24)  3(24)  3(24)  3(24)  3(24)  3(24)  \nDAC  2 2 2 2 2 2 2 2 2 2 2 \nPackage  LQFP100  LQFP144  BGA176  \n  GD32 F450xx Datasheet  \n10 \n \n2.2. Block diagram  \nFigure 2-1. GD32F 450xx block diagram  \nPowered By V BAT\n \nIBUS DBUS SBUSTPIU SW/JTAG\nARM Cortex -M4\nProcessor\nFmax : 200MHz\nDMA 0M\nP\nDMA 1M\nP\nENET\nTLI\nUSBHS\nIPAAHB Interconnect Matrix (Fmax =200MHz)mastermaster\nmaster\nmaster\nmaster\nmaster\nmaster\nmaster\nmaster\nmaster\nmasterFMCFlash Memory\nslave\nslave\nTCMSRAM\nSRAM 0\nSRAM 1\nSRAM 2\nADDSRAMslave\nslave\nslave\nslave\nslave\nEXMC slave\nAHB 2 PeripheralsTRNG DCI USBFSAHB 1 PeripheralsBKPSRAM CRC GPIO RCU\nslaveslave\nAPB2  (Fmax =100MHz)SPI5\nSPI4\nSPI3\nSPI0EXTISYSCFG\nSDIO\nADC 0~2USART 5\nUSART 0TIMER 10\nTIMER 9\nTIMER 8\nTIMER 7\nTIMER 0slaveAPB1  (Fmax =50MHz)IREF\nTIMER 13\nTIMER 12\nTIMER 11\nTIMER 6\nTIMER 5\nTIMER 4\nTIMER 3\nTIMER 2\nTIMER 1\nPMUWWDGT\nFWDGT\nRTCCTC DAC\nCAN 1\nCAN 0\nUART 7\nUART 6\nUART 4\nUART 3\nUSART 2\nUSART 1\nI2C2\nI2C1\nI2C0\nI2S2_add\nI2S1_addSPI2/I2S2\nSPI1/I2S1AHB Interconnect Matrix (Fmax =200MHz)\nslave\nPowered By V DDASAR \nADCPowered By V DDA\nIRC16M IRC32KPLLsDAC\nLVDPowered By LDO (1.2V)\nHXTALPOR /\nPDR\nLDO\nPowered By V DD\nLXTAL\n \n  GD32 F450xx Datasheet  \n11 \n \n2.3. Pinouts and pin assignment  \nFigure 2-2. GD32F450 Ix BGA 176 pinouts  \nGigaDevice GD 32F450Ix\nBGA 176PE3PE2 PE1PE0 PB8PB5 PB4PB3 PD7\nPE4PE5 PE6PB9 PB7PB6 PD6PD0\nPI7 PI6 PI5 PG9PD5PD1 PI3 PI2\nPI8 PI9 PI4 VSS VSS VSS VSS PD4PD3PD2 PI1\nPF0 PI0 PA9\nVSS PH2 VSS VSS VSS VSS VSS VSS PC9 PA8\nPH0/O\nSCIN VSS PH3 VSS VSS VSS VSS VSS VSS PC8PC7\nPH1/O\nSCOU\nTPF2 PF1PH4 VSS VSS VSS VSS VSS VSS PG8PC6\nPF3 PF4PH5 VSS VSS VSS VSS VSS PG7PG6\nPF7PF6 PF5 VSS VSS VSS VSS VSS PG5PG4PG3\nPF9 PF8 NC PG2\nPC0PC1PC2PC3PB2PG1VSS VSS PH6PH8PH9\nPA1PA0-\nWKU\nPPA4 PC4 PG0 PH7\nPA2 PA6PA5 PC5 PE8PE9 PD9PD8\nPA3 PA7PB1 PB0 PE71 2 3 4 5 6 7 8 9 10 11 12 13 14 15\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nRPG14PG13 PC12 PA15PA14PA13\nPG15PG12PG11PG10 PC11PC10 PA12\nVBAT VDD PDR _ONVDD VDD VDD PA11\nPC13 BOOT 0 PH15 PA10\nPC14 PI10 PI11\nPC15 VDD\nVDD\nNRST\nVDD\nPF10\nVSSA NC PD14PD13\nPD11PD10 VREFN\nVREFP\nVDDAPF13 VDD VDD VDD PE13 PD12\nPF12 PF15 PE11 PE14PB12 PB13\nPF11 PF14 PE10PE12 PE15PB10 PB11PB14 PB15PH13PH14\nNC\nVDD\nVDD VDD\nPH12\nPH11PH10PD15VDD\n \n \n  GD32 F450xx Datasheet  \n12 \n \nFigure 2-3. GD32F450 Zx LQFP 144 pinouts  \n13\n22\n23\n24\n383940414243444546474849144143142141140139138137136135134133\nPF2\nPF3\nPF7\nPH1/OSCOUTPC6\nPG8\nPG7\nPG6\nPG5\nPG4\nPG3\nPD15\nPD14\nPA3VSSVDDPA4PA5PA6PA7PC4PC5PB0PB1PB2\nVDDPDR_ONPE1PE0PB9PB8BOOT 0PB7PB6PB5PB4PB3\nGigaDevice GD 32F450Zx\nLQFP 144\n50515253 55565758596061\nPF11PF12PF13PF14PF15PG0PG1PE7PE9VDD\nVSS\nNC\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\n54132131130129128127126125124123122121\nPG14PG13PG12PG11PG10PG9PD7PD6\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12VBAT\nPC13-TAMPER -RTC\nPC14-OSC 32IN\nPC15-OSC 32OUT\nPF4PF0\nPF1\nPH0/OSCINPE2 108\n107\n106\n105\n104\n103\n102\n101\n100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n8514\n15\n16\n17\n18\n19\n20\n21\n25 NRST 84\n62\nVSS\n120\nPE3\nPE4\nPE5\nPE6\nPF5\nVSS\nVDD\nPF6PG15\nVDD\nVSSA\nPA1\nPA2PC0\nPC1\nPC2\nPC3\nVREFP\nVDDA 33\n34\n3526\n27\n28\n29\n30\n31\n32\n36\n37 63646566676869707172PD13\nPD12\nPD11\nPD10\nPD9\nPD8\nPB15\nPB14\nPB13\nPB1283\n82\n81\n80\n79\n78\n77\n76\n75\n74\n73\nPD5PD4PD3PD2PD1PD0PC12PC11PC10PA15\n119118117116115114113112111110109PA14\nPF8\nPF9\nPF10\nPA0-WKUPVSSVDDPE8VSSVDDPE10PE11PE12PE13PE14PE15PB10PB11NCVDDVDD\nVSSPG2VDD\nVSS\nVDD\nVSS\nVDD\n \n  GD32 F450xx Datasheet  \n13 \n \nFigure 2-4. GD32F450 Vx LQFP 100 pinouts  \n13\n22\n23\n24\n2627282930313233343536371009998979695949392919089\nPH0/OSCIN\nPH1/OSCOUT\nVDD\nVSSA\nPA1PC6\nPD15\nPD14\nPD13\nPD12\nPD11\nPD10\nPD9\nPD8\nPB15\nPB14\nPB13\nPA3VSSVDDPA4PA5PA6PA7PC4PC5PB0PB1PB2\nVDDVSSPE1PE0PB9PB8BOOT 0PB7PB6PB5PB4PB3\nGigaDevice GD 32F450Vx\nLQFP 100\n38394041 43444546474849\nPE7PE8PE9PE10PE11PE12PE13PE14PE15PB10PB11NCVDD\nVSS\nNC\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\n42888786858483828180797877\nPD5PD4PD3PD2PD1PD0PC12PC11PC10PA15\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12VBAT\nPC13-TAMPER -RTC\nPC14-OSC 32IN\nPC15-OSC 32OUT\nNRSTVSS\nVDD\nPA0-WKUPPE2 75\n74\n73\n72\n71\n70\n69\n68\n67\n66\n65\n64\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n5214\n15\n16\n17\n18\n19\n20\n21\n25 PA2 PB12 51\n50VDD PA14\n76\nPE3\nPE4\nPE5\nPE6\nPC0\nPC1\nPC2\nPC3\nVREFP\nVDDAPD6\nPD7\n \n2.4. Memory map  \nTable 2-2. GD32F450 xx memory map  \nPre-defined  \nRegions  Bus Address  Peripherals  \nExternal  \nDevice  \nAHB 0xC000 0000 - 0xDFFF FFFF  EXMC - SDRAM  \n0xA000 1000 - 0xBFFF FFFF  Reserved  \n0xA000 0000 - 0xA000 0FFF  EXMC - SWREG  \nExternal  \nRAM  0x9000 0000 - 0x9FFF FFFF  EXMC - PC CARD  \n0x7000 0000 - 0x8FFF FFFF  EXMC - NAND  \n0x6000 0000 - 0x6FFF FFFF  EXMC - NOR/PSRAM/SRAM  \nPeripheral  AHB2 0x5006 0C00 - 0x5FFF FFFF  Reserved  \n0x5006 0800 - 0x5006 0BFF  TRNG  \n0x5005 0400 - 0x5006 07FF  Reserved  \n0x5005 0000 - 0x5005 03FF  DCI \n0x5004 0000 - 0x5004 FFFF  Reserved  \n0x5000 0000 - 0x5003 FFFF  USBFS  \nAHB1 0x4008 0000 - 0x4FFF FFFF  Reserved  \n0x4004 0000 - 0x4007 FFFF  USBHS  \n  GD32 F450xx Datasheet  \n14 \n \nPre-defined  \nRegions  Bus Address  Peripherals  \n0x4002 BC00 - 0x4003 FFFF  Reserved  \n0x4002 B000 - 0x4002 BBFF  IPA \n0x4002 A000 - 0x4002 AFFF  Reserved  \n0x4002 8000 - 0x4002 9FFF  ENET  \n0x4002 6800 - 0x4002 7FFF  Reserved  \n0x4002 6400 - 0x4002 67FF  DMA1  \n0x4002 6000 - 0x4002 63FF  DMA0  \n0x4002 5000 - 0x4002 5FFF  Reserved  \n0x4002 4000 - 0x4002 4FFF  BKP SRAM  \n0x4002 3C00 - 0x4002 3FFF  FMC  \n0x4002 3800 - 0x4002 3BFF  RCU  \n0x4002 3400 - 0x4002 37FF  Reserved  \n0x4002 3000 - 0x4002 33FF  CRC  \n0x4002 2400 - 0x4002 2FFF  Reserved  \n0x4002 2000 - 0x4002 23FF  GPIOI  \n0x4002 1C00 - 0x4002 1FFF  GPIOH  \n0x4002 1800 - 0x4002 1BFF  GPIOG  \n0x4002 1400 - 0x4002 17FF  GPIOF  \n0x4002 1000 - 0x4002 13FF  GPIOE  \n0x4002 0C00 - 0x4002 0FFF  GPIOD  \n0x4002 0800 - 0x4002 0BFF  GPIOC  \n0x4002 0400 - 0x4002 07FF  GPIOB  \n0x4002 0000 - 0x4002 03FF  GPIOA  \nAPB2 0x4001 6C00 - 0x4001 FFFF  Reserved  \n0x4001 6800 - 0x4001 6BFF  TLI \n0x4001 5 800 - 0x4001 67FF  Reserved  \n0x4001 5400 - 0x4001 57FF  SPI5  \n0x4001 5000 - 0x4001 53FF  SPI4  \n0x4001 4C00 - 0x4001 4FFF  Reserved  \n0x4001 4800 - 0x4001 4BFF  TIMER10  \n0x4001 4400 - 0x4001 47FF  TIMER9  \n0x4001 4000 - 0x4001 43FF  TIMER8  \n0x4001 3C00 - 0x4001 3FFF  EXTI  \n0x4001 3800 - 0x4001 3BFF  SYSCFG  \n0x4001 3400 - 0x4001 37FF  SPI3  \n0x4001 3000 - 0x4001 33FF  SPI0  \n0x4001 2C00 - 0x4001 2FFF  SDIO  \n0x4001 2400 - 0x4001 2BFF  Reserved  \n0x4001 2 300 - 0x4001 2 3FF ADC 0(1) \n0x4001 2 200 - 0x4001 2 2FF ADC2  \n  GD32 F450xx Datasheet  \n15 \n \nPre-defined  \nRegions  Bus Address  Peripherals  \n0x4001 2 100 - 0x4001 2 1FF ADC1  \n0x4001 2000 - 0x4001 2 0FF ADC0  \n0x4001 1800 - 0x4001 1FFF  Reserved  \n0x4001 1400 - 0x4001 17FF  USART5  \n0x4001 1000 - 0x4001 13FF  USART0  \n0x4001 0800 - 0x4001 0FFF  Reserved  \n0x4001 0400 - 0x4001 07FF  TIMER7  \n0x4001 0000 - 0x4001 03FF  TIMER0  \nAPB1 0x4000 C800 - 0x4000 FFFF  Reserved  \n0x4000 C400 - 0x4000 C7FF  IREF \n0x4000 8000 - 0x4000 C3FF  Reserved  \n0x4000 7C00 - 0x4000 7FFF  UART7  \n0x4000 7800 - 0x4000 7BFF  UART6  \n0x4000 7400 - 0x4000 77FF  DAC  \n0x4000 7000 - 0x4000 73FF  PMU  \n0x4000 6C00 - 0x4000 6FFF  CTC \n0x4000 6800 - 0x4000 6BFF  CAN1  \n0x4000 6400 - 0x4000 67FF  CAN0  \n0x4000 6000 - 0x4000 63FF  Reserved  \n0x4000 5C00 - 0x4000 5FFF  I2C2  \n0x4000 5800 - 0x4000 5BFF  I2C1  \n0x4000 5400 - 0x4000 57FF  I2C0  \n0x4000 5000 - 0x4000 53FF  UART4  \n0x4000 4C00 - 0x4000 4FFF  UART3  \n0x4000 4800 - 0x4000 4BFF  USART2  \n0x4000 4400 - 0x4000 47FF  USART1  \n0x4000 4000 - 0x4000 43FF  I2S2_add  \n0x4000 3C00 - 0x4000 3FFF  SPI2/I2S2  \n0x4000 3800 - 0x4000 3BFF  SPI1/I2S1  \n0x4000 3400 - 0x4000 37FF  I2S1_add  \n0x4000 3000 - 0x4000 33FF  FWDGT  \n0x4000 2C00 - 0x4000  2FFF  WWDGT  \n0x4000 2800 - 0x4000 2BFF  RTC \n0x4000 2400 - 0x4000 27FF  Reserved  \n0x4000 2000 - 0x4000 23FF  TIMER13  \n0x4000 1C00 - 0x4000 1FFF  TIMER12  \n0x4000 1800 - 0x4000 1BFF  TIMER11  \n0x4000 1400 - 0x4000 17FF  TIMER6  \n0x4000 1000 - 0x4000 13FF  TIMER5  \n0x4000 0C00 - 0x4000 0FFF  TIMER4  \n  GD32 F450xx Datasheet  \n16 \n \nPre-defined  \nRegions  Bus Address  Peripherals  \n0x4000 0800 - 0x4000 0BFF  TIMER3  \n0x4000 0400 - 0x4000 07FF  TIMER2  \n0x4000 0000 - 0x4000 03FF  TIMER1  \nSRAM  AHB 0x2007 0000 - 0x3FFF FFFF  Reserved  \n0x2003 0000 - 0x2006 FFFF  ADD SRAM(256KB)  \n0x2002 0000 - 0x2002 FFFF  SRAM2(64KB)  \n0x2001 C000 - 0x2001 FFFF  SRAM1(16KB)  \n0x2000 0000 - 0x2001 BFFF  SRAM0(112KB)  \nCode  AHB 0x1FFF C010 - 0x1FFF FFFF  Reserved  \n0x1FFF C000 - 0x1FFF C00F  Option bytes(Bank 0)  \n0x1FFF 7A10 - 0x1FFF BFFF  Reserved  \n0x1FFF  7800 - 0x1FFF 7A0F  OTP(512B)  \n0x1FFF 0000 - 0x1FFF 77FF  Boot loader(30KB)  \n0x1FFE C010 - 0x1FFE FFFF  Reserved  \n0x1FFE C000 - 0x1FFE C00F  Option bytes(Bank 1)  \n0x1001 0000 - 0x1FFE BFFF  Reserved  \n0x1000 0000 - 0x1000 FFFF  TCMSRAM(64KB)  \n0x0830 0000 - 0x0FFF FFFF  Reserved  \n0x0800 0000 - 0x082F FFFF  Main Flash(3 072KB) \n0x0000 0000 - 0x07FF FFFF  Aliased to  \nthe boot device  \nNote:  \n(1) ADC_SSTAT, ADC_SYNCCTL, ADC_SYNCDATA based on base address of ADC0.  \n  GD32 F450xx Datasheet  \n17 \n \n2.5. Clock  tree \nFigure 2-5. GD32F 450xx clock tree  \n4-32 MHz\nHXTAL16 MHz\nIRC16M\nClock\nMonitorCK_IRC16M\nCK_HXTAL\nCK_PLLPCK_SYS\n200 MHz maxAHB\nPrescaler\n÷1,2...512CK_AHB\n200 MHz maxAPB1\nPrescaler\n÷1,2,4,8,16\nTIMER 1,2,3,4,5,6,\n11,12,13 \nCK_APB1 x1\nx2 or x4\nAPB2\nPrescaler\n÷1,2,4,8,16\nTIMER 0,7,8,\n9,10\nCK_APB2 x1\n x2 or x4\nADC\nPrescalerCK_APB2\n100 MHz max\nPeripheral enablePCLK 2\nto APB 2 peripheralsCK_APB1\n50 MHz max\nPeripheral enablePCLK 1\nto APB 1 peripherals\nTIMERx enableCK_TIMERx\nto TIMER 0,7,\n8,9,10TIMERx enableCK_TIMERx\nto TIMER 1,2,3,4, \n5,6,11,12,13\nCK_ADC x to ADC 0,1,2\n40 MHz maxAHB enableHCLK\n(to AHB bus ,Cortex -\nM4,SRAM ,DMA ,peripherals )\n÷8CK_CST\n(to Cortex -M4 SysTick )\nFCLK\n(free running clock )32.768 KHz\nLXTAL OSC11\n1001\n32 KHz\nIRC32KCK_RTC\nCK_FWDGT(to RTC )\n(to FWDGT )/2 to /31\nCK_OUT 0\nSCS[1:0]RTCSRC [1:0]\nCK_PLLPCK_HXTALCK_IRC16M\nCK_LXTAL\n1100\n01\n10\nCKOUT 0SEL[1:0]CKOUT 0DIV\n÷1,2,3,4,5\nxNVCO/P\n/Q\n/R\nPLL200 MHz max\n200 MHz max\nxNVCO/P\n/Q\n/R\nPLLI2S\nxNVCO/P\n/Q\n/R\nPLLSAI1\n0CK_I2Sx\nto I2SPeripheral enableI2SSEL00\n01\n10\nCK_TLI\nto TLIPeripheral enable/DIVCK_OUT 1\nCK_PLLPCK_HXTALCK_SYS\nCK_PLLI2SR\n1100\n01\n10\nCKOUT 1SEL[1:0]CKOUT 1DIV\n÷1,2,3,4,5CK_HXTAL\n0\n1\n01/2 or\n/20ENET _PHY_SELENET _TX_CLK\nENET _RX_CLKCK_ENETTX\nto ENET TXPeripheral enable\nCK_ENETRX\nto ENET RXPeripheral enableCK48M\nto USBFS  USBHS TRNG \nSDIOPeripheral enable\nCK_USBHS_ULPI\nto USB HS ULPIPeripheral enableUSBHS PHY clock 24MHz to 60MHz\n0\n1 CK48M48 MHz\nIRC48M\n1\n0CTC\nCK48MSELCK_CTC\n0\n1PLL48MSEL/PSC\nI2S_CKIN\nEMBPHY0\n1PLLSEL\n \nLegend:  \nHXTAL: High speed crystal oscillator  \nLXTAL: Low speed crystal oscillator  \nIRC16M: Internal 16M RC oscillators  \nIRC32K: Internal 32K RC oscillator  \nIRC48M: Intern al 48M RC oscillators  \n \n  GD32 F450xx Datasheet  \n18 \n \n2.6. Pin definitions  \n2.6.1.  GD32F 450Ix  BGA176 pin definitions  \nTable 2-3. GD32F 450Ix BGA176 pin definitions  \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nPE2 A2 I/O 5VT Default: PE2 \nAlternate:  SPI3_SCK , ENET_MII_TXD3, EXMC_A23, \nEVENTOUT  \nPE3 A1 I/O 5VT Default: PE3 \nAlternate : EXMC_A19 , EVENTOUT  \nPE4 B1 I/O 5VT Default: PE4 \nAlternate:  SPI3 _NSS , EXMC_A20 , DCI_D4 , TLI_B0, \nEVENTOUT  \nPE5 B2 I/O 5VT Default: PE5 \nAlternate:  TIMER8 _CH0, SPI3 _MISO , EXMC_A21 , DCI_D6, \nTLI_G0, EVENTOUT  \nPE6 B3 I/O 5VT Default: PE6 \nAlternate:  TIMER8 _CH1, SPI3 _MOSI , EXMC_A22, DCI_D7, \nTLI_G1, EVENTOUT  \nVBAT  C1 P - Default: VBAT  \nPI8 D2 I/O 5VT Default: PI8  \nAlternate:  EVENTOUT  \nAdditional : RTC_TAMP 1, RTC_TAMP 0, RTC_TS  \nPC13 -\nTAMPER -\nRTC D1 I/O 5VT Default: PC13  \nAlternate: EVENTOUT  \nAdditional : RTC_TAMP 0, RTC_OUT , RTC_TS  \nPC14 -\nOSC32 IN E1 I/O 5VT Default: PC14  \nAlternate: EVENTOUT  \nAdditional : OSC32 IN \nPC15 - \nOSC32 OU\nT F1 I/O 5VT Default: PC15  \nAlternate: EVENTOUT  \nAdditional : OSC32 OUT  \nPI9 D3 I/O 5VT Default: PI9  \nAlternate : CAN 0_RX, EXMC_D30 , TLI_VSYNC , EVENTOUT  \nPI10 E3 I/O 5VT Default: PI10  \nAlternate : ENET _MII_RX_ER , EXMC_D31 , TLI_HSYNC , \nEVENTOUT  \nPI11 E4 I/O 5VT Default: PI11  \nAlternate : USBHS_ULPI_DIR , EVENTOUT  \nVSS F2 P - Default: VSS \nVDD  F3 P - Default: VDD  \nPF0 E2 I/O 5VT Default: PF0 \nAlternate:  I2C1 _SDA , EXMC_A0 , EVENTOUT , CTC _SYNC \n  GD32 F450xx Datasheet  \n19 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nPF1 H3 I/O 5VT Default: PF1 \nAlternate: I2C1 _SCL , EXMC_A1 , EVENTOUT  \nPF2 H2 I/O 5VT Default: PF2 \nAlternate: I2C1 _SMBA , EXMC_A2 , EVENTOUT  \nPF3 J2 I/O 5VT Default: PF3 \nAlternate: EXMC_A3 , EVENTOUT , I2C1 _TXFRAME  \nAdditional:  ADC2 _IN9  \nPF4 J3 I/O 5VT Default: PF4 \nAlternate: EXMC_A4 , EVENTOUT  \nAdditional:  ADC2 _IN14 \nPF5 K3 I/O 5VT Default: PF5 \nAlternate: EXMC_A5 , EVENTOUT  \nAdditional: ADC2 _IN15 \nVSS G2 P - Default: VSS \nVDD  G3 P - Default: VDD  \nPF6 K2 I/O 5VT Default: PF6  \nAlternate:  TIMER9 _CH0, SPI4 _NSS , UART6 _RX, \nEXMC_NIORD , EVENTOUT \nAdditional : ADC 2_IN4  \nPF7 K1 I/O 5VT Default: PF7  \nAlternate:  TIMER 10_CH0, SPI4 _SCK , UART6 _TX, \nEXMC_NREG , EVENTOUT \nAdditional : ADC2 _IN5  \nPF8 L3 I/O 5VT Default: PF8  \nAlternate:  SPI4 _MISO , TIMER12 _CH0, EX MC_NIOWR , \nEVENTOUT \nAdditional : ADC2 _IN6  \nPF9 L2 I/O 5VT Default: PF9  \nAlternate:  SPI4_MOSI , TIMER 13_CH0, EX MC_CD , \nEVENTOUT \nAdditional : ADC 2_IN7  \nPF10  L1 I/O 5VT Default: PF10  \nAlternate: EXMC_INTR , DCI_D11 , TLI_DE, EVENTOUT  \nAdditional : ADC2 _IN8  \nPH0/OSCI\nN G1 I/O 5VT Default:  PH0, OSC IN \nAlternate: EVENTOUT  \nAdditional:  OSC IN \nPH1/OSCO\nUT H1 I/O 5VT Default: PH1, OSC OUT  \nAlternate: EVENTOUT  \nAdditional:  OSC OUT  \nNRST  J1 - - Default: NRST  \nPC0 M2 I/O 5VT Default: PC0 \nAlternate:  USBHS_ULPI_STP , EXMC_SDNWE , EVENTOUT  \nAdditional:  ADC012 _IN10  \nPC1 M3 I/O 5VT Default: PC1 \nAlternate:  SPI2 _MOSI , I2S2 _SD, SPI1 _MOSI , I2S1_SD, \n  GD32 F450xx Datasheet  \n20 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nENET _MDC , EVENTOUT  \nAdditional:  ADC012 _IN11  \nPC2 M4 I/O 5VT Default: PC2 \nAlternate:  SPI1 _MISO , I2S1_ADD _SD, USB HS_ULPI_DIR , \nENET_MII_TXD2 , EXMC_SDNE0 , EVENTOUT  \nAdditional:  ADC012 _IN12  \nPC3 M5 I/O 5VT Default: PC3 \nAlternate:  SPI1_MOSI , I2S1_SD, USB HS_ULPI_NXT , \nENET_MII_TX_CLK , EXMC_SDCKE0 , EVENTOUT  \nAdditional:  ADC012 _IN13  \nVDD  G3 P - Default: VDD  \nVSSA  M1 P - Default: VSSA  \nVREFN  N1 P - Default: VREFN  \nVREFP  P1 P - Default: VREFP  \nVDDA  R1 P - Default: VDDA  \nPA0-WKUP  N3 I/O 5VT Default: PA0 \nAlternate:  TIMER1 _CH0, TIMER1 _ETI, TIMER4 _CH0, \nTIMER7 _ETI, USART1 _CTS , UART3 _TX, ENET_MII_CRS , \nEVENTOUT  \nAdditional:  ADC012 _IN0 , WKUP  \nPA1 N2 I/O 5VT Default: PA1 \nAlternate:  TIMER1 _CH1, TIMER4 _CH1, SPI3_MOSI , \nUSART 1_RTS , UART 3_RX, ENET_MII_RX_CLK , \nENET_RMII_REF_CLK , EVENTOUT  \nAdditional:  ADC 012_IN1  \nPA2 P2 I/O 5VT Default: PA2 \nAlternate:  TIMER1 _CH2, TIMER4 _CH2, TIMER8 _CH0, \nI2S_CKIN , USART 1_TX, ENET_MDIO , EVENTOUT  \nAdditional:  ADC 012_IN2  \nPH2 F4 I/O 5VT Default: PH2 \nAlternate:  ENET_MII_CRS, EXMC_SDCKE0, TLI_R0, \nEVENTOUT  \nPH3 G4 I/O 5VT Default: PH3 \nAlternate:  ENET_MII_COL , EXMC_SDNE0 , TLI_R1, \nEVENTOUT , I2C1 _TXFRAME  \nPH4 H4 I/O 5VT Default: PH4 \nAlternate:  I2C1 _SCL , USB HS_ULPI_NXT , EVENTOUT  \nPH5 J4 I/O 5VT Default: PH5 \nAlternate:  I2C1 _SDA , SPI4_NSS , EXMC_SDNWE , \nEVENTOUT  \nPA3 R2 I/O 5VT Default: PA3 \nAlternate:  TIMER1 _CH3, TIMER4 _CH3, TIMER8 _CH1, \nI2S1_MCK , USART 1_RX, USB HS_ULPI_D0 , \nENET_MII_COL , TLI_B5, EVENTOUT  \nAdditional:  ADC 012_IN3  \n  GD32 F450xx Datasheet  \n21 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nNC L4 - - - \nVDD  K4 P - Default: VDD  \nPA4 N4 I/O  Default: PA4 \nAlternate:  SPI0_NSS , SPI2_NSS , I2S2_WS , USART 1_CK, \nUSBHS_SOF , DCI_HSYNC , TLI_VSYNC , EVENTOUT  \nAdditional:  ADC 01_IN4 , DAC_OUT 0 \nPA5 P4 I/O  Default: PA5 \nAlternate:  TIMER1 _CH0, TIMER1 _ETI, TIMER7 _CH0_ON, \nSPI0_SCK , USB HS_ULPI_CK , EVENTOUT  \nAdditional:  ADC 01_IN5 , DAC_OUT 1 \nPA6 P3 I/O 5VT Default: PA6 \nAlternate:  TIMER0 _BRKIN, TIMER2 _CH0, TIMER7 _BRKIN, \nSPI0_MISO , I2S1 _MCK , TIMER 12_CH0, SDIO_CMD , \nDCI_PIXCLK , TLI_G2, EVENTOUT  \nAdditional:  ADC 01_IN6 \nPA7 R3 I/O 5VT Default: PA7 \nAlternate:  TIMER0 _CH0_ON, TIMER2 _CH1, \nTIMER7 _CH0_ON, SPI0_MOSI , TIMER 13_CH0, \nENET_MII_RX_DV , ENET_RMII_CRS_DV , EXMC_SDNWE , \nEVENTOUT  \nAdditional:  ADC 01_IN7  \nPC4 N5 I/O 5VT Default: PC4 \nAlternate:  ENET_MII_RXD0 , ENET_RMII_RXD0 , \nEXMC_SDNE0 , EVENTOUT  \nAdditional:  ADC 01_IN14  \nPC5 P5 I/O 5VT Default: PC5 \nAlternate:  USART 2_RX, ENET_MII_RXD1 , \nENET_RMII_RXD1 , EXMC_SDCKE0 , EVENTOUT  \nAdditional:  ADC01 _IN15  \nPB0 R5 I/O 5VT Default: PB0 \nAlternate:  TIMER0 _CH1_ON, TIMER2 _CH2, \nTIMER7 _CH1_ON, SPI4_SCK , SPI2_MOSI , I2S2_SD, \nTLI_R3, USB HS_ULPI_D1 , ENET_MII_RXD2 , SDIO_D1 , \nEVENTOUT  \nAdditional:  ADC 01_IN8 , IREF  \nPB1 R4 I/O 5VT Default: PB1 \nAlternate:  TIMER0 _CH2_ON, TIMER2 _CH3, \nTIMER7 _CH2_ON, SPI4_NSS , TLI_R6, USB HS_ULPI_D2 , \nENET_MII_RXD3 , SDIO_D2 , EVENTOUT  \nAdditional:  ADC 01_IN9  \nPB2 M6 I/O 5VT Default: PB2, BOOT1  \nAlternate:  TIMER1 _CH3, SPI2_MOSI , I2S2_SD, \nUSBHS_ULPI_D4 , SDIO_CK , EVENTOUT  \nPF11  R6 I/O 5VT Default: PF11  \nAlternate: SPI4_MOSI , EXMC_SDNRAS , DCI_D12 , \nEVENTOUT  \n  GD32 F450xx Datasheet  \n22 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nPF12  P6 I/O 5VT Default: PF12  \nAlternate: EXMC_A6 , EVENTOUT  \nVSS M8 P - Default:  VSS \nVDD  N8 P - Default:  VDD  \nPF13  N6 I/O 5VT Default: PF13  \nAlternate: EXMC_A7 , EVENTOUT  \nPF14  R7 I/O 5VT Default: PF14  \nAlternate: EXMC_A8 , EVENTOUT  \nPF15  P7 I/O 5VT Default: PF15  \nAlternate: EXMC_A9 , EVENTOUT  \nPG0 N7 I/O 5VT Default: PG0  \nAlternate: EXMC_A10 , EVENTOUT  \nPG1 M7 I/O 5VT Default: PG1  \nAlternate: EXMC_A11 , EVENTOUT  \nPE7 R8 I/O 5VT Default: PE7 \nAlternate:  TIMER0 _ETI, UART 6_RX, EXMC_D4 , \nEVENTOUT  \nPE8 P8 I/O 5VT Default: PE8 \nAlternate: TIMER0 _CH0_ON, UART 6_TX, EXMC_D5 , \nEVENTOUT  \nPE9 P9 I/O 5VT Default: PE9 \nAlternate: TIMER0 _CH0, EX MC_D6 , EVENTOUT  \nVSS M9 P - Default:  VSS \nVDD  N9 P - Default:  VDD  \nPE10 R9 I/O 5VT Default: PE10 \nAlternate: TIMER0 _CH1_ON, EXMC_D7 , EVENTOUT  \nPE11 P10 I/O 5VT Default: PE11 \nAlternate:  TIMER0 _CH1, SPI3_NSS , SPI4_NSS , EXMC_D8 , \nTLI_G3, EVENTOUT  \nPE12 R10 I/O 5VT Default: PE12 \nAlternate:  TIMER0 _CH2_ON, SPI3_SCK , SPI4_SCK , \nEXMC_D9 , TLI_B4, EVENTOUT  \nPE13 N11 I/O 5VT Default: PE13 \nAlternate:  TIMER0 _CH2, SPI3_MISO , SPI4_MISO , \nEXMC_D10 , TLI_DE, EVENTOUT  \nPE14 P11 I/O 5VT Default: PE14 \nAlternate:  TIMER0 _CH3, SPI3_MOSI , SPI4_MOSI , \nEXMC_D11 , TLI_PIXCLK, EVENTOUT  \nPE15 R11 I/O 5VT Default: PE15 \nAlternate:  TIMER0 _BRKIN, EXMC_D12 , TLI_R7, \nEVENTOUT  \nPB10 R12 I/O 5VT Default: PB10 \nAlternate:  TIMER1 _CH2, I2C1_SCL , SPI1_SCK , I2S1_CK, \nI2S2_MCK , USART 2_TX, USB HS_ULPI_D3 , \nENET_MII_RX_ER , SDIO_D7 , TLI_G4, EVENTOUT  \n  GD32 F450xx Datasheet  \n23 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nPB11 R13 I/O 5VT Default: PB11 \nAlternate:  TIMER1 _CH3, I2C1_SDA , I2S_CKIN , \nUSART 2_RX, USB HS_ULPI_D4 , ENET_MII_TX_EN , \nENET_RMII_TX_EN , TLI_G5, EVENTOUT  \nNC M10 - - - \nVDD  N10 P - Default: VDD  \nPH6 M11 I/O 5VT Default: PH6  \nAlternate:  I2C1_SMBA , SPI4_SCK , TIMER 11_CH0, \nENET_MII_RXD2 , EXMC_SDNE1 , DCI_D8 , EVENTOUT  \nPH7 N12 I/O 5VT Default: PH7  \nAlternate:  I2C2_SCL , SPI4_MISO , ENET_MII_RXD3 , \nEXMC_SDCKE1 , DCI_D9 , EVENTOUT  \nPH8 M12 I/O 5VT Default: PH8  \nAlternate:  I2C2 _SDA , EXMC_D16 , DCI_HSYNC , TLI_R2, \nEVENTOUT  \nPH9 M13 I/O 5VT Default: PH9  \nAlternate:  I2C2_SMBA , TIMER 11_CH1, EX MC_D17 , \nDCI_D0 , TLI_R3, EVENTOUT  \nPH10  L13 I/O 5VT Default: PH10  \nAlternate:  TIMER4 _CH0, EX MC_D18 , DCI_D1 , TLI_R4, \nEVENTOUT , I2C2_TXFRAME  \nPH11  L12 I/O 5VT Default: PH11  \nAlternate:  TIMER4 _CH1, EX MC_D19 , DCI_D2 , TLI_R5, \nEVENTOUT  \nPH12  K12 I/O 5VT Default: PH12  \nAlternate:  TIMER4 _CH2, EX MC_D20 , DCI_D3 , TLI_R6, \nEVENTOUT  \nVSS H12 P - Default: VSS \nVDD  J12 P - Default: VDD  \nPB12  P12 I/O 5VT Default: PB12  \nAlternate:  TIMER0 _BRKIN, I2C1_SMBA , SPI1_NSS , \nI2S1_WS , SPI3_NSS , USART 2_CK, CAN 1_RX, \nUSBHS_ULPI_D5 , ENET_MII_TXD0 , ENET_RMII_TXD0 , \nUSBHS_ID , EVENTOUT  \nPB13 P13 I/O 5VT Default: PB13 \nAlternate:  TIMER0_CH0 _ON, SPI1_SCK , I2S1_CK, \nSPI3_SCK , USART 2_CTS , CAN 1_TX, USB HS_ULPI_D6 , \nENET_MII_TXD1 , ENET_RMII_TXD1 , EVENTOUT , \nI2C1_TXFRAME  \nAdditional : USB HS_VBUS  \nPB14 R14 I/O 5VT Default: PB14 \nAlternate:  TIMER0 _CH1_ON, TIMER7 _CH1_ON, \nSPI1_MISO , I2S1_ADD _SD, USART 2_RTS , TIMER 11_CH0, \nUSBHS_DM , EVENTOUT  \nPB15 R15 I/O 5VT Default: PB15 \nAlternate:  RTC_REFIN , TIMER0 _CH2_ON, \n  GD32 F450xx Datasheet  \n24 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nTIMER7 _CH2_ON, SPI1_MOSI , I2S1_SD, TIMER 11_CH1, \nUSBHS_DP , EVENTOUT  \nPD8 P15 I/O 5VT Default: PD8 \nAlternate: USART 2_TX, EXMC_D13 , EVENTOUT  \nPD9 P14 I/O 5VT Default: PD9 \nAlternate: USART 2_RX, EXMC_D14 , EVENTOUT  \nPD10  N15 I/O 5VT Default: PD10  \nAlternate: USART 2_CK, EXMC_D15 , TLI_B3, EVENTOUT  \nPD11  N14 I/O 5VT Default: PD11  \nAlternate:  USART 2_CTS , EXMC_A16/EXMC_CLE , \nEVENTOUT  \nPD12  N13 I/O 5VT Default: PD12  \nAlternate: TIMER3 _CH0, USART 2_RTS , \nEXMC_A17/EXMC_ALE , EVENTOUT  \nPD13  M15 I/O 5VT Default: PD13  \nAlternate: TIMER3 _CH1, EX MC_A18 , EVENTOUT  \nVDD  J13 P - Default: VDD  \nPD14  M14 I/O 5VT Default: PD14  \nAlternate: TIMER3 _CH2, EX MC_D0 , EVENTOUT  \nPD15  L14 I/O 5VT Default: PD15  \nAlternate: TIMER3 _CH3, EX MC_D1 , EVENTOUT , \nCTC_SYNC  \nPG2 L15 I/O 5VT Default: PG2  \nAlternate:  EXMC_A12 , EVENTOUT  \nPG3 K15 I/O 5VT Default: PG3  \nAlternate:  EXMC_A13 , EVENTOUT  \nPG4 K14 I/O 5VT Default: PG4  \nAlternate: EXMC_A14 , EVENTOUT  \nPG5 K13 I/O 5VT Default: PG5  \nAlternate: EXMC_A15 , EVENTOUT  \nPG6 J15 I/O 5VT Default: PG6  \nAlternate: EXMC_INT 1, DC I_D12 , TLI_R7, EVENTOUT  \nPG7 J14 I/O 5VT Default: PG7  \nAlternate: USART 5_CK, EXMC_INT 2, DC I_D13 , \nTLI_PIXCLK, EVENTOUT  \nPG8 H14 I/O 5VT Default: PG8  \nAlternate:  SPI5_NSS , USART 5_RTS , ENET_PPS_OUT , \nEXMC_SDCLK , EVENTOUT  \nVSS G12 P - Default: VSS \nVDD  H13 P - Default: VDD  \nPC6 H15 I/O 5VT Default: PC6 \nAlternate:  TIMER2 _CH0, TIMER7 _CH0, I2S1_MCK , \nUSART 5_TX, SDIO_D6 , DCI_D0 , TLI_HSYNC , EVENTOUT  \nPC7 G15 I/O 5VT Default: PC7 \nAlternate:  TIMER2 _CH1, TIMER7 _CH1, SPI1_SCK , \n  GD32 F450xx Datasheet  \n25 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nI2S1_CK, I2S2_MCK , USART 5_RX, SDIO_D7 , DCI_D1 , \nTLI_G6, EVENTOUT  \nPC8 G14 I/O 5VT Default: PC8 \nAlternate:  TIMER2 _CH2, TIMER7 _CH2, USART 5_CK, \nSDIO_D0 , DCI_D2 , EVENTOUT  \nPC9 F14 I/O 5VT Default: PC9 \nAlternate:  CK_OUT1, TIMER2 _CH3, TIMER7 _CH3, \nI2C2_SDA , I2S_CKIN , SDIO_D1 , DCI_D3 , EVENTOUT  \nPA8 F15 I/O 5VT Default: PA8 \nAlternate:  CK_OUT 0, TIMER0 _CH0, I2C2_SCL , \nUSART 0_CK, USB FS_SOF , SDIO_D1 , TLI_R6, \nEVENTOUT , CTC _SYNC  \nPA9 E15 I/O 5VT Default: PA9 \nAlternate:  TIMER0 _CH1, I2C2_SMBA , SPI1_SCK , I2S1_CK, \nUSART 0_TX, SDIO_D2 , DCI_D0 , EVENTOUT  \nAdditional : USB FS_VBUS  \nPA10  D15 I/O 5VT Default: PA10  \nAlternate:  TIMER0 _CH2, SPI4_MOSI , USART 0_RX, \nUSBFS_ID , DCI_D1 , EVENTOUT , I2C2_TXFRAME  \nPA11  C15 I/O 5VT Default: PA11  \nAlternate:  TIMER0 _CH3, SPI3_MISO , USART 0_CTS , \nUSART 5_TX, CAN 0_RX, USB FS_DM , TLI_R4, EVENTOUT  \nPA12  B15 I/O 5VT Default: PA12  \nAlternate:  TIMER0 _ETI, SPI4_MISO , USART 0_RTS , \nUSART 5_RX, CAN 0_TX, USB FS_DP , TLI_R5, EVENTOUT  \nPA13  A15 I/O 5VT Default: JTMS , SWDIO , PA13  \nAlternate:  EVENTOUT  \nNC F13 - - - \nVSS F12 P - Default: VSS \nVDD  G13 P - Default: VDD  \nPH13  E12 I/O 5VT Default: PH13  \nAlternate:  TIMER7 _CH0_ON, CAN 0_TX, EXMC_D21 , \nTLI_G2, EVENTOUT  \nPH14  E13 I/O 5VT Default: PH14  \nAlternate:  TIMER7_CH1_ON, EXMC_D22, DCI_D4, TLI_G3, \nEVENTOUT  \nPH15  D13 I/O 5VT Default: PH15  \nAlternate:  TIMER7_CH2_ON, EXMC_D23, DCI_D11,  \nTLI_G4, EVENTOUT  \nPI0 E14 I/O 5VT Default: PI0  \nAlternate:  TIMER4_CH3, SPI1_NSS, I2S1_WS, EXMC_D24, \nDCI_D13, TLI_G5, EVENTOUT  \nPI1 D14 I/O 5VT Default: PI1  \nAlternate:  SPI1_SCK, I2S1_CK, EXMC_D25, DCI_D8, \nTLI_G6, EVENTOUT  \nPI2 C14 I/O 5VT Default: PI2  \n  GD32 F450xx Datasheet  \n26 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nAlternate:  TIMER7 _CH3, SPI1_MISO , I2S1_ADD _SD, \nEXMC_D26 , DCI_D9 , TLI_G7, EVENTOUT  \nPI3 C13 I/O 5VT Default: PI3  \nAlternate:  TIMER7 _ETI, SPI1_MOSI , I2S1_SD, EXMC_D27 , \nDCI_D10 , EVENTOUT  \nVSS D9 P - Default: VSS \nVDD  C9 P - Default: VDD  \nPA14  A14 I/O 5VT Default: JTCK , SWCLK , PA14  \nAlternate:  EVENTOUT  \nPA15  A13 I/O 5VT Default: JTDI , PA15  \nAlternate:  TIMER1 _CH0, TIMER1 _ETI, SPI0_NSS , \nSPI2_NSS , I2S2_WS , USART 0_TX, EVENTOUT  \nPC10  B14 I/O 5VT Default: PC10  \nAlternate:  SPI2_SCK , I2S2_CK, USART 2_TX, UART 3_TX, \nSDIO_D2 , DCI_D8 , TLI_R2, EVENTOUT  \nPC11 B13 I/O 5VT Default: PC11  \nAlternate:  I2S2_ADD _SD, SPI2_MISO , USART 2_RX, \nUART 3_RX, SDIO_D3 , DCI_D4 , EVENTOUT  \nPC12 A12 I/O 5VT Default: PC12  \nAlternate:  I2C1_SDA , SPI2_MOSI , I2S2_SD, USART 2_CK, \nUART 4_TX, SDIO_CK , DCI_D9 , EVENTOUT  \nPD0 B12 I/O 5VT Default: PD0  \nAlternate:  SPI3_MISO , SPI2_MOSI , I2S2_SD, CAN 0_RX, \nEXMC_D2 , EVENTOUT  \nPD1 C12 I/O 5VT Default: PD1 \nAlternate:  SPI1_NSS , I2S1_WS , CAN 0_TX, EXMC_D3 , \nEVENTOUT  \nPD2 D12 I/O 5VT Default: PD2 \nAlternate: TIMER2 _ETI, UART 4_RX, SDIO_CMD , DCI_D11 , \nEVENTOUT  \nPD3 D11 I/O 5VT Default: PD3 \nAlternate:  SPI1_SCK , I2S1_CK, USART 1_CTS , EXMC_CLK , \nDCI_D5 , TLI_G7, EVENTOUT  \nPD4 D10 I/O 5VT Default: PD4 \nAlternate: USART 1_RTS , EXMC_NOE , EVENTOUT  \nPD5 C11 I/O 5VT Default: PD5 \nAlternate: USART 1_TX, EXMC_NWE , EVENTOUT  \nVSS D8 P - Default: VSS \nVDD  C8 P - Default: VDD  \nPD6 B11 I/O 5VT Default: PD6 \nAlternate:  SPI2_MOSI , I2S2_SD, USART 1_RX, \nEXMC_NWAIT , DCI_D10 , TLI_B2, EVENTOUT  \nPD7 A11 I/O 5VT Default: PD7 \nAlternate: USART 1_CK, EXMC_NE 0, EX MC_NCE 1, \nEVENTOUT  \n  GD32 F450xx Datasheet  \n27 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nPG9 C10 I/O 5VT Default: PG9  \nAlternate:  USART 5_RX, EXMC_NE 1, EX MC_NCE 2, \nDCI_VSYNC , EVENTOUT  \nPG10  B10 I/O 5VT Default: PG10  \nAlternate:  SPI5_IO2 , TLI_G3, EXMC_NCE 3_0, EX MC_NE 2, \nDCI_D2 , TLI_B2, EVENTOUT  \nPG11  B9 I/O 5VT Default: PG11  \nAlternate:  SPI5_IO3 , SPI3_SCK , ENET_MII_TX_EN , \nETH_RMII_TX_EN , EXMC_NCE 3_1, DCI_D3 , TLI_B3, \nEVENTOUT  \nPG12  B8 I/O 5VT Default: PG12  \nAlternate:  SPI5_MISO , SPI3_MISO , USART 5_RTS , TLI_B4, \nEXMC_NE 3, TLI _B1, EVENTOUT  \nPG13  A8 I/O 5VT Default: PG13  \nAlternate:  SPI5_SCK , SPI3_MOSI , USART 5_CTS , \nENET _MII_TXD0 , ENET _RMII_TXD0 , EXMC_A24 , \nEVENTOUT  \nPG14  A7 I/O 5VT Default: PG14  \nAlternate:  SPI5_MOSI , SPI3_NSS , USART 5_TX, \nENET _MII_TXD1 , ENET _RMII_TXD1 , EXMC_A25 , \nEVENTOUT  \nVSS D7 P - Default: VSS \nVDD  C7 P - Default: VDD  \nPG15  B7 I/O 5VT Default: PG15  \nAlternate: USART 5_CTS , EXMC_SDNCAS , DCI_D13 , \nEVENTOUT  \nPB3 A10 I/O 5VT Default: JTDO , PB3 \nAlternate:  TRACESWO , TIMER1 _CH1, SPI0_SCK , \nSPI2_SCK , I2S2_CK, USART 0_RX, I2C1_SDA , EVENTOUT  \nPB4 A9 I/O 5VT Default: JNTRST , PB4 \nAlternate:  TIMER2 _CH0, SPI0_MISO , SPI2_MISO , \nI2S2_ADD _SD, I2C2_SDA , SDIO_D0 , EVENTOUT , \nI2C0_TXFRAME  \nPB5 A6 I/O 5VT Default: PB5 \nAlternate:  TIMER2 _CH1, I2C0_SMBA , SPI0_MOSI , \nSPI2_MOSI , I2S2_SD, CAN 1_RX, USB HS_ULPI_D7 , \nENET _PPS_OUT , EXMC_SDCKE1 , DCI_D10 , EVENTOUT  \nPB6 B6 I/O 5VT Default: PB6 \nAlternate:  TIMER3 _CH0, I2C0_SCL , USART 0_TX, \nCAN 1_TX, EXMC_SDNE1 , DCI_D5 , EVENTOUT  \nPB7 B5 I/O 5VT Default: PB7 \nAlternate:  TIMER3 _CH1, I2C0_SDA , USART 0_RX, \nEXMC_NL/EXMC_NADV , DCI_VSYNC , EVENTOUT  \nBOOT0  D6 I/O 5VT Default: BOOT0  \nPB8 A5 I/O 5VT Default: PB8 \nAlternate:  TIMER1 _CH0, TIMER1 _ETI, TIMER3 _CH2, \n  GD32 F450xx Datasheet  \n28 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nTIMER9 _CH0, I2C0_SCL , SPI4_MOSI , CAN 0_RX, \nENET _MII_TXD3 , SDIO_D4 , DCI_D6 , TLI_B6, EVENTOUT  \nPB9 B4 I/O 5VT Default: PB9 \nAlternate:  TIMER1 _CH1, TIMER3 _CH3, TIMER 10_CH0, \nI2C0_SDA , SPI1_NSS , I2S1_WS , CAN 0_TX, SDIO_D5 , \nDCI_D7 , TLI_B7, EVENTOUT  \nPE0 A4 I/O 5VT Default: PE0 \nAlternate:  TIMER3 _ETI, UART 7_RX, EXMC_NBL0 , DCI_D2 , \nEVENTOUT  \nPE1 A3 I/O 5VT Default: PE1  \nAlternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1, \nDCI_D3, EVENTOUT  \nVSS D5 P - Default: VSS \nPDR_ON  C6 P - Default:  PDR_ON  \nVDD  C5 P - Default: VDD  \nPI4 D4 I/O 5VT Default: PI4  \nAlternate:  TIMER7_BRKIN, EXMC_NBL2, DCI_D5, TLI_B4, \nEVENTOUT  \nPI5 C4 I/O 5VT Default: PI5  \nAlternate:  TIMER7_CH0, EXMC_NBL3, DCI_VSYNC, \nTLI_B5, EVENTOUT  \nPI6 C3 I/O 5VT Default: PI6  \nAlternate:  TIMER7_CH1, EXMC_D28, DCI_D6, TLI_B6, \nEVENTOUT  \nPI7 C2 I/O 5VT Default: PI7  \nAlternate:  TIMER7_CH2, EXMC_D29, DCI_D7, TLI_B7, \nEVENTOUT  \nNotes : \n(1) Type: I = input, O = output, P = power . \n(2) I/O Level:  5VT = 5 V tolerant.  \n2.6.2.  GD32F 450Zx LQFP144 pin definitions  \nTable 2-4. GD32F 450Zx LQFP144 pin definitions  \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nPE2 1 I/O 5VT Default: PE2 \nAlternate: SPI3_SCK , ENET _MII_TXD3, EXMC_A23, \nEVENTOUT  \nPE3 2 I/O 5VT Default: PE3 \nAlternate : EXMC_A19 , EVENTOUT  \nPE4 3 I/O 5VT Default: PE4 \nAlternate:  SPI3 _NSS , EXMC_A20 , DCI_D4 , TLI_B0, \nEVENTOUT  \n  GD32 F450xx Datasheet  \n29 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nPE5 4 I/O 5VT Default: PE5 \nAlternate:  TIMER8 _CH0, SPI3 _MISO , EXMC_A21 , \nDCI_D6, TLI_G0, EVENTOUT  \nPE6 5 I/O 5VT Default: PE6 \nAlternate:  TIMER8 _CH1, SPI3 _MOSI , EXMC_A22, \nDCI_D7, TLI_G1, EVENTOUT  \nVBAT  6 P - Default: VBAT  \nPC13 -\nTAMPER -\nRTC 7 I/O 5VT Default: PC13  \nAlternate: EVENTOUT  \nAdditional : RTC_TAMP 0, RTC_OUT , RTC_TS  \nPC14 -\nOSC32 IN 8 I/O 5VT Default: PC14  \nAlternate: EVENTOUT  \nAdditional : OSC32 IN \nPC15 - \nOSC32 OU\nT 9 I/O 5VT Default: PC15  \nAlternate: EVENTOUT  \nAdditional : OSC32 OUT  \nPF0 10 I/O 5VT Default: PF0 \nAlternate : I2C1 _SDA , EXMC_A0 , EVENTOUT , CTC _SYNC \nPF1 11 I/O 5VT Default: PF1 \nAlternate: I2C1 _SCL , EXMC_A1 , EVENTOUT  \nPF2 12 I/O 5VT Default: PF2 \nAlternate: I2C1 _SMBA , EXMC_A2 , EVENTOUT  \nPF3 13 I/O 5VT Default: PF3 \nAlternate: EXMC_A3 , EVENTOUT , I2C1 _TXFRAME  \nAdditional:  ADC2 _IN9  \nPF4 14 I/O 5VT Default: PF4 \nAlternate: EXMC_A4 , EVENTOUT  \nAdditional:  ADC2 _IN14 \nPF5 15 I/O 5VT Default: PF5 \nAlternate: EXMC_A5 , EVENTOUT  \nAdditional: ADC2 _IN15 \nVSS 16 P - Default: VSS \nVDD  17 P - Default: VDD  \nPF6 18 I/O 5VT Default: PF6  \nAlternate:  TIMER9 _CH0, SPI4 _NSS , UART6 _RX, \nEXMC_NIORD , EVENTOUT \nAdditional : ADC 2_IN4  \nPF7 19 I/O 5VT Default: PF7  \nAlternate:  TIMER 10_CH0, SPI4 _SCK , UART6 _TX, \nEXMC_NREG , EVENTOUT \nAdditional : ADC2 _IN5  \nPF8 20 I/O 5VT Default: PF8  \nAlternate:  SPI4 _MISO , TIMER12 _CH0, EX MC_NIOWR , \nEVENTOUT \nAdditional : ADC2 _IN6  \n  GD32 F450xx Datasheet  \n30 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nPF9 21 I/O 5VT Default: PF9  \nAlternate:  SPI4_MOSI , TIMER 13_CH0, EX MC_CD , \nEVENTOUT \nAdditional : ADC 2_IN7  \nPF10  22 I/O 5VT Default: PF10  \nAlternate: EXMC_INTR , DCI_D11 , TLI_DE, EVENTOUT  \nAdditional : ADC2 _IN8  \nPH0/OSCI\nN 23 I/O 5VT Default:  PH0, OSC IN \nAlternate: EVENTOUT  \nAdditional:  OSC IN \nPH1/OSCO\nUT 24 I/O 5VT Default: PH1, OSC OUT  \nAlternate: EVENTOUT  \nAdditional:  OSC OUT  \nNRST  25 - - Default: NRST  \nPC0 26 I/O 5VT Default: PC0 \nAlternate:  USBHS_ULPI_STP , EXMC_SDNWE , \nEVENTOUT  \nAdditional:  ADC012 _IN10  \nPC1 27 I/O 5VT Default: PC1 \nAlternate:  SPI2 _MOSI , I2S2 _SD, SPI1 _MOSI , I2S1_SD, \nENET _MDC , EVENTOUT  \nAdditional:  ADC012 _IN11  \nPC2 28 I/O 5VT Default: PC2 \nAlternate:  SPI1 _MISO , I2S1_ADD _SD, USB HS_ULPI_DIR , \nENET _MII_TXD2 , EXMC_SDNE0 , EVENTOUT  \nAdditional:  ADC012 _IN12  \nPC3 29 I/O 5VT Default: PC3 \nAlternate:  SPI1_MOSI , I2S1_SD, USB HS_ULPI_NXT , \nENET _MII_TX_CLK , EXMC_SDCKE0 , EVENTOUT  \nAdditional:  ADC012 _IN13  \nVDD  30 P - Default: VDD  \nVSSA  31 P - Default: VSSA  \nVREFP  32 P - Default: VREFP  \nVDDA 33 P - Default: VDDA \nPA0-WKUP  34 I/O 5VT Default: PA0 \nAlternate:  TIMER1 _CH0, TIMER1 _ETI, TIMER4 _CH0, \nTIMER7 _ETI, USART1 _CTS , UART3 _TX, \nENET _MII_CRS , EVENTOUT  \nAdditional:  ADC012 _IN0 , WKUP  \nPA1 35 I/O 5VT Default: PA1 \nAlternate:  TIMER1 _CH1, TIMER4 _CH1, SPI3_MOSI , \nUSART 1_RTS , UART 3_RX, ENET _MII_RX_CLK , \nENET _RMII_REF_CLK , EVENTOUT  \nAdditional:  ADC 012_IN1  \nPA2 36 I/O 5VT Default: PA2 \nAlternate:  TIMER1 _CH2, TIMER4 _CH2, TIMER8 _CH0, \n  GD32 F450xx Datasheet  \n31 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nI2S_CKIN , USART 1_TX, ENET _MDIO , EVENTOUT  \nAdditional:  ADC 012_IN2  \nPA3 37 I/O 5VT Default: PA3 \nAlternate:  TIMER1 _CH3, TIMER4 _CH3, TIMER8 _CH1, \nI2S1_MCK , USART 1_RX, USB HS_ULPI_D0 , \nENET _MII_COL , TLI_B5, EVENTOUT  \nAdditional:  ADC 012_IN3  \nVSS 38 P - Default: VSS \nVDD  39 P - Default: VDD  \nPA4 40 I/O  Default: PA4 \nAlternate:  SPI0_NSS , SPI2_NSS , I2S2_WS , USART 1_CK, \nUSBHS_SOF , DCI_HSYNC , TLI_VSYNC , EVENTOUT  \nAdditional:  ADC 01_IN4 , DAC_OUT 0 \nPA5 41 I/O  Default: PA5 \nAlternate:  TIMER1 _CH0, TIMER1 _ETI, TIMER7 _CH0_ON, \nSPI0_SCK , USB HS_ULPI_CK , EVENTOUT  \nAdditional:  ADC 01_IN5 , DAC_OUT 1 \nPA6 42 I/O 5VT Default: PA6 \nAlternate:  TIMER0 _BRKIN, TIMER2 _CH0, \nTIMER7 _BRKIN, SPI0_MISO , I2S1 _MCK , TIMER 12_CH0, \nSDIO_CMD , DCI_PIXCLK , TLI_G2, EVENTOUT  \nAdditional:  ADC 01_IN6 \nPA7 43 I/O 5VT Default: PA7 \nAlternate:  TIMER0 _CH0_ON, TIMER2 _CH1, \nTIMER7 _CH0_ON, SPI0_MOSI , TIMER 13_CH0, \nENET _MII_RX_DV , ENET _RMII_CRS_DV , \nEXMC_SDNWE , EVENTOUT  \nAdditional:  ADC 01_IN7  \nPC4 44 I/O 5VT Default: PC4 \nAlternate:  ENET _MII_RXD0 , ENET _RMII_RXD0 , \nEXMC_SDNE0 , EVENTOUT  \nAdditional:  ADC 01_IN14  \nPC5 45 I/O 5VT Default: PC5 \nAlternate:  USART 2_RX, ENET _MII_RXD1 , \nENET _RMII_RXD1 , EXMC_SDCKE0 , EVENTOUT  \nAdditional:  ADC01 _IN15  \nPB0 46 I/O 5VT Default: PB0 \nAlternate:  TIMER0 _CH1_ON, TIMER2 _CH2, \nTIMER7 _CH1_ON, SPI4_SCK , SPI2_MOSI , I2S2_SD, \nTLI_R3, USB HS_ULPI_D1 , ENET _MII_RXD2 , SDIO_D1 , \nEVENTOUT  \nAdditional:  ADC 01_IN8 , IREF  \nPB1 47 I/O 5VT Default: PB1 \nAlternate:  TIMER0 _CH2_ON, TIMER2 _CH3, \nTIMER7 _CH2_ON, SPI4_NSS , TLI_R6, USB HS_ULPI_D2 , \nENET _MII_RXD3 , SDIO_D2 , EVENTOUT  \n  GD32 F450xx Datasheet  \n32 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nAdditional:  ADC 01_IN9  \nPB2 48 I/O 5VT Default: PB2, BOOT1  \nAlternate:  TIMER1 _CH3, SPI2_MOSI , I2S2_SD, \nUSBHS_ULPI_D4 , SDIO_CK , EVENTOUT  \nPF11  49 I/O 5VT Default: PF11  \nAlternate: SPI4_MOSI , EXMC_SDNRAS , DCI_D12 , \nEVENTOUT  \nPF12  50 I/O 5VT Default: PF12  \nAlternate: EXMC_A6 , EVENTOUT  \nVSS 51 P - Default:  VSS \nVDD  52 P - Default:  VDD  \nPF13  53 I/O 5VT Default: PF13  \nAlternate: EXMC_A7 , EVENTOUT  \nPF14  54 I/O 5VT Default: PF14  \nAlternate: EXMC_A8 , EVENTOUT  \nPF15  55 I/O 5VT Default: PF15  \nAlternate: EXMC_A9 , EVENTOUT  \nPG0 56 I/O 5VT Default: PG0  \nAlternate: EXMC_A10 , EVENTOUT  \nPG1 57 I/O 5VT Default: PG1  \nAlternate: EXMC_A11 , EVENTOUT  \nPE7 58 I/O 5VT Default: PE7 \nAlternate:  TIMER0 _ETI, UART 6_RX, EXMC_D4 , \nEVENTOUT  \nPE8 59 I/O 5VT Default: PE8 \nAlternate: TIMER0 _CH0_ON, UART 6_TX, EXMC_D5 , \nEVENTOUT  \nPE9 60 I/O 5VT Default: PE9 \nAlternate: TIMER0 _CH0, EX MC_D6 , EVENTOUT  \nVSS 61 P - Default:  VSS \nVDD  62 P - Default:  VDD  \nPE10 63 I/O 5VT Default: PE10 \nAlternate: TIMER0 _CH1_ON, EXMC_D7 , EVENTOUT  \nPE11 64 I/O 5VT Default: PE11 \nAlternate:  TIMER0 _CH1, SPI3_NSS , SPI4_NSS , \nEXMC_D8 , TLI_G3, EVENTOUT  \nPE12 65 I/O 5VT Default: PE12 \nAlternate:  TIMER0 _CH2_ON, SPI3_SCK , SPI4_SCK , \nEXMC_D9 , TLI_B4, EVENTOUT  \nPE13 66 I/O 5VT Default: PE13 \nAlternate:  TIMER0 _CH2, SPI3_MISO , SPI4_MISO , \nEXMC_D10 , TLI_DE, EVENTOUT  \nPE14 67 I/O 5VT Default: PE14 \nAlternate:  TIMER0 _CH3, SPI3_MOSI , SPI4_MOSI , \nEXMC_D11 , TLI_PIXCLK, EVENTOUT  \n  GD32 F450xx Datasheet  \n33 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nPE15 68 I/O 5VT Default: PE15 \nAlternate:  TIMER0 _BRKIN, EXMC_D12 , TLI_R7, \nEVENTOUT  \nPB10 69 I/O 5VT Default: PB10 \nAlternate:  TIMER1 _CH2, I2C1_SCL , SPI1_SCK , I2S1_CK, \nI2S2_MCK , USART 2_TX, USB HS_ULPI_D3 , \nENET _MII_RX_ER , SDIO_D7 , TLI_G4, EVENTOUT  \nPB11 70 I/O 5VT Default: PB11 \nAlternate:  TIMER1 _CH3, I2C1_SDA , I2S_CKIN , \nUSART 2_RX, USB HS_ULPI_D4 , ENET _MII_TX_EN , \nENET _RMII_TX_EN , TLI_G5, EVENTOUT  \nNC 71 - - - \nVDD  72 P - Default: VDD  \nPB12  73 I/O 5VT Default: PB12  \nAlternate:  TIMER0 _BRKIN, I2C1_SMBA , SPI1_NSS , \nI2S1_WS , SPI3_NSS , USART 2_CK, CAN 1_RX, \nUSBHS_ULPI_D5 , ENET _MII_TXD0 , ENET _RMII_TXD0 , \nUSBHS_ID , EVENTOUT  \nPB13 74 I/O 5VT Default: PB13 \nAlternate:  TIMER0_CH0 _ON, SPI1_SCK , I2S1_CK, \nSPI3_SCK , USART 2_CTS , CAN 1_TX, USB HS_ULPI_D6 , \nENET _MII_TXD1 , ENET _RMII_TXD1 , EVENTOUT , \nI2C1_TXFRAME  \nAdditional : USB HS_VBUS  \nPB14 75 I/O 5VT Default: PB14 \nAlternate:  TIMER0 _CH1_ON, TIMER7 _CH1_ON, \nSPI1_MISO , I2S1_ADD _SD, USART 2_RTS , \nTIMER 11_CH0, USB HS_DM , EVENTOUT  \nPB15 76 I/O 5VT Default: PB15 \nAlternate:  RTC_REFIN , TIMER0 _CH2_ON, \nTIMER7 _CH2_ON, SPI1_MOSI , I2S1_SD, TIMER 11_CH1, \nUSBHS_DP , EVENTOUT  \nPD8 77 I/O 5VT Default: PD8 \nAlternate: USART 2_TX, EXMC_D13 , EVENTOUT  \nPD9 78 I/O 5VT Default: PD9 \nAlternate: USART 2_RX, EXMC_D14 , EVENTOUT  \nPD10  79 I/O 5VT Default: PD10  \nAlternate: USART 2_CK, EXMC_D15 , TLI_B3, EVENTOUT  \nPD11  80 I/O 5VT Default: PD11  \nAlternate:  USART 2_CTS , EXMC_A16/EXMC_CLE , \nEVENTOUT  \nPD12  81 I/O 5VT Default: PD12  \nAlternate: TIMER3 _CH0, USART 2_RTS , \nEXMC_A17/EXMC_ALE , EVENTOUT  \nPD13  82 I/O 5VT Default: PD13  \nAlternate: TIMER3 _CH1, EX MC_A18 , EVENTOUT  \n  GD32 F450xx Datasheet  \n34 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nVSS 83 P - Default: VSS \nVDD  84 P - Default: VDD  \nPD14  85 I/O 5VT Default: PD14  \nAlternate: TIMER3 _CH2, EX MC_D0 , EVENTOUT  \nPD15  86 I/O 5VT Default: PD15  \nAlternate: TIMER3 _CH3, EX MC_D1 , EVENTOUT , \nCTC_SYNC  \nPG2 87 I/O 5VT Default: PG2 \nAlternate:  EXMC_A12 , EVENTOUT  \nPG3 88 I/O 5VT Default: PG3  \nAlternate:  EXMC_A13 , EVENTOUT  \nPG4 89 I/O 5VT Default: PG4  \nAlternate: EXMC_A14 , EVENTOUT  \nPG5 90 I/O 5VT Default: PG5  \nAlternate: EXMC_A15 , EVENTOUT  \nPG6 91 I/O 5VT Default: PG6  \nAlternate: EXMC_INT 1, DC I_D12 , TLI_R7, EVENTOUT  \nPG7 92 I/O 5VT Default: PG7  \nAlternate: USART 5_CK, EXMC_INT 2, DC I_D13 , \nTLI_PIXCLK, EVENTOUT  \nPG8 93 I/O 5VT Default: PG8  \nAlternate:  SPI5_NSS , USART 5_RTS , ENET _PPS_OUT , \nEXMC_SDCLK , EVENTOUT  \nVSS 94 P - Default: VSS \nVDD  95 P - Default: VDD  \nPC6 96 I/O 5VT Default: PC6 \nAlternate:  TIMER2 _CH0, TIMER7 _CH0, I2S1_MCK , \nUSART 5_TX, SDIO_D6 , DCI_D0 , TLI_HSYNC , \nEVENTOUT  \nPC7 97 I/O 5VT Default: PC7 \nAlternate:  TIMER2 _CH1, TIMER7 _CH1, SPI1_SCK , \nI2S1_CK, I2S2_MCK , USART 5_RX, SDIO_D7 , DCI_D1 , \nTLI_G6, EVENTOUT  \nPC8 98 I/O 5VT Default: PC8 \nAlternate:  TIMER2 _CH2, TIMER7 _CH2, USART 5_CK, \nSDIO_D0 , DCI_D2 , EVENTOUT  \nPC9 99 I/O 5VT Default: PC9 \nAlternate:  CK_OUT1, TIMER2 _CH3, TIMER7 _CH3, \nI2C2_SDA , I2S_CKIN , SDIO_D1 , DCI_D3 , EVENTOUT  \nPA8 100 I/O 5VT Default: PA8 \nAlternate:  CK_OUT 0, TIMER0 _CH0, I2C2_SCL , \nUSART 0_CK, USB FS_SOF , SDIO_D1 , TLI_R6, \nEVENTOUT , CTC _SYNC  \nPA9 101 I/O 5VT Default: PA9 \nAlternate:  TIMER0 _CH1, I2C2_SMBA , SPI1_SCK , \n  GD32 F450xx Datasheet  \n35 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nI2S1_CK, USART 0_TX, SDIO_D2 , DCI_D0 , EVENTOUT  \nAdditional : USB FS_VBUS  \nPA10  102 I/O 5VT Default: PA10  \nAlternate:  TIMER0 _CH2, SPI4_MOSI , USART 0_RX, \nUSBFS_ID , DCI_D1 , EVENTOUT , I2C2_TXFRAME  \nPA11  103 I/O 5VT Default: PA11  \nAlternate:  TIMER0 _CH3, SPI3_MISO , USART 0_CTS , \nUSART 5_TX, CAN 0_RX, USB FS_DM , TLI_R4, \nEVENTOUT  \nPA12  104 I/O 5VT Default: PA12  \nAlternate:  TIMER0 _ETI, SPI4_MISO , USART 0_RTS , \nUSART 5_RX, CAN 0_TX, USB FS_DP , TLI_R5, \nEVENTOUT  \nPA13  105 I/O 5VT Default: JTMS , SWDIO , PA13  \nAlternate:  EVENTOUT  \nNC 106 - - - \nVSS 107 P - Default: VSS \nVDD  108 P - Default: VDD  \nPA14  109 I/O 5VT Defaul t: JTCK, SWCLK,  PA14  \nAlternate:  EVENTOUT  \nPA15  110 I/O 5VT Default: JTDI , PA15  \nAlternate:  TIMER1 _CH0, TIMER1 _ETI, SPI0_NSS , \nSPI2_NSS , I2S2_WS , USART 0_TX, EVENTOUT  \nPC10  111 I/O 5VT Default: PC10  \nAlternate:  SPI2_SCK , I2S2_CK, USART 2_TX, UART 3_TX, \nSDIO_D2 , DCI_D8 , TLI_R2, EVENTOUT  \nPC11 112 I/O 5VT Default: PC11  \nAlternate:  I2S2_ADD _SD, SPI2_MISO , USART 2_RX, \nUART 3_RX, SDIO_D3 , DCI_D4 , EVENTOUT  \nPC12 113 I/O 5VT Default: PC12  \nAlternate:  I2C1_SDA , SPI2_MOSI , I2S2_SD, USART 2_CK, \nUART 4_TX, SDIO_CK , DCI_D9 , EVENTOUT  \nPD0 114 I/O 5VT Default: PD0  \nAlternate:  SPI3_MISO , SPI2_MOSI , I2S2_SD, CAN 0_RX, \nEXMC_D2 , EVENTOUT  \nPD1 115 I/O 5VT Default: PD1 \nAlternate:  SPI1_NSS , I2S1_WS , CAN 0_TX, EXMC_D3 , \nEVENTOUT  \nPD2 116 I/O 5VT Default: PD2 \nAlternate: TIMER2 _ETI, UART 4_RX, SDIO_CMD , \nDCI_D11 , EVENTOUT  \nPD3 117 I/O 5VT Default: PD3 \nAlternate:  SPI1_SCK , I2S1_CK, USART 1_CTS , \nEXMC_CLK , DCI_D5 , TLI_G7, EVENTOUT  \nPD4 118 I/O 5VT Default: PD4 \nAlternate: USART 1_RTS , EXMC_NOE , EVENTOUT  \n  GD32 F450xx Datasheet  \n36 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nPD5 119 I/O 5VT Default: PD5 \nAlternate: USART 1_TX, EXMC_NWE , EVENTOUT  \nVSS 120 P - Default: VSS \nVDD  121 P - Default: VDD  \nPD6 122 I/O 5VT Default: PD6 \nAlternate:  SPI2_MOSI , I2S2_SD, USART 1_RX, \nEXMC_NWAIT , DCI_D10 , TLI_B2, EVENTOUT  \nPD7 123 I/O 5VT Default: PD7 \nAlternate: USART 1_CK, EXMC_NE 0, EX MC_NCE 1, \nEVENTOUT  \nPG9 124 I/O 5VT Default: PG9  \nAlternate:  USART 5_RX, EXMC_NE 1, EX MC_NCE 2, \nDCI_VSYNC , EVENTOUT  \nPG10  125 I/O 5VT Default: PG10  \nAlternate:  SPI5_IO2 , TLI_G3, EXMC_NCE 3_0, \nEXMC_NE 2, DCI_D2 , TLI_B2, EVENTOUT  \nPG11  126 I/O 5VT Default: PG11  \nAlternate:  SPI5_IO3 , SPI3_SCK , ENET _MII_TX_EN , \nENET _RMII_TX_EN , EXMC_NCE 3_1, DCI_D3 , TLI_B3, \nEVENTOUT  \nPG12  127 I/O 5VT Default: PG12  \nAlternate:  SPI5_MISO , SPI3_MISO , USART 5_RTS , \nTLI_B4, EXMC_NE 3, TLI _B1, EVENTOUT  \nPG13  128 I/O 5VT Default: PG13  \nAlternate:  SPI5_SCK , SPI3_MOSI , USART 5_CTS , \nENET _MII_TXD0 , ENET _RMII_TXD0 , EXMC_A24 , \nEVENTOUT  \nPG14  129 I/O 5VT Default: PG14  \nAlternate:  SPI5_MOSI , SPI3_NSS , USART 5_TX, \nENET _MII_TXD1 , ENET _RMII_TXD1 , EXMC_A25 , \nEVENTOUT  \nVSS 130 P - Default: VSS \nVDD  131 P - Default: VDD  \nPG15  132 I/O 5VT Default: PG15  \nAlternate: USART 5_CTS , EXMC_SDNCAS , DCI_D13 , \nEVENTOUT  \nPB3 133 I/O 5VT Default: JTDO , PB3 \nAlternate:  TRACESWO , TIMER1 _CH1, SPI0_SCK , \nSPI2_SCK , I2S2_CK, USART 0_RX, I2C1_SDA , \nEVENTOUT  \nPB4 134 I/O 5VT Default: NJTRST,  PB4 \nAlternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO, \nI2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT, \nI2C0_TXFRAME  \nPB5 135 I/O 5VT Default: PB5 \nAlternate: TIMER2 _CH1, I2C0_SMBA , SPI0_MOSI , \n  GD32 F450xx Datasheet  \n37 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Function s description  \nSPI2_MOSI , I2S2_SD, CAN 1_RX, USB HS_ULPI_D7 , \nENET _PPS_OUT , EXMC_SDCKE1 , DCI_D10 , \nEVENTOUT  \nPB6 136 I/O 5VT Default: PB6 \nAlternate: TIMER3 _CH0, I2C0_SCL , USART 0_TX, \nCAN 1_TX, EXMC_SDNE1 , DCI_D5 , EVENTOUT  \nPB7 137 I/O 5VT Default: PB7 \nAlternate: TIMER3 _CH1, I2C0_SDA , USART 0_RX, \nEXMC_NL/EXMC_NADV , DCI_VSYNC , EVENTOUT  \nBOOT0  138 I/O 5VT Default: BOOT0  \nPB8 139 I/O 5VT Default: PB8 \nAlternate: TIMER1 _CH0, TIMER1 _ETI, TIMER3 _CH2, \nTIMER9 _CH0, I2C0_SCL , SPI4_MOSI , CAN 0_RX, \nENET _MII_TXD3 , SDIO_D4 , DCI_D6 , TLI_B6, EVENTOUT  \nPB9 140 I/O 5VT Default: PB9 \nAlternate: TIMER1 _CH1, TIMER3 _CH3, TIMER 10_CH0, \nI2C0_SDA , SPI1_NSS , I2S1_WS , CAN 0_TX, SDIO_D5 , \nDCI_D7 , TLI_B7, EVENTOUT  \nPE0 141 I/O 5VT Default: PE0 \nAlternate:  TIMER3 _ETI, UART 7_RX, EXMC_NBL0 , \nDCI_D2 , EVENTOUT  \nPE1 142 I/O 5VT Default: PE1 \nAlternate: TIMER0 _CH1_ON, UART 7_TX, EXMC_NBL1 , \nDCI_D3 , EVENTOUT  \nPDR_ON  143 P - Default:  PDR_ON  \nVDD  144 P - Default: VDD  \nNotes : \n(1) Type: I = input, O = output, P = power . \n(2) I/O Level:  5VT = 5 V tolerant.  \n2.6.3.  GD32F 450Vx LQFP1 00 pin definitions  \nTable 2-5. GD32F 450Vx LQFP100 pin definitions  \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPE2 1 I/O 5VT Default: PE2  \nAlternate: SPI3_SCK, ENET _MII_TXD3, EXMC_A23, \nEVENTOUT  \nPE3 2 I/O 5VT Default: PE3  \nAlternate:  EXMC_A19, EVENTOUT  \nPE4 3 I/O 5VT Default: PE4 \nAlternate:  SPI3_NSS, EXMC_A20, DCI_D4, TLI_B0, \nEVENTOUT  \nPE5 4 I/O 5VT Default: PE5  \n  GD32 F450xx Datasheet  \n38 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nAlternate:  TIMER8_CH0, SPI3_MISO, EXMC_A21, \nDCI_D6, TLI_G0, EVENTOUT  \nPE6 5 I/O 5VT Default: PE6  \nAlternate:  TIMER8_CH1, SPI3_MOSI, EXMC_A22, \nDCI_D7, TLI_G1, EVENTOUT  \nVBAT  6 P - Default: VBAT  \nPC13 -\nTAMPER -\nRTC 7 I/O 5VT Default: PC13  \nAlternate: EVENTOUT  \nAdditional:  RTC_TAMP0, RTC_OUT, RTC_TS  \nPC14 -\nOSC32IN  8 I/O 5VT Default: PC14  \nAlternate: EVENTOUT  \nAdditional:  OSC32IN  \nPC15 - \nOSC32OU\nT 9 I/O 5VT Default: PC15  \nAlternate: EVENTOUT  \nAdditional:  OSC32OUT  \nVSS 10 P - Default: VSS \nVDD  11 P - Default: VDD  \nPH0/OSCI\nN 12 I/O 5VT Default:  PH0, OSCIN  \nAlternate: EVENTOUT  \nAdditional:  OSCIN  \nPH1/OSC\nOUT  13 I/O 5VT Default: PH1, OSCOUT  \nAlternate: EVENTOUT  \nAdditional:  OSCOUT  \nNRST  14 - - Default: NRST  \nPC0 15 I/O 5VT Default: PC0 \nAlternate:  USBHS_ULPI_STP , EVENTOUT  \nAdditional: ADC012_IN10  \nPC1 16 I/O 5VT Default: PC1 \nAlternate:  SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD, \nENET _MDC, EVENTOUT  \nAdditional:  ADC012_IN11  \nPC2 17 I/O 5VT Default: PC2 \nAlternate:  SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR, \nENET _MII_TXD2,  EVENTOUT  \nAdditional:  ADC012_IN12  \nPC3 18 I/O 5VT Default: PC3 \nAlternate:  SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT, \nENET _MII_TX_CLK,  EVENTOUT  \nAdditional: ADC012_IN13  \nVDD  19 P - Default: VDD  \nVSSA  20 P - Default: VSSA  \nVREFP  21 P - Default: VREFP  \n     \nVDDA 22 P - Default: VDDA \n  GD32 F450xx Datasheet  \n39 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPA0-\nWKUP  23 I/O 5VT Default: PA0  \nAlternate:  TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, \nTIMER7_ETI, USART1_CTS, UART3_TX, \nENET _MII_CRS, EVENTOUT  \nAdditional: ADC012_IN0, WKUP  \nPA1 24 I/O 5VT Default: PA1  \nAlternate:  TIMER1_CH1, TIMER4_CH1, SPI3_MOSI, \nUSART1_RTS, UART3_RX, ENET _MII_RX_CLK, \nENET _RMII_REF_CLK, EVENTOUT  \nAdditional:  ADC012_IN1  \nPA2 25 I/O 5VT Default: PA2 \nAlternate:  TIMER1_CH2, TIMER4_CH2, TIMER8_CH0, \nI2S_CKIN, USART1_TX, ENET _MDIO, EVENTOUT  \nAdditional:  ADC012_IN2  \nPA3 26 I/O 5VT Default: PA3 \nAlternate:  TIMER1_CH3, TIMER4_CH3, TIMER8_CH1, \nI2S1_MCK, USART1_RX, USBHS_ULPI_D0, \nENET _MII_COL, TLI_B5, EVENTOUT  \nAdditional:  ADC012_IN3  \nVSS 27 P - Default: VSS \nVDD  28 P - Default: VDD  \nPA4 29 I/O  Default: PA4 \nAlternate:  SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK, \nUSBHS_SOF, DCI_HSYNC, TLI_VSYNC, EVENTOUT  \nAdditional: ADC01_IN4, DAC_OUT0  \nPA5 30 I/O  Default: PA5 \nAlternate:  TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON, \nSPI0_SCK, USBHS_ULPI_CK, EVENTOUT  \nAdditional: ADC01_IN5, DAC_OUT1 \nPA6 31 I/O 5VT Default: PA6 \nAlternate:  TIMER0_BRKIN, TIMER2_CH0, \nTIMER7_BRKIN, SPI0_MISO, I2S1_MCK, TIMER12_CH0, \nSDIO_CMD, DCI_PIXCLK, TLI_G2, EVENTOUT  \nAdditional:  ADC01_IN6 \nPA7 32 I/O 5VT Default: PA7 \nAlternate:  TIMER0_CH0_ON, TIMER2_CH1, \nTIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0, \nENET _MII_RX_DV, ENET _RMII_CRS_DV, EVENTOUT  \nAdditional:  ADC01_IN7  \nPC4 33 I/O 5VT Default: PC4 \nAlternate:  ENET _MII_RXD0, ENET _RMII_RXD0, \nEVENTOUT  \nAdditional:  ADC01_IN14  \nPC5 34 I/O 5VT Default: PC5 \nAlternate:  USART2_RX, ENET _MII_RXD1, \nENET _RMII_RXD1, EVENTOUT  \n  GD32 F450xx Datasheet  \n40 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nAdditional:  ADC01_IN15  \nPB0 35 I/O 5VT Default: PB0 \nAlternate:  TIMER0_CH1_ON, TIMER2_CH2, \nTIMER7_CH1_ON, SPI4_SCK, SPI2_MOSI, I2S2_SD, \nTLI_R3, USBHS_ULPI_D1, ENET _MII_RXD2, SDIO_D1, \nEVENTOUT  \nAdditional:  ADC01_IN8, IREF  \nPB1 36 I/O 5VT Default: PB1 \nAlternate:  TIMER0_CH2_ON, TIMER2_CH3, \nTIMER7_CH2_ON, SPI4_NSS, TLI_R6, USBHS_ULPI_D2, \nENET _MII_RXD3, SDIO_D2, EVENTOUT  \nAdditional:  ADC01_IN9  \nPB2 37 I/O 5VT Default: PB2, BOOT1  \nAlternate:  TIMER1_CH3, SPI2_MOSI, I2S2_SD, \nUSBHS_ULPI_D4, SDIO_CK, EVENTOUT  \nPE7 38 I/O 5VT Default: PE7 \nAlternate:  TIMER0_ETI, UART6_RX, EXMC_D4, \nEVENTOUT  \nPE8 39 I/O 5VT Default: PE8 \nAlternate: TIMER0_CH0_ON, UART6_TX, EXMC_D5, \nEVENTOUT  \nPE9 40 I/O 5VT Default: PE9 \nAlternate: TIMER0_CH0, EXMC_D6, EVENTOUT  \nPE10 41 I/O 5VT Default: PE10 \nAlternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT  \nPE11 42 I/O 5VT Default: PE11 \nAlternate:  TIMER0_CH1, SPI3_NSS, SPI4_NSS, \nEXMC_D8, TLI_G3, EVENTOUT  \nPE12 43 I/O 5VT Default: PE12 \nAlternate:  TIMER0_CH2_ON, SPI3_SCK, SPI4_SCK, \nEXMC_D9, TLI_B4, EVENTOUT  \nPE13 44 I/O 5VT Default: PE13 \nAlternate:  TIMER0_CH2, SPI3_MISO, SPI4_MISO, \nEXMC_D10, TLI_DE, EVENTOUT  \nPE14 45 I/O 5VT Default: PE14 \nAlternate:  TIMER0_CH3, SPI3_MOSI, SPI4_MOSI, \nEXMC_D11, TLI_PIXCLK, EVENTOUT  \nPE15 46 I/O 5VT Default: PE15 \nAlternate:  TIMER0_BRKIN, EXMC_D12, TLI_R7, \nEVENTOUT  \nPB10 47 I/O 5VT Default: PB10 \nAlternate:  TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, \nI2S2_MCK, USART2_TX, USBHS_ULPI_D3, \nENET _MII_RX_ER, SDIO_D7, TLI_G4, EVENTOUT  \nPB11 48 I/O 5VT Default: PB11 \nAlternate:  TIMER1_CH3, I2C1_SDA, I2S_CKIN, \n  GD32 F450xx Datasheet  \n41 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nUSART2_RX, USBHS_ULPI_D4, ENET _MII_TX_EN, \nENET _RMII_TX_EN, TLI_G5, EVENTOUT  \nNC 49 - - - \nVDD  50 P - Default: VDD  \nPB12  51 I/O 5VT Default: PB12  \nAlternate:  TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, \nI2S1_WS, SPI3_NSS, USART2_CK, CAN1_RX, \nUSBHS_ULPI_D5, ENET _MII_TXD0, ENET _RMII_TXD0, \nUSBHS_ID, EVENTOUT  \nPB13 52 I/O 5VT Default: PB13 \nAlternate:  TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, \nSPI3_SCK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6, \nENET _MII_TXD1, ENET _RMII_TXD1, EVENTOUT, \nI2C1_TXFRAME  \nAdditional: USBHS_VBUS  \nPB14 53 I/O 5VT Default: PB14 \nAlternate:  TIMER0_CH1_ON, TIMER7_CH1_ON, \nSPI1_MISO, I2S1_ADD_SD, USART2_RTS, \nTIMER11_CH0, USBHS_DM, EVENTOUT  \nPB15 54 I/O 5VT Default: PB15 \nAlternate:  RTC_REFIN, TIMER0_CH2_ON, \nTIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1, \nUSBHS_DP, EVENTOUT  \nPD8 55 I/O 5VT Default: PD8  \nAlternate: USART2_TX, EXMC_D13, EVENTOUT  \nPD9 56 I/O 5VT Default: PD9  \nAlternate: USART2_RX, EXMC_D14, EVENTOUT  \nPD10  57 I/O 5VT Default: PD10  \nAlternate: USART2_CK, EXMC_D15, TLI_B3, EVENTOUT  \nPD11  58 I/O 5VT Default: PD11  \nAlternate:  USART2_CTS, EXMC_A16/EXMC_CLE , \nEVENTOUT  \nPD12  59 I/O 5VT Default: PD12  \nAlternate: TIMER3_CH0, USART2_RTS, \nEXMC_A17/EXMC_ALE , EVENTOUT  \nPD13  60 I/O 5VT Default: PD13  \nAlternate: TIMER3_CH1, EXMC_A18, EVENTOUT  \nPD14  61 I/O 5VT Default: PD14  \nAlternate: TIMER3_CH2, EXMC_D0, EVENTOUT  \nPD15  62 I/O 5VT Default: PD15  \nAlternate: TIMER3_CH3, EXMC_D1, EVENTOUT, \nCTC_SYNC  \nPC6 63 I/O 5VT Default: PC6  \nAlternate:  TIMER2_CH0, TIMER7_CH0, I2S1_MCK, \nUSART5_TX, SDIO_D6, DCI_D0, TLI_HSYNC, \nEVENTOUT  \n  GD32 F450xx Datasheet  \n42 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPC7 64 I/O 5VT Default: PC7  \nAlternate:  TIMER2_CH1, TIMER7_CH1, SPI1_SCK, \nI2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, \nTLI_G6, EVENTOUT  \nPC8 65 I/O 5VT Default: PC8  \nAlternate:  TIMER2_CH2, TIMER7_CH2, USART5_CK, \nSDIO_D0, DCI_D2, EVENTOUT  \nPC9 66 I/O 5VT Default: PC9  \nAlternate:  CK_OUT1, TIMER2_CH3, TIMER7_CH3, \nI2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT  \nPA8 67 I/O 5VT Default: PA8  \nAlternate:  CK_OUT0, TIMER0_CH0, I2C2_SCL, \nUSART0_CK, USBFS_SOF, SDIO_D1, TLI_R6, \nEVENTOUT, CTC_SYNC  \nPA9 68 I/O 5VT Default: PA9  \nAlternate:  TIMER0_CH1, I2C2_SMBA, SPI1_SCK, \nI2S1_CK, USART0_TX, SDIO_D2, DCI_D0, EVENTOUT  \nAdditional: USBFS_VBUS  \nPA10  69 I/O 5VT Default: PA10  \nAlternate:  TIMER0_CH2, SPI4_MOSI, USART0_RX, \nUSBFS_ID, DCI_D1, EVENTOUT, I2C2_TXFRAME  \nPA11  70 I/O 5VT Default: PA11  \nAlternate:  TIMER0_CH3, SPI3_MISO, USART0_CTS, \nUSART5_TX, CAN0_RX, USBFS_DM, TLI_R4, \nEVENTOUT  \nPA12  71 I/O 5VT Default: PA12  \nAlternate:  TIMER0_ETI, SPI4_MISO, USART0_RTS, \nUSART5_RX, CAN0_TX, USBFS_DP, TLI_R5, \nEVENTOUT  \nPA13  72 I/O 5VT Default: JTMS, SWDIO, PA13  \nAlternate:  EVENTOUT  \nNC 73 - - - \nVSS 74 P - Default: VSS \nVDD  75 P - Default: VDD  \nPA14  76 I/O 5VT Default: JTCK, SWCLK,  PA14  \nAlternate:  EVENTOUT  \nPA15  77 I/O 5VT Default: JTDI, PA15  \nAlternate:  TIMER1_CH0, TIMER1_ETI, SPI0_NSS, \nSPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT  \nPC10  78 I/O 5VT Default: PC10  \nAlternate:  SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, \nSDIO_D2, DCI_D8, TLI_R2, EVENTOUT  \nPC11 79 I/O 5VT Default: PC11  \nAlternate:  I2S2_ADD_SD, SPI2_MISO, USART2_RX, \nUART3_RX, SDIO_D3, DCI_D4, EVENTOUT  \nPC12 80 I/O 5VT Default: PC12  \n  GD32 F450xx Datasheet  \n43 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nAlternate:  I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, \nUART4_TX, SDIO_CK, DCI_D9, EVENTOUT  \nPD0 81 I/O 5VT Default: PD0  \nAlternate:  SPI3_MISO, SPI2_MOSI, I2S2_SD, CAN0_RX, \nEXMC_D2, EVENTOUT  \nPD1 82 I/O 5VT Default: PD1 \nAlternate:  SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3, \nEVENTOUT  \nPD2 83 I/O 5VT Default: PD2 \nAlternate: TIMER2_ETI, UART4_RX, SDIO_CMD, \nDCI_D11, EVENTOUT  \nPD3 84 I/O 5VT Default: PD3 \nAlternate:  SPI1_SCK, I2S1_CK, USART1_CTS, \nEXMC_CLK, DCI_D5, TLI_G7, EVENTOUT  \nPD4 85 I/O 5VT Default: PD4 \nAlternate: USART1_RTS, EXMC_NOE, EVENTOUT  \nPD5 86 I/O 5VT Default: PD5 \nAlternate: USART1_TX, EXMC_NWE, EVENTOUT  \nPD6 87 I/O 5VT Default: PD6 \nAlternate:  SPI2_MOSI, I2S2_SD, USART1_RX, \nEXMC_NWAIT, DCI_D10, TLI_B2, EVENTOUT  \nPD7 88 I/O 5VT Default: PD7 \nAlternate: USART1_CK, EXMC_NE0, EXMC_NCE1, \nEVENTOUT  \nPB3 89 I/O 5VT Default: JTDO,  PB3 \nAlternate:  TRACESWO, TIMER1_CH1, SPI0_SCK, \nSPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, \nEVENTOUT  \nPB4 90 I/O 5VT Default: JNTRST,  PB4 \nAlternate:  TIMER2_CH0, SPI0_MISO, SPI2_MISO, \nI2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT, \nI2C0_TXFRAME  \nPB5 91 I/O 5VT Default: PB5  \nAlternate:  TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, \nSPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7, \nENET _PPS_OUT, DCI_D10, EVENTOUT  \nPB6 92 I/O 5VT Default: PB6  \nAlternate:  TIMER3_CH0, I2C0_SCL, USART0_TX, \nCAN1_TX, DCI_D5, EVENTOUT  \nPB7 93 I/O 5VT Default: PB7  \nAlternate:  TIMER3_CH1, I2C0_SDA, USART0_RX, \nEXMC_NL/EXMC_NADV , DCI_VSYNC, EVENTOUT  \nBOOT0  94 I/O 5VT Default: BOOT0  \nPB8 95 I/O 5VT Default: PB8 \nAlternate:  TIMER1_CH0, TIMER1_ETI, TIMER3_CH2, \nTIMER9_CH0, I2C0_SCL, SPI4_MOSI, CAN0_RX, \n  GD32 F450xx Datasheet  \n44 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nENET _MII_TXD3, SDIO_D4, DCI_D6, TLI_B6, EVENTOUT  \nPB9 96 I/O 5VT Default: PB9 \nAlternate:  TIMER1_CH1, TIMER3_CH3, TIMER10_CH0, \nI2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5, \nDCI_D7, TLI_B7, EVENTOUT  \nPE0 97 I/O 5VT Default: PE0  \nAlternate : TIMER3_ETI, UART7_RX, EXMC_NBL0, \nDCI_D2, EVENTOUT  \nPE1 98 I/O 5VT Default: PE1  \nAlternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1, \nDCI_D3, EVENTOUT  \nVSS 99 P - Default: VSS \nVDD  100 P - Default: VDD  \nNotes : \n(1) Type: I = input, O = output, P = power . \n(2) I/O Level:  5VT = 5 V tolerant.  \n \n   \n \n 2.6.4.  GD32F 450xx pin a lternate functions  \nTable 2-6. Port A alternate functions summary  \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPA0  TIMER1_CH0\n/TIMER1_ETI  TIMER4_\nCH0 TIMER7_E\nTI    USART 1_\nCTS UART 3_T\nX   ENET _MII_\nCRS     EVENTOUT  \nPA1  TIMER1_CH1  TIMER4_\nCH1   SPI3_M\nOSI  USART 1_\nRTS UART 3_R\nX   ENET _MII_\nRX_CLK/ EN\nET_RMII_R\nEF_CLK     EVENTOUT  \nPA2  TIMER1_CH2  TIMER4_\nCH2 TIMER8_C\nH0  I2S_CKI\nN  USART 1_\nTX    ENET _MDI\nO    EVENTOUT  \nPA3  TIMER1_CH3  TIMER4_\nCH3 TIMER8_C\nH1  I2S1_M\nCK  USART 1_\nRX   USBHS_U\nLPI_D0  ENET _MII_\nCOL   TLI_B5  EVENTOUT  \nPA4      SPI0_N\nSS SPI2_NSS/I2\nS2_WS  USART 1_\nCK     USBHS_\nSOF DCI_HSY\nNC TLI_VS\nYNC  EVENTOUT  \nPA5  TIMER1_CH0\n/TIMER1_ETI   TIMER7_C\nH0_ON   SPI0_S\nCK     USBHS_U\nLPI_CK      EVENTOUT  \nPA6  TIMER0_BR\nKIN TIMER2_\nCH0 TIMER7_B\nRKIN   SPI0_MI\nSO I2S1_MCK    TIMER1 2_\nCH0   SDIO_C\nMD DCI_PIXC\nLK TLI_G2  EVENTOUT  \nPA7  TIMER0_CH0\n_ON TIMER2_\nCH1 TIMER7_C\nH0_ON   SPI0_M\nOSI    TIMER1 3_\nCH0  ENET _MII_\nRX_DV/ ENE\nT_RMII_CR\nS_DV  EXMC_S\nDNWE    EVENTOUT  \nPA8 CK_OUT\n0 TIMER0_CH0    I2C2_SCL    USART 0_\nCK  CTC_SYN\nC USBFS_S\nOF  SDIO_D\n1  TLI_R6  EVENTOUT  \nPA9  TIMER0_CH1    I2C2_SMB\nA SPI1_S\nCK/I2S 1\n_CK  USART 0_\nTX     SDIO_D\n2 DCI_D0   EVENTOUT  \nPA10  TIMER0_CH2    I2C2_TXF\nRAME   SPI4_MOSI  USART 0_\nRX   USBFS_ID    DCI_D1   EVENTOUT  \nPA11  TIMER0_CH3      SPI3_MISO  USART 0_\nCTS USART 5_\nTX CAN 0_RX USBFS_D\nM    TLI_R4  EVENTOUT  \nPA12  TIMER0_ETI      SPI4_MISO  USART 0_\nRTS USART 5_\nRX CAN 0_TX USBFS_D\nP    TLI_R5  EVENTOUT  \nPA13 JTMS/S\nWDIO                EVENTOUT  \nPA14 JTCK/S\nWCLK                EVENTOUT  \nPA15 JTDI  TIMER1_CH0\n/TIMER1_ETI     SPI0_N\nSS SPI2_NSS/I2\nS2_WS  USART 0_\nTX        EVENTOUT  \n  GD32 F450xx Datasheet  \n46 \n \n \nTable 2-7. Port B alternate functions summary  \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPB0  TIMER 0_C\nH1_ON  TIMER 2_C\nH2 TIMER 7_C\nH1_ON    SPI4_SCK  SPI2_MOSI\n/I2S2_SD  TLI_R3  USBHS_U\nLPI_D1  ENET _MII_\nRXD2  SDIO_D\n1   EVENTOUT  \nPB1  TIMER 0_C\nH2_ON  TIMER 2_C\nH3 TIMER 7_C\nH2_ON    SPI4_NSS    TLI_R6  USBHS_U\nLPI_D2  ENET _MII_\nRXD3  SDIO_D\n2   EVENTOUT  \nPB2  TIMER 1_C\nH3      SPI2_MOSI\n/I2S2_SD   USBHS_U\nLPI_D4   SDIO_C\nK   EVENTOUT  \nPB3 JTDO/TRA\nCESWO  TIMER 1_C\nH1    SPI0_SCK  SPI2_SCK\n/I2S2_CK USART 0_R\nX  I2C1_SDA       EVENTOUT  \nPB4 NJTRST   TIMER 2_C\nH0  I2C0_TXF\nRAME  SPI0_MIS\nO SPI2_MIS\nO I2S2_ADD_\nSD  I2C2_SDA    SDIO_D\n0   EVENTOUT  \nPB5   TIMER 2_C\nH1  I2C0_SMB\nA SPI0_MO\nSI SPI2_MO\nSI/I2S 2_S\nD   CAN 1_RX USBHS_U\nLPI_D7  ENET _PPS\n_OUT  EXMC_S\nDCKE1  DCI_D10   EVENTOUT  \nPB6   TIMER 3_C\nH0  I2C0_SCL    USART 0_T\nX  CAN 1_TX   EXMC_S\nDNE1  DCI_D5   EVENTOUT  \nPB7   TIMER 3_C\nH1  I2C0_SDA    USART 0_R\nX     EXMC_N\nL/EXMC\n_NADV  DCI_VSY\nNC  EVENTOUT  \nPB8  TIMER 1_C\nH0/TIMER\n1_ETI  TIMER 3_C\nH2 TIMER 9_C\nH0 I2C0_SCL   SPI4_MO\nSI   CAN 0_RX  ENET _MII_\nTXD3  SDIO_D\n4 DCI_D6  TLI_B6  EVENTOUT  \nPB9  TIMER 1_C\nH1 TIMER 3_C\nH3 TIMER1 0_\nCH0 I2C0_SDA  SPI1_NSS\n/I2S1_WS     CAN 0_TX   SDIO_D\n5 DCI_D7  TLI_B7  EVENTOUT  \nPB10  TIMER 1_C\nH2   I2C1_SCL  SPI1_SCK\n/I2S1_CK I2S2_MCK  USART 2_T\nX   USBHS_U\nLPI_D3  ENET _MII_\nRX_ER  SDIO_D\n7  TLI_G4  EVENTOUT  \nPB11  TIMER 1_C\nH3   I2C1_SDA  I2S_CKIN   USART 2_R\nX   USBHS_U\nLPI_D4  ENET _MII_\nTX_EN/ ENE\nT_RMII_TX_\nEN   TLI_G5  EVENTOUT  \nPB12  TIMER 0_B\nRKIN    I2C1_SMB\nA SPI1_NSS\n/I2S1_WS  SPI3_NSS  USART 2_C\nK  CAN 1_RX USBHS_U\nLPI_D5  ENET _MII_\nTXD0/ ENET\n_RMII_TXD\n0 USBHS_\nID   EVENTOUT  \nPB13  TIMER 0_C\nH0_ON    I2C1_TXF\nRAME  SPI1_SCK\n/I2S1_CK SPI3_SCK  USART 2_C\nTS  CAN 1_TX USBHS_U\nLPI_D6  ENET _MII_\nTXD1/ ENET\n_RMII_TXD\n1    EVENTOUT  \n  GD32 F450xx Datasheet  \n47 \n \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPB14  TIMER 0_C\nH1_ON   TIMER 7_C\nH1_ON   SPI1_MIS\nO I2S1_ADD\n_SD USART 2_R\nTS  TIMER1 1_\nCH0   USBHS_\nDM   EVENTOUT  \nPB15 RTC_REFI\nN TIMER 0_C\nH2_ON   TIMER 7_C\nH2_ON   SPI1_MO\nSI/I2S 1_S\nD    TIMER1 1_\nCH1   USBHS_\nDP   EVENTOUT  \n \nTable 2-8. Port C alternate functions summary  \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPC0           USBHS_U\nLPI_STP   EXMC_SD\nNWE    EVENTOUT  \nPC1      SPI2_MO\nSI/I2S 2_S\nD  SPI1_MOSI\n/I2S1_SD    ENET _MD\nC    EVENTOUT  \nPC2      SPI1_MIS\nO I2S1_ADD\n_SD    USBHS_U\nLPI_DIR  ENET _MII\n_TXD2  EXMC_SD\nNE0   EVENTOUT  \nPC3      SPI1_MO\nSI/I2S 1_S\nD     USBHS_U\nLPI_NXT  ENET _MII\n_TX_CLK  EXMC_SD\nCKE0    EVENTOUT  \nPC4            ENET _MII\n_RXD0/ EN\nET_RMII_\nRXD0  EXMC_SD\nNE0   EVENTOUT  \nPC5        USART 2_R\nX    ENET _MII\n_RXD1/ EN\nET_RMII_\nRXD1  EXMC_SD\nCKE0    EVENTOUT  \nPC6   TIMER 2_C\nH0 TIMER 7_C\nH0  I2S1_MCK    USART 5_TX    SDIO_D6  DCI_D0  TLI_HS\nYNC  EVENTOUT  \nPC7   TIMER 2_C\nH1 TIMER 7_C\nH1  SPI1_SCK\n/I2S1_CK I2S2_MCK   USART 5_RX    SDIO_D7  DCI_D1  TLI_G6  EVENTOUT  \nPC8   TIMER 2_C\nH2 TIMER 7_C\nH2     USART 5_CK    SDIO_D0  DCI_D2   EVENTOUT  \nPC9 CK_OUT 1  TIMER 2_C\nH3 TIMER 7_C\nH3 I2C2_SDA  I2S_CKIN        SDIO_D1  DCI_D3   EVENTOUT  \nPC10       SPI2_SCK\n/I2S2_CK USART 2_T\nX UART 3_TX    SDIO_D2  DCI_D8  TLI_R2  EVENTOUT  \nPC11      I2S2_ADD\n_SD SPI2_MIS\nO USART 2_R\nX UART 3_RX    SDIO_D3  DCI_D4   EVENTOUT  \n  GD32 F450xx Datasheet  \n48 \n \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPC12     I2C1_SDA   SPI2_MO\nSI/I2S 2_S\nD USART 2_C\nK UART 4_TX    SDIO_CK  DCI_D9   EVENTOUT  \nPC13                EVENTOUT  \nPC14                EVENTOUT  \nPC15                EVENTOUT  \n \nTable 2-9. Port D alternate functions summary  \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPD0      SPI3_MISO  SPI2_MOS\nI/I2S2_SD   CAN 0_R\nX   EXMC_D2    EVENTOUT  \nPD1        SPI1_NSS\n/I2S1_WS   CAN 0_T\nX   EXMC_D3    EVENTOUT  \nPD2   TIMER 2_ETI      UART 4_RX    SDIO_CMD  DCI_D11   EVENTOUT  \nPD3      SPI1_SCK/\nI2S1_CK  USART 1_\nCTS     EXMC_CLK  DCI_D5  TLI_G7  EVENTOUT  \nPD4        USART 1_\nRTS     EXMC_NOE    EVENTOUT  \nPD5        USART 1_\nTX     EXMC_NWE    EVENTOUT  \nPD6      SPI2_MOSI\n/I2S2_SD  USART 1_\nRX     EXMC_NWAI\nT DCI_D10  TLI_B2  EVENTOUT  \nPD7        USART 1_\nCK     EXMC_NE 0/\nEXMC_NCE 1   EVENTOUT  \nPD8        USART 2_\nTX     EXMC_D13    EVENTOUT  \nPD9        USART 2_\nRX     EXMC_D14    EVENTOUT  \nPD10        USART 2_\nCK     EXMC_D15   TLI_B3  EVENTOUT  \nPD11        USART 2_\nCTS     EXMC_A16/\nEXMC_CLE    EVENTOUT  \n  GD32 F450xx Datasheet  \n49 \n \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPD12   TIMER 3_CH0     USART 2_\nRTS     EXMC_A17/\nEXMC_ALE    EVENTOUT  \nPD13   TIMER 3_CH1          EXMC_A18    EVENTOUT  \nPD14   TIMER 3_CH2          EXMC_D0    EVENTOUT  \nPD15 CTC_SYN\nC  TIMER 3_CH3          EXMC_D1    EVENTOUT  \nTable 2-10. Port E alternate functions summary  \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPE0   TIMER\n3_ETI       UART 7_RX    EXMC_NBL0  DCI_D2   EVENTOUT  \nPE1  TIMER 0_CH1\n_ON       UART 7_TX    EXMC_NBL1  DCI_D3   EVENTOUT  \nPE2      SPI3_SCK       ENET _MI\nI_TXD3  EXMC_A23    EVENTOUT  \nPE3             EXMC_A19    EVENTOUT  \nPE4      SPI3_NSS        EXMC_A20  DCI_D4  TLI_B0  EVENTOUT  \nPE5    TIMER 8_CH0  SPI3_MISO        EXMC_A21  DCI_D6  TLI_G0  EVENTOUT  \nPE6    TIMER 8_CH1  SPI3_MOSI        EXMC_A22  DCI_D7  TLI_G1  EVENTOUT  \nPE7  TIMER 0_ETI       UART 6_RX    EXMC_D4    EVENTOUT  \nPE8  TIMER 0_CH0\n_ON       UART 6_TX    EXMC_D5    EVENTOUT  \nPE9  TIMER 0_CH0           EXMC_D6    EVENTOUT  \nPE10  TIMER 0_CH1\n_ON           EXMC_D7    EVENTOUT  \nPE11  TIMER 0_CH1    SPI3_NSS  SPI4_NSS       EXMC_D8   TLI_G3  EVENTOUT  \n  GD32 F450xx Datasheet  \n50 \n \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPE12  TIMER 0_CH2\n_ON    SPI3_SCK  SPI4_SCK       EXMC_D9   TLI_B4  EVENTOUT  \nPE13  TIMER 0_CH2    SPI3_MISO  SPI4_MISO       EXMC_D10   TLI_DE  EVENTOUT  \nPE14  TIMER 0_CH3    SPI3_MOSI  SPI4_MOSI       EXMC_D11   TLI_PIXCLK EVENTOUT  \nPE15  TIMER 0_BR\nKIN           EXMC_D12   TLI_R7  EVENTOUT  \nTable 2-11. Port F alternate functions summary  \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPF0 CTC_SYN\nC    I2C1_SDA         EXMC_A0    EVENTOUT  \nPF1     I2C1_SCL         EXMC_A1    EVENTOUT  \nPF2     I2C1_SMB\nA        EXMC_A2    EVENTOUT  \nPF3     I2C1_TXF\nRAME         EXMC_A3    EVENTOUT  \nPF4             EXMC_A4    EVENTOUT  \nPF5             EXMC_A5    EVENTOUT  \nPF6    TIMER 9_C\nH0  SPI4_NSS    UART 6_R\nX    EXMC_NIORD    EVENTOUT  \nPF7    TIMER1 0_\nCH0  SPI4_SCK    UART 6_T\nX    EXMC_NREG    EVENTOUT  \nPF8      SPI4_MISO     TIMER1 2_\nCH0   EXMC_NIOWR    EVENTOUT  \nPF9      SPI4_MOSI     TIMER1 3_\nCH0   EXMC_CD    EVENTOUT  \nPF10             EXMC_INTR  DCI_D11  TLI_DE  EVENTOUT  \nPF11      SPI4_MOSI        EXMC_SDNRAS  DCI_D12   EVENTOUT  \n  GD32 F450xx Datasheet  \n51 \n \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPF12             EXMC_A6    EVENTOUT  \nPF13             EXMC_A7    EVENTOUT  \nPF14             EXMC_A8    EVENTOUT  \nPF15             EXMC_A9    EVENTOUT  \nTable 2-12. Port G alternate functions summary  \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPG0             EXMC_A1\n0   EVENTOUT  \nPG1             EXMC_A1\n1   EVENTOUT  \nPG2             EXMC_A1\n2   EVENTOUT  \nPG3             EXMC_A1\n3   EVENTOUT  \nPG4             EXMC_A1\n4   EVENTOUT  \nPG5             EXMC_A1\n5   EVENTOUT  \nPG6             EXMC_IN\nT1 DCI_D12  TLI_R7  EVENTOUT  \nPG7         USART 5_\nCK    EXMC_IN\nT2 DCI_D13  TLI_PIX\nCLK EVENTOUT  \nPG8      SPI5_NSS    USART 5_\nRTS   ENET _PP\nS_OUT  EXMC_SD\nCLK   EVENTOUT  \nPG9         USART 5_\nRX    EXMC_NE\n1/EXMC_\nNCE 2 DCI_VSY\nNC  EVENTOUT  \nPG10      SPI5_IO2    TLI_G3    EXMC_NC\nE3_0/EXM\nC_NE 2 DCI_D2  TLI_B2  EVENTOUT  \nPG11      SPI5_IO3 SPI3_SCK      ENET _MII\n_TX_EN/ E\nNET_RMII\n_TX_EN  EXMC_NC\nE3_1 DCI_D3  TLI_B3  EVENTOUT  \n  GD32 F450xx Datasheet  \n52 \n \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPG12      SPI5_MISO  SPI3_MIS\nO  USART 5_\nRTS TLI_B4    EXMC_NE\n3  TLI_B1  EVENTOUT  \nPG13      SPI5_SCK  SPI3_MO\nSI  USART 5_\nCTS   ENET _MII\n_TXD0/ EN\nET_RMII_\nTXD0  EXMC_A2\n4   EVENTOUT  \nPG14      SPI5_MOSI  SPI3_NSS   USART 5_\nTX   ENET _MII\n_TXD1/ EN\nET_RMII_\nTXD1  EXMC_A2\n5   EVENTOUT  \nPG15         USART 5_\nCTS    EXMC_SD\nNCAS  DCI_D13   EVENTOUT  \nTable 2-13. Port H alternate functions summary  \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPH0                EVENTOUT  \nPH1                EVENTOUT  \nPH2            ENET _MII\n_CRS  EXMC_SDC\nKE0  TLI_R0  EVENTOUT  \nPH3     I2C1_TXFRA\nME       ENET _MII\n_COL  EXMC_SDN\nE0  TLI_R1  EVENTOUT  \nPH4     I2C1_SCL       USBHS_U\nLPI_NXT      EVENTOUT  \nPH5     I2C1_SDA  SPI4_NSS        EXMC_SDN\nWE   EVENTOUT  \nPH6     I2C1_SMBA  SPI4_SCK     TIMER1 1_CH0  ENET _MII\n_RXD2  EXMC_SDN\nE1 DCI_D8   EVENTOUT  \nPH7     I2C2_SCL  SPI4_MISO       ENET _MII\n_RXD3  EXMC_SDC\nKE1 DCI_D9   EVENTOUT  \nPH8     I2C2_SDA         EXMC_D16  DCI_HS\nYNC  TLI_R2  EVENTOUT  \nPH9     I2C2_SMBA      TIMER1 1_CH1   EXMC_D17  DCI_D0  TLI_R3  EVENTOUT  \nPH10   TIMER 4_CH0  I2C2_TXFRA\nME        EXMC_D18  DCI_D1  TLI_R4  EVENTOUT  \n  GD32 F450xx Datasheet  \n53 \n \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPH11   TIMER 4_CH1          EXMC_D19  DCI_D2  TLI_R5  EVENTOUT  \nPH12   TIMER 4_CH2          EXMC_D20  DCI_D3  TLI_R6  EVENTOUT  \nPH13    TIMER 7_C\nH0_ON       CAN 0_TX   EXMC_D21   TLI_G2  EVENTOUT  \nPH14    TIMER 7_C\nH1_ON          EXMC_D22  DCI_D4  TLI_G3  EVENTOUT  \nPH15    TIMER 7_C\nH2_ON          EXMC_D23  DCI_D1\n1 TLI_G4  EVENTOUT  \n \nTable 2-14. Port I alternate functions summary  \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPI0   TIMER 4_C\nH3   SPI1_NSS\n/I2S1_WS        EXMC_D24  DCI_D13  TLI_G5  EVENTOUT  \nPI1      SPI1_SCK\n/I2S1_CK       EXMC_D25  DCI_D8  TLI_G6  EVENTOUT  \nPI2    TIMER 7_C\nH3  SPI1_MIS\nO I2S1_ADD\n_SD      EXMC_D26  DCI_D9  TLI_G7  EVENTOUT  \nPI3    TIMER 7_E\nTI  SPI1_MO\nSI/I2S 1_S\nD       EXMC_D27  DCI_D10   EVENTOUT  \nPI4    TIMER 7_B\nRKIN          EXMC_NB\nL2 DCI_D5  TLI_B4  EVENTOUT  \nPI5    TIMER 7_C\nH0         EXMC_NB\nL3 DCI_VSY\nNC TLI_B5  EVENTOUT  \nPI6    TIMER 7_C\nH1         EXMC_D28  DCI_D6  TLI_B6  EVENTOUT  \nPI7    TIMER 7_C\nH2         EXMC_D29  DCI_D7  TLI_B7  EVENTOUT  \nPI8                EVENTOUT  \nPI9          CAN 0_RX   EXMC_D30   TLI_VS\nYNC  EVENTOUT  \n  GD32 F450xx Datasheet  \n54 \n \nPin Name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 \nPI10            ENET _MII\n_RX_ER  EXMC_D31   TLI_HS\nYNC  EVENTOUT  \nPI11           USBHS_U\nLPI_DIR      EVENTOUT  \n \n   \n \n 3. Functional description  \n3.1. Arm® Cortex®-M4 core  \nThe Arm® Cortex®-M4 processor is a high performance embedded processor with DSP \ninstructions which allow efficient  signal processing and  complex algorithm execution. It brings \nan efficient, easy -to-use blend of control and  signal processing capabilities to meet the digital \nsignal control markets  demand.  The processor is highly configurable enabling a wide range \nof implementations from those requiring floating point operations, memory protection and \npowerful trace technology to cost sensitive  devices requiring minimal area , while delivering \noutstanding computational performance and an advanced system response to inte rrupts.  \n32-bit Arm® Cortex®-M4 processor core  \n\uf06e Up to 200 MH z operation frequency  \n\uf06e Single -cycle multiplication and hardware divi der \n\uf06e Floating Point U nit (FPU)  \n\uf06e Integrated DSP  instructions  \n\uf06e Integrated Nested Vectored Interrupt Controller (NVIC)  \n\uf06e 24-bit SysTick timer  \nThe Cortex®-M4 processo r is based on the Arm v7-M architecture and supports both Thumb \nand Thumb -2 instruction sets. Some system peripherals listed below are also provided by \nCortex®-M4: \n\uf06e Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private \nPeripheral Bus (PPB) and debug accesses (AHB -AP) \n\uf06e Nested Vectored Interrupt Controller (NVIC)  \n\uf06e Flash Patch and Breakpoint (FPB)  \n\uf06e Data Watchpoint and Trace (DWT)  \n\uf06e Instrument Trace Macrocell (ITM)  \n\uf06e Memory Protection Unit (MPU)  \n\uf06e Serial Wire JTAG Debug Port (SW J-DP) \n\uf06e Trace Port Interface Unit (TPIU)  \n3.2. On-chip memory  \n\uf06e Up to 3072  Kbytes of Flash  memory , including code Flash and data Flash  \n\uf06e The region of the MCU executing instructions wi thout waiting time is up to 512 K bytes (in \ncase that Flash size equal to 512K, all memory is no waiting time). A long delay when \nCPU fetches the instructions out of the range.  \n\uf06e 256 KB to 512 KB of SRAM  \nThe Arm® Cortex®-M4 processor is structured in Harvard architecture which can use separate \nbuses to fetch instructions and load/store data. 3072  Kbytes of inner  Flash  at most , which  \n  GD32 F450xx Datasheet  \n56 \n \nincludes code Flash and data Flash  is available for storing programs and data , and there is \nno waiting time within code Flash area when CPU executes instructions . Up to 512 Kbytes  of \ninner SRAM is composed of SRAM0 (112KB), SRAM1 (16KB), SRAM2 (64KB) and  \nADDSRAM  (256KB) that can be accessed at same time, and including  64 KB of TCM  (tightly -\ncoupled  memory)  data RAM  that can  be accessed only by the data bus of the Cortex®-M4 \ncore. The additional 4KB of backup SRAM (B KP SRAM)  is implemented in the backup domain, \nwhich can keep its content even when the VDD power  supply is down.  Table 2-2. \nGD32F450 xx memory map  shows the memory map of the  GD32F450 xx series of devices, \nincluding Flash, SRAM, peripheral, and other pre -defined regions.  \n3.3. Clock, reset and supply management  \n\uf06e Internal 16 MHz factory -trimmed RC  and external 4 to 32  MHz crystal oscillator  \n\uf06e Internal 48 MHz RC oscillator  \n\uf06e Internal 32 KHz RC calibrat ed oscillator  and external  32.768 KHz crystal oscillator  \n\uf06e Integrated syste m clock PLL  \n\uf06e 2.6 to 3.6 V application supply and I/Os  \n\uf06e Supply Supervisor: POR  (Power On Reset) , PDR  (Power Down Reset) , and low voltage \ndetector ( LVD)  \nThe Clock Control Unit (CCU ) provides a range of oscillator and clock functions. These \ninclude  internal RC oscillator and external crystal oscillator , high speed and low speed two \ntypes.  Several prescalers allow the frequency  configuration of the AHB and two APB domains. \nThe maximum frequency of the two AHB domains are 200 MHz.  The maximum frequency of \nthe two APB domains including APB1  is 50  MHz and APB2 is 100 MHz . See Figure 2-5. \nGD32F 450xx clock tree  for details on the clock tree.  \nThe Reset Control Unit  (RCU ) controls  three kinds of reset:  system reset resets the processor \ncore and peripheral IP components . Power -on reset (POR) and power -down reset (PDR) are \nalways active, and ensures proper operation starting from 2 .4 V and down to  1.8V. The device \nremains in reset mode when VDD is below a specified threshold . The embedded low voltage \ndetector ( LVD) monitors the power supply, compares it to the  voltage  threshold and generates \nan interrupt as a warning message for leading the MCU into security.  \nPower supply schemes:  \n\uf06e VDD range:  2.6 to 3.6 V , external power supply for I/Os and the internal regulator.  \nProvided externally through VDD  pins.  \n\uf06e VSSA, VDDA range:  2.6 to 3.6 V , external analog power supplies for ADC, reset blocks, \nRCs and PLL.  VDDA and VSSA  must be connected to VDD  and VSS, respectively.  \n\uf06e VBAT range:  1.8 to 3.6 V , power supply for RTC, external clock 32 KHz oscillator and \nbackup  registers (through power switch) when VDD is not present.  \n  GD32 F450xx Datasheet  \n57 \n \n3.4. Boot modes  \nAt startup, boot pins are used to select one of three boot options:  \n\uf06e Boot from main F lash memory  (default)  \n\uf06e Boot from system memory  \n\uf06e Boot from on-chip SRAM  \nThe boot loader is located in the internal 30KB of information blocks for the boot ROM memory \n(system memory ). It is used to reprogram the Flash  memory by using USART0  (PA9 and \nPA10) , USART2  (PB10 and PB11, or PC10 and PC11) , and USB FS (PA9, PA10, PA11 and  \nPA12)  in device mode. It also can be used to transfer and update the Flash memory code, \nthe data and the vector table sections. In default  condition , boot from bank 0  of Flash memory \nis selected. It also supports  to boot from bank 1 of Flash  memory by setting a bit in option \nbytes.  \n3.5. Power saving modes  \nThe MCU supports three kinds of power saving modes to achieve even lower power \nconsumption . They are sleep mode, deep-sleep mode, and standby mode.  These operating \nmodes reduce the power consumption and all ow the application to achieve the best  balance  \nbetween the CPU operating time, speed and power consumption.  \n\uf06e Sleep  mode  \nIn sleep mode, only the clock of CPU core is off. All peripherals continue to operate and \nany interrupt/event can  wake up the system.  \n\uf06e Deep -sleep  mode  \nIn deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed \ncrystal oscillator (IRC16M , HXTAL ) and PLL are di sabled. Only the contents of SRAM \nand registers are retained. Any interrupt or wakeup event from EXTI line s can wake up \nthe system from the deep-sleep mode including  the 16 external lines, the RTC alarm , \nRTC  Tamper and TimeStamp event , the LVD output , ENET wakeup , RTC wakeup  and \nUSB wakeup . When exiting the deep-sleep mode, the IRC16M  is selected as the system \nclock.  \n\uf06e Standby  mode  \nIn standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of \nIRC16M , HXTAL  and PLL are disabled.  The contents of SRAM and registers (except \nbackup registers) are lost . There are four wakeup sources for the standby mode, \nincluding the external reset from NRST pin, the RTC , the F WDG T reset, and the rising \nedge on WKUP pin.  \n3.6. Analog to digital converter  (ADC ) \n\uf06e 12-bit SAR ADC\'s conversion rate is up to 2.6  MSP S \n  GD32 F450xx Datasheet  \n58 \n \n\uf06e 12-bit, 10 -bit, 8 -bit or 6 -bit configurable resolution  \n\uf06e Hardware o versampling ratio adjustable from 2 to 256x  improves resolution  to 16 -bit \n\uf06e Input  voltage range: VSSA to VDDA (2.6 V ≤ VDDA ≤ 3.6 V) \n\uf06e Temperature sensor  \nUp to three 12 -bit 2.6  MSPS multi -channel ADCs are integrated in the device. It has a to tal of \n19 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor \n(VSENSE ), 1 channel for internal reference voltage (V REFINT ) and 1 channel for external battery \npower supply ( VBAT). The input voltage range is between 2.6 V and 3.6 V. An on -chip hardware \noversampling scheme improves performance while off -loading the related computational \nburden from the CPU. An analog watchdog block can be used to detect the channels, which \nare required to remain within a spe cific threshold window. A configurable channel \nmanagement block can be used to perform conversions in single, continuous, scan or \ndiscontinuous mode to support more advanced use.  \nThe ADC can be triggered from the events generated by the general level 0 ti mers (T IMERx) \nand the advanced timers ( TIMER0 and TIMER7) with internal connection. The temperature \nsensor can be used to generate a voltage that varies linearly with temperature. It is internally \nconnected to the ADC_IN16 input channel which is used to co nvert the sensor output voltage \nin a digital value.  \n3.7. Digital to analog converter (D AC) \n\uf06e Two 12-bit DAC converter  of independen t output channel  \n\uf06e 8-bit or 12 -bit mode in conjunction with the DMA controller  \nThe 12 -bit buffered DAC channel  is used  to generate variable analog output s. The DAC s are \ndesign ed with integrated  resistor strings structure.  The DAC channels can be  triggered by the \ntimer update outputs  or EXTI  with DMA support . The maximum output value of the DAC is \nVREFP . \n3.8. DMA  \n\uf06e 16 channels DM A controller and each channel are configurable  (8 for DMA0 and 8 for \nDMA1 ) \n\uf06e Support independent 8, 16, 32 -bit memory and peripheral transfer  \n\uf06e Peripherals supported: Timers, ADC , SPIs, I2Cs , USARTs , UARTs , DAC , I2S, SDIO and \nDCI \nThe flexible general -purpose DMA  controllers  provide a hardware method of transferring data \nbetween peripherals and/or memory without intervention from the CPU, thereby freeing up \nbandwidth for other system functions.  Three  types of access method are supported: \nperipheral to memory, m emory to peripheral, memory to memory . \nEach channel is connected to fixed  hardware DMA requests . The priorities of DMA channel \n  GD32 F450xx Datasheet  \n59 \n \nrequests are determined by software configuration and hardware channel number . Transfer \nsize of source and destination  are independent and configurable.  \n3.9. General -purpose inputs/outputs (GPIOs)  \n\uf06e Up to 140  fast GPIOs, all mappable on 16 external interrupt lines  \n\uf06e Analog input/output configurable  \n\uf06e Alternate function input/output configurable  \nThere are up to 140 general p urpose I/ O pins  (GPIO)  in GD32F450xx , named PA0 ~ PA15, \nPB0 ~ PB15, PC0  ~ PC15, PD 0 ~ PD15, PE 0 ~ PE15, PF 0 ~ PF15, PG 0 ~ PG15, PH 0 ~ \nPH15 and PI 0 ~ PI11  to implement logic input/output functions. Each of the GPIO ports has \nrelated control and configuration registers to satisfy the requirements of specific applications.  \nThe external interrupts on the GPIO pins of the device have related control and configu ration \nregisters in the Interrupt/event controller  (EXTI). The GPIO ports are pin -shared with other \nalternative functions (AFs) to obtain maximum flexibility on the package pins.  Each of the \nGPIO pins can be configured by software as output (push -pull or o pen-drain), as input (with \nor without pull -up or pull -down) or as peripheral alternate function. Most of the GPIO pins are \nshared with digital or analog alternate functions. All GPIOs are high -current capable except \nfor analog inputs.  \n3.10.  Timers and PWM genera tion \n\uf06e Two 16-bit advanced timer  (TIMER0 & TIMER7), eight  16-bit general timers ( TIMER2, \nTIMER3, TIMER8 ~ TIMER13), two 32 -bit general timers  (TIMER1 & TIMER4) and two \n16-bit basic timer ( TIMER5 & TIMER6) \n\uf06e Up to 4 independent channels of PWM , output  compare or input capture for each g eneral \ntimer and external trigger input  \n\uf06e 16-bit, motor control PWM advanced timer with programmable dead -time generation for \noutput match  \n\uf06e Encoder interface controller with two inputs using quadrature decoder  \n\uf06e 24-bit SysTick timer d own counter  \n\uf06e 2 watchdog timers ( free watchdog timer and window  watchdog  timer ) \nThe advanced timer ( TIMER0 & TIMER7) can be used  as a three -phase PWM multiplexed \non 6 channels. It has complementary PWM outputs with programmable  dead -time generation . \nIt can also be used  as a complete general timer. The 4 independent channels can be  used \nfor input capture , output compare , PWM generation (edge -aligned  or center -aligned counting \nmodes)  and s ingle pulse  mode output . If configured as a general 16 -bit timer, it  has the same \nfunction s as the TIMERx timer.  It can  be synchronized with external signals or to interconnect \nwith other general timer s together  which have the  same architecture  and features.  \nThe g eneral  timer, can be used for a variety of purposes including general  timer, input signal \npulse width measurement or output waveform generation such as a single pulse  generation \n  GD32 F450xx Datasheet  \n60 \n \nor PWM output , up to 4  independent  channels  for input capture/output compare.  TIMER1 & \nTIMER4 is based on a 32 -bit auto -reload up/downco unter and a 16 -bit prescaler. TIMER2 & \nTIMER3 is based on a  16-bit auto -reload up/downcounter and a 16 -bit prescaler.  TIMER8 ~ \nTIMER13 is based on a 16 -bit auto -reload upcounter and a 16 -bit prescaler.  The general timer  \nalso supports an encoder interface with two inputs using quadrature decoder . \nThe basic timer, known as TIMER5 & TIMER6, are  mainly used for  DAC trigger generation. \nThey can also be used as a simple 16-bit time base.  \nThe GD32F 450xx  have two watchdog peripherals, free watchdog timer and window watchdog  \ntimer . They offer a combination of high safety level, flexibility of use and timing accuracy.  \nThe free watchdog timer includes a 12 -bit down -counting counter  and an 8-bit prescaler . It is \nclocked from an independent 32  KHz internal RC and as it operates independently of the  \nmain clock, it can operate in deep -sleep  and standby modes . It can be used either as a \nwatchdog  to reset the device when a problem occurs, or as a free -running timer for application \ntimeout  management.  \nThe window wat chdog  timer  is based on a 7 -bit down  counter that can be set as free -running. \nIt can be used as a watchdog to reset the device when a problem occurs. It is clocked from \nthe main clock. It has an early wakeup  interrupt capability and the counter can be frozen in  \ndebug mode.  \nThe SysTick timer is dedicated for OS, but could also be used as a standard down  counter. It  \nfeatures:  \n\uf06e A 24-bit down counter  \n\uf06e Auto reload  capability  \n\uf06e Maskable system interrupt generation when  the counter reaches 0  \n\uf06e Programmable clock source  \n3.11.  Real time clock  (RTC ) and backup registers  \n\uf06e Independent binary -coded decimal  (BCD)  format timer/counter  with twenty 32 -bit backup \nregisters . \n\uf06e Calendar with sub -second, seconds, minutes, hours,  week day, date , year and month \nautomatically correction  \n\uf06e Alarm function  with wake up from deep -sleep  and standby mode  capability  \n\uf06e On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm \nresolution  for compensation of quartz crystal inac curacy.  \nThe real  time clock is an independent timer which provides a set of continuously running \ncounters in backup registers  to provide a real calendar function, and  provides an alarm \ninterrupt or an expected  interrupt.  It is not reset by a system or power reset, or  when the \ndevice wakes up from standby  mode.  A prescaler is used for the time base clock and is by \ndefault configured to generate a time base of 1 second from a clock at 32.768 KHz from \nexternal crystal oscillator.  \n  GD32 F450xx Datasheet  \n61 \n \n3.12.  Inter-integrated circuit  (I2C)  \n\uf06e Up to three  I2C bus interfaces can  support both master and slave mode with a frequency \nup to 400 KHz (Fast mode)  \n\uf06e Provide arbitration function, o ptional PEC (packet error checking) generation and \ncheck ing \n\uf06e Supports 7 -bit and 10-bit addressing mode and general call addressing mode  \nThe I 2C interface  is an internal circuit allowing communication with an external I2C interface \nwhich  is an industry standard two line serial interface used for connection to external \nhardware. These  two serial lines are known as a serial data line  (SDA) and a serial clock line  \n(SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to \n400 KHz in fast mode.  The I2C module also  has an arbitration detect function to prevent t he \nsituation where more than one master attempts to  transmit data to the I2C bus at the same \ntime.  A CRC -8 calculator is also provided in I2C  interface to perform packet error checking for \nI2C data . \n3.13.  Serial peripheral interface  (SPI)  \n\uf06e Up to six  SPI interfa ces with a frequency of up to 30 MHz \n\uf06e Support both master and slave mode  \n\uf06e Hardware CRC calculation and transmit  automatic CRC error checking  \n\uf06e Quad wire configuration available in master mode (only in SPI5 ) \nThe SPI interface uses 4 pins, among which are the serial data input and output lines (MISO  \n& MOSI ), the clock line  (SCK) and the slave select line  (NSS). Both SPIs can be served by \nthe DMA controller.  The SPI interface may be used for a variety of purposes, including simplex \nsynchronous transfers on two lines with a possible bidirectional data line or reliable \ncommunication using CRC checking.  Quad -SPI master mode is also  supported in SPI5 (SPI5 \nis not available in GD32F450Vx series).  \n3.14.  Universal synchronous/asynchronous receiver  transmitter \n(USART/UART)  \n\uf06e Up to four  USARTs and four UARTs with o perating speed  up to 12.5 MHz \n\uf06e Supports both asynchronous and clocked synchronous serial communication modes  \n\uf06e IrDA SIR encoder and decoder support  \n\uf06e LIN break generation and detection  \n\uf06e ISO 7816 -3 compliant smart card interface  \nThe USART  (USART0, USART1 , USART2, USART5) and UART ( UAR T3, UART4 , UART6, \nUART7 ) are used to transfer  data between parallel and serial interfaces, provides a flexible \n  GD32 F450xx Datasheet  \n62 \n \nfull duplex data excha nge using synchronous or asynchronous transfer. It is also commonly \nused for RS -232 standard communicatio n. The USART /UART  includes a programmable baud \nrate generator which is capable of dividing the system clock  to produce a dedicated clock for \nthe USART /UART  transmitter and receiver.  The USART /UART  also supports DMA function \nfor high speed data communication.  \n3.15.  Inter -IC sound (I2S)  \n\uf06e Two I2S bus Interface s with sampling frequenc y from 8 KHz to  192 KHz, multiplexed with \nSPI1 and SPI2  \n\uf06e Support either master or slave mode  Audio  \n\uf06e Sampling frequencies from 8 KHz up to 192  KHz are supported  \nThe Inter-IC sound (I2S) bus provides a standard  communication interface for digital audio \napplications  by 4-wire serial  lines. GD32F450xx  contain an I2S-bus interface  that can be  \noperated with 16 /32 bit resolution in master or slave mode , pin multiplex ed with SPI 1 and \nSPI2 . The a udio sampling frequenc ies from 8  KHz to 192 KHz is supported.  \n3.16.  Universal serial bus  full-speed  interface  (USBFS ) \n\uf06e One USB device/host/OTG  full-speed  Interface  with frequency up to 12 Mbit/s  \n\uf06e Internal 48 MHz oscillator  support crystal -less operation  \n\uf06e Internal main  PLL for USB CLK compliant ly \n\uf06e Internal USBFS  PHY support  \nThe Universal Seria l Bus (USB) is a 4 -wire bus with 4 bidirectional endpoints . The device \ncontroller enables 12 Mbit/s data exchange with integrated transceivers . Transaction \nformatting is performed by the hardware, including CRC generation and checking. It supports \nboth host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and \nSession Request Protocol (SRP). The controller contains a full -speed USB PHY internal. For \nfull-speed or low -speed operation, no more external PHY chip is nee ded. It supports all the \nfour types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. \nThe required precise 48 MHz clock which can be generated from the internal main PLL (the \nclock source must use an HXTAL crystal oscillat or) or by the internal 48 MHz oscillator in \nautomatic trimming mode that allows crystal -less operation . \n3.17.  Universal serial bus  high -speed  interface  (USBHS ) \n\uf06e One USB device/host/OTG  high-speed  Interface  with frequency up to 480 Mbit/s  \n\uf06e An external PHY device connected to the ULPI is required when using in HS mode  \nUSBHS supports both host and device modes, as well as OTG mode with Host  Negotiation \nProtocol  (HNP ) and Session Request Protocol ( SRP). The controller provides ULPI interface  \n  GD32 F450xx Datasheet  \n63 \n \nfor external USB PHY integration and it also contains a full -speed USB PHY internal. For  full-\nspeed or low -speed operation, no more external PHY  chip is needed. It supports  all the four \ntypes of transfer (control, bulk, Interrupt and isochronous) defined in USB  2.0 protocol. HUB \nconnection is supported when USBHS opera tes at high -speed in host mode.  There is also a \nDMA engine operating as an AHB bus master in USBHS to speed up t he data  transfer \nbetween USBHS and system.  \n3.18.  Controller area network ( CAN ) \n\uf06e Two CAN2.0B interface with communication frequency up to 1 Mbit/s  \n\uf06e Internal main  PLL for CAN  CLK compliant ly \nController area network  (CAN)  is a method for enabling serial communication in field bus. The \nCAN protocol has been used extensively in industrial auto mation and automotive applications. \nIt can receive and transmit standard frames with 11 -bit identifiers as well as extended fr ames \nwith 29 -bit identifiers. Each CAN  has three mailboxes  for transmission and two FIFOs  of three \nmessage  deep  for reception . It also provides 28  scalable/configurable identifier filter banks \nfor selecting the incoming messages need ed and discarding the others.  \n3.19.  Ethernet (ENET)  \n\uf06e IEEE  802.3  compliant media access controller  (MAC)  for Ethernet LAN  \n\uf06e 10/100 Mbit/s rates  with dedicated DMA controller and SRAM  \n\uf06e Support hardware precision time protocol  (PTP) with conformity to IEEE 1588  \nThe Ethernet media access controller  (MAC) conforms to IEEE 802.3 specifications and fully \nsupports IEEE 1588 standards.  The embedded MAC provides the interface  to the required \nexternal network physical interface (PHY) for LAN bus connection via an internal media \nindependent interface (MII) or a reduced media  independent interface (RMII). The number of \nMII signals provided up to 16  with 25  MHz output and RMII up to 7 with 50  MHz output.  The \nfunction of 32-bit CRC  checking is also available . \n3.20.  External memory controller (EXMC)  \n\uf06e Supported external memory:  SRAM , PSRAM , ROM  and NOR -Flash , NAND Flash and \nCF card , SDRAM with up to 32-bit data bus  \n\uf06e Provide ECC calculating hardware module for NAND Flash memory block  \n\uf06e Two SDRAM banks with independent configuration , up to 13 -bits Row Address, 11 -bits \nColumn Address, 2 -bits internal banks address  \n\uf06e SDRAM Memory size: 4x16Mx32bit  (256 MB), 4x16Mx16bit (128 MB), 4x16Mx8bit (64 \nMB) \nExternal memory controller (EXMC) is an abbreviation of external memory controller. It is \n  GD32 F450xx Datasheet  \n64 \n \ndivided in to several  sub-banks  for external device support , each sub -bank has its own chip \nselection signal but at one time, only one bank can be accessed.  The EXMC s upport s code \nexecution from external memory except NAND Flash and CF card. The EXMC also can be \nconfigured  to interface with the most common LCD module  of Motorola  6800  and Intel 8080  \nseries  and reduce  the system cost and complexity .  \nThe EXMC of GD32F450xx in LQFP144 & BGA176 package also supports synchron ous \ndynamic random access memory (SDRAM).  It translates AHB transactions into the \nappropriate SDRAM protocol, and meanwhile, makes sure the access time requirements of \nthe external SDRAM  devices are satisfied.  \n3.21.  Secure digital input and output card interface (SDIO)  \n\uf06e Support SD2.0/SDIO 2.0/MMC 4.2 host interface  \nThe Secure Digital  Input and Output Card Interface (SDIO ) provides  access to external SD  \nmemory cards  specifications version 2.0 , SDIO card specification version 2.0  and m ulti-media \ncard system  specification version 4.2  with DMA supported.  In addition , this interfac e is also  \ncompliant with CE -ATA digital  protocol rev1.1.  \n3.22.  TFT LCD interface (TLI)  \n\uf06e 24-bit RGB Parallel Pixel Output; 8 bit s-per-pixel (RGB888)  \n\uf06e Supports up to XVGA ( 1024x768 ) resolution  \n\uf06e 2 display layers with dedicated FIFO (64x32 -bit) \nThe TFT  LCD interface provides a para llel digital RGB (Red, Green and Blue ) and signals for \nhorizontal, vertical synchronization, Pixel Clock and Data Enable as output to interface directly \nto a variety of LCD  (Liquid Crystal Display) and TFT  (Thin Film Transistor) panels.  A built -in \nDMA engine continuously move  data from system memory to TLI and then, output to an \nexternal LCD display. Two sepa rate layers are supported in TLI, as well as layer window and \nblending function.  \n3.23.  Image processing accelerator (IPA)  \n\uf06e Copy  one source image to the destination image  \n\uf06e Convert one source image to the destination image with specific pixel format  \n\uf06e Convert and blen d two source images to the destination image with specific pixel format  \n\uf06e Fill up the destination image with a specific color  \nThe Image processing accelerator (IPA) provides a configurable and flexible image format \nconversion from one or two source  image to the destination image.  Eleven pixel formats from \n4-bit up to 32 -bit per pixel independently for the two source images and five pixel formats from \n16-bit up to 32 -bit per pixel for the d estination image are supported.  Two 256*32 bits Look -\n  GD32 F450xx Datasheet  \n65 \n \nUp T ables (LUT)  separately for the two source images are implemented for the indirect pixel \nformats.  \n3.24.  Digital camera interface  (DCI)  \n\uf06e Digital video/picture capture  \n\uf06e 8/10/12/14 data width supported  \n\uf06e High transfer efficiency with DMA interface  \n\uf06e Video/picture crop supported  \n\uf06e Various  pixel formats supported including JPEG/YCrCb/RG B \n\uf06e Hard/embedded synchronous signals supported  \nDCI is an 8 -bit to 14 -bit parallel interface that able to capture video or picture from a camera \nvia Digital Camera Interface. It supports 8/10/12/14 bits data wi dth through DMA operation.  \n3.25.  Debug mode \n\uf06e Serial wire JTAG debug port (SWJ-DP)  \nThe Arm® SWJ -DP Interface is embedded  and is a combined JTAG and serial wire debug  \nport that enables either a serial wire debug or a JTAG probe to be connected to the target.  \n3.26.  Package and operation temperature  \n\uf06e BGA176  (GD32F450Ix), LQFP144 (GD32F450Zx) and LQFP100 (GD32F450Vx)  \n\uf06e Operation temperature range: -40°C to +85°C  (industrial level)   \n  \n  GD32 F450xx Datasheet  \n66 \n \n4. Electrical characteristics  \n4.1. Absolute maximum ratings  \nThe maximum ratings are the limits to  which the device can be subjected without permanently \ndamaging the device.  Note  that the device is not guaranteed to operate properly at the \nmaximum ratings. Exposure to the  absolute maximum rating conditions for extended periods \nmay affect device reliabi lity.  \nTable 4-1. Absolute maximum ratings(1)(4) \nSymbol  Parameter  Min Max Unit \nVDD External voltage range(2) VSS - 0.3 VSS + 3.6  V \nVDDA External analog supply voltage  VSSA - 0.3 VSSA + 3.6  V \nVBAT External battery supply voltage  VSS - 0.3 VSS + 3.6  V \nVIN Input voltage on 5V tolerant pin(3) VSS - 0.3 VDD + 3.6  V \nInput voltage on other I/O  VSS - 0.3 3.6 V \n|ΔV DDX| Variations between different VDD  power pins  — 50 mV \n|VSSX −VSS| Variations between different ground pins  — 50 mV \nIIO Maximum current for GPIO pins  — ±25 mA \nTA Operating temperature range  -40 +85 °C \nPD Power dissipation at T A = 85°C of BGA176  — 888 \nmW Power dissipation at T A = 85°C of LQFP144 — 820 \nPower dissipation at T A = 85°C of LQFP100  — 697 \nTSTG Storage temperature range  -65 +150  °C \nTJ Maximum junction temperature  — 125 °C \n(1) Guaranteed by design, not tested in production.  \n(2) All main power and ground pins should be connected to an external power source within the allowable range.  \n(3) VIN maximum value canno t exceed 5 .5 V. \n(4) It is recommended that VDD and V DDA are powered by the same source. The maximum difference between \nVDD and V DDA does not exceed 300 mV during power -up and operation.  \n4.2. Recommended DC characteristics  \nTable 4-2. DC operating conditions  \nSymbol  Parameter  Conditions  Min(1) Typ Max(1) Unit \nVDD Supply voltage  — 2.6 3.3 3.6 V \nVDDA Analog supply voltage  Same as VDD 2.6 3.3 3.6 V \nVBAT Battery supply voltage  — 1.8(2) — 3.6 V \n(1) Based on characterization, not tested in production.  \n(2) In the application which VBAT supply the backup domains, if the VBAT voltage drops below the minimum value, \nwhen VDD is powered on again, it is necessary to refresh the registers of backup domains and enable LXTAL \nagain.  \n  GD32 F450xx Datasheet  \n67 \n \nFigure 4-1. Recommended power supply decoupling capacitors(1)(2) \n100 nFVBAT\nVSS\nN * VDD\nVSS4.7 μF + N * 100 nF\n10 nFVDDA\nVSSA1 μF\n10 nFVREFP\nVREFN1 μF\n \n(1) The VREFP  and VREFN  pins are  only available on no less than 100 -pin packages, or else the  VREFP  and \nVREFN  pins are not available and internally connected to VDDA and VSSA  pins.  \n(2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.  \nTable 4-3. Clock frequency(1) \nSymbol  Parameter  Conditions  Min Max Unit \nfHCLK AHB clock frequency  — — 200 MHz \nfAPB1 APB1 clock frequency  — — 50 MHz \nfAPB2 APB2 clock frequency  — — 100 MHz \n(1) Guaranteed by design, not tested in production.  \nTable 4-4. Operating conditions at Power up  / Power down(1) \nSymbol  Parameter  Conditions  Min Max Unit \ntVDD VDD rise time rate  \n— 0 ∞ \nμs/V \nVDD fall time rate  20 ∞ \n(1) Guaranteed by design, not tested in production.  \nTable 4-5. Start -up timings of Operating conditions(1)(2)(3 ) \nSymbol  Parameter  Conditions  Typ Unit \ntstart-up Start -up time  Clock source from HXTAL  143 \nms \nClock source from IRC16M  143 \n(1) Based on characterization, not tested in production.  \n(2) After power -up, the start -up time is the time between the rising edge of NRST high and the main function.  \n(3) PLL is off.  \nTable 4-6. Power saving mode wakeup timings characteristics(1)(2) \nSymbol  Parameter  Typ Unit \ntSleep Wakeup from Sleep mode  1.5 \nμs \ntDeep -sleep Wakeup from Deep -sleep mode （LDO On） 3.3 \n  GD32 F450xx Datasheet  \n68 \n \nSymbol  Parameter  Typ Unit \nWakeup from Deep -sleep mode  \n（LDO in low power mode） 3.3 \ntStandby  Wakeup from Standby mode  143 ms \n(1) Based on characterization, not tested in production.  \n(2) The wakeup  time is measured from the wakeup event to the point at which the application code reads the first \ninstruction  under the below conditions: VDD = V DDA = 3.3  V, IRC16M =  System clock = 16  MHz.  \n4.3. Power consumption  \nThe power measurements specified in the tables represent that code with data executing from \non-chip Flash with the following specifications . \nTable 4-7. Power consumption characteristics(2)(3)(4)(5) (6) \nSymbol  Parameter  Conditions  Min Typ(1) Max Unit \nIDD+IDDA Supply current  \n(Run mode)  VDD = V DDA = 3.3  V, HXTAL = 25 MHz, \nSystem clock  = 200  MHz, All peripherals \nenabled  — 98.12  — mA \nVDD = V DDA = 3.3  V, HXTAL = 25 MHz, \nSystem clock = 200  MHz, All peripherals  \ndisabled  — 59.74  — mA \nVDD = V DDA = 3.3  V, HXTAL = 25 MHz, \nSystem clock  = 180 MHz, All peripherals \nenabled  — 88.74  — mA \nVDD = V DDA = 3.3  V, HXTAL = 25  MHz, \nSystem clock = 180 MHz, All peripherals  \ndisabled  — 54.12  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock  = 120 MHz, All peripherals \nenabled  — 60.74  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 120 MHz, All peripherals  \ndisabled  — 37.34  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock  = 108 MHz, All peripherals \nenabled  — 55.36  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 108 MHz, All peripherals  \ndisabled  — 34.76  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock  = 90 MHz, All peripherals \nenabled  — 46.22  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 90 MHz, All peripherals  \ndisabled  — 29.52  — mA \n  GD32 F450xx Datasheet  \n69 \n \nSymbol  Parameter  Conditions  Min Typ(1) Max Unit \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock  = 60 MHz, All peripherals \nenabled  — 31.98  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 60 MHz, All peripherals  \ndisabled  — 20.64  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock  = 30 MHz, All peripherals \nenabled  — 18.06 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 30 MHz, All peripherals  \ndisabled  — 12.16  — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz, \nSystem clock  = 25 MHz, All peripherals \nenabled  — 14.40 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz, \nSystem clock = 25 MHz, All peripherals  \ndisabled  — 9.48 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz,  \nSystem clock  = 16 MHz, All peripherals \nenabled  — 10.10 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz, \nSystem clock = 16 MHz, All peripherals  \ndisabled  — 6.96 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz, \nSystem clock  = 8 MHz, All peripherals \nenabled  — 6.38 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz, \nSystem clock = 8 MHz, All peripherals  \ndisabled  — 4.78 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz, \nSystem clock  = 4 MHz, All peripherals \nenabled  — 4.28 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz, \nSystem clock = 4 MHz, All peripherals  \ndisabled  — 3.50 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz, \nSystem clock = 2 MHz, All peripherals \nenabled  — 3.40 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz, \nSystem clock  = 2 MHz, All peripherals \ndisabled  — 2.99 — mA \n  GD32 F450xx Datasheet  \n70 \n \nSymbol  Parameter  Conditions  Min Typ(1) Max Unit \nSupply current  \n(Sleep mode)  VDD = V DDA = 3.3  V, HXTAL = 25 MHz,  \nSystem clock  = 200  MHz, CPU clock off,  All \nperipherals enabled  — 66.50 — mA \nVDD = V DDA = 3.3  V, HXTAL = 25 MHz,  \nSystem clock = 200  MHz, CPU clock off,  \nAll peripherals disabled  — 28.96  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem clock  = 180 MHz, CPU clock off,  \nAll peripherals enabled  — 60.26  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem clock = 180 MHz, CPU clock off,  \nAll peripherals disabled  — 26.32  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem clock  = 120 MHz, CPU clock off,  \nAll peripherals enabled  — 41.64  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem clock = 120 MHz, CPU clock off,  \nAll peripherals disabled  — 18.72  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz , \nSystem clock  = 108 MHz, CPU clock off,  \nAll peripherals enabled  — 38.58  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem clock = 108 MHz, CPU clock off,  \nAll peripherals disabled  — 17.96  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem clock  = 90 MHz, CPU clock off,  All \nperipherals enabled  — 31.94  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem clock = 90 MHz, CPU clock off,  All \nperipherals disabled  — 14.94  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem clock  = 60 MHz, CPU clock off,  All \nperipherals enabled  — 22.48  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem clock = 60 MHz, CPU clock off,  All \nperipherals disabled  — 11.16  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem clock  = 30 MHz, CPU clock off,  All \nperipherals enabled  — 13.34  — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem clock = 30 MHz, CPU clock off,  All \nperipherals disabled  — 7.58 — mA \n  GD32 F450xx Datasheet  \n71 \n \nSymbol  Parameter  Conditions  Min Typ(1) Max Unit \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz, \nSystem clock  = 25 MHz,  CPU clock off,  All \nperipherals enabled  — 10.52  — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz, \nSystem clock = 25 MHz,  CPU clock off,  All \nperipherals disabled  — 5.70 — mA \nVDD = VDDA = 3.3 V, IRC16M  = 16 MHz,  \nSystem clock  = 16 MHz, CPU clock off,  All \nperipherals enabled  — 7.58 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16 MHz, \nSystem clock = 16 MHz,  CPU clock off,  All \nperipherals disabled  — 4.54 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz,  \nSystem clock  = 8 MHz, CPU clock off,  All \nperipherals enabled  — 5.18 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz,  \nSystem clock = 8 MHz, CPU clock off,  All \nperipherals disabled  — 3.58 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz,  \nSystem clock  = 4 MHz, CPU clock off,  All \nperipherals enabled  — 3.78 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz,  \nSystem clock = 4 MHz, CPU clock off,  All \nperipherals disabled  — 3.00 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz,  \nSystem clock = 2 MHz, CPU clock off,  All \nperipherals enabled  — 3.14 — mA \nVDD = VDDA = 3.3 V, IRC16M = 16  MHz,  \nSystem clock = 2 MHz, CPU clock off,  All \nperipherals disabled  — 2.74 — mA \nSupply current \n(Deep -Sleep \nmode)  VDD = VDDA = 3.3 V, LDO in normal power \nand normal driver mode , IRC32K  off — 1.21 11 mA \nVDD = VDDA = 3.3 V, LDO in normal power  \nand low  driver mode , IRC32K  off, RTC off  — 1.18 11 mA \nVDD = VDDA = 3.3 V, LDO in low  power and \nnormal drive r mode , IRC32K  off, RTC off  — 0.83 11 mA \nVDD = VDDA = 3.3 V, LDO in low power and \nlow drive r mode , IRC32K  off, RTC off  — 0.80 11 mA \nSupply current \n(Standby  mode)  VDD = VDDA = 3.3 V, LXTAL  off, IRC32K  on, \nRTC on  SRAM ON  — 6.84 16.5 μA \nVDD = VDDA = 3.3 V, LXTAL  off, IRC32K  on, \nRTC off  SRAM ON  — 6.50 16.5 μA \n  GD32 F450xx Datasheet  \n72 \n \nSymbol  Parameter  Conditions  Min Typ(1) Max Unit \nVDD = VDDA = 3.3 V, LXTAL  off, IRC32K  off, \nRTC off  SRAM ON  — 5.92 16.5 μA \nVDD = VDDA = 3.3 V, LXTAL  off, IRC32K  on, \nRTC on  SRAM OFF — 5.22 16.5 μA \nVDD = VDDA = 3.3 V, LXTAL  off, IRC32K  on, \nRTC off  SRAM OFF — 4.87 16.5 μA \nVDD = VDDA = 3.3 V, LXTAL  off, IRC32K  off, \nRTC off  SRAM OFF — 4.30 16.5 μA \nIBAT Battery supply \ncurrent ( Backup \nmode)  VDD off, V DDA off, VBAT = 3.6 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  High \ndriving  SRAM ON  — 3.84 — μA \nVDD off, V DDA off, VBAT = 3.3 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  High \ndriving  SRAM ON  — 3.46 — μA \nVDD off, V DDA off, VBAT = 2.6 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  High \ndriving  SRAM ON  — 3.26 — μA \nVDD off, V DDA off, VBAT = 3.6 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  High \ndriving  SRAM OFF — 1.99 — μA \nVDD off, V DDA off, VBAT = 3.3 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  High \ndriving  SRAM OFF — 1.82 — μA \nVDD off, V DDA off, VBAT = 2.6 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  High \ndriving , SRAM OFF — 1.52 — μA \nVDD off, V DDA off, VBAT = 3.6 V, LXTAL  on \nwith external  crystal, RTC on, L XTAL  Low \ndriving , SRAM ON   — 3.20 — μA \nVDD off, V DDA off, VBAT = 3.3 V, LXTAL  on \nwith external  crystal, RTC on, L XTAL  Low \ndriving , SRAM ON   — 2.90 — μA \nVDD off, V DDA off, VBAT = 2.6 V, LXTAL on \nwith external crystal, RTC on, LXTAL Low \ndriving , SRAM ON  — 2.65 — μA \nVDD off, V DDA off, VBAT = 3.6 V, LXTAL  on \nwith external  crystal, RTC on, L XTAL  Low \ndriving , SRAM OFF  — 1.36 — μA \nVDD off, V DDA off, VBAT = 3.3 V, LXTAL  on \nwith external  crystal, RTC on, L XTAL  Low \ndriving , SRAM OFF  — 1.25 — μA \n  GD32 F450xx Datasheet  \n73 \n \nSymbol  Parameter  Conditions  Min Typ(1) Max Unit \nVDD off, V DDA off, VBAT = 2.6  V, LXTAL on \nwith external crystal, RTC on, LXTAL  Low \ndriving , SRAM OFF — 0.91 — μA \nVDD off, V DDA off, VBAT = 3.6 V, LXTAL  off \nwith external  crystal, RTC o ff, SRAM ON   — 1.98 — μA \nVDD off, V DDA off, VBAT = 3.3 V, LXTAL  off \nwith external  crystal, RTC o ff, SRAM ON   — 1.82 — μA \nVDD off, V DDA off, VBAT = 2.6 V, LXTAL off \nwith external crystal, RTC off , SRAM ON  — 1.75 — μA \nVDD off, V DDA off, VBAT = 3.6 V, LXTAL  off \nwith external  crystal, RTC o ff, SRAM OFF  — 0.13 — μA \nVDD off, V DDA off, VBAT = 3.3 V, LXTAL  off \nwith external  crystal, RTC o ff, SRAM OFF  — 0.04 — μA \nVDD off, V DDA off, VBAT = 2.6  V, LXTAL off \nwith external crystal, RTC off , SRAM OFF — 0 — μA \n(1) Based on characterization, not tested in production.  \n(2) Unless otherwise specified, all values given for T A = 25 ℃ and test result is mean value.  \n(3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is \nneeded, no PLL.  \n(4) When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is \nclosed, using PLL.  \n(5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC16M, or IRC32K are ON, an \nadditional power consumption should be considered.  \n(6) All GPIOs are configured as analog mode except standby mode.  \nFigure 4-2. Typical supply current consumption in Run mode  \n \n  GD32 F450xx Datasheet  \n74 \n \n \nFigure 4-3. Typical supply current consumption in Sleep mode  \n \nTable 4-8. Peripheral current consumption characteristics(1) \n  GD32 F450xx Datasheet  \n75 \n \nPeripherials(5) Typical consumption at T A = 25 ℃\n（TYP） Unit \nAHB1  USB_ULPI  + USB_HS  4.5 \nmA ETH_MAC  + ETH_MAC_TX  + \nETH_MAC_RX  + ETH_MAC_PTP  6.66 \nIPA 1.89 \nDMA1  3.32 \nDMA0  3.36 \nTCMSRAM  1.04 \nBKPSRAM  0.92 \nCRC  0.45 \nGPIOA  0.57 \nGPIOB  0.59 \nGPIOC  0.57 \nGPIOD  0.58 \nGPIOE  0.61 \nGPIOF  0.59 \nGPIOG  0.60 \nGPIOH  0.60 \nGPIOI  0.57 \nAHB2  USB_FS  3.33 \nTRNG  1.01 \nDCI 1.25 \nAHB3  EXMC  4.29 \nAPB1  UART7  0.87 \nUART6  0.06 \nDAC1+DAC2(2) 5.35 \nPMU  0.3 \nCAN1  0.26 \nCAN0  0.3 \nI2C2  0.16 \nI2C1  0.17 \nI2C0  0.18 \nUART4  0.13 \nUART3  0.1 \nUSART2  0.19 \nUSART1  0.17 \nSPI2/I2S2(3) 0.06/0.12  \nSPI1/I2S1(3) 0.06/0.16  \nWWDG  0.92 \nTIMER13  0.92 \nTIMER12  1.01 \n  GD32 F450xx Datasheet  \n76 \n \nTIMER11  1.02 \nTIMER6  0.79 \nTIMER5  0.77 \nTIMER4  1.25 \nTIMER3  1.15 \nTIMER2  1.14 \nTIMER1  1.24 \nAPB2 TLI 0.77 \nSPI5  0.03 \nSPI4  0.03 \nTIMER10  0.64 \nTIMER9  0.63 \nTIMER8  0.69 \nSYSCFG  0.02 \nSPI3  0.06 \nSPI0  0.9 \nSDIO  1.5 \nADC2(4) 1.26 \nADC1(4) 1.28 \nADC0(4) 1.68 \nUSART5  1.17 \nUSART0  1.06 \nTIMER7  2.23 \nTIMER0  2.19 \nADDAPB1  IREF  0.43 \nCTC 0.93 \n(1) Based on characterization, not tested in production.  \n(2) DEN0 and D EN1 bits in the DAC_C TL register are set to 1, and the converted value set to 0x800.  \n(3) Enable SPIx CLKEN, I2SSEL bit and I2SEN bit set to 1 in SPI_I2SCTL.  \n(4) System clock = f HCLK = 200  MHz, f APB1 = fHCLK/4, f APB2 = fHCLK/2, f ADCCLK  = fAPB2/4, ADON bit is set to 1.  \n(5) If there is no othe r description, then VDD  = V DDA = 3.3 V, HXTAL = 25 MHz,  system clock  = fHCLK = 200 MHz, \nfAPB1 = fHCLK/4, fAPB2 = fHCLK/2. \n4.4. EMC  characteristics  \nEMS (electromagnetic susceptibility) includes ESD ( Electrostatic discharge , positive and \nnegative)  and FTB (Burst of Fast Transient voltage , positive and negative) testing result is \ngiven in Table 4-9. EMS  characteristics(1), based on the EMS levels and classes compl iant \nwith IEC 61000  series standard.   \n  GD32 F450xx Datasheet  \n77 \n \nTable 4-9. EMS  characteristics(1) \nSymbol  Parameter  Conditions  Level/Class  \nVESD Voltage applied to all device pins to \ninduce a functional disturbance  VDD = 3.3 V, T A = 25 °C \nLQFP144, fHCLK = 168 MHz \nconforms to IEC 61000 -4-2 3A \nVFTB Fast transient voltage burst applied to \ninduce a functional disturbance through \n100 pF on VDD  and VSS  pins VDD = 3.3 V, T A = 25 °C  \nLQFP144, fHCLK = 168 MHz \nconforms to IEC 61000 -4-4 3A \n(1) Based on characterization, not tested in production.  \nEMI (Electromagnetic Interference ) emission test result is given in the Table 4-10. EMI \ncharacteristics(1), The electromagnetic field emitted by the dev ice are monitored while an  \napplication, executing EEMBC code, is running. The test is c ompliant with SAE J1752 -3:2017  \nstandard which specifies the test board and the pin loading.  \nTable 4-10. EMI characteristics(1) \nSymbol  Parameter  Conditions  Tested  \nfrequency band  Max vs. \n[fHXTAL /fHCLK] Unit \n25/200 MHz  \nSEMI Peak level  VDD = 3.6 V, TA = +25 °C , \nLQFP144, fHCLK = 200 MHz, \nconforms to  SAE J1752 -\n3:2017  0.15 MHz to 30  MHz 3.42 \ndBμV 30 MHz to 130 MHz  10.41 \n130 MHz to 1 GHz  12.91 \n(1) Based on characterization, not tested in production.  \n4.5. Power supply supervisor  characteristics  \nTable 4-11. Power supply supervisor characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVLVD(1) Low voltage  \nDetector level selection  LVDT <2:0>  = 000(rising edge)  — 2.15 — \nV LVDT <2:0>  = 000(falling edge)  — 2.04 — \nLVDT <2:0>  = 001(rising edge)  — 2.28 — \nLVDT <2:0>  = 001(falling edge)  — 2.17 — \nLVDT <2:0>  = 010(rising edge)  — 2.43 — \nLVDT <2:0>  = 010(falling edge)  — 2.31 — \nLVDT<2:0>  = 011(rising edge)  — 2.56 — \nLVDT<2:0>  = 011(falling edge)  — 2.45 — \nLVDT<2:0>  = 100(rising edge)  — 2.7 — \nLVDT<2:0>  = 100(falling edge)  — 2.59 — \n  GD32 F450xx Datasheet  \n78 \n \nSymbol  Parameter  Conditions  Min Typ Max Unit \nLVDT<2:0>  = 101(rising edge)  — 2.84 — \nLVDT<2:0>  = 101(falling edge)  — 2.73 — \nLVDT<2:0>  = 110(rising edge)  — 2.98 — \nLVDT<2:0>  = 110(falling edge)  — 2.87 — \nLVDT<2:0>  = 111(rising edge)  — 3.12 — \nLVDT<2:0>  = 111(falling edge)  — 3.01 — \nVLVDhyst(2) LVD hystersis  — — 100 — mV \nVPOR(1) Power on reset threshold  — — 2.40 — V \nVPDR(1) Power down reset \nthreshold  — — 1.80 — V \nVPDR hyst(2) PDR hysteresis  — — 600 — mV \nVBOR3(2) Brownout level 3 threshold  Falling edge  — 2.79 — V \nRising edge  — 2.88 — V \nVBOR2(2) Brownout level 2 threshold  Falling edge  — 2.49 — V \nRising edge  — 2.58 — V \nVBOR1(2) Brownout level 1 threshold  Falling edge  — 2.19 — V \nRising edge  — 2.29 — V \nVBOR hyst(2) BOR hysteresis  — — 100 — mV \ntRSTTEMP O(2) Reset temporization  — — 2 — ms \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nFigure 4-4. Recommended PDR_ON  pin circuit  \nPDR _ON\nExternal circuit  10 kΩVDD\n \n(1) The PDR supervisor can be enabled/disabled through PDR_ON pin.  \n  GD32 F450xx Datasheet  \n79 \n \n(2) When PDR_ON pin is connected to VSS (Internal Reset OFF), the VBAT  functionality is no more available and \nVBAT  pin should be connected to VDD . \n4.6. Electrical sensitivity  \nThe device is strained in order to determine its performance in terms of electrical sensitivity. \nElectrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch -up \n(LU) test is based on the two measurement methods.  \nTable 4-12. ESD characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVESD(HBM)  Electrostatic discharge  \nvoltage (human body model)  TA = 25 ° C ;  \nJS-001-2014  — — 7000  V \nVESD( CDM) Electrostatic discharge  \nvoltage (charge device  model ) TA = 25 ° C ; \nJS-002-2014  — — 800 V \n(1) Based on characterization, not tested in production.  \nTable 4-13. Static latch -up characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nLU I-test \nTA = 25 ° C ; JESD78  — — ±200 mA \nVsupply over voltage  — — 5.4 V \n(1) Based on characterization, not tested in production.  \n4.7. External clock characteristics  \nTable 4-14. High speed external clock ( HXTAL ) generated from a crystal/ceramic \ncharacteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHXTAL(1) Crystal or ceramic frequency 2.6 V ≤VDD ≤ 3.6 V 4 8 32 MHz \nRF(2) Feedback resistor  VDD = 3.3  V — 400 — kΩ \nCHXTAL(2) (3) Recommended matching \ncapacitance on OSCIN and \nOSCOUT  — — 20 30 pF \nDucy (HXTAL)(2) Crystal or ceramic duty cycle  — 30 50 70 % \ngm(2) Oscillator  transconductance  Startup  — 25 — mA/V  \nIDDHXTAL(1) Crystal or ceramic operating \ncurrent  VDD = 3.3 V, f HCLK = \nfIRC16M  = 16 MHz — 1 — mA \ntSUHXTAL(1) Crystal or ceramic startup time  VDD = 3.3 V, f HCLK = \nfIRC16M  = 16 MHz — 1.8 — ms \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n(3) CHXTAL1  = C HXTAL2 = 2*(C LOAD - CS), For C HXTAL1  and C HXTAL2 , it is recommended matching capacitance on OSC IN \n  GD32 F450xx Datasheet  \n80 \n \nand OSC OUT . For C LOAD, it is crystal/ceramic load capacitance, provided by the crystal or ceramic \nmanufacturer . For C S, it is PCB and MCU pin stray capacitance . \nTable 4-15. High speed external clock characteristics (HXTAL in bypass mode)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHXTAL_ext(1) External clock source or oscillator \nfrequency  2.6 V ≤VDD ≤ 3.6 \nV 1 — 50 MHz \nVHXTALH(2) OSCIN input pin high level \nvoltage  VDD = 3.3 V  0.7 VDD — VDD V \nVHXTALL(2) OSCIN input pin low level voltage  VSS — 0.3 VDD V \ntH/L(HXTAL)  (2) OSCIN high or low time  — 5 — — ns \ntR/F(HXTAL)  (2) OSCIN rise or fall time  — — — 10 ns \nCIN(2) OSCIN input capacitance  — — 5 — pF \nDucy (HXTAL) (2) Duty cycle  — 40 — 60 % \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nTable 4-16. Low speed external clock (LXTAL) generated from a crystal/ceramic \ncharacteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfLXTAL(1) Crystal or ceramic \nfrequency  VDD = 3.3 V  — 32.768  — kHz \nCLXTAL(2) (3)  Recommended matching \ncapacitance on OSC32IN \nand OSC32OUT  — — 15 — pF \nDucy (LXTAL)(2) Crystal or ceramic duty \ncycle  — 30 — 70 % \ngm(2) Oscillator  transconductance  Medium low driving \ncapability  — 6 — \nμA/V \nHigher driving \ncapability  — 18 — \nIDDLXTAL (1) Crystal or ceramic operating \ncurrent  LXTALDRI [1:0]= 01 — 0.9 — \nμA \nLXTALDRI [1:0]= 11 — 1.5 — \ntSULXTAL(1) (4) Crystal or ceramic startup \ntime — — 1.8 — s \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n(3) CLXTAL1  = C LXTAL2  = 2*(C LOAD - CS), For C LXTAL1  and C LXTAL2 , it is recommended matching capacitance on OSC 32IN \nand OSC 32OUT. For C LOAD, it is crystal/ceramic load capacitance, provided by the crystal or ceramic \nmanufacturer . For C S, it is PCB and MCU pin stray capacitance.  \n(4) tSULXTAL  is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillat or \nstabilization flags is SET . This value var ies significantly with the crystal manufacturer . \n  GD32 F450xx Datasheet  \n81 \n \nTable 4-17. Low speed external user clock characteristics (LXTAL in bypass mode)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfLXTAL_ext(1) External clock source or oscillator  \nfrequency  VDD = 3.3 V  — 32.768  1000  kHz \nVLXTALH(2) OSC32IN input pin high level voltage  — 0.7 \nVDD — VDD \nV \nVLXTALL(2) OSC32IN input pin low level voltage  — VSS — 0.3 VDD \ntH/L(LXTAL) (2) OSC32IN high or low time  — 450 — — \nns \ntR/F(LXTAL) (2) OSC32IN rise or fall time  — — — 50 \nCIN(2) OSC 32IN input capacitance  — — 5 — pF \nDucy(LXTAL) \n(2) Duty cycle  — 30 50 70 % \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n4.8. Internal clock characteristics  \nTable 4-18. High speed internal clock ( IRC16M ) characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfIRC16M  High Speed Internal \nOscillator ( IRC16M ) \nfrequency  VDD = V DDA = 3.3  V — 16 — MHz \nACC IRC16M  IRC16M  oscillator \nFrequency accuracy, \nFactory -trimmed  VDD = V DDA = 3.3  V,  \nTA = -40 °C ~ +85 °C(1) -4.0 — +5.0 % \nVDD = V DDA = 3.3  V,  \nTA = 0 °C ~ +85  °C(1) -2.0 — +2.0 % \nVDD = V DDA = 3.3  V, T A = 25 °C -1.0 — +1.0 % \nIRC16M  oscillator \nFrequency accuracy, User \ntrimming step(1) — — 0.5 — % \nDucy IRC16M(\n2) IRC16M  oscillator duty \ncycle  VDD = V DDA = 3.3  V 45 50 55 % \nIDDA IRC16M(1) IRC16M  oscillator operating \ncurrent  VDD = V DDA = 3.3  V,  \nfHCLK =fHXTAL_PLL  = 200 MHz — 66 80 μA \ntSUIRC16M(1) IRC16M  oscillator startup \ntime VDD = V DDA = 3.3  V,  \nfHCLK =fHXTAL_PLL  = 200 MHz — 2.5 4 μs \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n  GD32 F450xx Datasheet  \n82 \n \nTable 4-19. High speed  internal clock (IRC48M) characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfIRC48M  High Speed Internal \nOscillator (IRC48M) \nfrequency  VDD = 3.3 V — 48 — MHz \nACC IRC48M  IRC48M oscillator \nFrequency accuracy, \nFactory -trimmed  VDD = VDDA = 3.3 V,  \nTA = -40 °C ~ +85  °C(1) -4.0 — +5.0 % \nVDD = VDDA = 3.3 V,  \nTA = 0 °C ~ +85  °C (1) -3.0 — +3.0 % \nVDD = VDDA = 3.3 V,  \nTA = 25 °C -2.0 — +2.0 % \nIRC48M oscillator \nFrequency accuracy, User \ntrimming step(1) — — 0.12 — % \nDIRC48M(2) IRC48M oscillator duty \ncycle  VDD = V DDA = 3.3  V 45 50 55 % \nIDDAIRC48M(1) IRC48M oscillator \noperating current  VDD = V DDA = 3.3  V,  \nfHCLK = fHXTAL_PLL  = 200 MHz — 240 300 μA \ntSUIRC48M(1) IRC48M oscillator startup \ntime VDD = V DDA = 3.3  V,  \nfHCLK = fHXTAL_PLL  = 200 MHz — 2.5 4 μs \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nTable 4-20. Low speed internal clock ( IRC32K ) characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfIRC32K(1) Low Speed  Internal  oscillator  \n(IRC32K ) frequency  VDD = V DDA = 3.3 V,  \nTA = -40 °C ~ +85 °C  — 32 — kHz \nIDDA IRC32K(2) IRC32K  oscillator operating \ncurrent  VDD = V DDA = 3.3 V,  \nfHCLK = fHXTAL_PLL  = 200 MHz — 0.4 0.6 μA \ntSUIRC32K(2) IRC32K  oscillator startup \ntime VDD = V DDA = 3.3 V, fHCLK = \nfHXTAL_PLL  = 200 MHz — 110 150 μs \n(1) Guaranteed by design, not tested in production.  \n(2) Based on characterization, not tested in production.  \n4.9. PLL ch aracteristics  \nTable 4-21. PLL characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfPLLIN(1) PLL input clock frequency  — 1 — 4 MHz \nfPLLOUT(2) PLL output clock frequency  — 100 — 500 MHz \nfVCO(2) PLL VCO output clock \nfrequency  — 32 — 344 MHz \ntLOCK(2) PLL lock time  VCO freq  = 100 MHz — 80 168 \nμs \nVCO freq = 5 00 MHz — 100 300 \n  GD32 F450xx Datasheet  \n83 \n \nIDDA(1)(3) Current consumption on \nVDDA VCO freq = 5 00 MHz — 1100  — μA \nJitter PLL Cycle to cycle Jitter (rms)  \nSystem clock  — 40 — \nps Cycle to cycle Jitter  \n（peak to peak） — 400 — \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n(3) System clock = IRC16M = 16 MHz, PLL clock source = IRC16M/2 = 8 MHz, fPLLOUT  = 200 MHz.  \n(4) Value given with main PLL running.  \nTable 4-22. PLL I2S characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfPLLIN(1) PLLI2S input clock \nfrequency  — 1 — 4 MHz \nfPLLOUT(2) PLLI2S output clock \nfrequency  — 100 — 500 MHz \nfVCO(2) PLLI2S VCO output clock \nfrequency  — 32 — 344 MHz \ntLOCK(2) PLLI2S lock time  VCO freq  = 100 MHz — 80 168 \nμs \nVCO freq = 5 00 MHz — 100 300 \nIDDA(1)(3) Current consumption on \nVDDA VCO freq = 5 00 MHz — 1100  — μA \nJitter PLL Cycle to cycle Jitter (rms)  \nSystem clock  — 40 — \nps Cycle to cycle Jitter  \n（peak to peak ） — 400 — \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n(3) System clock = IRC16M = 16 MHz, PLL clock source = IRC16M/2 = 8 MHz, fPLLOUT  = 200 MHz.  \n(4) Value given with main PLLI2S running.  \nTable 4-23. PLL SAI characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfPLLIN(1) PLLSAI input clock \nfrequency  — 1 — 4 MHz \nfPLLOUT(2) PLLSAI output clock \nfrequency  — 100 — 500 MHz \nfVCO(2) PLLSAI VCO output clock \nfrequency  — 32 — 344 MHz \ntLOCK(2) PLLSAI lock time  VCO freq  = 100 MHz — 80 168 \nμs \nVCO freq = 5 00 MHz — 100 300 \nIDDA(1)(3) Current consumption on \nVDDA VCO freq = 5 00 MHz — 1100  — μA \nJitter PLL Cycle to cycle Jitter (rms)  \nSystem clock  — 40 — \nps Cycle to cycle Jitter  \n（peak to peak ） — 400 — \n(1) Based on characterization, not tested in production.  \n  GD32 F450xx Datasheet  \n84 \n \n(2) Guaranteed by design, not tested in production.  \n(3) System clock = IRC16M = 16 MHz, PLL clock source = IRC16M/2 = 8 MHz, fPLLOUT  = 200 MHz. \n(4) Value given with main PLL SAI running.  \nTable 4-24. PLL spread spectrum clock generation (SSCG) characteristics   \nSymbol  Parameter  Conditions  Min Typ Max Unit \nFMOD Modulation frequency  — — — 10 KHz \nMdamp  Peak modulation amplitude  — — — 2 % \nMODCNT* \nMODSTEP  — — — — 215-1 — \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nEquation 1: SSCG configuration equation:  \nMODCNT =round (fPLLIN /4/fmod) \nMODSTEP  = round (mdamp ∗PLLN ∗214/(MODCNT ∗100 )) \nThe formula above ( Equation 1) is SSCG configuration equation.  \n4.10.  Memory characteristics  \nTable 4-25. Flash memory characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nPECYC Number of guaranteed \nprogram /erase cycles before \nfailure  (Endurance)  TA = -40 °C ~ +85  °C 100 — — kcycles  \ntREAD Read time at code flash area  — 1 — \nhclks  \nRead time at data flash area  52 — 4172 \ntRET Data retention time  — — 20 — years  \ntPROG Word programming time  TA = -40°C ~ +85  °C — 37.5 180 μs \ntERASE16kB  Sector(16kB) erase time  \nTA = -40°C ~ +85  °C — 200 2000  \nms tERASE64kB  Sector(64kB) erase time  — 300 4000  \ntERASE128kB  Sector(128kB) erase time  — 600 8000  \ntMERASE(512K)  Mass erase time  TA = -40°C ~ +85  °C — 2.4 32 s \ntMERASE(1MB)  Mass erase time  TA = -40°C ~ +85  °C — 4.8 64 s \ntMERASE(2MB)  Mass erase time  TA = -40°C ~ +85  °C — 9.6 128 s \ntMERASE(3MB)  Mass erase time  TA = -40°C ~ +85  °C — 14.4 192 s \n(1) Guaranteed by design  and/or characterization , not 100% tested in production . \n4.11.  NRST pin characteristic s \nTable 4-26. NRST pin characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVIL(NRST)(1)  NRST Input low level voltage  \nVDD = V DDA = 2.6  V -0.3 — 0.3 VDD \nV \nVIH(NRST)(1)  NRST Input high level voltage  0.7 VDD — VDD + 0.3 \nVhyst(1) Schmidt trigger Voltage hysteresis  — 360 — mV \n  GD32 F450xx Datasheet  \n85 \n \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVIL(NRST)(1)  NRST Input low level voltage  \nVDD = V DDA = 3.3  V -0.3 — 0.3 VDD \nV \nVIH(NRST)(1)  NRST Input high level voltage  0.7 VDD — VDD + 0.3 \nVhyst(1) Schmidt trigger Voltage hysteresis  — 420 — mV \nVIL(NRST)(1)  NRST Input low level voltage  \nVDD = VDDA = 3.6  V -0.3 — 0.3 VDD \nV \nVIH(NRST)(1)  NRST Input high level voltage  0.7 VDD — VDD + 0.3 \nVhyst(1) Schmidt trigger Voltage hysteresis  — 440 — mV \nRpu(2) Pull-up equivalent resistor  — — 40 — kΩ \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nFigure 4-5. Recommended external NRST pin circuit(1) \nNRSTVDD\nExternal reset circuit  \nRPU 10 kΩVDD\nGND100 nF K\n \n(1) Unless the voltage on NRST pin go below VIL(NRST) level, the device would not generate a reliable reset.  \n4.12.  GPIO characteristics  \nTable 4-27. I/O port DC characteristics(1)(3) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVIL Standard IO Low level input \nvoltage  2.6 V ≤VDD = VDDA ≤ 3.6 V — — 0.3 VDD  V \n5V-tolerant IO Low level \ninput voltage  2.6 V ≤VDD = VDDA ≤ 3.6 V — — 0.3 VDD  V \nVIH Standard IO Low level input \nvoltage  2.6 V ≤VDD = VDDA ≤ 3.6 V 0.7 VDD  — — V \n5V-tolerant IO Low level \ninput voltage  2.6 V ≤VDD = VDDA ≤ 3.6 V 0.7 VDD  — — V \nVOL Low level output voltage  \nfor an IO Pin  \n(IIO = +8 mA) VDD = 2.6  V — — 0.2 \nV VDD = 3.3  V — — 0.2 \nVDD = 3.6  V — — 0.2 \nVOL Low level output voltage  \nfor an IO Pin  \n(IIO = +20 mA) VDD = 2.6  V — — 0.46 \nV VDD = 3.3  V — — 0.40 \nVDD = 3.6  V — — 0.40 \n  GD32 F450xx Datasheet  \n86 \n \nVOH High level output voltage \nfor an IO Pin  \n(IIO = +8 mA) VDD = 2.6  V 2.38 — — \nV VDD = 3.3  V 3.1 — — \nVDD = 3.6  V 3.4 — — \nVOH High level output voltage \nfor an IO Pin  \n(IIO = +20 mA) VDD = 2.6  V 2.05 — — \nV VDD = 3.3  V 2.84 — — \nVDD = 3.6  V 3.12 — — \nRPU(2) Internal pull -up \nresistor  All pins  VIN = VSS 30 40 50 \nkΩ \nPA10  — 7.5 10 13.5 \nRPD(2) Internal pull -\ndown resistor  All pins  VIN = VDD 30 40 50 \nkΩ \nPA10  — 7.5 10 13.5 \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n(3) All pins except PC13 / PC14 / PC15  / PI8. Since PC13 to PC15  and PI8  are supplied through the Power Switch, \nwhich can only be obtained by a small current, the speed of GPIOs PC13 to PC15  and PI8  should not exceed \n2 MHz when they are in output mode(maximum load: 30  pF). \nTable 4-28. I/O port AC characteristics(1)(2) \nGPIOx_ OSPD [1:0] bit value(3) Parameter  Conditions  Max Unit \nGPIOx_OSPD0 ->OSPDy[1:0] = 00  \n（IO_Speed = 2 MHz ） Maximum \nfrequency(4) VDD = 3.3 V, CL = 10 pF 30 \nMHz VDD = 3.3 V, CL = 30 pF 25 \nVDD = 3.3 V, CL = 50 pF 15 \nGPIOx_OSPD0 ->OSPDy[1:0] = 01  \n（IO_Speed = 25 MHz ） Maximum \nfrequency(4) VDD = 3.3 V, CL = 10 pF 95 \nMHz VDD = 3.3 V, CL = 30 pF 80 \nVDD = 3.3 V, CL = 50 pF 50 \nGPIOx_OSPD0 ->OSPDy[1:0] = 10  \n（IO_Speed = 50 MHz ） Maximum \nfrequency(4) VDD = 3.3 V, CL = 10 pF 160 \nMHz VDD = 3.3 V, CL = 30 pF 125 \nVDD = 3.3 V, CL = 50 pF 90 \nGPIOx_OSPD0 ->OSPDy[1:0] = 11  \n（IO_Speed = 200 MHz ） Maximum \nfrequency(4) VDD = 3.3 V, CL = 10 pF 200 \nMHz VDD = 3.3 V, CL = 30 pF 170 \nVDD = 3.3 V, CL = 50 pF 130 \n(1) Based on  characterization, not tested in production.  \n(2) Unless otherwise specified, all test results given for T A = 25 ℃. \n(3) The I/O speed is configured using the GPIOx_ OSPD  -> OSPD y[1:0] bits. Refer to the  GD32F4xx user manual \nwhich is selected to set the GPIO port output speed.  \n(4) The maximum frequency is defined in  Figure 4-6, and maximum frequency  cannot exceed  200 MHz . \nFigure 4-6. I/O port  AC characteristics definition  \nT10%50%90%\n10%90%\n50%\ntr(IO)out tf(IO)outEXTERNAL\nOUTPUT\nON 50pF\nIf (tr + tf) ≤ 2/3 T, then maximum frequency is achieved .\n The duty cycle is （45%-55%）when  loaded by 50 pF\n \n  GD32 F450xx Datasheet  \n87 \n \n4.13.  ADC characteristics  \nTable 4-29. ADC characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVDDA(1) Operating voltage  — 2.6 3.3 3.6 V \nVIN(1) ADC input voltage range  — 0 — VREFP V \nVREFP(2) Positive Reference Voltage  — 2.6 — VDDA V \nVREFN(2) Negative Reference Voltage  — — VSSA — V \nfADC(1) ADC  clock  — 0.1 — 40 MHz \nfS(1) Sampling rate  12-bit 0.007  — 2.6 \nMSP\nS 10-bit 0.008  — 3.1 \n8-bit 0.01 — 3.6 \n6-bit 0.011  — 4.4 \nVAIN(1) Analog input voltage  16 external;  3 internal  0 — VDDA V \nRAIN(2) External input impedance  See Equation 2 — — 52.1 kΩ \nRADC(2) Input sampling switch \nresistance  — — — 0.55 kΩ \nCADC(2) Input sampling capacitance  No pin/pad capacitance \nincluded  — — 5.5 pF \ntCAL(2) Calibration time  fADC = 40 MHz — 3.275  — μs \nts(2) Sampling time  fADC = 40 MHz 0.075  — 12 μs \ntCONV(2) Total conversion time  (including \nsampling time)  12-bit — 15 — \n1/ f ADC 10-bit — 13 — \n8-bit — 11 — \n6-bit — 9 — \ntSU(2) Startup time  — — — 1 μs \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nEquation 2: RAIN max formula   RAIN<Ts\nfADC ∗CADC ∗ln (2N+2)−RADC \nThe formula above ( Equation 2) is used to determine the maximum external impedance allowed for an \nerror below 1/4 of LSB. Here N  = 12 (from 12 -bit resolution).  \nTable 4-30. ADC RAIN max  for f ADC  = 40 MHz(2) \nTs (cycles)  ts (us) RAIN max (KΩ)  \n3 0.075  0.85 \n15 0.375  6.5 \n28 0.7 12.6 \n55 1.375  25.2 \n84 2.1 38.8 \n112 2.8 51.9 \n144 3.6 N/A \n480 12 N/A \n  GD32 F450xx Datasheet  \n88 \n \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nTable 4-31. ADC dynamic accuracy at fADC = 30 MHz(1) \nSymbol  Parameter  Test conditions  Min Typ Max Unit \nENOB  Effective number of bits  fADC = 30 MHz  \nVDDA = VREFP = 2.6 V \nInput Frequency = 110 \nkHz \nTemperature = 25 ℃ 10.5 10.6 — bits \nSNDR  Signal -to-noise and distortion ratio  65 65.6 — \ndB SNR  Signal -to-noise ratio  65.5 66 — \nTHD Total harmonic distortion  -74 -76 — \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nTable 4-32. ADC dynamic accuracy at fADC = 30 MHz(1) \nSymbol  Parameter  Test conditions  Min Typ Max Unit \nENOB  Effective number of bits  fADC  = 30 MHz \nVDDA = VREFP  = 3.3 V \nInput Frequency  = 110 \nkHz \nTemperature = 25 ℃ 10.7 10.8 — bits \nSNDR  Signal -to-noise and distortion ratio  66.2 65.8 — \ndB SNR  Signal -to-noise ratio  66.8 67.4 — \nTHD Total harmonic distortion  -71 -75 — \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nTable 4-33. ADC dynamic accuracy at fADC = 36 MHz(1) \nSymbol  Parameter  Test conditions  Min Typ Max Unit \nENOB  Effective number of bits  fADC  = 36 MHz \nVDDA = VREFP  = 3.3 V \nInput Frequency  = 110 \nkHz \nTemperature = 25 ℃ 10.3 10.4 — bits \nSNDR  Signal -to-noise and distortion ratio  63.8 64.4 — \ndB SNR  Signal -to-noise ratio  64.2 65 — \nTHD Total harmonic distortion  -70 -72 — \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nTable 4-34. ADC dynamic accuracy at fADC = 40 MHz(1) \nSymbol  Parameter  Test conditions  Min Typ Max Unit \nENOB  Effective number of bits  fADC  = 40 MHz \nVDDA = VREFP  = 3.3 V \nInput Frequency  = 110 \nkHz \nTemperature = 25  ℃ 9.9 10.0 — bits \nSNDR  Signal -to-noise and distortion ratio  61.4 62 — \ndB SNR  Signal -to-noise ratio  62 62.4 — \nTHD Total harmonic distortion  -68 -70 — \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nTable 4-35. ADC static accuracy at fADC = 15 MHz(1) \nSymbol  Parameter  Test conditions  Typ Max Unit \nOffset  Offset error  \nfADC = 15 MHz \nVDDA = VREFP  = 3.3 V ±2 ±3 \nLSB DNL Differential linearity error  ±0.9 ±1.2 \nINL Integral linearity error  ±1.1 ±1.5 \n  GD32 F450xx Datasheet  \n89 \n \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n4.14.  Temperature sensor characteristic s \nTable 4-36. Temperature sensor characteristics(1) \nSymbol  Parameter  Min Typ Max Unit \nTL VSENSE linearity with temperature  — ±1.5 — ℃ \nAvg_Slope  Average slope  — 4.1 — mV/℃ \nV25 Voltage at 25 ° C  — 1.45 — V \ntS_temp (2) ADC sampling time when reading the temperature  — 17.1 — μs \n(1) Based on characterization, not tested in production.  \n(2) Shortest sampling time can be determined in the application by multiple iterations.  \n4.15.  DAC  characteristics  \nTable 4-37. DAC characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVDDA(1) Operating voltage  — 2.6 3.3 3.6 V \nVREFP(2) Positive Reference Voltage  — 2.6 — VDDA V \nVREFN(2) Negative Reference \nVoltage  — — VSSA — V \nRLOAD(2) Resistive load  Resistive load with buffer ON  5 — — kΩ \nRo(2) Impedance output  Impedance output with buffer  \nOFF — — 15 kΩ \nCLOAD(2) Capacitive load  Capacitive load with buffer ON  — — 50 pF \nDAC_OUT \nmin(2) Lower DAC_OUT voltage  Lower DAC_OUT voltage with \nbuffer ON  0.2 — — V \nLower DAC_OUT voltage with \nbuffer OFF  0.5 — — mV \nDAC_OUT \nmax (2) Higher DAC_OUT voltage  Higher DAC_OUT voltage with \nbuffer ON  — — VDDA-\n0.2 V \nHigher DAC_OUT voltage with \nbuffer OFF  — — VDDA-\n1LSB  V \nIDDA(1) DAC current consumption \nin quiescent mode  With no load, middle \ncode(0x800) on the input, \nVREFP = 3.6 V — — 500 \nμA \nWith no load, worst \ncode(0xF1C) on the input, \nVREFP = 3.6 V — — 560 \nIDDVREFP(1) DAC current consumption \nin quiescent mode  With no load, middle \ncode(0x800) on the input, \nVREFP = 3.6  V — 86 — μA \n  GD32 F450xx Datasheet  \n90 \n \nWith no load, worst \ncode(0xF1C) on the input, \nVREFP = 3.6  V — 298 — \nDNL(1) Differential non linearity  10-bit configuration  — — ±0.5 \nLSB \n12-bit configuration  — — ±2 \nINL(1) Integral non linearity  10-bit configuration  — — ±1 \nLSB \n12-bit configuration  — — ±4 \nOffset(1) Offset error  DAC in 12 -bit mode  — — ±12 LSB \nGE(1) Gain error  DAC in 12 -bit mode  — ±0.5 — % \nTsetting(1) Settling time  CLOAD  ≤ 50 pF, RLOAD  ≥ 5 kΩ — 0.5 1 μs \nTwakeup(2) Wakeup from off state  — — 5 10 μs \nUpdate \nrate(2) Max frequency for a correct \nDAC_OUT change from \ncode i to i±1LSB  CLOAD  ≤ 50 pF, RLOAD  ≥ 5 kΩ — — 4 MS/s  \nPSRR(2) Power supply rejection \nratio(to V DDA) No R Load, CLOAD=50 pF  — -90 -75 dB \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n4.16.  I2C characteristics  \nTable 4-38. I2C characteristics(1)(2) \nSymbol  Parameter  Conditions  Standard mode  Fast mode  \nUnit \nMin Max Min Max \ntSCL(H)  SCL clock high time  — 4.0 — 0.6 — μs \ntSCL(L)  SCL clock low time  — 4.7 — 1.3 — μs \ntSU(SDA)  SDA setup time  — 250 — 100 — ns \nth(SDA)  SDA data hold time  — 0(3) 3450  0 900 ns \ntr(SDA/SCL)  SDA and SCL rise time  — — 1000  — 300 ns \ntf(SDA/SCL)  SDA and SCL fall time  — — 300 — 300 ns \nth(STA) Start condition hold time  — 4.0 — 0.6 — μs \ntSU(STA)  Repeated Start condition setup \ntime — 4.7 — 0.6 — μs \ntSU(STO)  Stop condition setup time  — 4.0 — 0.6 — μs \ntbuff Stop to Start condition time  (bus \nfree) — 4.7 — 1.3 — μs \n(1) Guaranteed by design, not tested in production.  \n(2) To ensure the standard mode I2C frequency, f PCLK1 must be at least 2 MHz . To ensure the fast mode I2C \nfrequency, f PCLK1 must be at least 4 MHz.  \n(3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the \nfalling edge of SCL.  \n  GD32 F450xx Datasheet  \n91 \n \nFigure 4-7. I2C bus timing diagram  \n70%\n30%\ntF(SDA)\n30%70%tR(SDA)\ntH(STA)\ntSCL(L)tSCL(H)\ntR(SCL)tF(SCL)tH(SDA)\ntSU(SDA)\nSDA\nSCLtBUFFtSU(STA)\ntSU(STO)\n70% 70%\n30%\n70%70%\n \n4.17.  SPI characteristics  \nTable 4-39. Standard SPI characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfSCK SCK clock frequency  — — — 30 MHz \ntSCK(H)  SCK clock high time  Master mode, f PCLKx = 100 MHz,  \npresc = 4  18 20 22 ns \ntSCK(L)  SCK clock low time Master mode, f PCLKx = 100 MHz,  \npresc = 4  18 20 22 ns \nSPI master mode  \ntV(MO) Data output valid time  — — 7 — ns \ntH(MO) Data output hold time  — — 4 — ns \ntSU(MI)  Data input setup time  — 2.2 — — ns \ntH(MI) Data input hold time  — 0 — — ns \nSPI slave mode  \ntSU(NSS) NSS enable setup time  — 0 — — ns \ntH(NSS) NSS enable hold time  — 3 — — ns \ntA(SO) Data output access time  — — 9 — ns \ntDIS(SO ) Data output disable time  — — 8 — ns \ntV(SO) Data output valid time  — — 10 — ns \ntH(SO) Data output hold time  — — 10 — ns \ntSU(SI) Data input setup time  — 0 — — ns \ntH(SI) Data input hold time  — 2 — — ns \n(1) Based on characterization, not tested in production.  \n  GD32 F450xx Datasheet  \n92 \n \nFigure 4-8. SPI timing diagram - master mode  \nSCK (CKPH =0 CKPL =0)\nSCK (CKPH =0 CKPL =1)\nSCK (CKPH =1 CKPL =0)\nSCK (CKPH =1 CKPL =1)\nMISO\nMOSI\nD[0]\nLF=1,FF16=0\nD[7]\nD[7]tSCK\ntSCK(H)\ntH(MI)tSU(MI)\ntV(MO)\ntH(MO)tSCK(L)\nD[0]\n \nFigure 4-9. SPI timing diagram - slave mode  \nSCK (CKPH =0 CKPL =0)\nSCK (CKPH =0 CKPL =1)\nMISO\nMOSItA(SO)tSU(NSS)\nNSS\ntV(SO)\ntH(SI)tSU(SI)tDIS(SO)tH(NSS) tSCK\ntSCK(H)\ntSCK(L)\ntH(SO)\nD[0]\n D[7]\nD[0]\n D[7]\n \n  GD32 F450xx Datasheet  \n93 \n \n4.18.  I2S characteristics  \nTable 4-40. I2S characteristics(1)(2)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfCK Clock frequency  Master mode (data: 16 bits, \nAudio frequency = 96 kHz)  — 3.078  — \nMHz \nSlave mode  — 10 — \ntH Clock high time  \n— — 162 — ns \ntL Clock low time  — 163 — ns \ntV(WS) WS valid time  Master mode  — 2 — ns \ntH(WS) WS hold time  Master mode  — 2 — ns \ntSU(WS)  WS setup time  Slave mode  0 — — ns \ntH(WS) WS hold time  Slave mode  3 — — ns \nDucy(SCK) I2S slave input clock duty  \ncycle  Slave mode  — 50 — % \ntSU(SD_MR)  Data input setup time  Master mode  0 — — ns \ntsu(SD_SR ) Data input setup time  Slave mode  0 — — ns \ntH(SD_MR ) \nData input hold time  Master receiver  1 — — ns \ntH(SD_SR ) Slave receiver  3 — — ns \ntV(SD_ST ) Data output valid time  Slave transmitter  \n(after enable edge)  — 12 — ns \ntH(SD_ST ) Data output hold time Slave transmitter  \n(after enable edge)  — 10 — ns \ntV(SD_MT ) Data output valid time  Master transmitter  \n(after enable edge)  — 10 — ns \ntH(SD_MT ) Data output hold time  Master transmitter  \n(after enable edge)  — 7 — ns \n(1) Guaranteed by design, not tested in production.  \n(2) Based on characterization, not tested in production.  \n  GD32 F450xx Datasheet  \n94 \n \nFigure 4-10. I2S timing diagram - master mode  \ntCK\nD[0]\nD[0]\ntHtL\ntSU(SD_MR)\ntH(SD_MR)tV(SD_MT)tH(SD_MT)CPOL =0\nCPOL =1\nWS output\nSD transmit\nSD receivetV(WS)tH(WS)\n \nFigure 4-11. I2S timing diagram - slave mode  \ntCK\nD[0]\nD[0]\ntHtL\ntSU(SD_SR)\ntH(SD_SR)tV(SD_ST) tH(SD_ST)CPOL =0\nCPOL =1\nWS input\nSD transmit\nSD receivetH(WS)\ntSU(WS)\n \n \n  GD32 F450xx Datasheet  \n95 \n \n4.19.  USART characteristics  \nTable 4-41. USART characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfSCK SCK clock frequency  fPCLKx = 100  MHz — — 50 MHz \ntSCK(H)  SCK clock high time  fPCLKx = 100  MHz 10 — — ns \ntSCK(L)  SCK clock low time  fPCLKx = 100  MHz 10 — — ns \n(1) Guaranteed by design, not tested in production.  \n4.20.  SDIO characteristics  \nTable 4-42. SDIO  characteristics(1)(2)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfPP(3) Clock frequency in data transfer mode  — 0 — 48 MHz \ntW(CKL) (3) Clock low time  fpp = 48 MHz  10.5 11 — ns \ntW(CKH) (3) Clock high time  fpp = 48 MHz  9.5 10 — ns \nCMD, D inputs (referenced to CK) in MMC and SD HS mode  \ntISU(4) Input setup time HS  fpp = 48 MHz  4 — — ns \ntIH(4) Input hold time HS  fpp = 48 MHz  3 — — ns \nCMD, D outputs (referenced to CK) in MMC and SD HS mode  \ntOV(3) Output valid time HS  fpp = 48 MHz  — — 13.8 ns \ntOH(3) Output hold time HS  fpp = 48 MHz  12 — — ns \nCMD, D inputs (referenced to CK) in SD default mode  \ntISUD(4) Input setup time SD  fpp = 24 MHz  3 — — ns \ntIHD(4) Input hold time SD  fpp = 24 MHz  3 — — ns \nCMD, D outputs (referenced to CK) in SD default mode  \ntOVD(3) Output valid default time SD  fpp = 24 MHz  — 2.4 2.8 ns \ntOHD(3) Output hold default time SD  fpp = 24 MHz  0.8 — — ns \n(1) CLK timing is measured at 50% of VDD. \n(2) Capacitive load C L = 30 pF. \n(3) Based on characterization, not tested in production.  \n(4) Guaranteed by design, not tested in production . \n4.21.  CAN characteristic s \nRefer to Table 4-27. I/O port DC characteristics(1) for more details on the input/output \nalternate function characteristics (CANTX and CANRX).  \n \n  GD32 F450xx Datasheet  \n96 \n \n4.22.  USBFS characteristics  \nTable 4-43. USB FS start up time  \nSymbol  Parameter  Max Unit \ntSTARTUP(1) USBFS startup time  1 μs \n(1) Guaranteed by design, not tested in production.  \nTable 4-44. USBFS DC electrical characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nInput   \nlevels(1) VDD USBFS operating voltage  — 3 — 3.6 \nV VDI Differential input sensitivity  — 0.2 — — \nVCM Differential common mode range  Includes V DI range  0.8 — 2.5 \nVSE Single ended receiver threshold  — 1.3 — 2.0 \nOutput  \nlevels (2) VOL Static output level low  RL of 1.0 kΩ to 3.6  V — 0.06 0.3 \nV \nVOH Static output level high  RL of 15  kΩ to VSS 2.8 3.3 3.6 \nRPD(2) PA11,  PA12 (USB FS_DM/DP)  \nPB14, PB15(USBHS_ DM/DP)  \nVIN = VDD 17 21 25 \nkΩ PA9(USB FS_VBUS)  \nPB13(USBHS_VBUS)  0.72 0.9 1.1 \nRPU(2) PA11,  PA12 (USB FS_DM/DP)  \nPB14, PB15(USBHS_ DM/DP)  \nVIN = VSS 1.2 1.5 1.8 \nPA9(USB FS_VBUS)  \nPB13(USBHS_VBUS)  0.24 0.3 0.33 \n(1) Guaranteed by design, not tested in production.  \n(2) Based on characterization, not tested in production.  \nTable 4-45. USBFS  full speed -electrical characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \ntR Rise time  CL = 50 pF  4 — 20 ns \ntF Fall time  CL = 50 pF  4 — 20 ns \ntRFM Rise/ fall time matching  tR / tF 90 — 110 % \nvCRS Output signal crossover voltage  — 1.3 — 2.0 V \n(1) Guaranteed by design, not tested in production.  \nFigure 4-12. USB FS timings : definition of data signal rise and fall time  \ntf trVSSVCRSCrossover\npoints\nDifferential\ndata lines\n \n  GD32 F450xx Datasheet  \n97 \n \n4.23.  USB HS characteristics  \nTable 4-46. USBHS clock timing parameters(1) \nSymbol  Parameter  Min Typ Max Unit \nVDD USBHS operating voltage  3.0 — 3.6 V \nfHCLK fHCLK value to guarantee proper \noperation of USBHS interface  30 — — MHz \nFSTART_8BIT  Frequency (first transition) 8 -bit ±  10%  54 60 66 MHz \nFSTEADY  Frequency (steady state) ± 500 ppm  59.97  60 60.63  MHz \nDSTART_8BIT  Duty cycle (first transition) 8 -bit ±  10%  40 50 60 % \nDSTEADY  Duty cycle (steady state) ± 500 ppm  49.975  50 50.025  % \n(1) Guaranteed by design, not tested in production.  \nTable 4-47. USB -ULPI Dynammic characteristics  \nSymbol  Parameter  Min Typ Max Unit \ntSC Control in (ULPI_DIR, ULPI_NXT) setup time  — — 2 ns \ntHC Control in (ULPI_DIR, ULPI_NXT) hold time  0.5 — — ns \ntSD Data in setup time  — — 2 ns \ntHD Data in hold time  0 — — ns \n(1) Guaranteed by design, not tested in production.  \n4.24.  EXMC characteristics  \nTable 4-48. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(NE) EXMC_NE low time  24 26 ns \ntV(NOE_NE)  EXMC_NEx low to EXMC_NOE low  0 — ns \ntw(NOE)  EXMC_NOE low time  24 26 ns \nth(NE_NOE)  EXMC_NOE high to EXMC_NE high hold time  0 — ns \ntv(A_NE)  EXMC_NEx low to EXMC_A valid  0 — ns \ntv(BL_NE)  EXMC_NEx low to EXMC_BL valid  0 — ns \ntsu(DATA_NE)  Data to EXMC_NEx high setup time  19 — ns \ntsu(DATA_NOE)  Data to EXMC_N OEx high setup time  19 — ns \nth(DATA_NOE)  Data hold time after EXMC_NOE high 0 — ns \nth(DATA_NE)  Data hold time after EXMC_NEx high  0 — ns \ntv(NADV_NE)  EXMC_NEx low to EXMC_NADV low  0 — ns \ntw(NADV)  EXMC_NADV low time  4 6 ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based  on configure: fHCLK = 200 MHz, AddressSetupTime  = 0, AddressHoldTime  = 1, DataSetupTime =  1. \n  GD32 F450xx Datasheet  \n98 \n \nTable 4-49. Asynchronous non -multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(NE) EXMC_NE low time  14 16 ns \ntV(NWE_NE)  EXMC_NEx low to EXMC_NWE low  4 — ns \ntw(NWE)  EXMC_NWE low time  4 6 ns \nth(NE_NWE)  EXMC_NWE high to EXMC_NE high hold time  4 6 ns \ntv(A_NE)  EXMC_NEx low to EXMC_A valid  0 — ns \ntV(NADV_NE)  EXMC_NEx low to EXMC_NADV low  0 — ns \ntw(NADV)  EXMC_NADV low time  4 6 ns \nth(AD_NADV)  EXMC_AD(address) valid hold time after \nEXMC_NADV high  9 — ns \nth(A_NWE)  Address hold time after EXMC_NWE high  4 — ns \nth(BL_NWE)  EXMC_BL hold time after EXMC_NWE high  4 — ns \ntv(BL_NE)  EXMC_NEx low to EXMC_BL valid  0 — ns \ntv(DATA_NADV)  EXMC_NADV high to DATA valid  0 — ns \nth(DATA_NWE)  Data hold time after EXMC_NWE high  4 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure : fHCLK = 200 MHz, AddressSetupTime  = 0, AddressHoldTime  = 1, DataSetupTime =  1. \nTable 4-50. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(NE) EXMC_NE low time  34 36 ns \ntV(NOE_NE)  EXMC_NEx low to EXMC_NOE low  14 — ns \ntw(NOE)  EXMC_NOE low time  19 21 ns \nth(NE_NOE)  EXMC_NOE high to EXMC_NE high hold time  0 — ns \ntv(A_NE)  EXMC_NEx low to EXMC_A valid  0 — ns \ntv(A_NOE)  Address hold time after EXMC_NOE high  0 — ns \ntv(BL_NE)  EXMC_NEx low to EXMC_BL valid  0 — ns \nth(BL_NOE)  EXMC_BL  hold time after EXMC_NOE high  0 — ns \ntsu(DATA_NE)  Data to EXMC_NEx high setup time  19 — ns \ntsu(DATA_NOE)  Data to EXMC_N OEx high setup time  19 — ns \nth(DATA_NOE)  Data hold time after EXMC_NOE high  0 — ns \nth(DATA_NE)  Data hold time after EXMC_NEx high  0 — ns \ntv(NADV_NE)  EXMC_NEx low to EXMC_NADV low  0 — ns \ntw(NADV)  EXMC_NADV low time  4 6 ns \nTh(AD_NADV)  EXMC_AD( adress ) valid hold time after \nEXMC_NADV high  4 6 ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure : fHCLK= 200 MHz, AddressSetupTime = 0,  AddressHoldTime = 1, DataSetupTime = 1 . \nTable 4-51. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(NE) EXMC_NE low time  24 26 ns \n  GD32 F450xx Datasheet  \n99 \n \ntV(NWE_NE)  EXMC_NEx low to EXMC_NWE low  4 — ns \ntw(NWE)  EXMC_NWE low time  14 16 ns \nth(NE_NWE)  EXMC_NWE high to EXMC_NE high hold time  4 — ns \ntv(A_NE)  EXMC_NEx low to EXMC_A valid  0 — ns \ntV(NADV_NE)  EXMC_NEx low to EXMC_NADV low  0 — ns \ntw(NADV)  EXMC_NADV low time  4 6 ns \nth(AD_NADV)  EXMC_AD(address) valid hold time after \nEXMC_NADV high  4 — ns \nth(A_NWE)  Address hold time after EXMC_NWE high  4 — ns \nth(BL_NWE)  EXMC_BL hold time after EXMC_NWE high  4 — ns \ntv(BL_NE)  EXMC_NEx low to EXMC_BL valid  0 — ns \ntv(DATA_NADV)  EXMC_NADV high to DATA valid  4 — ns \nth(DATA_NWE)  Data hold time after EXMC_NWE high  4 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based  on configure: f HCLK = 200 MHz, AddressSetupTime  = 0, AddressHoldTime  = 1, DataSetupTime =  1. \nTable 4-52. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(CLK)  EXMC_CLK period  20 — ns \ntd(CLKL -NExL) EXMC_CLK low to EXMC_NEx low  0 — ns \ntd(CLKH -NExH) EXMC_CLK high to EXMC_NEx high  9 — ns \ntd(CLKL -NADVL)  EXMC_CLK  low to EXMC_NADV  low 0 — ns \ntd(CLKL -NADVH)  EXMC_CLK  low to EXMC_NADV  high 0 — ns \ntd(CLKL -AV) EXMC_CLK  low to EXMC_Ax  valid 0 — ns \ntd(CLKH -AIV) EXMC_CLK  high to EXMC_Ax  invalid  9 — ns \ntd(CLKL -NOEL) EXMC_CLK  low to EXMC_NOE  low 0 — ns \ntd(CLKH -NOEH)  EXMC_CLK  high to EXMC_NOE  high 9 — ns \ntd(CLKL -ADV) EXMC_CLK  low to EXMC_AD valid 0 — ns \ntd(CLKL -ADIV) EXMC_CLK  low to EXMC_AD invalid  0 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) (Based  on configure : fHCLK  = 200 MHz, BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = \nEnable;  CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); Data Latency = 1.  \nTable 4-53. Synchronous multiplexed PSRAM  write timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(CLK)  EXMC_CLK period  20 — ns \ntd(CLKL -NExL) EXMC_CLK low to EXMC_NEx low  0 — ns \ntd(CLKH -NExH) EXMC_CLK high to EXMC_NEx high  9 — ns \ntd(CLKL -NADVL)  EXMC_CLK  low to EXMC_NADV  low 0 — ns \ntd(CLKL -NADVH)  EXMC_CLK  low to EXMC_NADV  high 0 — ns \ntd(CLKL -AV) EXMC_CLK  low to EXMC_Ax  valid 0 — ns \ntd(CLKH -AIV) EXMC_CLK  high to EXMC_Ax  invalid  9 — ns \ntd(CLKL -NWEL)  EXMC_CLK  low to EXMC_NWE  low 0 — ns \n  GD32 F450xx Datasheet  \n100 \n \ntd(CLKH -NWEH)  EXMC_CLK  high to EXMC_NWE  high 9 — ns \ntd(CLKL -ADIV) EXMC_CLK  low to EXMC_AD invalid  0 — ns \ntd(CLKL -DATA) EXMC_A/D valid data after EXMC_CLK low  0 — ns \nth(CLKL -NBLH)  EXMC_CLK low to EXMC_NBL high  0 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based  on configure: f HCLK = 200 MHz,  BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = \nEnable;  CLKDivision = 3  (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.  \nTable 4-54. Synchronous non-multiplexed PSRAM/NOR read timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(CLK)  EXMC_CLK period  20 — ns \ntd(CLKL -NExL) EXMC_CLK low to EXMC_NEx low  0 — ns \ntd(CLKH -NExH) EXMC_CLK high to EXMC_NEx high  9 — ns \ntd(CLKL -NADVL)  EXMC_CLK  low to EXMC_NADV  low 0 — ns \ntd(CLKL -NADVH)  EXMC_CLK  low to EXMC_NADV  high 0 — ns \ntd(CLKL -AV) EXMC_CLK  low to EXMC_Ax  valid 0 — ns \ntd(CLKH -AIV) EXMC_CLK  high to EXMC_Ax  invalid  9 — ns \ntd(CLKL -NOEL) EXMC_CLK  low to EXMC_NOE  low 0 — ns \ntd(CLKH -NOEH)  EXMC_CLK  high to EXMC_NOE  high 9 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure : fHCLK = 200 MHz, BurstAccessMode = Enable;  MemoryType = PSRAM; WriteBurst = \nEnable;  CLKDivision = 3  (EXMC_CLK is 4 divided by HCLK);  DataLatency = 1.  \nTable 4-55. Synchronous non -multiplexed PSRAM write timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(CLK)  EXMC_CLK period  20 — ns \ntd(CLKL -NExL) EXMC_CLK low to EXMC_NEx low  0 — ns \ntd(CLKH -NExH) EXMC_CLK high to EXMC_NEx high  9 — ns \ntd(CLKL -NADVL)  EXMC_CLK  low to EXMC_NADV  low 0 — ns \ntd(CLKL -NADVH)  EXMC_CLK  low to EXMC_NADV  high 0 — ns \ntd(CLKL -AV) EXMC_CLK  low to EXMC_Ax  valid 0 — ns \ntd(CLKH -AIV) EXMC_CLK  high to EXMC_Ax  invalid  9 — ns \ntd(CLKL -NWEL)  EXMC_CLK  low to EXMC_NWE  low 0 — ns \ntd(CLKH -NWEH)  EXMC_CLK  high to EXMC_NWE  high 9 — ns \ntd(CLKL -DATA) EXMC_A/D valid data after EXMC_CLK low  0 — ns \nth(CLKL -NBLH)  EXMC_CLK low to EXMC_NBL high  0 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure : fHCLK = 200 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = \nEnable;  CLKDivision = 3  (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.  \n  GD32 F450xx Datasheet  \n101 \n \n4.25.  TIMER characteristics  \nTable 4-56. TIMER characteristics(1) \nSymbol  Parameter  Conditions  Min Max Unit \ntres Timer resolution time  — 1 — tTIMERxCLK  \nfTIMERxCLK  = 200 MHz 5 — ns \nfEXT Timer external clock frequency  — 0 fTIMERxCLK /2 MHz \nfTIMERxCLK  = 200 MHz 0 100 MHz \nRES Timer resolution  TIMERx (except \nTIMER1 & TIMER4 ) — 16 bit \nTIMER1 & TIMER4  — 32 bit \ntCOUNTER  16-bit counter clock period  \nwhen internal clock is selected  — 1 65536  tTIMERxCLK  \nfTIMERxCLK  = 200 MHz 0.005 327.68  μs \ntMAX_COUNT  Maximum possible count  — — 65536x65536  tTIMERxCLK  \nfTIMERxCLK  = 200 MHz — 21.47  s \n(1) Guaranteed by design, not tested in production.  \n4.26.  DCI characteristics  \nTable 4-57. DCI characteristics(1) \nSymbol  Parameter  Min Max Unit \nFrequency ratio  DCI_PIXCLK /f HCLK  — 0.4  \nDCI_PIXCLK  Pixel clock input  — 80 MHz \nDPixel Pixel clock input duty cycle  30 70 % \ntsu(DATA)  Data input setup time  2.5 — ns \nth(DATA)  Data output valid time  1 — ns \ntsu(HSYNC)  DCI_HS input setup time  2 — ns \ntsu(VSYNC)  DCI_VS input setup time  2 — ns \nth(HSYNC)  DCI_HS input hold time  0.5 — ns \nth(VSYNC)  DCI_VS input hold time  0.5 — ns \n(1) Guaranteed by design, not tested in production.  \n  GD32 F450xx Datasheet  \n102 \n \n4.27.  WDGT characteristics  \nTable 4-58. FWDGT min/max timeout period at 32 kHz (IRC32K)(1) \nPrescaler divider  PSC[2:0] bits  Min timeout RLD[11:0] =  \n0x000  Max timeout RLD[11:0] \n= 0xFFF  Unit \n1/4 000 0.03125  511.90625  \nms 1/8 001 0.03125  1023.7812  \n1/16 010 0.03125  2047.53125  \n1/32 011 0.03125  4095.03125  \n1/64 100 0.03125  8190.03125  \n1/128 101 0.03125  1638 0.03125  \n1/256 110 or 111  0.03125  3276 0.03125  \n(1) Guaranteed by design, not tested in production.  \nTable 4-59. WWDGT min -max timeout value at 50 MHz (f PCLK1 )(1) \nPrescaler divider  PSC[ 1:0] Min timeout value  \nCNT[6:0] = 0x40  Unit Max timeout value \nCNT[6:0] = 0x7F  Unit \n1/1 00 81.92  \nμs 5.24 \nms 1/2 01 163.84  10.49  \n1/4 10 327.68  20.97  \n1/8 11 655.36  41.94  \n(1) Guaranteed by design, not tested in production.  \n4.28.  Parameter condition s \nUnless otherwise specified , all values given for VDD = V DDA = 3.3 V, TA = 25 ℃. \n \n  GD32 F450xx Datasheet  \n103 \n \n5. Package information  \n5.1 BGA176  package outline dimensions  \nFigure 5-1. BGA176  package outline  \nA1\naaa ABAaaa B\nPIN 1 CORNERE\nD\nTOP VIEWeE1\nD1e\nBOTTOM VIEW\nSIDE VIEWADETAIL A\nCSEATING PLANEccc Ceee CAB\nfff C2X\n2XLASER MARK\n PIN 1\nL\nLB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR23456789101112131415\nA1\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR23456789101112131415b\nA3\nA1A2\nSEATING PLANE\nc\nddd C C\nDETAIL A(3:1)PIN 1 CORNER\n \nTable 5-1. BGA176  package dimensions  \nSymbol  Min Typ Max \nA — — 0.89 \nA1 0.13 0.18 0.23 \nA2 0.58 0.63 0.68 \nA3 — 0.45 — \nb 0.20 0.25 0.30 \nc 0.15 0.18 0.21 \nD 9.90 10.00 10.10 \nD1 — 9.10 — \nE 9.90 10.00  10.10  \nE1 — 9.10 — \ne — 0.65 — \nL — 0.325  — \naaa — 0.10 — \nccc — 0.20 — \nddd — 0.08 — \neee — 0.15 — \nfff — 0.08 — \n(Original dimensions are in millimeters)  \n  GD32 F450xx Datasheet  \n104 \n \nFigure 5-2. BGA176  recommended footprint  \n   \nDsmDpad\nDimension Recommended values\nPitch 0.65 mm\nDpad 0.30 mm\nDsm 0.40 mm  \n(Original dimensions are in millimeters)  \n  \n  GD32 F450xx Datasheet  \n105 \n \n5.2 LQFP144 package outline dimensions  \nFigure 5-3. LQFP 144 package outline  \nFA3\nA2A\nA1\nBeD1D\nE1E\nb1 36377273 108\n109\n144c\nDETAIL:   FL\nL10.25\nWITH PLATINGBASE METALcc1b\nb1\nSECTION B-BB\nθ\n \nTable 5-2. LQFP 144 package dimensions  \nSymbol  Min Typ Max \nA — — 1.60 \nA1 0.05 — 0.15 \nA2 1.35 1.40 1.45 \nA3 0.59 0.64 0.69 \nb 0.18 — 0.26 \nb1 0.17 0.20 0.23 \nc 0.13 — 0.17 \nc1 0.12 0.13 0.14 \nD 21.80  22.00  22.20  \nD1 19.90  20.00  20.10  \nE 21.80  22.00  22.20  \nE1 19.90  20.00  20.10  \ne — 0.50 — \nL 0.45 — 0.75 \nL1 — 1.00 — \nθ 0° — 7° \n(Original dimensions are in millimeters)  \n  \n  GD32 F450xx Datasheet  \n106 \n \nFigure 5-4. LQFP 144 recommended footprint  \n   \n144\n10937\n7222.70\n20.30\n108\n731\n3622.70\n17.80\n0.501.20 0.30  \n(Origina l dimensions are in millimeters ) \n  \n  GD32 F450xx Datasheet  \n107 \n \n5.3 LQFP100 package outline dimensions  \nFigure 5-5. LQFP 100 package outline  \nAA2\nA1A3\nF\nBE1 ED\nD1\ne b1255051 75\n76\n100 26\nBc θ\n0.25\nL\nL1\nDETAIL:   FeB\nBASE METAL\nWITH PLATING\nSECTION B-Bb\nb1\nc1c\n \nTable 5-3. LQFP 100 package dimensions  \nSymbol  Min Typ Max \nA — — 1.60 \nA1 0.05 — 0.15 \nA2 1.35 1.40 1.45 \nA3 0.59 0.64 0.69 \nb 0.18 — 0.26 \nb1 0.17 0.20 0.23 \nc 0.13 — 0.17 \nc1 0.12 0.13 0.14 \nD 15.80  16.00  16.20  \nD1 13.90  14.00  14.10  \nE 15.80  16.00  16.20  \nE1 13.90  14.00  14.10  \ne — 0.50 — \neB 15.05 — 15.35 \nL 0.45 — 0.75 \nL1 — 1.00 — \nθ 0° — 7° \n(Original dimensions are in millimeters)  \n \n  GD32 F450xx Datasheet  \n108 \n \nFigure 5-6. LQFP 100 recommended footprint  \n   \n100\n76\n75\n5126\n501\n2516.70\n14.3016.70\n12.30\n0.501.20 0.30  \n(Original dimensions are in millimeters)  \n  \n  GD32 F450xx Datasheet  \n109 \n \n5.4 Thermal  characteristics  \nThermal resistance is used to characterize the thermal performance of the package device, \nwhich is represented by the Greek letter “θ”. For semiconductor devices, thermal resistance \nrepresents the steady -state temperature rise of the chip junction due to t he heat dissipated \non the chip surface.  \nθJA: Thermal resistance, junction -to-ambient.  \nθJB: Thermal resistance, junction -to-board.  \nθJC: Thermal resistance, junction -to-case.  \nᴪJB: Thermal characterization parameter, junction -to-board.  \nᴪJT: Thermal character ization parameter, junction -to-top center.  \nθJA=(TJ-TA)/PD                            (5-1) \nθJB=(TJ-TB)/PD                            (5-2) \nθJC=(TJ-TC)/PD                            (5-3) \nWhere, T J = Junction temperature.  \nTA = Ambient temperature  \nTB = Board temperature  \nTC = Case temperature which is monitoring on package surface  \nPD = Total power dissipation  \nθJA represents the resistance of the heat flows from the heating junction to ambient air.  It is \nan indicator of package heat dissipation capabili ty. Lower θJA can be considerate as better \noverall thermal performance.  θJA is generally used to estimate junction temperature.  \nθJB is used to measure the heat flow resistance between the chip surface and the PCB board.  \nθJC represents the thermal resistan ce between the chip surface and the package top case. \nθJC is mainly used to estimate the heat dissipation of the system (using heat sink or other heat \ndissipation methods outside the device package).  \nTable 5-4. Package thermal characteristics(1) \nSymbol  Condition  Package  Value  Unit \nθJA Natural convection, 2S2P PCB  BGA176  45.02  \n° C/W  LQFP144 48.76  \nLQFP100 57.42  \nθJB Cold plate, 2S2P PCB  BGA176  26.55  \n° C/W  LQFP144 35.00  \nLQFP100 31.68  \nθJC Cold plate, 2S2P PCB  BGA176  9.93 ° C/W  \n  GD32 F450xx Datasheet  \n110 \n \nSymbol  Condition  Package  Value  Unit \nLQFP144 12.03  \nLQFP100 13.85  \nᴪJB Natural convection, 2S2P PCB  BGA176  28.31  \n° C/W  LQFP144 35.32  \nLQFP100 41.28  \nᴪJT Natural convection, 2S2P PCB  BGA176  0.69 \n° C/W  LQFP144 1.86 \nLQFP100 0.75 \n(1) Thermal characteristics are based on simulation, and meet JEDEC specification.  \n  \n  GD32 F450xx Datasheet  \n111 \n \n6. Ordering information  \nTable 6-1. Part ordering code for GD32 F450xx devices  \nOrdering code  Flash (KB)  Package  Package type  Temperature \noperating range  \nGD32 F450IKH 6 3072  BGA176  Green  Industrial  \n-40°C to +85°C  \nGD32 F450IIH 6 2048  BGA176  Green  Industrial  \n-40°C to +85°C  \nGD32 F450IGH6 1024  BGA176  Green  Industrial  \n-40°C to +85°C  \nGD32 F450ZKT6 3072  LQFP 144 Green  Industrial  \n-40°C to +85°C  \nGD32 F450ZIT6 2048  LQFP 144 Green  Industrial  \n-40°C to +85°C  \nGD32 F450ZGT6 1024  LQFP 144 Green  Industrial  \n-40°C to +85°C  \nGD32 F450ZET6 512 LQFP 144 Green  Industrial  \n-40°C to +85°C  \nGD32 F450VKT6 3072  LQFP 100 Green  Industrial  \n-40°C to +85°C  \nGD32 F450VIT6 2048  LQFP 100 Green  Industrial  \n-40°C to +85°C  \nGD32 F450VGT6 1024  LQFP 100 Green  Industrial  \n-40°C to +85°C  \nGD32 F450VET6 512 LQFP 100 Green  Industrial  \n-40°C to +85°C  \n \n  \n  GD32 F450xx Datasheet  \n112 \n \n7. Revision history  \nTable 7-1. Revision history  \nRevision No. Description  Date  \n1.0 Initial Release  Oct. 25, 201 6 \n1.1 Pin alternate functions summary  updated  Oct. 29, 201 6 \n1.2 Repair history accumulat ion error  Jan.24, 2018  \n2.0 Repair history accumulat ion error and e lectrical \ncharacteristics  updated  May.19, 2020  \n2.1 1. Update BGA176 parameter A max in  Table 5 -1. \nBGA176 package dimensions , the value changes \nfrom 0.84mm to 0.89mm  \n2. Update  Memory characteristics  in Table 4 -24. Flash  \nmemory characteristics . \n3. Modify the DCMI to DCI in chapter DCI \ncharacteristics .. \n4. Modify LDO in run mode  to LDO in normal power \nand normal driver mode , LDO in low power mode  to \nLDO in normal power and low driver mode , Main \nLDO in under drive mode  to LDO in low power and \nnormal drive mode , Low Power LDO in under driver \nmode  to LDO in low  power and low drive mode  in \nTable 4 -7. Power consumption \ncharacteristics(2)(3)(4)(5). \n5. Modify the second DAC_OUT min to DAC_OUT \nmax in Table 4 -36. DAC characteristics . \n6. Changed  the range of T STG from -55-+150 °C to -65-\n150°C in Table 4 -1. Absolute maximum \nratings(1)(4). \n7. Delete Fast mode Plus  and add parameter  ts(STA) , \nts(STO ) and  tbuff, update I2C Timing diagram  in I2C \ncharacteristics . \n8. Update the SPI Timing diagram  in chapter SPI \ncharacteristics . May.31, 2021  \n2.2 1. Correct the value of VREFP  in Table 4 -28. ADC  \ncharacteristics . Oct.18, 2021  \n2.3 1. Update Table 4 -1. Absolute maximum ratings(1)(4), \nTable 4 -5. Table 4 -7 Power consumption \ncharacteristics (2)(3)(4 )(5), Table 4 -11. Power supply \nsupervisor characteristics  and Table 4 -12. ESD \ncharacteristics(1). \n2. Update Figure 4 -8. SPI timing diagram – master Jul.12, 2022  \n  GD32 F450xx Datasheet  \n113 \n \nRevision No. Description  Date  \nmode , Figure 4 -9. SPI timing diagram – slave \nmode , Figure 4 -10. I2S timing diagram – master \nmode , Figure 4 -11. I2S timing diagram – slave \nmode , Table 4 -39. Standard SPI characteristics(1) \nand Table 4 -40. I2S characteristics(1)(2). \n3. Update Table 4 -20. Low speed internal clock \n(IRC32K) characteristics , Table 4 -26. NRST pin \ncharacteristics  and Table 4 -28. I/O port AC \ncharacteristics(1)(2). \n4. Add Figure 4 -4. Recommended PDR_ON pin \ncircuit  and Table 4 -10. EMI characte ristics(1). \n5. Update Table 4 -38. I2C characteristics(1)(2) and \nTable 4-41. USART characteristics(1). \n2.4 1. Add notes for Table 4 -2. DC operating conditions  \nand Table 4 -7. Power consumption \ncharacteristics(2)(3)(4)(5)(6), and update Table 4 -7. \nPower consumption characteristics(2)(3)(4)(5)(6). \n2. Update Table 4 -25. Flash memory \ncharacteristics(1). \n3. Add description of EMI and Table 4 -10. EMI \ncharacteristics(1). \n4. Update Figure 4 -7. I2C bus timing diagram . Jan. 4, 2023  \n \n  \n  GD32 F450xx Datasheet  \n114 \n \n \n \n \n \n \n \nImportant Notice  \nThis document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any \nproduct of the Company described in this document (the “Product ”), is owned by the Company under the intellectual property laws and  \ntreaties of the People ’s Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and \ntreaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The  names and \nbrands of third party referred thereto (if any) are the property of their respective owner and referred to for identification  purposes only.  \nThe Company makes no warranty of any kind, express or implied, with regard to this document or any Produ ct, including, but not \nlimited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any l iability \narising out of the application or use of any Product described in this document. Any information pr ovided in this document is provided \nonly for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality \nand safety of any application made of this information and any resulting product.  Except for customized products which has been \nexpressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary busi ness, \nindustrial, personal, and/or household applications only. The Products are not  designed, intended, or authorized for use as components \nin systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control \ninstruments, combustion control instruments, airplane or spaceship instrume nts, transportation instruments, traffic signal instruments, \nlife-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollu tion \ncontrol or hazardous substances management, or other uses wh ere the failure of the device or Product could cause personal injury, \ndeath, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and sel ling \nthe Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers \nshall and hereby do release the Company as well as it ’s suppliers and/or distributors from any claim, damage, or other liability arising \nfrom or related to all Unintended Uses of th e Products. Customers shall indemnify and hold the Company as well as it ’s suppliers \nand/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for persona l injury or \ndeath, arising from or related to any Unintended Uses of the Products.  \nInformation in this document is provided solely in connection with the Products. The Company reserves the right to make chang es, \ncorrections, modifications or improvements to this document and Products and services desc ribed herein at any time, without notice.  \n \n© 20 23 GigaDevice – All rights reserved  \n \n \n \n'}]
!==============================================================================!
### GD32F450VGT6 - GigaDevice

#### Key Characteristics and Specifications

- **Voltage Ratings**: 
  - Operating Voltage: 2.6V to 3.6V
  - Battery Supply Voltage (VBAT): 1.8V to 3.6V

- **Current Ratings**:
  - Supply Current (Run Mode): Up to 98.12 mA (all peripherals enabled)
  - Supply Current (Sleep Mode): Up to 66.50 mA (all peripherals enabled)
  - Supply Current (Deep-Sleep Mode): 1.21 μA (LDO in normal power mode)
  - Supply Current (Standby Mode): 6.84 μA (RTC on)

- **Power Consumption**:
  - Typical power consumption varies based on operating conditions and peripherals enabled, with a maximum of 98.12 mA in run mode.

- **Operating Temperature Range**: 
  - -40°C to +85°C (Industrial level)

- **Package Type**: 
  - LQFP100 (100 pins)

- **Special Features**:
  - Arm® Cortex®-M4 core with Floating Point Unit (FPU)
  - Up to 3072 KB Flash memory and 512 KB SRAM
  - Multiple communication interfaces including USB, CAN, Ethernet, and various serial protocols
  - Integrated ADCs and DACs
  - Power-saving modes (Sleep, Deep-Sleep, Standby)

- **Moisture Sensitive Level**: 
  - Not specified in the provided data.

#### Description of the Component

The **GD32F450VGT6** is a 32-bit microcontroller based on the Arm® Cortex®-M4 architecture. It operates at a maximum frequency of 200 MHz and is designed for high-performance applications requiring efficient processing capabilities. The microcontroller features a rich set of peripherals, including multiple ADCs, DACs, timers, and communication interfaces, making it suitable for a wide range of applications.

#### Typical Applications

The GD32F450VGT6 is typically used in various applications, including but not limited to:

- **Industrial Control**: Automation systems, robotics, and process control.
- **Consumer Electronics**: Smart home devices, handheld gadgets, and multimedia applications.
- **Embedded Systems**: IoT devices, data acquisition systems, and smart sensors.
- **Automotive**: Navigation systems, dashboard displays, and vehicle control systems.
- **Medical Devices**: Monitoring equipment and diagnostic tools.
- **Graphic Displays**: TFT LCD interfaces for visual output in consumer and industrial applications.

This microcontroller's combination of processing power, memory capacity, and extensive peripheral support makes it a versatile choice for developers looking to implement complex functionalities in their designs.