<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="four_bit_selector.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="four_bit_ds.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="four_bit_ds.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="four_bit_ds.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="four_bit_ds.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="four_bit_ds.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="four_bit_ds.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_ds.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="four_bit_ds.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="four_bit_ds.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="four_bit_ds.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="four_bit_ds.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="four_bit_ds.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="four_bit_ds.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_ds.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="four_bit_ds.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_ds.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="four_bit_ds.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="four_bit_ds.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="four_bit_ds.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="four_bit_ds.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="four_bit_ds.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="four_bit_ds.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_ds.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_ds_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_ds_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_ds_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_ds_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="four_bit_ds_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_ds_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_ds_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="four_bit_ds_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="four_bit_ds_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_ds_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="four_bit_ds_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="four_bit_ds_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="four_bit_ds_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_ds_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="selector_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="selector_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="selector_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="selector_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1602302857" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1602302857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
    </transform>
    <transform xil_pn:end_ts="1602302857" xil_pn:in_ck="7997861718583434958" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1602302857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_bit_ds.v"/>
      <outfile xil_pn:name="selector_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1602302857" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8651685443284339885" xil_pn:start_ts="1602302857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602302857" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="946337172021776185" xil_pn:start_ts="1602302857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602302857" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2382423275372212275" xil_pn:start_ts="1602302857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602302857" xil_pn:in_ck="7997861718583434958" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1602302857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_bit_ds.v"/>
      <outfile xil_pn:name="selector_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1602302860" xil_pn:in_ck="7997861718583434958" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7720640538433259910" xil_pn:start_ts="1602302857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="selector_tb_beh.prj"/>
      <outfile xil_pn:name="selector_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1602302860" xil_pn:in_ck="-7977518546788548251" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4358253852199560227" xil_pn:start_ts="1602302860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="selector_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1602302974" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1602302974">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1602302974" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-961066880918567405" xil_pn:start_ts="1602302974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602302974" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2382423275372212275" xil_pn:start_ts="1602302974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602302974" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1602302974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602302974" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="51505932503944327" xil_pn:start_ts="1602302974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602303059" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6505532495323698189" xil_pn:start_ts="1602303059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602303059" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9155776984803738173" xil_pn:start_ts="1602303059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602303072" xil_pn:in_ck="-8547912812683240236" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5042134702072839633" xil_pn:start_ts="1602303059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="four_bit_ds.lso"/>
      <outfile xil_pn:name="four_bit_ds.ngc"/>
      <outfile xil_pn:name="four_bit_ds.ngr"/>
      <outfile xil_pn:name="four_bit_ds.prj"/>
      <outfile xil_pn:name="four_bit_ds.stx"/>
      <outfile xil_pn:name="four_bit_ds.syr"/>
      <outfile xil_pn:name="four_bit_ds.xst"/>
      <outfile xil_pn:name="four_bit_ds_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1602303072" xil_pn:in_ck="6928704211274951356" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5825660992002294606" xil_pn:start_ts="1602303072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602303078" xil_pn:in_ck="1844043741963980146" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5392493551543581281" xil_pn:start_ts="1602303072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="four_bit_ds.bld"/>
      <outfile xil_pn:name="four_bit_ds.ngd"/>
      <outfile xil_pn:name="four_bit_ds_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1602303086" xil_pn:in_ck="7318047125051323219" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3453347932096072003" xil_pn:start_ts="1602303078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="four_bit_ds.pcf"/>
      <outfile xil_pn:name="four_bit_ds_map.map"/>
      <outfile xil_pn:name="four_bit_ds_map.mrp"/>
      <outfile xil_pn:name="four_bit_ds_map.ncd"/>
      <outfile xil_pn:name="four_bit_ds_map.ngm"/>
      <outfile xil_pn:name="four_bit_ds_map.xrpt"/>
      <outfile xil_pn:name="four_bit_ds_summary.xml"/>
      <outfile xil_pn:name="four_bit_ds_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1602303101" xil_pn:in_ck="-2006474668403443380" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="6836792358010065007" xil_pn:start_ts="1602303086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="four_bit_ds.ncd"/>
      <outfile xil_pn:name="four_bit_ds.pad"/>
      <outfile xil_pn:name="four_bit_ds.par"/>
      <outfile xil_pn:name="four_bit_ds.ptwx"/>
      <outfile xil_pn:name="four_bit_ds.unroutes"/>
      <outfile xil_pn:name="four_bit_ds.xpi"/>
      <outfile xil_pn:name="four_bit_ds_pad.csv"/>
      <outfile xil_pn:name="four_bit_ds_pad.txt"/>
      <outfile xil_pn:name="four_bit_ds_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1602303118" xil_pn:in_ck="6928704211274943731" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="7921605576690032156" xil_pn:start_ts="1602303106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="four_bit_ds.bgn"/>
      <outfile xil_pn:name="four_bit_ds.bit"/>
      <outfile xil_pn:name="four_bit_ds.drc"/>
      <outfile xil_pn:name="four_bit_ds.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1602303101" xil_pn:in_ck="4172619432194550607" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1602303095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="four_bit_ds.twr"/>
      <outfile xil_pn:name="four_bit_ds.twx"/>
    </transform>
  </transforms>

</generated_project>
