
+incdir+verilog/bench/
verilog/bench/tb_openMSP430.v
verilog/bench/ram.v
verilog/bench/msp_debug.v
verilog/bench/io_cell.v

+incdir+verilog/periph/
verilog/periph/omsp_gpio.v
verilog/periph/omsp_timerA.v
verilog/periph/template_periph_8b.v
verilog/periph/template_periph_16b.v

+incdir+verilog/core/
verilog/core/openMSP430_defines.v
verilog/core/openMSP430.v
verilog/core/omsp_frontend.v
verilog/core/omsp_execution_unit.v
verilog/core/omsp_register_file.v
verilog/core/omsp_alu.v
verilog/core/omsp_sfr.v
verilog/core/omsp_clock_module.v
verilog/core/omsp_mem_backbone.v
verilog/core/omsp_watchdog.v
verilog/core/omsp_dbg.v
verilog/core/omsp_dbg_uart.v
verilog/core/omsp_dbg_i2c.v
verilog/core/omsp_dbg_hwbrk.v
verilog/core/omsp_multiplier.v
verilog/core/omsp_sync_reset.v
verilog/core/omsp_sync_cell.v
verilog/core/omsp_scan_mux.v
verilog/core/omsp_and_gate.v
verilog/core/omsp_wakeup_cell.v
verilog/core/omsp_clock_gate.v
verilog/core/omsp_clock_mux.v
