

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_exp_and_bucket'
================================================================
* Date:           Sun Oct 12 09:48:07 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.674 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12305|    12305|  0.123 ms|  0.123 ms|  12305|  12305|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- exp_and_bucket  |    12303|    12303|        19|          3|          1|  4096|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 3, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.28>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 22 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%partial = alloca i32 1"   --->   Operation 23 'alloca' 'partial' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%partial_1 = alloca i32 1"   --->   Operation 24 'alloca' 'partial_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%partial_2 = alloca i32 1"   --->   Operation 25 'alloca' 'partial_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%partial_3 = alloca i32 1"   --->   Operation 26 'alloca' 'partial_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%partial_4 = alloca i32 1"   --->   Operation 27 'alloca' 'partial_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%partial_5 = alloca i32 1"   --->   Operation 28 'alloca' 'partial_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%partial_6 = alloca i32 1"   --->   Operation 29 'alloca' 'partial_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%partial_7 = alloca i32 1"   --->   Operation 30 'alloca' 'partial_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%partial_8 = alloca i32 1"   --->   Operation 31 'alloca' 'partial_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%partial_9 = alloca i32 1"   --->   Operation 32 'alloca' 'partial_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%partial_10 = alloca i32 1"   --->   Operation 33 'alloca' 'partial_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%partial_11 = alloca i32 1"   --->   Operation 34 'alloca' 'partial_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%partial_12 = alloca i32 1"   --->   Operation 35 'alloca' 'partial_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%partial_13 = alloca i32 1"   --->   Operation 36 'alloca' 'partial_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%partial_14 = alloca i32 1"   --->   Operation 37 'alloca' 'partial_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%partial_15 = alloca i32 1"   --->   Operation 38 'alloca' 'partial_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%partial_16 = alloca i32 1"   --->   Operation 39 'alloca' 'partial_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%partial_17 = alloca i32 1"   --->   Operation 40 'alloca' 'partial_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%partial_18 = alloca i32 1"   --->   Operation 41 'alloca' 'partial_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%partial_19 = alloca i32 1"   --->   Operation 42 'alloca' 'partial_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%partial_20 = alloca i32 1"   --->   Operation 43 'alloca' 'partial_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%partial_21 = alloca i32 1"   --->   Operation 44 'alloca' 'partial_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%partial_22 = alloca i32 1"   --->   Operation 45 'alloca' 'partial_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%partial_23 = alloca i32 1"   --->   Operation 46 'alloca' 'partial_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%partial_24 = alloca i32 1"   --->   Operation 47 'alloca' 'partial_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%partial_25 = alloca i32 1"   --->   Operation 48 'alloca' 'partial_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%partial_26 = alloca i32 1"   --->   Operation 49 'alloca' 'partial_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%partial_27 = alloca i32 1"   --->   Operation 50 'alloca' 'partial_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%partial_28 = alloca i32 1"   --->   Operation 51 'alloca' 'partial_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%partial_29 = alloca i32 1"   --->   Operation 52 'alloca' 'partial_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%partial_30 = alloca i32 1"   --->   Operation 53 'alloca' 'partial_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%partial_31 = alloca i32 1"   --->   Operation 54 'alloca' 'partial_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%max_val_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val_1_reload"   --->   Operation 63 'read' 'max_val_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_31"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_30"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_29"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_28"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_27"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_26"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_25"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_24"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_23"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_22"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_21"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_20"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_19"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_18"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_17"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_16"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_15"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_14"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_13"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_12"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_11"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_10"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_9"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_8"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_7"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_6"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_5"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_4"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_3"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_2"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial_1"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %partial"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %idx"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc78.7"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%i = load i16 %idx" [activation_accelerator.cpp:290]   --->   Operation 98 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %i, i32 15" [activation_accelerator.cpp:273]   --->   Operation 99 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 100 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %tmp_5, void %for.inc78.7.split, void %for.inc92.exitStub" [activation_accelerator.cpp:273]   --->   Operation 101 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i, i32 2, i32 14" [activation_accelerator.cpp:282]   --->   Operation 102 'partselect' 'lshr_ln1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i13 %lshr_ln1" [activation_accelerator.cpp:282]   --->   Operation 103 'zext' 'zext_ln282' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 104 'getelementptr' 'x_0_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (1.23ns)   --->   "%x_0_load = load i13 %x_0_addr" [activation_accelerator.cpp:282]   --->   Operation 105 'load' 'x_0_load' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 106 'getelementptr' 'x_1_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%x_1_load = load i13 %x_1_addr" [activation_accelerator.cpp:282]   --->   Operation 107 'load' 'x_1_load' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 108 'getelementptr' 'x_2_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:282]   --->   Operation 109 'load' 'x_2_load' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 110 'getelementptr' 'x_3_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (1.23ns)   --->   "%x_3_load = load i13 %x_3_addr" [activation_accelerator.cpp:282]   --->   Operation 111 'load' 'x_3_load' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln282 = or i13 %lshr_ln1, i13 1" [activation_accelerator.cpp:282]   --->   Operation 112 'or' 'or_ln282' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln282_1 = zext i13 %or_ln282" [activation_accelerator.cpp:282]   --->   Operation 113 'zext' 'zext_ln282_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%x_0_addr_2 = getelementptr i32 %x_0, i64 0, i64 %zext_ln282_1" [activation_accelerator.cpp:282]   --->   Operation 114 'getelementptr' 'x_0_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 115 [2/2] (1.23ns)   --->   "%x_0_load_2 = load i13 %x_0_addr_2" [activation_accelerator.cpp:282]   --->   Operation 115 'load' 'x_0_load_2' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%x_1_addr_2 = getelementptr i32 %x_1, i64 0, i64 %zext_ln282_1" [activation_accelerator.cpp:282]   --->   Operation 116 'getelementptr' 'x_1_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (1.23ns)   --->   "%x_1_load_2 = load i13 %x_1_addr_2" [activation_accelerator.cpp:282]   --->   Operation 117 'load' 'x_1_load_2' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%x_2_addr_2 = getelementptr i32 %x_2, i64 0, i64 %zext_ln282_1" [activation_accelerator.cpp:282]   --->   Operation 118 'getelementptr' 'x_2_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (1.23ns)   --->   "%x_2_load_2 = load i13 %x_2_addr_2" [activation_accelerator.cpp:282]   --->   Operation 119 'load' 'x_2_load_2' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%x_3_addr_2 = getelementptr i32 %x_3, i64 0, i64 %zext_ln282_1" [activation_accelerator.cpp:282]   --->   Operation 120 'getelementptr' 'x_3_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (1.23ns)   --->   "%x_3_load_2 = load i13 %x_3_addr_2" [activation_accelerator.cpp:282]   --->   Operation 121 'load' 'x_3_load_2' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 122 [1/1] (0.85ns)   --->   "%add_ln273 = add i16 %i, i16 8" [activation_accelerator.cpp:273]   --->   Operation 122 'add' 'add_ln273' <Predicate = (!tmp_5)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln273 = store i16 %add_ln273, i16 %idx" [activation_accelerator.cpp:273]   --->   Operation 123 'store' 'store_ln273' <Predicate = (!tmp_5)> <Delay = 0.42>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc78.7" [activation_accelerator.cpp:273]   --->   Operation 124 'br' 'br_ln273' <Predicate = (!tmp_5)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 125 [1/2] (1.23ns)   --->   "%x_0_load = load i13 %x_0_addr" [activation_accelerator.cpp:282]   --->   Operation 125 'load' 'x_0_load' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 126 [4/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 126 'fsub' 'x_assign' <Predicate = (!tmp_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/2] (1.23ns)   --->   "%x_1_load = load i13 %x_1_addr" [activation_accelerator.cpp:282]   --->   Operation 127 'load' 'x_1_load' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 128 [4/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_1_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 128 'fsub' 'x_assign_1' <Predicate = (!tmp_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:282]   --->   Operation 129 'load' 'x_2_load' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 130 [4/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_2_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 130 'fsub' 'x_assign_2' <Predicate = (!tmp_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/2] (1.23ns)   --->   "%x_3_load = load i13 %x_3_addr" [activation_accelerator.cpp:282]   --->   Operation 131 'load' 'x_3_load' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 132 [4/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_3_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 132 'fsub' 'x_assign_3' <Predicate = (!tmp_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/2] (1.23ns)   --->   "%x_0_load_2 = load i13 %x_0_addr_2" [activation_accelerator.cpp:282]   --->   Operation 133 'load' 'x_0_load_2' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 134 [4/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_0_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 134 'fsub' 'x_assign_4' <Predicate = (!tmp_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%x_1_load_2 = load i13 %x_1_addr_2" [activation_accelerator.cpp:282]   --->   Operation 135 'load' 'x_1_load_2' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%x_2_load_2 = load i13 %x_2_addr_2" [activation_accelerator.cpp:282]   --->   Operation 136 'load' 'x_2_load_2' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%x_3_load_2 = load i13 %x_3_addr_2" [activation_accelerator.cpp:282]   --->   Operation 137 'load' 'x_3_load_2' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 138 [3/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 138 'fsub' 'x_assign' <Predicate = (!tmp_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [3/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_1_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 139 'fsub' 'x_assign_1' <Predicate = (!tmp_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [3/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_2_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 140 'fsub' 'x_assign_2' <Predicate = (!tmp_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [3/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_3_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 141 'fsub' 'x_assign_3' <Predicate = (!tmp_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [3/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_0_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 142 'fsub' 'x_assign_4' <Predicate = (!tmp_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [4/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_1_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 143 'fsub' 'x_assign_5' <Predicate = (!tmp_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [4/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_2_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 144 'fsub' 'x_assign_6' <Predicate = (!tmp_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [4/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_3_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 145 'fsub' 'x_assign_7' <Predicate = (!tmp_5)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 146 [2/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 146 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [2/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_1_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 147 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [2/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_2_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 148 'fsub' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [2/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_3_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 149 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [2/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_0_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 150 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [3/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_1_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 151 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [3/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_2_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 152 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [3/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_3_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 153 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 154 [1/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 154 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_1_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 155 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_2_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 156 'fsub' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_3_load, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 157 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_0_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 158 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [2/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_1_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 159 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [2/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_2_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 160 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [2/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_3_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 161 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 162 [8/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 162 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 163 [8/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 163 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 164 [8/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 164 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 165 [1/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_1_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 165 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_2_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 166 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_3_load_2, i32 %max_val_1_reload_read" [activation_accelerator.cpp:282]   --->   Operation 167 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 168 [7/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 168 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 169 [7/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 169 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 170 [7/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 170 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 171 [8/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 171 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 172 [8/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 172 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 173 [8/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 173 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 174 [6/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 174 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 175 [6/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 175 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 176 [6/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 176 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 177 [7/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 177 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 178 [7/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 178 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 179 [7/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 179 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 180 [8/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 180 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 181 [8/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 181 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 182 [5/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 182 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 183 [5/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 183 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 184 [5/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 184 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 185 [6/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 185 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 186 [6/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 186 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 187 [6/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 187 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 188 [7/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 188 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 189 [7/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 189 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 190 [4/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 190 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 191 [4/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 191 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 192 [4/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 192 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 193 [5/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 193 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 194 [5/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 194 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 195 [5/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 195 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 196 [6/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 196 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 197 [6/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 197 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.91>
ST_11 : Operation 198 [3/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 198 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 199 [3/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 199 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 200 [3/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 200 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 201 [4/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 201 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 202 [4/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 202 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 203 [4/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 203 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 204 [5/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 204 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 205 [5/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 205 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 206 [2/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 206 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 207 [2/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 207 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 208 [2/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 208 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 209 [3/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 209 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 210 [3/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 210 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 211 [3/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 211 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 212 [4/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 212 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 213 [4/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 213 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.15>
ST_13 : Operation 214 [1/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 214 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i, i32 3, i32 14" [activation_accelerator.cpp:284]   --->   Operation 215 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i12 %lshr_ln2" [activation_accelerator.cpp:284]   --->   Operation 216 'zext' 'zext_ln284' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %zext_ln284" [activation_accelerator.cpp:284]   --->   Operation 217 'getelementptr' 'exp_x_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (1.23ns)   --->   "%store_ln284 = store i32 %ex, i12 %exp_x_addr" [activation_accelerator.cpp:284]   --->   Operation 218 'store' 'store_ln284' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 219 [1/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 219 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%exp_x_1_addr = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln284" [activation_accelerator.cpp:284]   --->   Operation 220 'getelementptr' 'exp_x_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (1.23ns)   --->   "%store_ln284 = store i32 %ex_1, i12 %exp_x_1_addr" [activation_accelerator.cpp:284]   --->   Operation 221 'store' 'store_ln284' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 222 [1/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 222 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%exp_x_2_addr = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln284" [activation_accelerator.cpp:284]   --->   Operation 223 'getelementptr' 'exp_x_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (1.23ns)   --->   "%store_ln284 = store i32 %ex_2, i12 %exp_x_2_addr" [activation_accelerator.cpp:284]   --->   Operation 224 'store' 'store_ln284' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 225 [2/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 225 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 226 [2/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 226 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 227 [2/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 227 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 228 [3/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 228 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 229 [3/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 229 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln290 = trunc i16 %i" [activation_accelerator.cpp:290]   --->   Operation 230 'trunc' 'trunc_ln290' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.44ns)   --->   "%switch_ln290 = switch i5 %trunc_ln290, void %arrayidx75.case.24, i5 0, void %for.inc78.7.split.arrayidx75.exit_crit_edge41, i5 8, void %arrayidx75.case.8, i5 16, void %for.inc78.7.split.arrayidx75.exit_crit_edge" [activation_accelerator.cpp:290]   --->   Operation 231 'switch' 'switch_ln290' <Predicate = true> <Delay = 0.44>

State 14 <SV = 13> <Delay = 6.15>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%partial_load_1 = load i32 %partial" [activation_accelerator.cpp:290]   --->   Operation 232 'load' 'partial_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%partial_8_load_1 = load i32 %partial_8" [activation_accelerator.cpp:290]   --->   Operation 233 'load' 'partial_8_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%partial_16_load_1 = load i32 %partial_16" [activation_accelerator.cpp:290]   --->   Operation 234 'load' 'partial_16_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%partial_24_load_1 = load i32 %partial_24" [activation_accelerator.cpp:290]   --->   Operation 235 'load' 'partial_24_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 236 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%exp_x_3_addr = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln284" [activation_accelerator.cpp:284]   --->   Operation 237 'getelementptr' 'exp_x_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (1.23ns)   --->   "%store_ln284 = store i32 %ex_3, i12 %exp_x_3_addr" [activation_accelerator.cpp:284]   --->   Operation 238 'store' 'store_ln284' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 239 [1/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 239 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%exp_x_4_addr = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln284" [activation_accelerator.cpp:284]   --->   Operation 240 'getelementptr' 'exp_x_4_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (1.23ns)   --->   "%store_ln284 = store i32 %ex_4, i12 %exp_x_4_addr" [activation_accelerator.cpp:284]   --->   Operation 241 'store' 'store_ln284' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 242 [1/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 242 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%exp_x_5_addr = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln284" [activation_accelerator.cpp:284]   --->   Operation 243 'getelementptr' 'exp_x_5_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (1.23ns)   --->   "%store_ln284 = store i32 %ex_5, i12 %exp_x_5_addr" [activation_accelerator.cpp:284]   --->   Operation 244 'store' 'store_ln284' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 245 [2/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 245 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 246 [2/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 246 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 247 [1/1] (0.87ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %partial_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_8_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_16_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_24_load_1, i5 %trunc_ln290" [activation_accelerator.cpp:290]   --->   Operation 247 'mux' 'tmp' <Predicate = true> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [4/4] (4.89ns)   --->   "%partial_32 = fadd i32 %tmp, i32 %ex" [activation_accelerator.cpp:290]   --->   Operation 248 'fadd' 'partial_32' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.37>
ST_15 : Operation 249 [1/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 249 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%exp_x_6_addr = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln284" [activation_accelerator.cpp:284]   --->   Operation 250 'getelementptr' 'exp_x_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (1.23ns)   --->   "%store_ln284 = store i32 %ex_6, i12 %exp_x_6_addr" [activation_accelerator.cpp:284]   --->   Operation 251 'store' 'store_ln284' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 252 [1/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 252 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%exp_x_7_addr = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln284" [activation_accelerator.cpp:284]   --->   Operation 253 'getelementptr' 'exp_x_7_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (1.23ns)   --->   "%store_ln284 = store i32 %ex_7, i12 %exp_x_7_addr" [activation_accelerator.cpp:284]   --->   Operation 254 'store' 'store_ln284' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 255 [3/4] (4.89ns)   --->   "%partial_32 = fadd i32 %tmp, i32 %ex" [activation_accelerator.cpp:290]   --->   Operation 255 'fadd' 'partial_32' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%partial_1_load_1 = load i32 %partial_1" [activation_accelerator.cpp:290]   --->   Operation 256 'load' 'partial_1_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%partial_9_load_1 = load i32 %partial_9" [activation_accelerator.cpp:290]   --->   Operation 257 'load' 'partial_9_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%partial_17_load_1 = load i32 %partial_17" [activation_accelerator.cpp:290]   --->   Operation 258 'load' 'partial_17_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%partial_25_load_1 = load i32 %partial_25" [activation_accelerator.cpp:290]   --->   Operation 259 'load' 'partial_25_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%or_ln290 = or i5 %trunc_ln290, i5 1" [activation_accelerator.cpp:290]   --->   Operation 260 'or' 'or_ln290' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.90ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.26f32.i5, i32 <undef>, i32 %partial_1_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_9_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_17_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_25_load_1, i5 %or_ln290" [activation_accelerator.cpp:290]   --->   Operation 261 'mux' 'tmp_8' <Predicate = true> <Delay = 0.90> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [4/4] (6.43ns)   --->   "%partial_33 = fadd i32 %tmp_8, i32 %ex_1" [activation_accelerator.cpp:290]   --->   Operation 262 'fadd' 'partial_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 263 [1/1] (0.44ns)   --->   "%switch_ln290 = switch i5 %or_ln290, void %arrayidx75.1.case.25, i5 1, void %arrayidx75.exit.arrayidx75.1.exit_crit_edge39, i5 9, void %arrayidx75.1.case.9, i5 17, void %arrayidx75.exit.arrayidx75.1.exit_crit_edge" [activation_accelerator.cpp:290]   --->   Operation 263 'switch' 'switch_ln290' <Predicate = true> <Delay = 0.44>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%partial_2_load_1 = load i32 %partial_2" [activation_accelerator.cpp:290]   --->   Operation 264 'load' 'partial_2_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%partial_10_load_1 = load i32 %partial_10" [activation_accelerator.cpp:290]   --->   Operation 265 'load' 'partial_10_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%partial_18_load_1 = load i32 %partial_18" [activation_accelerator.cpp:290]   --->   Operation 266 'load' 'partial_18_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%partial_26_load_1 = load i32 %partial_26" [activation_accelerator.cpp:290]   --->   Operation 267 'load' 'partial_26_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%or_ln290_1 = or i5 %trunc_ln290, i5 2" [activation_accelerator.cpp:290]   --->   Operation 268 'or' 'or_ln290_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.93ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.27f32.i5, i32 <undef>, i32 <undef>, i32 %partial_2_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_10_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_18_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_26_load_1, i5 %or_ln290_1" [activation_accelerator.cpp:290]   --->   Operation 269 'mux' 'tmp_9' <Predicate = true> <Delay = 0.93> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [4/4] (6.43ns)   --->   "%partial_34 = fadd i32 %tmp_9, i32 %ex_2" [activation_accelerator.cpp:290]   --->   Operation 270 'fadd' 'partial_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 271 [1/1] (0.44ns)   --->   "%switch_ln290 = switch i5 %or_ln290_1, void %arrayidx75.2.case.26, i5 2, void %arrayidx75.1.exit.arrayidx75.2.exit_crit_edge37, i5 10, void %arrayidx75.2.case.10, i5 18, void %arrayidx75.1.exit.arrayidx75.2.exit_crit_edge" [activation_accelerator.cpp:290]   --->   Operation 271 'switch' 'switch_ln290' <Predicate = true> <Delay = 0.44>

State 16 <SV = 15> <Delay = 7.42>
ST_16 : Operation 272 [2/4] (4.89ns)   --->   "%partial_32 = fadd i32 %tmp, i32 %ex" [activation_accelerator.cpp:290]   --->   Operation 272 'fadd' 'partial_32' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [3/4] (6.43ns)   --->   "%partial_33 = fadd i32 %tmp_8, i32 %ex_1" [activation_accelerator.cpp:290]   --->   Operation 273 'fadd' 'partial_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [3/4] (6.43ns)   --->   "%partial_34 = fadd i32 %tmp_9, i32 %ex_2" [activation_accelerator.cpp:290]   --->   Operation 274 'fadd' 'partial_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%partial_3_load_1 = load i32 %partial_3" [activation_accelerator.cpp:290]   --->   Operation 275 'load' 'partial_3_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%partial_11_load_1 = load i32 %partial_11" [activation_accelerator.cpp:290]   --->   Operation 276 'load' 'partial_11_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%partial_19_load_1 = load i32 %partial_19" [activation_accelerator.cpp:290]   --->   Operation 277 'load' 'partial_19_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%partial_27_load_1 = load i32 %partial_27" [activation_accelerator.cpp:290]   --->   Operation 278 'load' 'partial_27_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%or_ln290_2 = or i5 %trunc_ln290, i5 3" [activation_accelerator.cpp:290]   --->   Operation 279 'or' 'or_ln290_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (0.96ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.28f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_3_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_11_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_19_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_27_load_1, i5 %or_ln290_2" [activation_accelerator.cpp:290]   --->   Operation 280 'mux' 'tmp_s' <Predicate = true> <Delay = 0.96> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [4/4] (6.43ns)   --->   "%partial_35 = fadd i32 %tmp_s, i32 %ex_3" [activation_accelerator.cpp:290]   --->   Operation 281 'fadd' 'partial_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 282 [1/1] (0.44ns)   --->   "%switch_ln290 = switch i5 %or_ln290_2, void %arrayidx75.3.case.27, i5 3, void %arrayidx75.2.exit.arrayidx75.3.exit_crit_edge35, i5 11, void %arrayidx75.3.case.11, i5 19, void %arrayidx75.2.exit.arrayidx75.3.exit_crit_edge" [activation_accelerator.cpp:290]   --->   Operation 282 'switch' 'switch_ln290' <Predicate = true> <Delay = 0.44>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%partial_4_load_1 = load i32 %partial_4" [activation_accelerator.cpp:290]   --->   Operation 283 'load' 'partial_4_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%partial_12_load_1 = load i32 %partial_12" [activation_accelerator.cpp:290]   --->   Operation 284 'load' 'partial_12_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%partial_20_load_1 = load i32 %partial_20" [activation_accelerator.cpp:290]   --->   Operation 285 'load' 'partial_20_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%partial_28_load_1 = load i32 %partial_28" [activation_accelerator.cpp:290]   --->   Operation 286 'load' 'partial_28_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%or_ln290_3 = or i5 %trunc_ln290, i5 4" [activation_accelerator.cpp:290]   --->   Operation 287 'or' 'or_ln290_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (0.98ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.29f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_4_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_12_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_20_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_28_load_1, i5 %or_ln290_3" [activation_accelerator.cpp:290]   --->   Operation 288 'mux' 'tmp_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [4/4] (6.43ns)   --->   "%partial_36 = fadd i32 %tmp_1, i32 %ex_4" [activation_accelerator.cpp:290]   --->   Operation 289 'fadd' 'partial_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 290 [1/1] (0.44ns)   --->   "%switch_ln290 = switch i5 %or_ln290_3, void %arrayidx75.4.case.28, i5 4, void %arrayidx75.3.exit.arrayidx75.4.exit_crit_edge33, i5 12, void %arrayidx75.4.case.12, i5 20, void %arrayidx75.3.exit.arrayidx75.4.exit_crit_edge" [activation_accelerator.cpp:290]   --->   Operation 290 'switch' 'switch_ln290' <Predicate = true> <Delay = 0.44>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%partial_5_load_1 = load i32 %partial_5" [activation_accelerator.cpp:290]   --->   Operation 291 'load' 'partial_5_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%partial_13_load_1 = load i32 %partial_13" [activation_accelerator.cpp:290]   --->   Operation 292 'load' 'partial_13_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%partial_21_load_1 = load i32 %partial_21" [activation_accelerator.cpp:290]   --->   Operation 293 'load' 'partial_21_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%partial_29_load_1 = load i32 %partial_29" [activation_accelerator.cpp:290]   --->   Operation 294 'load' 'partial_29_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln290_4 = or i5 %trunc_ln290, i5 5" [activation_accelerator.cpp:290]   --->   Operation 295 'or' 'or_ln290_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.88ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.30f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_5_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_13_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_21_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_29_load_1, i5 %or_ln290_4" [activation_accelerator.cpp:290]   --->   Operation 296 'mux' 'tmp_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 297 [4/4] (6.43ns)   --->   "%partial_37 = fadd i32 %tmp_2, i32 %ex_5" [activation_accelerator.cpp:290]   --->   Operation 297 'fadd' 'partial_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 298 [1/1] (0.44ns)   --->   "%switch_ln290 = switch i5 %or_ln290_4, void %arrayidx75.5.case.29, i5 5, void %arrayidx75.4.exit.arrayidx75.5.exit_crit_edge31, i5 13, void %arrayidx75.5.case.13, i5 21, void %arrayidx75.4.exit.arrayidx75.5.exit_crit_edge" [activation_accelerator.cpp:290]   --->   Operation 298 'switch' 'switch_ln290' <Predicate = true> <Delay = 0.44>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%partial_6_load_1 = load i32 %partial_6" [activation_accelerator.cpp:290]   --->   Operation 299 'load' 'partial_6_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%partial_14_load_1 = load i32 %partial_14" [activation_accelerator.cpp:290]   --->   Operation 300 'load' 'partial_14_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%partial_22_load_1 = load i32 %partial_22" [activation_accelerator.cpp:290]   --->   Operation 301 'load' 'partial_22_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%partial_30_load_1 = load i32 %partial_30" [activation_accelerator.cpp:290]   --->   Operation 302 'load' 'partial_30_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln290_5 = or i5 %trunc_ln290, i5 6" [activation_accelerator.cpp:290]   --->   Operation 303 'or' 'or_ln290_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 304 [1/1] (0.78ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.31f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_6_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_14_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_22_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_30_load_1, i5 %or_ln290_5" [activation_accelerator.cpp:290]   --->   Operation 304 'mux' 'tmp_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 305 [4/4] (6.43ns)   --->   "%partial_38 = fadd i32 %tmp_3, i32 %ex_6" [activation_accelerator.cpp:290]   --->   Operation 305 'fadd' 'partial_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [1/1] (0.44ns)   --->   "%switch_ln290 = switch i5 %or_ln290_5, void %arrayidx75.6.case.30, i5 6, void %arrayidx75.5.exit.arrayidx75.6.exit_crit_edge29, i5 14, void %arrayidx75.6.case.14, i5 22, void %arrayidx75.5.exit.arrayidx75.6.exit_crit_edge" [activation_accelerator.cpp:290]   --->   Operation 306 'switch' 'switch_ln290' <Predicate = true> <Delay = 0.44>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%partial_7_load_1 = load i32 %partial_7" [activation_accelerator.cpp:290]   --->   Operation 307 'load' 'partial_7_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "%partial_15_load_1 = load i32 %partial_15" [activation_accelerator.cpp:290]   --->   Operation 308 'load' 'partial_15_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%partial_23_load_1 = load i32 %partial_23" [activation_accelerator.cpp:290]   --->   Operation 309 'load' 'partial_23_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%partial_31_load_1 = load i32 %partial_31" [activation_accelerator.cpp:290]   --->   Operation 310 'load' 'partial_31_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%or_ln290_6 = or i5 %trunc_ln290, i5 7" [activation_accelerator.cpp:290]   --->   Operation 311 'or' 'or_ln290_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (0.78ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_7_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_15_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_23_load_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %partial_31_load_1, i5 %or_ln290_6" [activation_accelerator.cpp:290]   --->   Operation 312 'mux' 'tmp_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 313 [4/4] (6.43ns)   --->   "%partial_39 = fadd i32 %tmp_4, i32 %ex_7" [activation_accelerator.cpp:290]   --->   Operation 313 'fadd' 'partial_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 314 [1/1] (0.44ns)   --->   "%switch_ln290 = switch i5 %or_ln290_6, void %arrayidx75.7.case.31, i5 7, void %arrayidx75.6.exit.arrayidx75.7.exit_crit_edge27, i5 15, void %arrayidx75.7.case.15, i5 23, void %arrayidx75.6.exit.arrayidx75.7.exit_crit_edge" [activation_accelerator.cpp:290]   --->   Operation 314 'switch' 'switch_ln290' <Predicate = true> <Delay = 0.44>
ST_16 : Operation 401 [1/1] (0.00ns)   --->   "%partial_load = load i32 %partial"   --->   Operation 401 'load' 'partial_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 402 [1/1] (0.00ns)   --->   "%partial_1_load = load i32 %partial_1"   --->   Operation 402 'load' 'partial_1_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 403 [1/1] (0.00ns)   --->   "%partial_2_load = load i32 %partial_2"   --->   Operation 403 'load' 'partial_2_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%partial_3_load = load i32 %partial_3"   --->   Operation 404 'load' 'partial_3_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 405 [1/1] (0.00ns)   --->   "%partial_4_load = load i32 %partial_4"   --->   Operation 405 'load' 'partial_4_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%partial_5_load = load i32 %partial_5"   --->   Operation 406 'load' 'partial_5_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%partial_6_load = load i32 %partial_6"   --->   Operation 407 'load' 'partial_6_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%partial_7_load = load i32 %partial_7"   --->   Operation 408 'load' 'partial_7_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%partial_8_load = load i32 %partial_8"   --->   Operation 409 'load' 'partial_8_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (0.00ns)   --->   "%partial_9_load = load i32 %partial_9"   --->   Operation 410 'load' 'partial_9_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 411 [1/1] (0.00ns)   --->   "%partial_10_load = load i32 %partial_10"   --->   Operation 411 'load' 'partial_10_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "%partial_11_load = load i32 %partial_11"   --->   Operation 412 'load' 'partial_11_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%partial_12_load = load i32 %partial_12"   --->   Operation 413 'load' 'partial_12_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 414 [1/1] (0.00ns)   --->   "%partial_13_load = load i32 %partial_13"   --->   Operation 414 'load' 'partial_13_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 415 [1/1] (0.00ns)   --->   "%partial_14_load = load i32 %partial_14"   --->   Operation 415 'load' 'partial_14_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 416 [1/1] (0.00ns)   --->   "%partial_15_load = load i32 %partial_15"   --->   Operation 416 'load' 'partial_15_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%partial_16_load = load i32 %partial_16"   --->   Operation 417 'load' 'partial_16_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 418 [1/1] (0.00ns)   --->   "%partial_17_load = load i32 %partial_17"   --->   Operation 418 'load' 'partial_17_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (0.00ns)   --->   "%partial_18_load = load i32 %partial_18"   --->   Operation 419 'load' 'partial_18_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 420 [1/1] (0.00ns)   --->   "%partial_19_load = load i32 %partial_19"   --->   Operation 420 'load' 'partial_19_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 421 [1/1] (0.00ns)   --->   "%partial_20_load = load i32 %partial_20"   --->   Operation 421 'load' 'partial_20_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 422 [1/1] (0.00ns)   --->   "%partial_21_load = load i32 %partial_21"   --->   Operation 422 'load' 'partial_21_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 423 [1/1] (0.00ns)   --->   "%partial_22_load = load i32 %partial_22"   --->   Operation 423 'load' 'partial_22_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 424 [1/1] (0.00ns)   --->   "%partial_23_load = load i32 %partial_23"   --->   Operation 424 'load' 'partial_23_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 425 [1/1] (0.00ns)   --->   "%partial_24_load = load i32 %partial_24"   --->   Operation 425 'load' 'partial_24_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 426 [1/1] (0.00ns)   --->   "%partial_25_load = load i32 %partial_25"   --->   Operation 426 'load' 'partial_25_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 427 [1/1] (0.00ns)   --->   "%partial_26_load = load i32 %partial_26"   --->   Operation 427 'load' 'partial_26_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 428 [1/1] (0.00ns)   --->   "%partial_27_load = load i32 %partial_27"   --->   Operation 428 'load' 'partial_27_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 429 [1/1] (0.00ns)   --->   "%partial_28_load = load i32 %partial_28"   --->   Operation 429 'load' 'partial_28_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 430 [1/1] (0.00ns)   --->   "%partial_29_load = load i32 %partial_29"   --->   Operation 430 'load' 'partial_29_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 431 [1/1] (0.00ns)   --->   "%partial_30_load = load i32 %partial_30"   --->   Operation 431 'load' 'partial_30_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 432 [1/1] (0.00ns)   --->   "%partial_31_load = load i32 %partial_31"   --->   Operation 432 'load' 'partial_31_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 433 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_31_out, i32 %partial_31_load"   --->   Operation 433 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 434 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_30_out, i32 %partial_30_load"   --->   Operation 434 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 435 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_29_out, i32 %partial_29_load"   --->   Operation 435 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 436 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_28_out, i32 %partial_28_load"   --->   Operation 436 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 437 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_27_out, i32 %partial_27_load"   --->   Operation 437 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 438 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_26_out, i32 %partial_26_load"   --->   Operation 438 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 439 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_25_out, i32 %partial_25_load"   --->   Operation 439 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 440 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_24_out, i32 %partial_24_load"   --->   Operation 440 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 441 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_23_out, i32 %partial_23_load"   --->   Operation 441 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 442 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_22_out, i32 %partial_22_load"   --->   Operation 442 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 443 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_21_out, i32 %partial_21_load"   --->   Operation 443 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 444 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_20_out, i32 %partial_20_load"   --->   Operation 444 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 445 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_19_out, i32 %partial_19_load"   --->   Operation 445 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 446 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_18_out, i32 %partial_18_load"   --->   Operation 446 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 447 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_17_out, i32 %partial_17_load"   --->   Operation 447 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 448 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_16_out, i32 %partial_16_load"   --->   Operation 448 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 449 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_15_out, i32 %partial_15_load"   --->   Operation 449 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 450 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_14_out, i32 %partial_14_load"   --->   Operation 450 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 451 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_13_out, i32 %partial_13_load"   --->   Operation 451 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 452 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_12_out, i32 %partial_12_load"   --->   Operation 452 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 453 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_11_out, i32 %partial_11_load"   --->   Operation 453 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 454 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_10_out, i32 %partial_10_load"   --->   Operation 454 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 455 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_9_out, i32 %partial_9_load"   --->   Operation 455 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 456 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_8_out, i32 %partial_8_load"   --->   Operation 456 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 457 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_7_out, i32 %partial_7_load"   --->   Operation 457 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 458 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_6_out, i32 %partial_6_load"   --->   Operation 458 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 459 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_5_out, i32 %partial_5_load"   --->   Operation 459 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 460 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_4_out, i32 %partial_4_load"   --->   Operation 460 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 461 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_3_out, i32 %partial_3_load"   --->   Operation 461 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 462 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_2_out, i32 %partial_2_load"   --->   Operation 462 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 463 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_1_out, i32 %partial_1_load"   --->   Operation 463 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 464 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_out, i32 %partial_load"   --->   Operation 464 'write' 'write_ln0' <Predicate = (tmp_5)> <Delay = 0.00>
ST_16 : Operation 465 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 465 'ret' 'ret_ln0' <Predicate = (tmp_5)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%specpipeline_ln274 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [activation_accelerator.cpp:274]   --->   Operation 315 'specpipeline' 'specpipeline_ln274' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%specloopname_ln264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [activation_accelerator.cpp:264]   --->   Operation 316 'specloopname' 'specloopname_ln264' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 317 [1/4] (4.89ns)   --->   "%partial_32 = fadd i32 %tmp, i32 %ex" [activation_accelerator.cpp:290]   --->   Operation 317 'fadd' 'partial_32' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 318 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_32, i32 %partial_16" [activation_accelerator.cpp:290]   --->   Operation 318 'store' 'store_ln290' <Predicate = (trunc_ln290 == 16)> <Delay = 0.42>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.exit" [activation_accelerator.cpp:290]   --->   Operation 319 'br' 'br_ln290' <Predicate = (trunc_ln290 == 16)> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_32, i32 %partial_8" [activation_accelerator.cpp:290]   --->   Operation 320 'store' 'store_ln290' <Predicate = (trunc_ln290 == 8)> <Delay = 0.42>
ST_17 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.exit" [activation_accelerator.cpp:290]   --->   Operation 321 'br' 'br_ln290' <Predicate = (trunc_ln290 == 8)> <Delay = 0.00>
ST_17 : Operation 322 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_32, i32 %partial" [activation_accelerator.cpp:290]   --->   Operation 322 'store' 'store_ln290' <Predicate = (trunc_ln290 == 0)> <Delay = 0.42>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.exit" [activation_accelerator.cpp:290]   --->   Operation 323 'br' 'br_ln290' <Predicate = (trunc_ln290 == 0)> <Delay = 0.00>
ST_17 : Operation 324 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_32, i32 %partial_24" [activation_accelerator.cpp:290]   --->   Operation 324 'store' 'store_ln290' <Predicate = (trunc_ln290 != 0 & trunc_ln290 != 8 & trunc_ln290 != 16)> <Delay = 0.42>
ST_17 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.exit" [activation_accelerator.cpp:290]   --->   Operation 325 'br' 'br_ln290' <Predicate = (trunc_ln290 != 0 & trunc_ln290 != 8 & trunc_ln290 != 16)> <Delay = 0.00>
ST_17 : Operation 326 [2/4] (6.43ns)   --->   "%partial_33 = fadd i32 %tmp_8, i32 %ex_1" [activation_accelerator.cpp:290]   --->   Operation 326 'fadd' 'partial_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 327 [2/4] (6.43ns)   --->   "%partial_34 = fadd i32 %tmp_9, i32 %ex_2" [activation_accelerator.cpp:290]   --->   Operation 327 'fadd' 'partial_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 328 [3/4] (6.43ns)   --->   "%partial_35 = fadd i32 %tmp_s, i32 %ex_3" [activation_accelerator.cpp:290]   --->   Operation 328 'fadd' 'partial_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 329 [3/4] (6.43ns)   --->   "%partial_36 = fadd i32 %tmp_1, i32 %ex_4" [activation_accelerator.cpp:290]   --->   Operation 329 'fadd' 'partial_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 330 [3/4] (6.43ns)   --->   "%partial_37 = fadd i32 %tmp_2, i32 %ex_5" [activation_accelerator.cpp:290]   --->   Operation 330 'fadd' 'partial_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 331 [3/4] (6.43ns)   --->   "%partial_38 = fadd i32 %tmp_3, i32 %ex_6" [activation_accelerator.cpp:290]   --->   Operation 331 'fadd' 'partial_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 332 [3/4] (6.43ns)   --->   "%partial_39 = fadd i32 %tmp_4, i32 %ex_7" [activation_accelerator.cpp:290]   --->   Operation 332 'fadd' 'partial_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.86>
ST_18 : Operation 333 [1/4] (6.43ns)   --->   "%partial_33 = fadd i32 %tmp_8, i32 %ex_1" [activation_accelerator.cpp:290]   --->   Operation 333 'fadd' 'partial_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 334 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_33, i32 %partial_17" [activation_accelerator.cpp:290]   --->   Operation 334 'store' 'store_ln290' <Predicate = (or_ln290 == 17)> <Delay = 0.42>
ST_18 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.1.exit" [activation_accelerator.cpp:290]   --->   Operation 335 'br' 'br_ln290' <Predicate = (or_ln290 == 17)> <Delay = 0.00>
ST_18 : Operation 336 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_33, i32 %partial_9" [activation_accelerator.cpp:290]   --->   Operation 336 'store' 'store_ln290' <Predicate = (or_ln290 == 9)> <Delay = 0.42>
ST_18 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.1.exit" [activation_accelerator.cpp:290]   --->   Operation 337 'br' 'br_ln290' <Predicate = (or_ln290 == 9)> <Delay = 0.00>
ST_18 : Operation 338 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_33, i32 %partial_1" [activation_accelerator.cpp:290]   --->   Operation 338 'store' 'store_ln290' <Predicate = (or_ln290 == 1)> <Delay = 0.42>
ST_18 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.1.exit" [activation_accelerator.cpp:290]   --->   Operation 339 'br' 'br_ln290' <Predicate = (or_ln290 == 1)> <Delay = 0.00>
ST_18 : Operation 340 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_33, i32 %partial_25" [activation_accelerator.cpp:290]   --->   Operation 340 'store' 'store_ln290' <Predicate = (or_ln290 != 1 & or_ln290 != 9 & or_ln290 != 17)> <Delay = 0.42>
ST_18 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.1.exit" [activation_accelerator.cpp:290]   --->   Operation 341 'br' 'br_ln290' <Predicate = (or_ln290 != 1 & or_ln290 != 9 & or_ln290 != 17)> <Delay = 0.00>
ST_18 : Operation 342 [1/4] (6.43ns)   --->   "%partial_34 = fadd i32 %tmp_9, i32 %ex_2" [activation_accelerator.cpp:290]   --->   Operation 342 'fadd' 'partial_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 343 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_34, i32 %partial_18" [activation_accelerator.cpp:290]   --->   Operation 343 'store' 'store_ln290' <Predicate = (or_ln290_1 == 18)> <Delay = 0.42>
ST_18 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.2.exit" [activation_accelerator.cpp:290]   --->   Operation 344 'br' 'br_ln290' <Predicate = (or_ln290_1 == 18)> <Delay = 0.00>
ST_18 : Operation 345 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_34, i32 %partial_10" [activation_accelerator.cpp:290]   --->   Operation 345 'store' 'store_ln290' <Predicate = (or_ln290_1 == 10)> <Delay = 0.42>
ST_18 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.2.exit" [activation_accelerator.cpp:290]   --->   Operation 346 'br' 'br_ln290' <Predicate = (or_ln290_1 == 10)> <Delay = 0.00>
ST_18 : Operation 347 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_34, i32 %partial_2" [activation_accelerator.cpp:290]   --->   Operation 347 'store' 'store_ln290' <Predicate = (or_ln290_1 == 2)> <Delay = 0.42>
ST_18 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.2.exit" [activation_accelerator.cpp:290]   --->   Operation 348 'br' 'br_ln290' <Predicate = (or_ln290_1 == 2)> <Delay = 0.00>
ST_18 : Operation 349 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_34, i32 %partial_26" [activation_accelerator.cpp:290]   --->   Operation 349 'store' 'store_ln290' <Predicate = (or_ln290_1 != 2 & or_ln290_1 != 10 & or_ln290_1 != 18)> <Delay = 0.42>
ST_18 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.2.exit" [activation_accelerator.cpp:290]   --->   Operation 350 'br' 'br_ln290' <Predicate = (or_ln290_1 != 2 & or_ln290_1 != 10 & or_ln290_1 != 18)> <Delay = 0.00>
ST_18 : Operation 351 [2/4] (6.43ns)   --->   "%partial_35 = fadd i32 %tmp_s, i32 %ex_3" [activation_accelerator.cpp:290]   --->   Operation 351 'fadd' 'partial_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 352 [2/4] (6.43ns)   --->   "%partial_36 = fadd i32 %tmp_1, i32 %ex_4" [activation_accelerator.cpp:290]   --->   Operation 352 'fadd' 'partial_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 353 [2/4] (6.43ns)   --->   "%partial_37 = fadd i32 %tmp_2, i32 %ex_5" [activation_accelerator.cpp:290]   --->   Operation 353 'fadd' 'partial_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 354 [2/4] (6.43ns)   --->   "%partial_38 = fadd i32 %tmp_3, i32 %ex_6" [activation_accelerator.cpp:290]   --->   Operation 354 'fadd' 'partial_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 355 [2/4] (6.43ns)   --->   "%partial_39 = fadd i32 %tmp_4, i32 %ex_7" [activation_accelerator.cpp:290]   --->   Operation 355 'fadd' 'partial_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.86>
ST_19 : Operation 356 [1/4] (6.43ns)   --->   "%partial_35 = fadd i32 %tmp_s, i32 %ex_3" [activation_accelerator.cpp:290]   --->   Operation 356 'fadd' 'partial_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 357 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_35, i32 %partial_19" [activation_accelerator.cpp:290]   --->   Operation 357 'store' 'store_ln290' <Predicate = (or_ln290_2 == 19)> <Delay = 0.42>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.3.exit" [activation_accelerator.cpp:290]   --->   Operation 358 'br' 'br_ln290' <Predicate = (or_ln290_2 == 19)> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_35, i32 %partial_11" [activation_accelerator.cpp:290]   --->   Operation 359 'store' 'store_ln290' <Predicate = (or_ln290_2 == 11)> <Delay = 0.42>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.3.exit" [activation_accelerator.cpp:290]   --->   Operation 360 'br' 'br_ln290' <Predicate = (or_ln290_2 == 11)> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_35, i32 %partial_3" [activation_accelerator.cpp:290]   --->   Operation 361 'store' 'store_ln290' <Predicate = (or_ln290_2 == 3)> <Delay = 0.42>
ST_19 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.3.exit" [activation_accelerator.cpp:290]   --->   Operation 362 'br' 'br_ln290' <Predicate = (or_ln290_2 == 3)> <Delay = 0.00>
ST_19 : Operation 363 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_35, i32 %partial_27" [activation_accelerator.cpp:290]   --->   Operation 363 'store' 'store_ln290' <Predicate = (or_ln290_2 != 3 & or_ln290_2 != 11 & or_ln290_2 != 19)> <Delay = 0.42>
ST_19 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.3.exit" [activation_accelerator.cpp:290]   --->   Operation 364 'br' 'br_ln290' <Predicate = (or_ln290_2 != 3 & or_ln290_2 != 11 & or_ln290_2 != 19)> <Delay = 0.00>
ST_19 : Operation 365 [1/4] (6.43ns)   --->   "%partial_36 = fadd i32 %tmp_1, i32 %ex_4" [activation_accelerator.cpp:290]   --->   Operation 365 'fadd' 'partial_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 366 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_36, i32 %partial_20" [activation_accelerator.cpp:290]   --->   Operation 366 'store' 'store_ln290' <Predicate = (or_ln290_3 == 20)> <Delay = 0.42>
ST_19 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.4.exit" [activation_accelerator.cpp:290]   --->   Operation 367 'br' 'br_ln290' <Predicate = (or_ln290_3 == 20)> <Delay = 0.00>
ST_19 : Operation 368 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_36, i32 %partial_12" [activation_accelerator.cpp:290]   --->   Operation 368 'store' 'store_ln290' <Predicate = (or_ln290_3 == 12)> <Delay = 0.42>
ST_19 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.4.exit" [activation_accelerator.cpp:290]   --->   Operation 369 'br' 'br_ln290' <Predicate = (or_ln290_3 == 12)> <Delay = 0.00>
ST_19 : Operation 370 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_36, i32 %partial_4" [activation_accelerator.cpp:290]   --->   Operation 370 'store' 'store_ln290' <Predicate = (or_ln290_3 == 4)> <Delay = 0.42>
ST_19 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.4.exit" [activation_accelerator.cpp:290]   --->   Operation 371 'br' 'br_ln290' <Predicate = (or_ln290_3 == 4)> <Delay = 0.00>
ST_19 : Operation 372 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_36, i32 %partial_28" [activation_accelerator.cpp:290]   --->   Operation 372 'store' 'store_ln290' <Predicate = (or_ln290_3 != 4 & or_ln290_3 != 12 & or_ln290_3 != 20)> <Delay = 0.42>
ST_19 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.4.exit" [activation_accelerator.cpp:290]   --->   Operation 373 'br' 'br_ln290' <Predicate = (or_ln290_3 != 4 & or_ln290_3 != 12 & or_ln290_3 != 20)> <Delay = 0.00>
ST_19 : Operation 374 [1/4] (6.43ns)   --->   "%partial_37 = fadd i32 %tmp_2, i32 %ex_5" [activation_accelerator.cpp:290]   --->   Operation 374 'fadd' 'partial_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 375 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_37, i32 %partial_21" [activation_accelerator.cpp:290]   --->   Operation 375 'store' 'store_ln290' <Predicate = (or_ln290_4 == 21)> <Delay = 0.42>
ST_19 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.5.exit" [activation_accelerator.cpp:290]   --->   Operation 376 'br' 'br_ln290' <Predicate = (or_ln290_4 == 21)> <Delay = 0.00>
ST_19 : Operation 377 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_37, i32 %partial_13" [activation_accelerator.cpp:290]   --->   Operation 377 'store' 'store_ln290' <Predicate = (or_ln290_4 == 13)> <Delay = 0.42>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.5.exit" [activation_accelerator.cpp:290]   --->   Operation 378 'br' 'br_ln290' <Predicate = (or_ln290_4 == 13)> <Delay = 0.00>
ST_19 : Operation 379 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_37, i32 %partial_5" [activation_accelerator.cpp:290]   --->   Operation 379 'store' 'store_ln290' <Predicate = (or_ln290_4 == 5)> <Delay = 0.42>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.5.exit" [activation_accelerator.cpp:290]   --->   Operation 380 'br' 'br_ln290' <Predicate = (or_ln290_4 == 5)> <Delay = 0.00>
ST_19 : Operation 381 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_37, i32 %partial_29" [activation_accelerator.cpp:290]   --->   Operation 381 'store' 'store_ln290' <Predicate = (or_ln290_4 != 5 & or_ln290_4 != 13 & or_ln290_4 != 21)> <Delay = 0.42>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.5.exit" [activation_accelerator.cpp:290]   --->   Operation 382 'br' 'br_ln290' <Predicate = (or_ln290_4 != 5 & or_ln290_4 != 13 & or_ln290_4 != 21)> <Delay = 0.00>
ST_19 : Operation 383 [1/4] (6.43ns)   --->   "%partial_38 = fadd i32 %tmp_3, i32 %ex_6" [activation_accelerator.cpp:290]   --->   Operation 383 'fadd' 'partial_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 384 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_38, i32 %partial_22" [activation_accelerator.cpp:290]   --->   Operation 384 'store' 'store_ln290' <Predicate = (or_ln290_5 == 22)> <Delay = 0.42>
ST_19 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.6.exit" [activation_accelerator.cpp:290]   --->   Operation 385 'br' 'br_ln290' <Predicate = (or_ln290_5 == 22)> <Delay = 0.00>
ST_19 : Operation 386 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_38, i32 %partial_14" [activation_accelerator.cpp:290]   --->   Operation 386 'store' 'store_ln290' <Predicate = (or_ln290_5 == 14)> <Delay = 0.42>
ST_19 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.6.exit" [activation_accelerator.cpp:290]   --->   Operation 387 'br' 'br_ln290' <Predicate = (or_ln290_5 == 14)> <Delay = 0.00>
ST_19 : Operation 388 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_38, i32 %partial_6" [activation_accelerator.cpp:290]   --->   Operation 388 'store' 'store_ln290' <Predicate = (or_ln290_5 == 6)> <Delay = 0.42>
ST_19 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.6.exit" [activation_accelerator.cpp:290]   --->   Operation 389 'br' 'br_ln290' <Predicate = (or_ln290_5 == 6)> <Delay = 0.00>
ST_19 : Operation 390 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_38, i32 %partial_30" [activation_accelerator.cpp:290]   --->   Operation 390 'store' 'store_ln290' <Predicate = (or_ln290_5 != 6 & or_ln290_5 != 14 & or_ln290_5 != 22)> <Delay = 0.42>
ST_19 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.6.exit" [activation_accelerator.cpp:290]   --->   Operation 391 'br' 'br_ln290' <Predicate = (or_ln290_5 != 6 & or_ln290_5 != 14 & or_ln290_5 != 22)> <Delay = 0.00>
ST_19 : Operation 392 [1/4] (6.43ns)   --->   "%partial_39 = fadd i32 %tmp_4, i32 %ex_7" [activation_accelerator.cpp:290]   --->   Operation 392 'fadd' 'partial_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 393 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_39, i32 %partial_23" [activation_accelerator.cpp:290]   --->   Operation 393 'store' 'store_ln290' <Predicate = (or_ln290_6 == 23)> <Delay = 0.42>
ST_19 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.7.exit" [activation_accelerator.cpp:290]   --->   Operation 394 'br' 'br_ln290' <Predicate = (or_ln290_6 == 23)> <Delay = 0.00>
ST_19 : Operation 395 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_39, i32 %partial_15" [activation_accelerator.cpp:290]   --->   Operation 395 'store' 'store_ln290' <Predicate = (or_ln290_6 == 15)> <Delay = 0.42>
ST_19 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.7.exit" [activation_accelerator.cpp:290]   --->   Operation 396 'br' 'br_ln290' <Predicate = (or_ln290_6 == 15)> <Delay = 0.00>
ST_19 : Operation 397 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_39, i32 %partial_7" [activation_accelerator.cpp:290]   --->   Operation 397 'store' 'store_ln290' <Predicate = (or_ln290_6 == 7)> <Delay = 0.42>
ST_19 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.7.exit" [activation_accelerator.cpp:290]   --->   Operation 398 'br' 'br_ln290' <Predicate = (or_ln290_6 == 7)> <Delay = 0.00>
ST_19 : Operation 399 [1/1] (0.42ns)   --->   "%store_ln290 = store i32 %partial_39, i32 %partial_31" [activation_accelerator.cpp:290]   --->   Operation 399 'store' 'store_ln290' <Predicate = (or_ln290_6 != 7 & or_ln290_6 != 15 & or_ln290_6 != 23)> <Delay = 0.42>
ST_19 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln290 = br void %arrayidx75.7.exit" [activation_accelerator.cpp:290]   --->   Operation 400 'br' 'br_ln290' <Predicate = (or_ln290_6 != 7 & or_ln290_6 != 15 & or_ln290_6 != 23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.28ns
The critical path consists of the following:
	'alloca' operation ('idx') [46]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:290) on local variable 'idx' [123]  (0 ns)
	'add' operation ('add_ln273', activation_accelerator.cpp:273) [352]  (0.853 ns)
	'store' operation ('store_ln273', activation_accelerator.cpp:273) of variable 'add_ln273', activation_accelerator.cpp:273 on local variable 'idx' [353]  (0.427 ns)

 <State 2>: 7.67ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:282) on array 'x_0' [137]  (1.24 ns)
	'fsub' operation ('x', activation_accelerator.cpp:282) [138]  (6.44 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:282) [138]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:282) [138]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:282) [138]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:282) [172]  (6.44 ns)

 <State 7>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [139]  (4.91 ns)

 <State 8>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [139]  (4.91 ns)

 <State 9>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [139]  (4.91 ns)

 <State 10>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [139]  (4.91 ns)

 <State 11>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [139]  (4.91 ns)

 <State 12>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [139]  (4.91 ns)

 <State 13>: 6.15ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [139]  (4.91 ns)
	'store' operation ('store_ln284', activation_accelerator.cpp:284) of variable 'ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 on array 'exp_x' [143]  (1.24 ns)

 <State 14>: 6.15ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [159]  (4.91 ns)
	'store' operation ('store_ln284', activation_accelerator.cpp:284) of variable 'ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 on array 'exp_x_3' [161]  (1.24 ns)

 <State 15>: 7.37ns
The critical path consists of the following:
	'load' operation ('partial_2_load_1', activation_accelerator.cpp:290) on local variable 'partial' [226]  (0 ns)
	'mux' operation ('tmp_9', activation_accelerator.cpp:290) [231]  (0.933 ns)
	'fadd' operation ('partial', activation_accelerator.cpp:290) [232]  (6.44 ns)

 <State 16>: 7.43ns
The critical path consists of the following:
	'load' operation ('partial_4_load_1', activation_accelerator.cpp:290) on local variable 'partial' [268]  (0 ns)
	'mux' operation ('tmp_1', activation_accelerator.cpp:290) [273]  (0.989 ns)
	'fadd' operation ('partial', activation_accelerator.cpp:290) [274]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('partial', activation_accelerator.cpp:290) [211]  (6.44 ns)

 <State 18>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('partial', activation_accelerator.cpp:290) [232]  (6.44 ns)
	'store' operation ('store_ln290', activation_accelerator.cpp:290) of variable 'partial', activation_accelerator.cpp:290 on local variable 'partial' [238]  (0.427 ns)

 <State 19>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('partial', activation_accelerator.cpp:290) [253]  (6.44 ns)
	'store' operation ('store_ln290', activation_accelerator.cpp:290) of variable 'partial', activation_accelerator.cpp:290 on local variable 'partial' [256]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
