read -sv run_verilog_mid/adder_32b_12_74_3b48ee0a5b3daa1cee87eeb133221048.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_74_3b48ee0a5b3daa1cee87eeb133221048_yosys.v
