# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_Bresenham.srcs/sources_1/new/Bresenham.vhd" \
"../../../../../../../../../Downloads/tb_DrawLine.vhd" \

# Do not sort compile order
nosort
