--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml divide.twx divide.ncd -o divide.twr divide.pcf -ucf pines.ucf

Design file:              divide.ncd
Physical constraint file: divide.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.760ns.
--------------------------------------------------------------------------------

Paths for end point cuenta_22 (SLICE_X18Y47.C3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_2 (FF)
  Destination:          cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cuenta_2 to cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.BQ      Tcko                  0.447   cuenta<4>
                                                       cuenta_2
    SLICE_X20Y42.C1      net (fanout=2)        1.005   cuenta<2>
    SLICE_X20Y42.C       Tilo                  0.205   cuenta<0>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>3
    SLICE_X19Y43.A1      net (fanout=2)        0.651   PWR_3_o_cuenta[25]_equal_1_o<25>2
    SLICE_X19Y43.A       Tilo                  0.259   cuenta<15>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X18Y47.C3      net (fanout=13)       0.868   PWR_3_o_cuenta[25]_equal_1_o<25>5
    SLICE_X18Y47.CLK     Tas                   0.289   cuenta<23>
                                                       Mcount_cuenta_eqn_221
                                                       cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (1.200ns logic, 2.524ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_4 (FF)
  Destination:          cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.554ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cuenta_4 to cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.447   cuenta<4>
                                                       cuenta_4
    SLICE_X20Y42.C2      net (fanout=2)        0.835   cuenta<4>
    SLICE_X20Y42.C       Tilo                  0.205   cuenta<0>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>3
    SLICE_X19Y43.A1      net (fanout=2)        0.651   PWR_3_o_cuenta[25]_equal_1_o<25>2
    SLICE_X19Y43.A       Tilo                  0.259   cuenta<15>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X18Y47.C3      net (fanout=13)       0.868   PWR_3_o_cuenta[25]_equal_1_o<25>5
    SLICE_X18Y47.CLK     Tas                   0.289   cuenta<23>
                                                       Mcount_cuenta_eqn_221
                                                       cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.200ns logic, 2.354ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_25 (FF)
  Destination:          cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.524ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cuenta_25 to cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.BQ      Tcko                  0.391   cuenta<25>
                                                       cuenta_25
    SLICE_X19Y46.C3      net (fanout=2)        0.827   cuenta<25>
    SLICE_X19Y46.C       Tilo                  0.259   cuenta<25>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>1
    SLICE_X19Y43.A4      net (fanout=2)        0.631   PWR_3_o_cuenta[25]_equal_1_o<25>
    SLICE_X19Y43.A       Tilo                  0.259   cuenta<15>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X18Y47.C3      net (fanout=13)       0.868   PWR_3_o_cuenta[25]_equal_1_o<25>5
    SLICE_X18Y47.CLK     Tas                   0.289   cuenta<23>
                                                       Mcount_cuenta_eqn_221
                                                       cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (1.198ns logic, 2.326ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point cuenta_23 (SLICE_X18Y47.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_2 (FF)
  Destination:          cuenta_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.714ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cuenta_2 to cuenta_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.BQ      Tcko                  0.447   cuenta<4>
                                                       cuenta_2
    SLICE_X20Y42.C1      net (fanout=2)        1.005   cuenta<2>
    SLICE_X20Y42.C       Tilo                  0.205   cuenta<0>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>3
    SLICE_X19Y43.A1      net (fanout=2)        0.651   PWR_3_o_cuenta[25]_equal_1_o<25>2
    SLICE_X19Y43.A       Tilo                  0.259   cuenta<15>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X18Y47.D3      net (fanout=13)       0.858   PWR_3_o_cuenta[25]_equal_1_o<25>5
    SLICE_X18Y47.CLK     Tas                   0.289   cuenta<23>
                                                       Mcount_cuenta_eqn_231
                                                       cuenta_23
    -------------------------------------------------  ---------------------------
    Total                                      3.714ns (1.200ns logic, 2.514ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_4 (FF)
  Destination:          cuenta_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cuenta_4 to cuenta_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.447   cuenta<4>
                                                       cuenta_4
    SLICE_X20Y42.C2      net (fanout=2)        0.835   cuenta<4>
    SLICE_X20Y42.C       Tilo                  0.205   cuenta<0>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>3
    SLICE_X19Y43.A1      net (fanout=2)        0.651   PWR_3_o_cuenta[25]_equal_1_o<25>2
    SLICE_X19Y43.A       Tilo                  0.259   cuenta<15>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X18Y47.D3      net (fanout=13)       0.858   PWR_3_o_cuenta[25]_equal_1_o<25>5
    SLICE_X18Y47.CLK     Tas                   0.289   cuenta<23>
                                                       Mcount_cuenta_eqn_231
                                                       cuenta_23
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.200ns logic, 2.344ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_25 (FF)
  Destination:          cuenta_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cuenta_25 to cuenta_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.BQ      Tcko                  0.391   cuenta<25>
                                                       cuenta_25
    SLICE_X19Y46.C3      net (fanout=2)        0.827   cuenta<25>
    SLICE_X19Y46.C       Tilo                  0.259   cuenta<25>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>1
    SLICE_X19Y43.A4      net (fanout=2)        0.631   PWR_3_o_cuenta[25]_equal_1_o<25>
    SLICE_X19Y43.A       Tilo                  0.259   cuenta<15>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X18Y47.D3      net (fanout=13)       0.858   PWR_3_o_cuenta[25]_equal_1_o<25>5
    SLICE_X18Y47.CLK     Tas                   0.289   cuenta<23>
                                                       Mcount_cuenta_eqn_231
                                                       cuenta_23
    -------------------------------------------------  ---------------------------
    Total                                      3.514ns (1.198ns logic, 2.316ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point cuenta_20 (SLICE_X18Y47.A6), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_2 (FF)
  Destination:          cuenta_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.536ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cuenta_2 to cuenta_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.BQ      Tcko                  0.447   cuenta<4>
                                                       cuenta_2
    SLICE_X20Y42.C1      net (fanout=2)        1.005   cuenta<2>
    SLICE_X20Y42.C       Tilo                  0.205   cuenta<0>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>3
    SLICE_X19Y43.A1      net (fanout=2)        0.651   PWR_3_o_cuenta[25]_equal_1_o<25>2
    SLICE_X19Y43.A       Tilo                  0.259   cuenta<15>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X18Y47.A6      net (fanout=13)       0.680   PWR_3_o_cuenta[25]_equal_1_o<25>5
    SLICE_X18Y47.CLK     Tas                   0.289   cuenta<23>
                                                       Mcount_cuenta_eqn_201
                                                       cuenta_20
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.200ns logic, 2.336ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_4 (FF)
  Destination:          cuenta_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.245 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cuenta_4 to cuenta_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.447   cuenta<4>
                                                       cuenta_4
    SLICE_X20Y42.C2      net (fanout=2)        0.835   cuenta<4>
    SLICE_X20Y42.C       Tilo                  0.205   cuenta<0>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>3
    SLICE_X19Y43.A1      net (fanout=2)        0.651   PWR_3_o_cuenta[25]_equal_1_o<25>2
    SLICE_X19Y43.A       Tilo                  0.259   cuenta<15>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X18Y47.A6      net (fanout=13)       0.680   PWR_3_o_cuenta[25]_equal_1_o<25>5
    SLICE_X18Y47.CLK     Tas                   0.289   cuenta<23>
                                                       Mcount_cuenta_eqn_201
                                                       cuenta_20
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.200ns logic, 2.166ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_25 (FF)
  Destination:          cuenta_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cuenta_25 to cuenta_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.BQ      Tcko                  0.391   cuenta<25>
                                                       cuenta_25
    SLICE_X19Y46.C3      net (fanout=2)        0.827   cuenta<25>
    SLICE_X19Y46.C       Tilo                  0.259   cuenta<25>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>1
    SLICE_X19Y43.A4      net (fanout=2)        0.631   PWR_3_o_cuenta[25]_equal_1_o<25>
    SLICE_X19Y43.A       Tilo                  0.259   cuenta<15>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X18Y47.A6      net (fanout=13)       0.680   PWR_3_o_cuenta[25]_equal_1_o<25>5
    SLICE_X18Y47.CLK     Tas                   0.289   cuenta<23>
                                                       Mcount_cuenta_eqn_201
                                                       cuenta_20
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.198ns logic, 2.138ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point aux (SLICE_X21Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               aux (FF)
  Destination:          aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: aux to aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.DQ      Tcko                  0.198   aux
                                                       aux
    SLICE_X21Y39.D6      net (fanout=2)        0.025   aux
    SLICE_X21Y39.CLK     Tah         (-Th)    -0.215   aux
                                                       aux_INV_2_o1_INV_0
                                                       aux
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point aux (SLICE_X21Y39.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unseg (FF)
  Destination:          aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.071 - 0.072)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: unseg to aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.AQ      Tcko                  0.200   cuenta<0>
                                                       unseg
    SLICE_X21Y39.CE      net (fanout=1)        0.247   unseg
    SLICE_X21Y39.CLK     Tckce       (-Th)    -0.182   aux
                                                       aux
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.382ns logic, 0.247ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point unseg (SLICE_X20Y42.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_18 (FF)
  Destination:          unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cuenta_18 to unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.CQ      Tcko                  0.198   cuenta<19>
                                                       cuenta_18
    SLICE_X20Y42.A4      net (fanout=3)        0.350   cuenta<18>
    SLICE_X20Y42.CLK     Tah         (-Th)    -0.190   cuenta<0>
                                                       PWR_3_o_cuenta[25]_equal_1_o<25>5
                                                       unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.738ns (0.388ns logic, 0.350ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cuenta<0>/CLK
  Logical resource: unseg/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cuenta<0>/SR
  Logical resource: unseg/SR
  Location pin: SLICE_X20Y42.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.760|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1055 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   3.760ns{1}   (Maximum frequency: 265.957MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr  4 21:47:58 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



