# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FinalProject.srcs/sources_1/new/backandforth.v" \
"../../../../FinalProject.srcs/sources_1/new/backandforth_divided.v" \
"../../../../FinalProject.srcs/sources_1/new/backandforth_input.v" \
"../../../../FinalProject.srcs/sources_1/new/debouncer.v" \
"../../../../FinalProject.srcs/sources_1/new/variable_clock_delay.v" \
"../../../../FinalProject.srcs/sim_1/new/backandforth_input_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
