// Seed: 2995863080
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input tri id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5
    , id_9,
    input uwire id_6,
    output supply0 id_7
);
  integer id_10 = 1;
  wire id_11;
  wire id_12;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output tri0 id_2,
    output tri id_3,
    input uwire id_4,
    input uwire id_5,
    output tri id_6,
    output tri0 id_7,
    output tri id_8,
    input uwire id_9,
    output wand id_10,
    output wand id_11,
    output supply1 id_12,
    input supply0 id_13,
    output wor id_14,
    input wor id_15,
    input wand id_16
);
  assign id_3 = 1 & 1 / id_5 + id_15;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_5,
      id_15,
      id_5,
      id_13,
      id_12
  );
  wire id_18;
endmodule
