--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf
-ucf lab9_constraints.ucf

Design file:              lab9_top.ncd
Physical constraint file: lab9_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-----------------+------------+------------+------------------+--------+
                 |Max Setup to|Max Hold to |                  | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------------+--------+
pushButton       |    2.175(R)|    0.415(R)|clk_50_BUFGP      |   0.000|
sliderSwitches<0>|    7.228(R)|   -0.930(R)|clk_50_BUFGP      |   0.000|
sliderSwitches<1>|    6.468(R)|   -0.528(R)|clk_50_BUFGP      |   0.000|
sliderSwitches<2>|    6.728(R)|   -0.597(R)|clk_50_BUFGP      |   0.000|
sliderSwitches<3>|    6.695(R)|   -2.470(R)|clk_50_BUFGP      |   0.000|
sliderSwitches<4>|    5.729(R)|   -1.697(R)|clk_50_BUFGP      |   0.000|
sliderSwitches<5>|    6.292(R)|   -2.147(R)|clk_50_BUFGP      |   0.000|
sliderSwitches<6>|    6.266(R)|   -2.126(R)|clk_50_BUFGP      |   0.000|
sliderSwitches<7>|    6.657(R)|   -2.439(R)|clk_50_BUFGP      |   0.000|
-----------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodes<0>   |    6.889(R)|clk_50_BUFGP      |   0.000|
anodes<1>   |    7.750(R)|clk_50_BUFGP      |   0.000|
anodes<2>   |    7.837(R)|clk_50_BUFGP      |   0.000|
anodes<3>   |    6.911(R)|clk_50_BUFGP      |   0.000|
led         |    7.903(R)|clk_50_BUFGP      |   0.000|
seg7<0>     |    9.811(R)|clk_50_BUFGP      |   0.000|
seg7<1>     |    9.749(R)|clk_50_BUFGP      |   0.000|
seg7<2>     |   10.103(R)|clk_50_BUFGP      |   0.000|
seg7<3>     |    9.918(R)|clk_50_BUFGP      |   0.000|
seg7<4>     |    9.902(R)|clk_50_BUFGP      |   0.000|
seg7<5>     |    9.929(R)|clk_50_BUFGP      |   0.000|
seg7<6>     |    9.278(R)|clk_50_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_32
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_32         |    5.738|         |         |         |
clk_50         |    8.160|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_32         |    6.884|         |         |         |
clk_50         |    9.726|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Aug 12 16:28:21 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



