D:\fpga_project\cpu\18\implementation\system.ngc 1533121438
D:/fpga_project/cpu/18/implementation/system_clock_generator_0_wrapper.ngc 1533121422
D:/fpga_project/cpu/18/implementation/system_proc_sys_reset_0_wrapper.ngc 1533121394
D:/fpga_project/cpu/18/implementation/system_usart_0_wrapper.ngc 1533121418
D:/fpga_project/cpu/18/implementation/system_microblaze_0_wrapper.ngc 1533121394
D:/fpga_project/cpu/18/implementation/system_mb_plb_wrapper.ngc 1533121394
D:/fpga_project/cpu/18/implementation/system_ilmb_wrapper.ngc 1533121394
D:/fpga_project/cpu/18/implementation/system_dlmb_wrapper.ngc 1533121394
D:/fpga_project/cpu/18/implementation/system_dlmb_cntlr_wrapper.ngc 1533121394
D:/fpga_project/cpu/18/implementation/system_ilmb_cntlr_wrapper.ngc 1533121394
D:/fpga_project/cpu/18/implementation/system_mdm_0_wrapper.ngc 1533121394
D:/fpga_project/cpu/18/implementation/system_lmb_bram_wrapper.ngc 1533121394
OK
