Analysis & Synthesis report for Open
Fri Nov 29 11:31:43 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Source assignments for lpm_counter:count1_rtl_0
 10. Source assignments for lpm_counter:count2_rtl_1
 11. Source assignments for lpm_counter:count3_rtl_2
 12. Source assignments for lpm_add_sub:Add10|addcore:adder
 13. Source assignments for lpm_add_sub:Add14|addcore:adder
 14. Source assignments for lpm_add_sub:Add9|addcore:adder
 15. Source assignments for lpm_add_sub:Add11|addcore:adder
 16. Source assignments for lpm_add_sub:Add12|addcore:adder
 17. Source assignments for lpm_add_sub:Add7|addcore:adder
 18. Source assignments for lpm_add_sub:Add8|addcore:adder
 19. Source assignments for lpm_add_sub:Add6|addcore:adder
 20. Source assignments for lpm_add_sub:Add5|addcore:adder
 21. Parameter Settings for Inferred Entity Instance: lpm_counter:count1_rtl_0
 22. Parameter Settings for Inferred Entity Instance: lpm_counter:count2_rtl_1
 23. Parameter Settings for Inferred Entity Instance: lpm_counter:count3_rtl_2
 24. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add10
 25. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add14
 26. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add9
 27. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add11
 28. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add12
 29. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add7
 30. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add8
 31. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add6
 32. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add5
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Nov 29 11:31:43 2024   ;
; Quartus II Version          ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name               ; Open                                    ;
; Top-level Entity Name       ; Open                                    ;
; Family                      ; FLEX10K                                 ;
; Total logic elements        ; 466                                     ;
; Total pins                  ; 26                                      ;
; Total memory bits           ; 0                                       ;
+-----------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                    ;
+----------------------------------------------------------------+-----------------+---------------+
; Option                                                         ; Setting         ; Default Value ;
+----------------------------------------------------------------+-----------------+---------------+
; Device                                                         ; EPF10K10TC144-3 ;               ;
; Top-level entity name                                          ; Open            ; Open          ;
; Family name                                                    ; FLEX10K         ; Stratix II    ;
; Type of Retiming Performed During Resynthesis                  ; Full            ;               ;
; Resynthesis Optimization Effort                                ; Normal          ;               ;
; Physical Synthesis Level for Resynthesis                       ; Normal          ;               ;
; Use Generated Physical Constraints File                        ; On              ;               ;
; Use smart compilation                                          ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                            ; Off             ; Off           ;
; Preserve fewer node names                                      ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                      ; Off             ; Off           ;
; Verilog Version                                                ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                   ; VHDL93          ; VHDL93        ;
; State Machine Processing                                       ; Auto            ; Auto          ;
; Safe State Machine                                             ; Off             ; Off           ;
; Extract Verilog State Machines                                 ; On              ; On            ;
; Extract VHDL State Machines                                    ; On              ; On            ;
; Ignore Verilog initial constructs                              ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                     ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                 ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                        ; On              ; On            ;
; Parallel Synthesis                                             ; Off             ; Off           ;
; NOT Gate Push-Back                                             ; On              ; On            ;
; Power-Up Don't Care                                            ; On              ; On            ;
; Remove Redundant Logic Cells                                   ; Off             ; Off           ;
; Remove Duplicate Registers                                     ; On              ; On            ;
; Ignore CARRY Buffers                                           ; Off             ; Off           ;
; Ignore CASCADE Buffers                                         ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                          ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                      ; Off             ; Off           ;
; Ignore LCELL Buffers                                           ; Off             ; Off           ;
; Ignore SOFT Buffers                                            ; On              ; On            ;
; Limit AHDL Integers to 32 Bits                                 ; Off             ; Off           ;
; Auto Implement in ROM                                          ; Off             ; Off           ;
; Optimization Technique                                         ; Area            ; Area          ;
; Carry Chain Length                                             ; 32              ; 32            ;
; Cascade Chain Length                                           ; 2               ; 2             ;
; Auto Carry Chains                                              ; On              ; On            ;
; Auto Open-Drain Pins                                           ; On              ; On            ;
; Auto ROM Replacement                                           ; On              ; On            ;
; Auto RAM Replacement                                           ; On              ; On            ;
; Auto Clock Enable Replacement                                  ; On              ; On            ;
; Strict RAM Replacement                                         ; Off             ; Off           ;
; Auto Resource Sharing                                          ; Off             ; Off           ;
; Allow Any RAM Size For Recognition                             ; Off             ; Off           ;
; Allow Any ROM Size For Recognition                             ; Off             ; Off           ;
; Use LogicLock Constraints during Resource Balancing            ; On              ; On            ;
; Ignore translate_off and synthesis_off directives              ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report             ; On              ; On            ;
; HDL message level                                              ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report       ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100             ; 100           ;
; Block Design Naming                                            ; Auto            ; Auto          ;
; Synthesis Effort                                               ; Auto            ; Auto          ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On              ; On            ;
; Analysis & Synthesis Message Level                             ; Medium          ; Medium        ;
+----------------------------------------------------------------+-----------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                     ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------+
; Open.v                           ; yes             ; User Verilog HDL File  ; E:/Level 3 Term 2/EEE304 Digital Electronics Laboratory/Project/testCode1/Open.v ;
; lpm_counter.tdf                  ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf                     ;
; lpm_constant.inc                 ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/lpm_constant.inc                    ;
; lpm_decode.inc                   ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.inc                      ;
; lpm_add_sub.inc                  ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;
; cmpconst.inc                     ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/cmpconst.inc                        ;
; lpm_compare.inc                  ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/lpm_compare.inc                     ;
; lpm_counter.inc                  ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/lpm_counter.inc                     ;
; dffeea.inc                       ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/dffeea.inc                          ;
; alt_synch_counter.inc            ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/alt_synch_counter.inc               ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/alt_synch_counter_f.inc             ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.inc               ;
; alt_counter_stratix.inc          ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/alt_counter_stratix.inc             ;
; aglobal81.inc                    ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc                       ;
; alt_counter_f10ke.tdf            ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf               ;
; flex10ke_lcell.inc               ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/flex10ke_lcell.inc                  ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf                     ;
; addcore.inc                      ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/addcore.inc                         ;
; look_add.inc                     ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/look_add.inc                        ;
; bypassff.inc                     ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/bypassff.inc                        ;
; altshift.inc                     ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/altshift.inc                        ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.inc             ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/alt_mercury_add_sub.inc             ;
; addcore.tdf                      ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/addcore.tdf                         ;
; a_csnbuffer.inc                  ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.inc                     ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf                     ;
; altshift.tdf                     ; yes             ; Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/altshift.tdf                        ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Total logic elements              ; 466     ;
; Total combinational functions     ; 460     ;
;     -- Total 4-input functions    ; 236     ;
;     -- Total 3-input functions    ; 58      ;
;     -- Total 2-input functions    ; 53      ;
;     -- Total 1-input functions    ; 112     ;
;     -- Total 0-input functions    ; 1       ;
; Total registers                   ; 106     ;
; Total logic cells in carry chains ; 140     ;
; I/O pins                          ; 26      ;
; Maximum fan-out node              ; clk     ;
; Maximum fan-out                   ; 75      ;
; Total fan-out                     ; 1631    ;
; Average fan-out                   ; 3.32    ;
+-----------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                          ;
+----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                           ; Library Name ;
+----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------+--------------+
; |Open                                  ; 466 (313)   ; 106          ; 0           ; 26   ; 360 (279)    ; 6 (6)             ; 100 (28)         ; 140 (1)         ; 0 (0)      ; |Open                                                         ; work         ;
;    |lpm_add_sub:Add10|                 ; 9 (0)       ; 0            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |Open|lpm_add_sub:Add10                                       ; work         ;
;       |addcore:adder|                  ; 9 (1)       ; 0            ; 0           ; 0    ; 9 (1)        ; 0 (0)             ; 0 (0)            ; 9 (1)           ; 0 (0)      ; |Open|lpm_add_sub:Add10|addcore:adder                         ; work         ;
;          |a_csnbuffer:result_node|     ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Open|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |lpm_add_sub:Add11|                 ; 15 (0)      ; 0            ; 0           ; 0    ; 15 (0)       ; 0 (0)             ; 0 (0)            ; 1 (0)           ; 0 (0)      ; |Open|lpm_add_sub:Add11                                       ; work         ;
;       |addcore:adder|                  ; 15 (1)      ; 0            ; 0           ; 0    ; 15 (1)       ; 0 (0)             ; 0 (0)            ; 1 (1)           ; 0 (0)      ; |Open|lpm_add_sub:Add11|addcore:adder                         ; work         ;
;          |a_csnbuffer:result_node|     ; 14 (14)     ; 0            ; 0           ; 0    ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Open|lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |lpm_add_sub:Add12|                 ; 9 (0)       ; 0            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |Open|lpm_add_sub:Add12                                       ; work         ;
;       |addcore:adder|                  ; 9 (1)       ; 0            ; 0           ; 0    ; 9 (1)        ; 0 (0)             ; 0 (0)            ; 9 (1)           ; 0 (0)      ; |Open|lpm_add_sub:Add12|addcore:adder                         ; work         ;
;          |a_csnbuffer:result_node|     ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Open|lpm_add_sub:Add12|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |lpm_add_sub:Add14|                 ; 9 (0)       ; 0            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |Open|lpm_add_sub:Add14                                       ; work         ;
;       |addcore:adder|                  ; 9 (1)       ; 0            ; 0           ; 0    ; 9 (1)        ; 0 (0)             ; 0 (0)            ; 9 (1)           ; 0 (0)      ; |Open|lpm_add_sub:Add14|addcore:adder                         ; work         ;
;          |a_csnbuffer:result_node|     ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Open|lpm_add_sub:Add14|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |lpm_add_sub:Add5|                  ; 9 (0)       ; 0            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |Open|lpm_add_sub:Add5                                        ; work         ;
;       |addcore:adder|                  ; 9 (1)       ; 0            ; 0           ; 0    ; 9 (1)        ; 0 (0)             ; 0 (0)            ; 9 (1)           ; 0 (0)      ; |Open|lpm_add_sub:Add5|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Open|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_add_sub:Add6|                  ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |Open|lpm_add_sub:Add6                                        ; work         ;
;       |addcore:adder|                  ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |Open|lpm_add_sub:Add6|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |Open|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_add_sub:Add7|                  ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |Open|lpm_add_sub:Add7                                        ; work         ;
;       |addcore:adder|                  ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |Open|lpm_add_sub:Add7|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |Open|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_add_sub:Add8|                  ; 9 (0)       ; 0            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |Open|lpm_add_sub:Add8                                        ; work         ;
;       |addcore:adder|                  ; 9 (1)       ; 0            ; 0           ; 0    ; 9 (1)        ; 0 (0)             ; 0 (0)            ; 9 (1)           ; 0 (0)      ; |Open|lpm_add_sub:Add8|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Open|lpm_add_sub:Add8|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_add_sub:Add9|                  ; 5 (0)       ; 0            ; 0           ; 0    ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 5 (0)           ; 0 (0)      ; |Open|lpm_add_sub:Add9                                        ; work         ;
;       |addcore:adder|                  ; 5 (0)       ; 0            ; 0           ; 0    ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 5 (0)           ; 0 (0)      ; |Open|lpm_add_sub:Add9|addcore:adder                          ; work         ;
;          |a_csnbuffer:result_node|     ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |Open|lpm_add_sub:Add9|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |lpm_counter:count1_rtl_0|          ; 24 (0)      ; 24           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 24 (0)           ; 24 (0)          ; 0 (0)      ; |Open|lpm_counter:count1_rtl_0                                ; work         ;
;       |alt_counter_f10ke:wysi_counter| ; 24 (24)     ; 24           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 24 (24)          ; 24 (24)         ; 0 (0)      ; |Open|lpm_counter:count1_rtl_0|alt_counter_f10ke:wysi_counter ; work         ;
;    |lpm_counter:count2_rtl_1|          ; 24 (0)      ; 24           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 24 (0)           ; 24 (0)          ; 0 (0)      ; |Open|lpm_counter:count2_rtl_1                                ; work         ;
;       |alt_counter_f10ke:wysi_counter| ; 24 (24)     ; 24           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 24 (24)          ; 24 (24)         ; 0 (0)      ; |Open|lpm_counter:count2_rtl_1|alt_counter_f10ke:wysi_counter ; work         ;
;    |lpm_counter:count3_rtl_2|          ; 24 (0)      ; 24           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 24 (0)           ; 24 (0)          ; 0 (0)      ; |Open|lpm_counter:count3_rtl_2                                ; work         ;
;       |alt_counter_f10ke:wysi_counter| ; 24 (24)     ; 24           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 24 (24)          ; 24 (24)         ; 0 (0)      ; |Open|lpm_counter:count3_rtl_2|alt_counter_f10ke:wysi_counter ; work         ;
+----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; frame_counter[0..2]                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 106   ;
; Number of registers using Synchronous Clear  ; 72    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 6     ;
; Number of registers using Asynchronous Load  ; 9     ;
; Number of registers using Clock Enable       ; 3     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------+
; Source assignments for lpm_counter:count1_rtl_0 ;
+---------------------------+-------+------+------+
; Assignment                ; Value ; From ; To   ;
+---------------------------+-------+------+------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -    ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -    ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -    ;
+---------------------------+-------+------+------+


+-------------------------------------------------+
; Source assignments for lpm_counter:count2_rtl_1 ;
+---------------------------+-------+------+------+
; Assignment                ; Value ; From ; To   ;
+---------------------------+-------+------+------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -    ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -    ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -    ;
+---------------------------+-------+------+------+


+-------------------------------------------------+
; Source assignments for lpm_counter:count3_rtl_2 ;
+---------------------------+-------+------+------+
; Assignment                ; Value ; From ; To   ;
+---------------------------+-------+------+------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -    ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -    ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -    ;
+---------------------------+-------+------+------+


+--------------------------------------------------------+
; Source assignments for lpm_add_sub:Add10|addcore:adder ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+--------------------------------------------------------+
; Source assignments for lpm_add_sub:Add14|addcore:adder ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add9|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+--------------------------------------------------------+
; Source assignments for lpm_add_sub:Add11|addcore:adder ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+--------------------------------------------------------+
; Source assignments for lpm_add_sub:Add12|addcore:adder ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add7|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add8|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add6|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add5|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:count1_rtl_0 ;
+------------------------+-------------------+------------------------------+
; Parameter Name         ; Value             ; Type                         ;
+------------------------+-------------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE               ;
; LPM_WIDTH              ; 24                ; Untyped                      ;
; LPM_DIRECTION          ; UP                ; Untyped                      ;
; LPM_MODULUS            ; 0                 ; Untyped                      ;
; LPM_AVALUE             ; UNUSED            ; Untyped                      ;
; LPM_SVALUE             ; UNUSED            ; Untyped                      ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                      ;
; DEVICE_FAMILY          ; FLEX10K           ; Untyped                      ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                      ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH           ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK           ;
; CARRY_CNT_EN           ; SMART             ; Untyped                      ;
; LABWIDE_SCLR           ; ON                ; Untyped                      ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                      ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                      ;
+------------------------+-------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:count2_rtl_1 ;
+------------------------+-------------------+------------------------------+
; Parameter Name         ; Value             ; Type                         ;
+------------------------+-------------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE               ;
; LPM_WIDTH              ; 24                ; Untyped                      ;
; LPM_DIRECTION          ; UP                ; Untyped                      ;
; LPM_MODULUS            ; 0                 ; Untyped                      ;
; LPM_AVALUE             ; UNUSED            ; Untyped                      ;
; LPM_SVALUE             ; UNUSED            ; Untyped                      ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                      ;
; DEVICE_FAMILY          ; FLEX10K           ; Untyped                      ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                      ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH           ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK           ;
; CARRY_CNT_EN           ; SMART             ; Untyped                      ;
; LABWIDE_SCLR           ; ON                ; Untyped                      ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                      ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                      ;
+------------------------+-------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:count3_rtl_2 ;
+------------------------+-------------------+------------------------------+
; Parameter Name         ; Value             ; Type                         ;
+------------------------+-------------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE               ;
; LPM_WIDTH              ; 24                ; Untyped                      ;
; LPM_DIRECTION          ; UP                ; Untyped                      ;
; LPM_MODULUS            ; 0                 ; Untyped                      ;
; LPM_AVALUE             ; UNUSED            ; Untyped                      ;
; LPM_SVALUE             ; UNUSED            ; Untyped                      ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                      ;
; DEVICE_FAMILY          ; FLEX10K           ; Untyped                      ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                      ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH           ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK           ;
; CARRY_CNT_EN           ; SMART             ; Untyped                      ;
; LABWIDE_SCLR           ; ON                ; Untyped                      ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                      ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                      ;
+------------------------+-------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add10 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 9           ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_sjh ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add14 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 9           ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_sjh ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add9 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 8           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_19h ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add11 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 9           ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_29h ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add12 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 9           ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_29h ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add7 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 9           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_29h ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add8 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 9           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_29h ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add6 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 9           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_gnh ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add5 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 9           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_mch ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Nov 29 11:31:39 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Open -c Open
Info: Found 1 design units, including 1 entities, in source file Open.v
    Info: Found entity 1: Open
Info: Elaborating entity "Open" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Open.v(237): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Open.v(245): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Open.v(253): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Open.v(266): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Open.v(278): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Open.v(338): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at Open.v(347): truncated value with size 32 to match size of target (9)
Warning (10030): Net "display_row_memory.data_a[7]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.data_a[6]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.data_a[5]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.data_a[4]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.data_a[3]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.data_a[2]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.data_a[1]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.data_a[0]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.waddr_a[8]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.waddr_a[7]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.waddr_a[6]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.waddr_a[5]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.waddr_a[4]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.waddr_a[3]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.waddr_a[2]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.waddr_a[1]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.waddr_a[0]" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_row_memory.we_a" at Open.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_col_memory.data_a[7]" at Open.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_col_memory.data_a[6]" at Open.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_col_memory.data_a[5]" at Open.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_col_memory.data_a[4]" at Open.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_col_memory.data_a[3]" at Open.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_col_memory.data_a[2]" at Open.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_col_memory.data_a[1]" at Open.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_col_memory.data_a[0]" at Open.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_col_memory.waddr_a[2]" at Open.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_col_memory.waddr_a[1]" at Open.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_col_memory.waddr_a[0]" at Open.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "display_col_memory.we_a" at Open.v(11) has no driver or initial value, using a default initial value '0'
Info: Found 1 instances of uninferred RAM logic
    Info: RAM logic "display_col_memory" is uninferred due to inappropriate RAM size
Info: Inferred 3 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=24) from the following logic: "count1[0]~24"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=24) from the following logic: "count2[0]~24"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=24) from the following logic: "count3[0]~24"
Info: Inferred 9 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add10"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add14"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add9"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add11"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add12"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add7"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add8"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add6"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add5"
Info: Elaborated megafunction instantiation "lpm_counter:count1_rtl_0"
Info: Instantiated megafunction "lpm_counter:count1_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "24"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "lpm_counter:count1_rtl_0|alt_counter_f10ke:wysi_counter", which is child of megafunction instantiation "lpm_counter:count1_rtl_0"
Info: Elaborated megafunction instantiation "lpm_counter:count2_rtl_1"
Info: Instantiated megafunction "lpm_counter:count2_rtl_1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "24"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add10"
Info: Instantiated megafunction "lpm_add_sub:Add10" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add10|addcore:adder", which is child of megafunction instantiation "lpm_add_sub:Add10"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add10|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add10"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add10"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add10|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add10"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add10|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add10"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add14"
Info: Instantiated megafunction "lpm_add_sub:Add14" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add9"
Info: Instantiated megafunction "lpm_add_sub:Add9" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add9|addcore:adder", which is child of megafunction instantiation "lpm_add_sub:Add9"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add9|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add9"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add9|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add9"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add9|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add9"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add11"
Info: Instantiated megafunction "lpm_add_sub:Add11" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add11|addcore:adder", which is child of megafunction instantiation "lpm_add_sub:Add11"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add12"
Info: Instantiated megafunction "lpm_add_sub:Add12" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add7"
Info: Instantiated megafunction "lpm_add_sub:Add7" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add6"
Info: Instantiated megafunction "lpm_add_sub:Add6" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add5"
Info: Instantiated megafunction "lpm_add_sub:Add5" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Critical Warning: Memory depth (512) in the design file differs from memory depth (501) in the Memory Initialization File "ram1_Open_29ded9.hdl.mif" -- setting initial value for remaining addresses to 0
Warning: Memory Initialization File or Hexadecimal (Intel-Format) File "ram1_Open_29ded9.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning: Ignored 6 CARRY_SUM primitives
    Warning: Ignored 6 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]" into a single logic cell
            Warning: Node "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~110" of type LUT
            Warning: Node "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~114" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" into a single logic cell
            Warning: Node "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~102" of type LUT
            Warning: Node "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~106" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]" into a single logic cell
            Warning: Node "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~78" of type LUT
            Warning: Node "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~82" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]" into a single logic cell
            Warning: Node "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~86" of type LUT
            Warning: Node "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~90" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]" into a single logic cell
            Warning: Node "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~94" of type LUT
            Warning: Node "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~98" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" into a single logic cell
            Warning: Node "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~118" of type LUT
            Warning: Node "lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~122" of type LUT
Info: Implemented 492 device resources after synthesis - the final resource count might be different
    Info: Implemented 10 input pins
    Info: Implemented 16 output pins
    Info: Implemented 466 logic cells
Info: Generated suppressed messages file E:/Level 3 Term 2/EEE304 Digital Electronics Laboratory/Project/testCode1/Open.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 222 megabytes
    Info: Processing ended: Fri Nov 29 11:31:43 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Level 3 Term 2/EEE304 Digital Electronics Laboratory/Project/testCode1/Open.map.smsg.


