#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jul 30 13:16:47 2025
# Process ID         : 7960
# Current directory  : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/synth_1
# Command line       : vivado -log mmio_subsystem.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mmio_subsystem.tcl
# Log file           : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/synth_1/mmio_subsystem.vds
# Journal file       : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/synth_1/vivado.jou
# Running On         : wangjiakun-Inspiron-14-Plus-7430
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency      : 715.343 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16438 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20733 MB
# Available Virtual  : 14617 MB
#-----------------------------------------------------------
source mmio_subsystem.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1504.141 ; gain = 26.840 ; free physical = 6080 ; free virtual = 14368
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/utils_1/imports/synth_1/top_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/utils_1/imports/synth_1/top_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mmio_subsystem -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8011
ERROR: [Synth 8-9263] cannot open include file '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/const.sv' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:2]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2152.730 ; gain = 425.746 ; free physical = 5181 ; free virtual = 13470
---------------------------------------------------------------------------------
ERROR: [Synth 8-9263] cannot open include file '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/const.sv' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:2]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'transaction_completed' is not allowed [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:125]
ERROR: [Synth 8-36] 'AXI_RESP_OKAY' is not declared [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:152]
ERROR: [Synth 8-36] 'AXI_RESP_OKAY' is not declared [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:153]
ERROR: [Synth 8-36] 'AXI_RESP_SLVERR' is not declared [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:187]
ERROR: [Synth 8-36] 'AXI_RESP_DECERR' is not declared [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:188]
ERROR: [Synth 8-36] 'AXI_RESP_OKAY' is not declared [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:189]
ERROR: [Synth 8-36] 'AXI_RESP_SLVERR' is not declared [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:204]
ERROR: [Synth 8-36] 'AXI_RESP_DECERR' is not declared [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:205]
ERROR: [Synth 8-36] 'AXI_RESP_OKAY' is not declared [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:206]
INFO: [Synth 8-10285] module 'axi_mmio_controller' is ignored due to previous errors [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:244]
INFO: [Synth 8-9084] Verilog file '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv' ignored due to errors
ERROR: [Synth 8-12188] Failed to read verilog '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv'
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2224.699 ; gain = 497.715 ; free physical = 5109 ; free virtual = 13397
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 1 Warnings, 0 Critical Warnings and 12 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Jul 30 13:17:09 2025...
