
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source G:/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'G:/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'manug' on host 'desktop-o0tap3d' (Windows NT_amd64 version 6.2) on Thu Oct 15 16:40:52 +0200 2020
INFO: [HLS 200-10] In directory 'C:/TFG'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-10] Creating and opening project 'C:/TFG/cam_binaria_optimizada_128'.
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.cpp' to the project
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.h' to the project
INFO: [HLS 200-10] Adding design file './Data/data_128.cpp' to the project
INFO: [HLS 200-10] Adding design file './Results/results_128.cpp' to the project
INFO: [HLS 200-10] Adding test bench file './HLS_cams/cam_binaria_optimizada/test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/TFG/cam_binaria_optimizada_128/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp in debug mode
   Compiling ../../../../Results/results_128.cpp in debug mode
   Compiling ../../../../Data/data_128.cpp in debug mode
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp in debug mode
   Generating csim.exe
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_128.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_128.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Los hijos del nodo 2 son: 3 
Los hijos del nodo 5 son: 8 9 
Los hijos del nodo 7 son: 11 
Los hijos del nodo 9 son: 14 
Los hijos del nodo 13 son: 20 
Los hijos del nodo 16 son: 25 
Los hijos del nodo 21 son: 31 
Los hijos del nodo 23 son: Ninguno! 
Los hijos del nodo 31 son: 40 
Los hijos del nodo 35 son: Ninguno! 
Los hijos del nodo 39 son: Ninguno! 
Los hijos del nodo 41 son: 51 
Los hijos del nodo 42 son: 52 
Los hijos del nodo 43 son: 53 
Los hijos del nodo 48 son: Ninguno! 
Los hijos del nodo 51 son: 56 57 
Los hijos del nodo 53 son: 60 61 
Los hijos del nodo 58 son: Ninguno! 
Los hijos del nodo 67 son: 73 
Los hijos del nodo 74 son: Ninguno! 
Los hijos del nodo 76 son: Ninguno! 
Los hijos del nodo 77 son: Ninguno! 
Los hijos del nodo 80 son: 85 
Los hijos del nodo 100 son: 110 
Los hijos del nodo 103 son: Ninguno! 
Los hijos del nodo 105 son: Ninguno! 
Los hijos del nodo 114 son: 117 
Los hijos del nodo 115 son: 118 119 
Los hijos del nodo 123 son: Ninguno! 
Los hijos del nodo 124 son: 127 
Los hijos del nodo 125 son: Ninguno! 
Los hijos del nodo 128 son: Ninguno! 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './Results/results_128.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './Data/data_128.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './HLS_cams/cam_binaria_optimizada/cam.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 164.621 ; gain = 74.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 164.621 ; gain = 74.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 164.621 ; gain = 74.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 164.621 ; gain = 74.246
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 167.664 ; gain = 77.289
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 168.168 ; gain = 77.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:50) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:45).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:38) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:35).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.182 seconds; current allocated memory: 118.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 119.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 119.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 119.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'busqueda_cam_bfstree_V' to 'busqueda_cam_bfstbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'busqueda_cam'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 119.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/nodo_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/relationship_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/fatherSearch' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/result_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_function' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 120.223 MB.
INFO: [RTMG 210-279] Implementing memory 'busqueda_cam_bfstbkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 180.031 ; gain = 89.656
INFO: [VHDL 208-304] Generating VHDL RTL for top_function.
INFO: [VLOG 209-307] Generating Verilog RTL for top_function.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Vivado/2019.1/msys64/mingw64/bin/g++"
   Compiling data_128.cpp_pre.cpp.tb.cpp
   Compiling cam.cpp_pre.cpp.tb.cpp
   Compiling test_bench.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_function.cpp
   Compiling results_128.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Los hijos del nodo 2 son: 3 
Los hijos del nodo 5 son: 8 9 
Los hijos del nodo 7 son: 11 
Los hijos del nodo 9 son: 14 
Los hijos del nodo 13 son: 20 
Los hijos del nodo 16 son: 25 
Los hijos del nodo 21 son: 31 
Los hijos del nodo 23 son: Ninguno! 
Los hijos del nodo 31 son: 40 
Los hijos del nodo 35 son: Ninguno! 
Los hijos del nodo 39 son: Ninguno! 
Los hijos del nodo 41 son: 51 
Los hijos del nodo 42 son: 52 
Los hijos del nodo 43 son: 53 
Los hijos del nodo 48 son: Ninguno! 
Los hijos del nodo 51 son: 56 57 
Los hijos del nodo 53 son: 60 61 
Los hijos del nodo 58 son: Ninguno! 
Los hijos del nodo 67 son: 73 
Los hijos del nodo 74 son: Ninguno! 
Los hijos del nodo 76 son: Ninguno! 
Los hijos del nodo 77 son: Ninguno! 
Los hijos del nodo 80 son: 85 
Los hijos del nodo 100 son: 110 
Los hijos del nodo 103 son: Ninguno! 
Los hijos del nodo 105 son: Ninguno! 
Los hijos del nodo 114 son: 117 
Los hijos del nodo 115 son: 118 119 
Los hijos del nodo 123 son: Ninguno! 
Los hijos del nodo 124 son: 127 
Los hijos del nodo 125 son: Ninguno! 
Los hijos del nodo 128 son: Ninguno! 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\TFG\cam_binaria_optimizada_128\solution1\sim\verilog>set PATH= 

C:\TFG\cam_binaria_optimizada_128\solution1\sim\verilog>call G:/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s top_function  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s top_function 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_128/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_128/solution1/sim/verilog/AESL_autofifo_result_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_result_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_128/solution1/sim/verilog/busqueda_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_128/solution1/sim/verilog/busqueda_cam_bfstbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb_rom
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_128/solution1/sim/verilog/top_function.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_function_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_128/solution1/sim/verilog/top_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.busqueda_cam_bfstbkb_rom
Compiling module xil_defaultlib.busqueda_cam_bfstbkb(DataWidth=1...
Compiling module xil_defaultlib.busqueda_cam
Compiling module xil_defaultlib.top_function
Compiling module xil_defaultlib.AESL_autofifo_result_V_V
Compiling module xil_defaultlib.apatb_top_function_top
Compiling module work.glbl
Built simulation snapshot top_function

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/TFG/cam_binaria_optimizada_128/solution1/sim/verilog/xsim.dir/top_function/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/TFG/cam_binaria_optimizada_128/solution1/sim/verilog/xsim.dir/top_function/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 15 16:41:58 2020. For additional details about this file, please refer to the WebTalk help file at G:/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 16:41:58 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top_function/xsim_script.tcl
# xsim {top_function} -autoloadwcfg -tclbatch {top_function.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source top_function.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 64 [0.00%] @ "125000"
// RTL Simulation : 1 / 64 [100.00%] @ "1465000"
// RTL Simulation : 2 / 64 [100.00%] @ "2795000"
// RTL Simulation : 3 / 64 [100.00%] @ "4125000"
// RTL Simulation : 4 / 64 [100.00%] @ "5455000"
// RTL Simulation : 5 / 64 [100.00%] @ "6785000"
// RTL Simulation : 6 / 64 [100.00%] @ "8115000"
// RTL Simulation : 7 / 64 [100.00%] @ "9445000"
// RTL Simulation : 8 / 64 [100.00%] @ "10775000"
// RTL Simulation : 9 / 64 [100.00%] @ "12105000"
// RTL Simulation : 10 / 64 [100.00%] @ "13435000"
// RTL Simulation : 11 / 64 [100.00%] @ "14765000"
// RTL Simulation : 12 / 64 [100.00%] @ "16095000"
// RTL Simulation : 13 / 64 [100.00%] @ "17425000"
// RTL Simulation : 14 / 64 [100.00%] @ "18755000"
// RTL Simulation : 15 / 64 [100.00%] @ "20085000"
// RTL Simulation : 16 / 64 [100.00%] @ "21415000"
// RTL Simulation : 17 / 64 [100.00%] @ "22745000"
// RTL Simulation : 18 / 64 [100.00%] @ "24075000"
// RTL Simulation : 19 / 64 [100.00%] @ "25405000"
// RTL Simulation : 20 / 64 [100.00%] @ "26735000"
// RTL Simulation : 21 / 64 [100.00%] @ "28065000"
// RTL Simulation : 22 / 64 [100.00%] @ "29395000"
// RTL Simulation : 23 / 64 [100.00%] @ "30725000"
// RTL Simulation : 24 / 64 [100.00%] @ "32055000"
// RTL Simulation : 25 / 64 [100.00%] @ "33385000"
// RTL Simulation : 26 / 64 [100.00%] @ "34715000"
// RTL Simulation : 27 / 64 [100.00%] @ "36045000"
// RTL Simulation : 28 / 64 [100.00%] @ "37375000"
// RTL Simulation : 29 / 64 [100.00%] @ "38705000"
// RTL Simulation : 30 / 64 [100.00%] @ "40035000"
// RTL Simulation : 31 / 64 [100.00%] @ "41365000"
// RTL Simulation : 32 / 64 [100.00%] @ "42695000"
// RTL Simulation : 33 / 64 [100.00%] @ "44025000"
// RTL Simulation : 34 / 64 [100.00%] @ "45355000"
// RTL Simulation : 35 / 64 [100.00%] @ "46685000"
// RTL Simulation : 36 / 64 [100.00%] @ "48015000"
// RTL Simulation : 37 / 64 [100.00%] @ "49345000"
// RTL Simulation : 38 / 64 [100.00%] @ "50675000"
// RTL Simulation : 39 / 64 [100.00%] @ "52005000"
// RTL Simulation : 40 / 64 [100.00%] @ "53335000"
// RTL Simulation : 41 / 64 [100.00%] @ "54665000"
// RTL Simulation : 42 / 64 [100.00%] @ "55995000"
// RTL Simulation : 43 / 64 [100.00%] @ "57325000"
// RTL Simulation : 44 / 64 [100.00%] @ "58655000"
// RTL Simulation : 45 / 64 [100.00%] @ "59985000"
// RTL Simulation : 46 / 64 [100.00%] @ "61315000"
// RTL Simulation : 47 / 64 [100.00%] @ "62645000"
// RTL Simulation : 48 / 64 [100.00%] @ "63975000"
// RTL Simulation : 49 / 64 [100.00%] @ "65305000"
// RTL Simulation : 50 / 64 [100.00%] @ "66635000"
// RTL Simulation : 51 / 64 [100.00%] @ "67965000"
// RTL Simulation : 52 / 64 [100.00%] @ "69295000"
// RTL Simulation : 53 / 64 [100.00%] @ "70625000"
// RTL Simulation : 54 / 64 [100.00%] @ "71955000"
// RTL Simulation : 55 / 64 [100.00%] @ "73285000"
// RTL Simulation : 56 / 64 [100.00%] @ "74615000"
// RTL Simulation : 57 / 64 [100.00%] @ "75945000"
// RTL Simulation : 58 / 64 [100.00%] @ "77275000"
// RTL Simulation : 59 / 64 [100.00%] @ "78605000"
// RTL Simulation : 60 / 64 [100.00%] @ "79935000"
// RTL Simulation : 61 / 64 [100.00%] @ "81265000"
// RTL Simulation : 62 / 64 [100.00%] @ "82595000"
// RTL Simulation : 63 / 64 [100.00%] @ "83925000"
// RTL Simulation : 64 / 64 [100.00%] @ "85255000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 85295 ns : File "C:/TFG/cam_binaria_optimizada_128/solution1/sim/verilog/top_function.autotb.v" Line 396
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 15 16:42:17 2020...
INFO: [COSIM 212-316] Starting C post checking ...
Los hijos del nodo 2 son: 3 
Los hijos del nodo 5 son: 8 9 
Los hijos del nodo 7 son: 11 
Los hijos del nodo 9 son: 14 
Los hijos del nodo 13 son: 20 
Los hijos del nodo 16 son: 25 
Los hijos del nodo 21 son: 31 
Los hijos del nodo 23 son: Ninguno! 
Los hijos del nodo 31 son: 40 
Los hijos del nodo 35 son: Ninguno! 
Los hijos del nodo 39 son: Ninguno! 
Los hijos del nodo 41 son: 51 
Los hijos del nodo 42 son: 52 
Los hijos del nodo 43 son: 53 
Los hijos del nodo 48 son: Ninguno! 
Los hijos del nodo 51 son: 56 57 
Los hijos del nodo 53 son: 60 61 
Los hijos del nodo 58 son: Ninguno! 
Los hijos del nodo 67 son: 73 
Los hijos del nodo 74 son: Ninguno! 
Los hijos del nodo 76 son: Ninguno! 
Los hijos del nodo 77 son: Ninguno! 
Los hijos del nodo 80 son: 85 
Los hijos del nodo 100 son: 110 
Los hijos del nodo 103 son: Ninguno! 
Los hijos del nodo 105 son: Ninguno! 
Los hijos del nodo 114 son: 117 
Los hijos del nodo 115 son: 118 119 
Los hijos del nodo 123 son: Ninguno! 
Los hijos del nodo 124 son: 127 
Los hijos del nodo 125 son: Ninguno! 
Los hijos del nodo 128 son: Ninguno! 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 16:42:33 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\TFG\cam_binaria_optimizada_128\solution1\impl\verilog>G:/Vivado/2019.1/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_128/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Wrote  : <C:\TFG\cam_binaria_optimizada_128\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : <C:\TFG\cam_binaria_optimizada_128\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 579.949 ; gain = 54.047
[Thu Oct 15 16:44:05 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Oct 15 16:44:05 2020] Launched synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 583.219 ; gain = 3.270
[Thu Oct 15 16:44:05 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_128/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34956 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 830.633 ; gain = 177.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-40684-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-40684-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 896.313 ; gain = 242.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 896.313 ; gain = 242.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 896.313 ; gain = 242.758
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/top_function.xdc]
Parsing XDC File [C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 933.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.402 . Memory (MB): peak = 945.395 ; gain = 11.941
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 945.395 ; gain = 291.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 945.395 ; gain = 291.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 945.395 ; gain = 291.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 945.395 ; gain = 291.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 945.395 ; gain = 291.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 983.414 ; gain = 329.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 983.414 ; gain = 329.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 992.945 ; gain = 339.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1008.750 ; gain = 355.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1008.750 ; gain = 355.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1008.750 ; gain = 355.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1008.750 ; gain = 355.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1008.750 ; gain = 355.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1008.750 ; gain = 355.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    12|
|2     |  bd_0_i |bd_0   |    12|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1008.750 ; gain = 355.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1008.750 ; gain = 306.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1008.750 ; gain = 355.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:05 . Memory (MB): peak = 1034.262 ; gain = 649.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.262 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 16:46:09 2020...
[Thu Oct 15 16:46:16 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:11 . Memory (MB): peak = 583.219 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/top_function.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 895.281 ; gain = 312.063
Running report: report_utilization -file ./report/top_function_utilization_synth.rpt
Contents of report file './report/top_function_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 16:46:51 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |   99 |     0 |     53200 |  0.19 |
|   LUT as Logic          |   99 |     0 |     53200 |  0.19 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |   76 |     0 |    106400 |  0.07 |
|   Register as Flip Flop |   76 |     0 |    106400 |  0.07 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 74    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       140 |  0.36 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   74 |        Flop & Latch |
| LUT6     |   48 |                 LUT |
| LUT5     |   29 |                 LUT |
| LUT4     |   19 |                 LUT |
| LUT3     |   12 |                 LUT |
| LUT2     |    5 |                 LUT |
| LUT1     |    2 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
| RAMB18E1 |    1 |        Block Memory |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1435.188 ; gain = 539.906
Contents of report file './report/top_function_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 16:47:03 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.791        0.000                      0                  153        0.259        0.000                      0                  153        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.791        0.000                      0                  153        0.259        0.000                      0                  153        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 2.728ns (55.048%)  route 2.228ns (44.952%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[8]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[7]
                         LUT4 (Prop_lut4_I2_O)        0.150     4.377 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3/O
                         net (fo=3, unplaced)         0.920     5.297    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.421 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_1/O
                         net (fo=7, unplaced)         0.508     5.929    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2160
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  4.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_159_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_412_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.262ns (65.389%)  route 0.139ns (34.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_159_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_159_reg[6]/Q
                         net (fo=3, unplaced)         0.139     0.713    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/trunc_ln31_reg_412_reg[6]_0[5]
                         LUT5 (Prop_lut5_I4_O)        0.098     0.811 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/trunc_ln31_reg_412[6]_i_2/O
                         net (fo=2, unplaced)         0.000     0.811    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_22
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_412_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_412_reg[6]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_412_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.188 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Oct 15 16:47:40 2020] Launched impl_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 1435.219 ; gain = 0.031
[Thu Oct 15 16:47:40 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 301.434 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1311.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 1311.277 ; gain = 1009.844
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_128/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.946 . Memory (MB): peak = 1352.758 ; gain = 26.301

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: fda34246

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1352.758 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fda34246

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1476.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fda34246

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1476.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 124c58b1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 1476.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 124c58b1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.489 . Memory (MB): peak = 1476.164 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 124c58b1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.510 . Memory (MB): peak = 1476.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 124c58b1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.529 . Memory (MB): peak = 1476.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1476.164 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 76e32bb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1476.164 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.791 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 76e32bb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1598.313 ; gain = 0.000
Ending Power Optimization Task | Checksum: 76e32bb9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1598.313 ; gain = 122.148

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 76e32bb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.313 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.313 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 76e32bb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.313 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 278.813
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.313 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.313 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 71c266ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1598.313 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ac3492ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12f028e4a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12f028e4a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1598.313 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12f028e4a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15daea2a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.313 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1fea49df8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1598.313 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1d9aea9a6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d9aea9a6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1299ed77b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18e224c30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c2fb26cc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 179195809

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ec87d3a8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24456ce3f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17a40a502

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17a40a502

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bf1b8741

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bf1b8741

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.188. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c818eae1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c818eae1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c818eae1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c818eae1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1598.313 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 151b35faa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 151b35faa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000
Ending Placer Task | Checksum: 1181ade71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.313 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.313 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.313 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 1598.313 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1598.313 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1598.313 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.313 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1598.313 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9a776af4 ConstDB: 0 ShapeSum: 7da3737d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "result_V_V_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "result_V_V_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fatherSearch" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fatherSearch". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 46dd5720

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1627.859 ; gain = 29.547
Post Restoration Checksum: NetGraph: 21f1acff NumContArr: 24ebaa21 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 46dd5720

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1649.152 ; gain = 50.840

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 46dd5720

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1649.152 ; gain = 50.840

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 46dd5720

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1649.152 ; gain = 50.840
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bb1e8edb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.252  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1ed4762c2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 157
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 157
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a4c8ca0e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.205  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: acc8cd6a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840
Phase 4 Rip-up And Reroute | Checksum: acc8cd6a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: acc8cd6a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: acc8cd6a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840
Phase 5 Delay and Skew Optimization | Checksum: acc8cd6a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1527e5130

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.205  | TNS=0.000  | WHS=0.131  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1527e5130

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840
Phase 6 Post Hold Fix | Checksum: 1527e5130

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0149632 %
  Global Horizontal Routing Utilization  = 0.0193543 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1291dccb7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1291dccb7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d3ad4bc7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.205  | TNS=0.000  | WHS=0.131  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d3ad4bc7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1649.152 ; gain = 50.840

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:12 . Memory (MB): peak = 1649.152 ; gain = 50.840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1649.152 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1651.414 ; gain = 2.262
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/TFG/cam_binaria_optimizada_128/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 16:49:43 2020...
[Thu Oct 15 16:49:51 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:11 . Memory (MB): peak = 1435.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1638.773 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1638.773 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/top_function_status_routed.rpt
Contents of report file './report/top_function_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :         223 :
       # of nets not needing routing.......... :          64 :
           # of internally routed nets........ :          38 :
           # of implicitly routed ports....... :          26 :
       # of routable nets..................... :         159 :
           # of fully routed nets............. :         159 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/top_function_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 16:49:53 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.928ns (52.848%)  route 2.612ns (47.152%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[8]
                         net (fo=2, routed)           1.183     4.610    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[7]
    SLICE_X32Y65         LUT4 (Prop_lut4_I2_O)        0.146     4.756 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3/O
                         net (fo=3, routed)           0.849     5.605    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3_n_2
    SLICE_X30Y64         LUT6 (Prop_lut6_I2_O)        0.328     5.933 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_1/O
                         net (fo=7, routed)           0.580     6.513    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2160
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y65         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.928ns (52.848%)  route 2.612ns (47.152%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[8]
                         net (fo=2, routed)           1.183     4.610    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[7]
    SLICE_X32Y65         LUT4 (Prop_lut4_I2_O)        0.146     4.756 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3/O
                         net (fo=3, routed)           0.849     5.605    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3_n_2
    SLICE_X30Y64         LUT6 (Prop_lut6_I2_O)        0.328     5.933 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_1/O
                         net (fo=7, routed)           0.580     6.513    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2160
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y65         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[1]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.928ns (52.848%)  route 2.612ns (47.152%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[8]
                         net (fo=2, routed)           1.183     4.610    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[7]
    SLICE_X32Y65         LUT4 (Prop_lut4_I2_O)        0.146     4.756 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3/O
                         net (fo=3, routed)           0.849     5.605    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3_n_2
    SLICE_X30Y64         LUT6 (Prop_lut6_I2_O)        0.328     5.933 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_1/O
                         net (fo=7, routed)           0.580     6.513    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2160
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y65         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[3]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.928ns (52.848%)  route 2.612ns (47.152%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[8]
                         net (fo=2, routed)           1.183     4.610    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[7]
    SLICE_X32Y65         LUT4 (Prop_lut4_I2_O)        0.146     4.756 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3/O
                         net (fo=3, routed)           0.849     5.605    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3_n_2
    SLICE_X30Y64         LUT6 (Prop_lut6_I2_O)        0.328     5.933 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_1/O
                         net (fo=7, routed)           0.580     6.513    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2160
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y65         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[4]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.928ns (52.848%)  route 2.612ns (47.152%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[8]
                         net (fo=2, routed)           1.183     4.610    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[7]
    SLICE_X32Y65         LUT4 (Prop_lut4_I2_O)        0.146     4.756 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3/O
                         net (fo=3, routed)           0.849     5.605    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3_n_2
    SLICE_X30Y64         LUT6 (Prop_lut6_I2_O)        0.328     5.933 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_1/O
                         net (fo=7, routed)           0.580     6.513    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2160
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y65         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[5]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.928ns (52.848%)  route 2.612ns (47.152%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[8]
                         net (fo=2, routed)           1.183     4.610    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[7]
    SLICE_X32Y65         LUT4 (Prop_lut4_I2_O)        0.146     4.756 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3/O
                         net (fo=3, routed)           0.849     5.605    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3_n_2
    SLICE_X30Y64         LUT6 (Prop_lut6_I2_O)        0.328     5.933 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_1/O
                         net (fo=7, routed)           0.580     6.513    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2160
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y65         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[6]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 2.702ns (49.114%)  route 2.800ns (50.886%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[15]
                         net (fo=2, routed)           1.496     4.923    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[14]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.124     5.047 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_211[7]_i_3/O
                         net (fo=3, routed)           0.817     5.864    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_211[7]_i_3_n_2
    SLICE_X33Y64         LUT6 (Prop_lut6_I2_O)        0.124     5.988 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_211[7]_i_1/O
                         net (fo=8, routed)           0.487     6.475    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2110
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y65         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 2.702ns (49.114%)  route 2.800ns (50.886%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[15]
                         net (fo=2, routed)           1.496     4.923    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[14]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.124     5.047 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_211[7]_i_3/O
                         net (fo=3, routed)           0.817     5.864    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_211[7]_i_3_n_2
    SLICE_X33Y64         LUT6 (Prop_lut6_I2_O)        0.124     5.988 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_211[7]_i_1/O
                         net (fo=8, routed)           0.487     6.475    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2110
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y65         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[3]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 2.702ns (49.114%)  route 2.800ns (50.886%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[15]
                         net (fo=2, routed)           1.496     4.923    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[14]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.124     5.047 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_211[7]_i_3/O
                         net (fo=3, routed)           0.817     5.864    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_211[7]_i_3_n_2
    SLICE_X33Y64         LUT6 (Prop_lut6_I2_O)        0.124     5.988 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_211[7]_i_1/O
                         net (fo=8, routed)           0.487     6.475    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2110
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y65         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[4]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 2.702ns (49.114%)  route 2.800ns (50.886%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[15]
                         net (fo=2, routed)           1.496     4.923    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[14]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.124     5.047 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_211[7]_i_3/O
                         net (fo=3, routed)           0.817     5.864    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_211[7]_i_3_n_2
    SLICE_X33Y64         LUT6 (Prop_lut6_I2_O)        0.124     5.988 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_211[7]_i_1/O
                         net (fo=8, routed)           0.487     6.475    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2110
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y65         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[5]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                  4.209    





Running report: report_utilization -file ./report/top_function_utilization_routed.rpt
Contents of report file './report/top_function_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 16:49:53 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |   99 |     0 |     53200 |  0.19 |
|   LUT as Logic          |   99 |     0 |     53200 |  0.19 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |   76 |     0 |    106400 |  0.07 |
|   Register as Flip Flop |   76 |     0 |    106400 |  0.07 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 74    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   37 |     0 |     13300 |  0.28 |
|   SLICEL                                   |   19 |     0 |           |       |
|   SLICEM                                   |   18 |     0 |           |       |
| LUT as Logic                               |   99 |     0 |     53200 |  0.19 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |   83 |       |           |       |
|   using O5 and O6                          |   16 |       |           |       |
| LUT as Memory                              |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |   76 |     0 |    106400 |  0.07 |
|   Register driven from within the Slice    |   39 |       |           |       |
|   Register driven from outside the Slice   |   37 |       |           |       |
|     LUT in front of the register is unused |   10 |       |           |       |
|     LUT in front of the register is used   |   27 |       |           |       |
| Unique Control Sets                        |   10 |       |     13300 |  0.08 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       140 |  0.36 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   74 |        Flop & Latch |
| LUT6     |   48 |                 LUT |
| LUT5     |   29 |                 LUT |
| LUT4     |   19 |                 LUT |
| LUT3     |   12 |                 LUT |
| LUT2     |    5 |                 LUT |
| LUT1     |    2 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
| RAMB18E1 |    1 |        Block Memory |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Contents of report file './report/top_function_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 16:49:53 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.207        0.000                      0                  153        0.132        0.000                      0                  153        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.207        0.000                      0                  153        0.132        0.000                      0                  153        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.928ns (52.848%)  route 2.612ns (47.152%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[8]
                         net (fo=2, routed)           1.183     4.610    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[7]
    SLICE_X32Y65         LUT4 (Prop_lut4_I2_O)        0.146     4.756 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3/O
                         net (fo=3, routed)           0.849     5.605    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_3_n_2
    SLICE_X30Y64         LUT6 (Prop_lut6_I2_O)        0.328     5.933 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_216[6]_i_1/O
                         net (fo=7, routed)           0.580     6.513    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2160
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y65         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  4.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i1_0_reg_147_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_reg_399_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i1_0_reg_147_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i1_0_reg_147_reg[4]/Q
                         net (fo=6, routed)           0.088     0.640    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i1_0_reg_147[4]
    SLICE_X32Y61         LUT6 (Prop_lut6_I4_O)        0.045     0.685 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_reg_399[6]_i_1/O
                         net (fo=1, routed)           0.000     0.685    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_fu_279_p2[6]
    SLICE_X32Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_reg_399_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X32Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_reg_399_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y61         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_reg_399_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X27Y63  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X27Y63  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=4.206544, worst hold slack (WHS)=0.131860, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (1 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 37 99 76 0 1 0 0 0 0 0
HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_128/solution1/impl/report/verilog/top_function_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             cam_binaria_optimizada_128
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Thu Oct 15 16:49:54 +0200 2020

#=== Post-Implementation Resource usage ===
SLICE:           37
LUT:             99
FF:              76
DSP:              0
BRAM:             1
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.209
CP achieved post-implementation:    5.793
Timing met

HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_128/solution1/impl/report/verilog/top_function_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 16:49:54 2020...
INFO: [HLS 200-10] Creating and opening project 'C:/TFG/cam_binaria_optimizada_256'.
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.cpp' to the project
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.h' to the project
INFO: [HLS 200-10] Adding design file './Data/data_256.cpp' to the project
INFO: [HLS 200-10] Adding design file './Results/results_256.cpp' to the project
INFO: [HLS 200-10] Adding test bench file './HLS_cams/cam_binaria_optimizada/test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/TFG/cam_binaria_optimizada_256/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp in debug mode
   Compiling ../../../../Results/results_256.cpp in debug mode
   Compiling ../../../../Data/data_256.cpp in debug mode
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp in debug mode
   Generating csim.exe
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_256.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_256.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Los hijos del nodo 5 son: 11 
Los hijos del nodo 6 son: 12 
Los hijos del nodo 9 son: Ninguno! 
Los hijos del nodo 11 son: 17 
Los hijos del nodo 12 son: Ninguno! 
Los hijos del nodo 17 son: 23 24 
Los hijos del nodo 21 son: 29 30 
Los hijos del nodo 23 son: 31 
Los hijos del nodo 24 son: Ninguno! 
Los hijos del nodo 30 son: 35 36 
Los hijos del nodo 32 son: 38 
Los hijos del nodo 33 son: 39 40 
Los hijos del nodo 34 son: 41 42 
Los hijos del nodo 36 son: Ninguno! 
Los hijos del nodo 39 son: 48 
Los hijos del nodo 49 son: 60 61 
Los hijos del nodo 51 son: 62 63 
Los hijos del nodo 58 son: Ninguno! 
Los hijos del nodo 64 son: 77 
Los hijos del nodo 65 son: 78 
Los hijos del nodo 70 son: 83 
Los hijos del nodo 72 son: Ninguno! 
Los hijos del nodo 76 son: Ninguno! 
Los hijos del nodo 79 son: 90 
Los hijos del nodo 83 son: 93 
Los hijos del nodo 87 son: Ninguno! 
Los hijos del nodo 89 son: 99 
Los hijos del nodo 104 son: Ninguno! 
Los hijos del nodo 109 son: Ninguno! 
Los hijos del nodo 112 son: Ninguno! 
Los hijos del nodo 115 son: 124 125 
Los hijos del nodo 120 son: 128 
Los hijos del nodo 121 son: Ninguno! 
Los hijos del nodo 126 son: 134 
Los hijos del nodo 131 son: 138 139 
Los hijos del nodo 133 son: Ninguno! 
Los hijos del nodo 135 son: 143 
Los hijos del nodo 138 son: 148 149 
Los hijos del nodo 141 son: Ninguno! 
Los hijos del nodo 146 son: 155 156 
Los hijos del nodo 153 son: Ninguno! 
Los hijos del nodo 168 son: 174 175 
Los hijos del nodo 176 son: 182 183 
Los hijos del nodo 180 son: 186 187 
Los hijos del nodo 184 son: 191 
Los hijos del nodo 187 son: 194 
Los hijos del nodo 192 son: 202 203 
Los hijos del nodo 196 son: 206 
Los hijos del nodo 198 son: 209 
Los hijos del nodo 199 son: 210 211 
Los hijos del nodo 206 son: 217 
Los hijos del nodo 207 son: Ninguno! 
Los hijos del nodo 212 son: Ninguno! 
Los hijos del nodo 217 son: Ninguno! 
Los hijos del nodo 218 son: 228 
Los hijos del nodo 219 son: Ninguno! 
Los hijos del nodo 221 son: Ninguno! 
Los hijos del nodo 223 son: 230 231 
Los hijos del nodo 231 son: 236 237 
Los hijos del nodo 237 son: 243 
Los hijos del nodo 243 son: 247 248 
Los hijos del nodo 251 son: Ninguno! 
Los hijos del nodo 255 son: Ninguno! 
Los hijos del nodo 256 son: Ninguno! 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './Results/results_256.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './Data/data_256.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './HLS_cams/cam_binaria_optimizada/cam.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:09:57 . Memory (MB): peak = 193.281 ; gain = 102.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:09:57 . Memory (MB): peak = 193.281 ; gain = 102.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:09:59 . Memory (MB): peak = 193.281 ; gain = 102.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:09:59 . Memory (MB): peak = 193.281 ; gain = 102.906
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:09:59 . Memory (MB): peak = 195.188 ; gain = 104.813
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:09:59 . Memory (MB): peak = 196.852 ; gain = 106.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:50) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:45).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:38) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:35).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 571.591 seconds; current allocated memory: 142.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 142.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 142.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 142.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'busqueda_cam_bfstree_V' to 'busqueda_cam_bfstbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'busqueda_cam'.
INFO: [HLS 200-111]  Elapsed time: 1.088 seconds; current allocated memory: 143.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/nodo_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/relationship_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/fatherSearch' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/result_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_function' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 143.337 MB.
INFO: [RTMG 210-279] Implementing memory 'busqueda_cam_bfstbkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:10:03 . Memory (MB): peak = 203.996 ; gain = 113.621
INFO: [VHDL 208-304] Generating VHDL RTL for top_function.
INFO: [VLOG 209-307] Generating Verilog RTL for top_function.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Vivado/2019.1/msys64/mingw64/bin/g++"
   Compiling data_256.cpp_pre.cpp.tb.cpp
   Compiling cam.cpp_pre.cpp.tb.cpp
   Compiling test_bench.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_function.cpp
   Compiling results_256.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Los hijos del nodo 5 son: 11 
Los hijos del nodo 6 son: 12 
Los hijos del nodo 9 son: Ninguno! 
Los hijos del nodo 11 son: 17 
Los hijos del nodo 12 son: Ninguno! 
Los hijos del nodo 17 son: 23 24 
Los hijos del nodo 21 son: 29 30 
Los hijos del nodo 23 son: 31 
Los hijos del nodo 24 son: Ninguno! 
Los hijos del nodo 30 son: 35 36 
Los hijos del nodo 32 son: 38 
Los hijos del nodo 33 son: 39 40 
Los hijos del nodo 34 son: 41 42 
Los hijos del nodo 36 son: Ninguno! 
Los hijos del nodo 39 son: 48 
Los hijos del nodo 49 son: 60 61 
Los hijos del nodo 51 son: 62 63 
Los hijos del nodo 58 son: Ninguno! 
Los hijos del nodo 64 son: 77 
Los hijos del nodo 65 son: 78 
Los hijos del nodo 70 son: 83 
Los hijos del nodo 72 son: Ninguno! 
Los hijos del nodo 76 son: Ninguno! 
Los hijos del nodo 79 son: 90 
Los hijos del nodo 83 son: 93 
Los hijos del nodo 87 son: Ninguno! 
Los hijos del nodo 89 son: 99 
Los hijos del nodo 104 son: Ninguno! 
Los hijos del nodo 109 son: Ninguno! 
Los hijos del nodo 112 son: Ninguno! 
Los hijos del nodo 115 son: 124 125 
Los hijos del nodo 120 son: 128 
Los hijos del nodo 121 son: Ninguno! 
Los hijos del nodo 126 son: 134 
Los hijos del nodo 131 son: 138 139 
Los hijos del nodo 133 son: Ninguno! 
Los hijos del nodo 135 son: 143 
Los hijos del nodo 138 son: 148 149 
Los hijos del nodo 141 son: Ninguno! 
Los hijos del nodo 146 son: 155 156 
Los hijos del nodo 153 son: Ninguno! 
Los hijos del nodo 168 son: 174 175 
Los hijos del nodo 176 son: 182 183 
Los hijos del nodo 180 son: 186 187 
Los hijos del nodo 184 son: 191 
Los hijos del nodo 187 son: 194 
Los hijos del nodo 192 son: 202 203 
Los hijos del nodo 196 son: 206 
Los hijos del nodo 198 son: 209 
Los hijos del nodo 199 son: 210 211 
Los hijos del nodo 206 son: 217 
Los hijos del nodo 207 son: Ninguno! 
Los hijos del nodo 212 son: Ninguno! 
Los hijos del nodo 217 son: Ninguno! 
Los hijos del nodo 218 son: 228 
Los hijos del nodo 219 son: Ninguno! 
Los hijos del nodo 221 son: Ninguno! 
Los hijos del nodo 223 son: 230 231 
Los hijos del nodo 231 son: 236 237 
Los hijos del nodo 237 son: 243 
Los hijos del nodo 243 son: 247 248 
Los hijos del nodo 251 son: Ninguno! 
Los hijos del nodo 255 son: Ninguno! 
Los hijos del nodo 256 son: Ninguno! 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\TFG\cam_binaria_optimizada_256\solution1\sim\verilog>set PATH= 

C:\TFG\cam_binaria_optimizada_256\solution1\sim\verilog>call G:/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s top_function  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s top_function 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_256/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_256/solution1/sim/verilog/AESL_autofifo_result_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_result_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_256/solution1/sim/verilog/busqueda_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_256/solution1/sim/verilog/busqueda_cam_bfstbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb_rom
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_256/solution1/sim/verilog/top_function.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_function_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_256/solution1/sim/verilog/top_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.busqueda_cam_bfstbkb_rom
Compiling module xil_defaultlib.busqueda_cam_bfstbkb(DataWidth=1...
Compiling module xil_defaultlib.busqueda_cam
Compiling module xil_defaultlib.top_function
Compiling module xil_defaultlib.AESL_autofifo_result_V_V
Compiling module xil_defaultlib.apatb_top_function_top
Compiling module work.glbl
Built simulation snapshot top_function

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/TFG/cam_binaria_optimizada_256/solution1/sim/verilog/xsim.dir/top_function/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/TFG/cam_binaria_optimizada_256/solution1/sim/verilog/xsim.dir/top_function/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 15 16:51:56 2020. For additional details about this file, please refer to the WebTalk help file at G:/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 16:51:56 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top_function/xsim_script.tcl
# xsim {top_function} -autoloadwcfg -tclbatch {top_function.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source top_function.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 128 [0.00%] @ "125000"
// RTL Simulation : 1 / 128 [100.00%] @ "2745000"
// RTL Simulation : 2 / 128 [100.00%] @ "5355000"
// RTL Simulation : 3 / 128 [100.00%] @ "7965000"
// RTL Simulation : 4 / 128 [100.00%] @ "10575000"
// RTL Simulation : 5 / 128 [100.00%] @ "13185000"
// RTL Simulation : 6 / 128 [100.00%] @ "15795000"
// RTL Simulation : 7 / 128 [100.00%] @ "18405000"
// RTL Simulation : 8 / 128 [100.00%] @ "21015000"
// RTL Simulation : 9 / 128 [100.00%] @ "23625000"
// RTL Simulation : 10 / 128 [100.00%] @ "26235000"
// RTL Simulation : 11 / 128 [100.00%] @ "28845000"
// RTL Simulation : 12 / 128 [100.00%] @ "31455000"
// RTL Simulation : 13 / 128 [100.00%] @ "34065000"
// RTL Simulation : 14 / 128 [100.00%] @ "36675000"
// RTL Simulation : 15 / 128 [100.00%] @ "39285000"
// RTL Simulation : 16 / 128 [100.00%] @ "41895000"
// RTL Simulation : 17 / 128 [100.00%] @ "44505000"
// RTL Simulation : 18 / 128 [100.00%] @ "47115000"
// RTL Simulation : 19 / 128 [100.00%] @ "49725000"
// RTL Simulation : 20 / 128 [100.00%] @ "52335000"
// RTL Simulation : 21 / 128 [100.00%] @ "54945000"
// RTL Simulation : 22 / 128 [100.00%] @ "57555000"
// RTL Simulation : 23 / 128 [100.00%] @ "60165000"
// RTL Simulation : 24 / 128 [100.00%] @ "62775000"
// RTL Simulation : 25 / 128 [100.00%] @ "65385000"
// RTL Simulation : 26 / 128 [100.00%] @ "67995000"
// RTL Simulation : 27 / 128 [100.00%] @ "70605000"
// RTL Simulation : 28 / 128 [100.00%] @ "73215000"
// RTL Simulation : 29 / 128 [100.00%] @ "75825000"
// RTL Simulation : 30 / 128 [100.00%] @ "78435000"
// RTL Simulation : 31 / 128 [100.00%] @ "81045000"
// RTL Simulation : 32 / 128 [100.00%] @ "83655000"
// RTL Simulation : 33 / 128 [100.00%] @ "86265000"
// RTL Simulation : 34 / 128 [100.00%] @ "88875000"
// RTL Simulation : 35 / 128 [100.00%] @ "91485000"
// RTL Simulation : 36 / 128 [100.00%] @ "94095000"
// RTL Simulation : 37 / 128 [100.00%] @ "96705000"
// RTL Simulation : 38 / 128 [100.00%] @ "99315000"
// RTL Simulation : 39 / 128 [100.00%] @ "101925000"
// RTL Simulation : 40 / 128 [100.00%] @ "104535000"
// RTL Simulation : 41 / 128 [100.00%] @ "107145000"
// RTL Simulation : 42 / 128 [100.00%] @ "109755000"
// RTL Simulation : 43 / 128 [100.00%] @ "112365000"
// RTL Simulation : 44 / 128 [100.00%] @ "114975000"
// RTL Simulation : 45 / 128 [100.00%] @ "117585000"
// RTL Simulation : 46 / 128 [100.00%] @ "120195000"
// RTL Simulation : 47 / 128 [100.00%] @ "122805000"
// RTL Simulation : 48 / 128 [100.00%] @ "125415000"
// RTL Simulation : 49 / 128 [100.00%] @ "128025000"
// RTL Simulation : 50 / 128 [100.00%] @ "130635000"
// RTL Simulation : 51 / 128 [100.00%] @ "133245000"
// RTL Simulation : 52 / 128 [100.00%] @ "135855000"
// RTL Simulation : 53 / 128 [100.00%] @ "138465000"
// RTL Simulation : 54 / 128 [100.00%] @ "141075000"
// RTL Simulation : 55 / 128 [100.00%] @ "143685000"
// RTL Simulation : 56 / 128 [100.00%] @ "146295000"
// RTL Simulation : 57 / 128 [100.00%] @ "148905000"
// RTL Simulation : 58 / 128 [100.00%] @ "151515000"
// RTL Simulation : 59 / 128 [100.00%] @ "154125000"
// RTL Simulation : 60 / 128 [100.00%] @ "156735000"
// RTL Simulation : 61 / 128 [100.00%] @ "159345000"
// RTL Simulation : 62 / 128 [100.00%] @ "161955000"
// RTL Simulation : 63 / 128 [100.00%] @ "164565000"
// RTL Simulation : 64 / 128 [100.00%] @ "167175000"
// RTL Simulation : 65 / 128 [100.00%] @ "169785000"
// RTL Simulation : 66 / 128 [100.00%] @ "172395000"
// RTL Simulation : 67 / 128 [100.00%] @ "175005000"
// RTL Simulation : 68 / 128 [100.00%] @ "177615000"
// RTL Simulation : 69 / 128 [100.00%] @ "180225000"
// RTL Simulation : 70 / 128 [100.00%] @ "182835000"
// RTL Simulation : 71 / 128 [100.00%] @ "185445000"
// RTL Simulation : 72 / 128 [100.00%] @ "188055000"
// RTL Simulation : 73 / 128 [100.00%] @ "190665000"
// RTL Simulation : 74 / 128 [100.00%] @ "193275000"
// RTL Simulation : 75 / 128 [100.00%] @ "195885000"
// RTL Simulation : 76 / 128 [100.00%] @ "198495000"
// RTL Simulation : 77 / 128 [100.00%] @ "201105000"
// RTL Simulation : 78 / 128 [100.00%] @ "203715000"
// RTL Simulation : 79 / 128 [100.00%] @ "206325000"
// RTL Simulation : 80 / 128 [100.00%] @ "208935000"
// RTL Simulation : 81 / 128 [100.00%] @ "211545000"
// RTL Simulation : 82 / 128 [100.00%] @ "214155000"
// RTL Simulation : 83 / 128 [100.00%] @ "216765000"
// RTL Simulation : 84 / 128 [100.00%] @ "219375000"
// RTL Simulation : 85 / 128 [100.00%] @ "221985000"
// RTL Simulation : 86 / 128 [100.00%] @ "224595000"
// RTL Simulation : 87 / 128 [100.00%] @ "227205000"
// RTL Simulation : 88 / 128 [100.00%] @ "229815000"
// RTL Simulation : 89 / 128 [100.00%] @ "232425000"
// RTL Simulation : 90 / 128 [100.00%] @ "235035000"
// RTL Simulation : 91 / 128 [100.00%] @ "237645000"
// RTL Simulation : 92 / 128 [100.00%] @ "240255000"
// RTL Simulation : 93 / 128 [100.00%] @ "242865000"
// RTL Simulation : 94 / 128 [100.00%] @ "245475000"
// RTL Simulation : 95 / 128 [100.00%] @ "248085000"
// RTL Simulation : 96 / 128 [100.00%] @ "250695000"
// RTL Simulation : 97 / 128 [100.00%] @ "253305000"
// RTL Simulation : 98 / 128 [100.00%] @ "255915000"
// RTL Simulation : 99 / 128 [100.00%] @ "258525000"
// RTL Simulation : 100 / 128 [100.00%] @ "261135000"
// RTL Simulation : 101 / 128 [100.00%] @ "263745000"
// RTL Simulation : 102 / 128 [100.00%] @ "266355000"
// RTL Simulation : 103 / 128 [100.00%] @ "268965000"
// RTL Simulation : 104 / 128 [100.00%] @ "271575000"
// RTL Simulation : 105 / 128 [100.00%] @ "274185000"
// RTL Simulation : 106 / 128 [100.00%] @ "276795000"
// RTL Simulation : 107 / 128 [100.00%] @ "279405000"
// RTL Simulation : 108 / 128 [100.00%] @ "282015000"
// RTL Simulation : 109 / 128 [100.00%] @ "284625000"
// RTL Simulation : 110 / 128 [100.00%] @ "287235000"
// RTL Simulation : 111 / 128 [100.00%] @ "289845000"
// RTL Simulation : 112 / 128 [100.00%] @ "292455000"
// RTL Simulation : 113 / 128 [100.00%] @ "295065000"
// RTL Simulation : 114 / 128 [100.00%] @ "297675000"
// RTL Simulation : 115 / 128 [100.00%] @ "300285000"
// RTL Simulation : 116 / 128 [100.00%] @ "302895000"
// RTL Simulation : 117 / 128 [100.00%] @ "305505000"
// RTL Simulation : 118 / 128 [100.00%] @ "308115000"
// RTL Simulation : 119 / 128 [100.00%] @ "310725000"
// RTL Simulation : 120 / 128 [100.00%] @ "313335000"
// RTL Simulation : 121 / 128 [100.00%] @ "315945000"
// RTL Simulation : 122 / 128 [100.00%] @ "318555000"
// RTL Simulation : 123 / 128 [100.00%] @ "321165000"
// RTL Simulation : 124 / 128 [100.00%] @ "323775000"
// RTL Simulation : 125 / 128 [100.00%] @ "326385000"
// RTL Simulation : 126 / 128 [100.00%] @ "328995000"
// RTL Simulation : 127 / 128 [100.00%] @ "331605000"
// RTL Simulation : 128 / 128 [100.00%] @ "334215000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 334255 ns : File "C:/TFG/cam_binaria_optimizada_256/solution1/sim/verilog/top_function.autotb.v" Line 396
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 15 16:52:25 2020...
INFO: [COSIM 212-316] Starting C post checking ...
Los hijos del nodo 5 son: 11 
Los hijos del nodo 6 son: 12 
Los hijos del nodo 9 son: Ninguno! 
Los hijos del nodo 11 son: 17 
Los hijos del nodo 12 son: Ninguno! 
Los hijos del nodo 17 son: 23 24 
Los hijos del nodo 21 son: 29 30 
Los hijos del nodo 23 son: 31 
Los hijos del nodo 24 son: Ninguno! 
Los hijos del nodo 30 son: 35 36 
Los hijos del nodo 32 son: 38 
Los hijos del nodo 33 son: 39 40 
Los hijos del nodo 34 son: 41 42 
Los hijos del nodo 36 son: Ninguno! 
Los hijos del nodo 39 son: 48 
Los hijos del nodo 49 son: 60 61 
Los hijos del nodo 51 son: 62 63 
Los hijos del nodo 58 son: Ninguno! 
Los hijos del nodo 64 son: 77 
Los hijos del nodo 65 son: 78 
Los hijos del nodo 70 son: 83 
Los hijos del nodo 72 son: Ninguno! 
Los hijos del nodo 76 son: Ninguno! 
Los hijos del nodo 79 son: 90 
Los hijos del nodo 83 son: 93 
Los hijos del nodo 87 son: Ninguno! 
Los hijos del nodo 89 son: 99 
Los hijos del nodo 104 son: Ninguno! 
Los hijos del nodo 109 son: Ninguno! 
Los hijos del nodo 112 son: Ninguno! 
Los hijos del nodo 115 son: 124 125 
Los hijos del nodo 120 son: 128 
Los hijos del nodo 121 son: Ninguno! 
Los hijos del nodo 126 son: 134 
Los hijos del nodo 131 son: 138 139 
Los hijos del nodo 133 son: Ninguno! 
Los hijos del nodo 135 son: 143 
Los hijos del nodo 138 son: 148 149 
Los hijos del nodo 141 son: Ninguno! 
Los hijos del nodo 146 son: 155 156 
Los hijos del nodo 153 son: Ninguno! 
Los hijos del nodo 168 son: 174 175 
Los hijos del nodo 176 son: 182 183 
Los hijos del nodo 180 son: 186 187 
Los hijos del nodo 184 son: 191 
Los hijos del nodo 187 son: 194 
Los hijos del nodo 192 son: 202 203 
Los hijos del nodo 196 son: 206 
Los hijos del nodo 198 son: 209 
Los hijos del nodo 199 son: 210 211 
Los hijos del nodo 206 son: 217 
Los hijos del nodo 207 son: Ninguno! 
Los hijos del nodo 212 son: Ninguno! 
Los hijos del nodo 217 son: Ninguno! 
Los hijos del nodo 218 son: 228 
Los hijos del nodo 219 son: Ninguno! 
Los hijos del nodo 221 son: Ninguno! 
Los hijos del nodo 223 son: 230 231 
Los hijos del nodo 231 son: 236 237 
Los hijos del nodo 237 son: 243 
Los hijos del nodo 243 son: 247 248 
Los hijos del nodo 251 son: Ninguno! 
Los hijos del nodo 255 son: Ninguno! 
Los hijos del nodo 256 son: Ninguno! 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 358.535 ; gain = 89.414
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 16:53:14 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\TFG\cam_binaria_optimizada_256\solution1\impl\verilog>G:/Vivado/2019.1/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 356.645 ; gain = 63.117
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_256/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Wrote  : <C:\TFG\cam_binaria_optimizada_256\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
create_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 398.797 ; gain = 8.586
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : <C:\TFG\cam_binaria_optimizada_256\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:43 . Memory (MB): peak = 580.258 ; gain = 54.051
[Thu Oct 15 16:55:04 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Oct 15 16:55:05 2020] Launched synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 583.641 ; gain = 3.383
[Thu Oct 15 16:55:05 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 354.340 ; gain = 52.480
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_256/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 830.793 ; gain = 177.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-30980-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-30980-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 895.695 ; gain = 242.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 895.695 ; gain = 242.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 895.695 ; gain = 242.867
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/top_function.xdc]
Parsing XDC File [C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 926.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 938.730 ; gain = 11.871
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:01:01 . Memory (MB): peak = 938.730 ; gain = 285.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:01:01 . Memory (MB): peak = 938.730 ; gain = 285.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:01:01 . Memory (MB): peak = 938.730 ; gain = 285.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:01:02 . Memory (MB): peak = 938.730 ; gain = 285.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:05 . Memory (MB): peak = 938.730 ; gain = 285.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:19 . Memory (MB): peak = 984.105 ; gain = 331.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:19 . Memory (MB): peak = 984.105 ; gain = 331.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:19 . Memory (MB): peak = 993.629 ; gain = 340.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1009.438 ; gain = 356.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1009.438 ; gain = 356.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1009.438 ; gain = 356.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1009.438 ; gain = 356.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1009.438 ; gain = 356.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1009.438 ; gain = 356.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    13|
|2     |  bd_0_i |bd_0   |    13|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1009.438 ; gain = 356.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:56 . Memory (MB): peak = 1009.438 ; gain = 313.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1009.438 ; gain = 356.609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:02:13 . Memory (MB): peak = 1031.828 ; gain = 647.867
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.828 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:00:08 2020...
[Thu Oct 15 17:00:29 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:05:24 . Memory (MB): peak = 583.641 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/top_function.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 896.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 896.367 ; gain = 312.727
Running report: report_utilization -file ./report/top_function_utilization_synth.rpt
Contents of report file './report/top_function_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:01:26 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  110 |     0 |     53200 |  0.21 |
|   LUT as Logic          |  110 |     0 |     53200 |  0.21 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |   84 |     0 |    106400 |  0.08 |
|   Register as Flip Flop |   84 |     0 |    106400 |  0.08 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 82    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       140 |  0.36 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   82 |        Flop & Latch |
| LUT6     |   50 |                 LUT |
| LUT5     |   34 |                 LUT |
| LUT4     |   18 |                 LUT |
| LUT3     |   11 |                 LUT |
| LUT2     |    7 |                 LUT |
| LUT1     |    2 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
| CARRY4   |    2 |          CarryLogic |
| RAMB18E1 |    1 |        Block Memory |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1430.469 ; gain = 534.102
Contents of report file './report/top_function_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:01:50 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.501        0.000                      0                  172        0.256        0.000                      0                  172        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.501        0.000                      0                  172        0.256        0.000                      0                  172        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 3.462ns (65.997%)  route 1.784ns (34.003%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[14]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[13]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_2/O
                         net (fo=1, unplaced)         0.000     4.351    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_30
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.925 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[2]
                         net (fo=3, unplaced)         0.470     5.395    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2
                         LUT5 (Prop_lut5_I0_O)        0.310     5.705 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213[8]_i_1/O
                         net (fo=9, unplaced)         0.514     6.219    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  4.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.262ns (65.874%)  route 0.136ns (34.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.710    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/trunc_ln31_reg_414_reg[7]_2[0]
                         LUT5 (Prop_lut5_I4_O)        0.098     0.808 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/trunc_ln31_reg_414[1]_i_1/O
                         net (fo=2, unplaced)         0.000     0.808    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_25
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[1]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1430.469 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Oct 15 17:02:38 2020] Launched impl_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1431.902 ; gain = 1.434
[Thu Oct 15 17:02:38 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 298.254 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1307.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:01:16 . Memory (MB): peak = 1307.395 ; gain = 1009.141
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_256/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1344.363 ; gain = 26.031

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: a63e72f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 1344.363 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a63e72f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1464.316 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a63e72f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1464.316 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1573811c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1464.316 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1573811c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1464.316 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1573811c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1464.316 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1573811c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1464.316 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1464.316 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12b329932

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1464.316 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.501 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 12b329932

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1598.531 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12b329932

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.531 ; gain = 134.215

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12b329932

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1598.531 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.531 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12b329932

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1598.531 ; gain = 285.164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.531 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1598.531 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9738a200

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.495 . Memory (MB): peak = 1598.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 76690fe8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a6469cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a6469cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.531 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: a6469cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8a7095a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.531 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 252d8bfa3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1598.531 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1d007134b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1598.531 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d007134b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 194ea69c4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17cc1774e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cb57e8a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19f4488e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1771a4258

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e048ee29

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b4348de8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1598.531 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b4348de8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f261fe52

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f261fe52

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.531 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.955. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e80da996

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.531 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e80da996

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e80da996

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e80da996

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.531 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1598.531 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1e79e281b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.531 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e79e281b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.531 ; gain = 0.000
Ending Placer Task | Checksum: 127e2c605

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1598.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1598.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.372 . Memory (MB): peak = 1598.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1598.531 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1598.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 944ec09f ConstDB: 0 ShapeSum: 93940566 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "result_V_V_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "result_V_V_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fatherSearch" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fatherSearch". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: fc516e5e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 1621.289 ; gain = 22.758
Post Restoration Checksum: NetGraph: bc1f4793 NumContArr: 403226cb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fc516e5e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1645.086 ; gain = 46.555

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fc516e5e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1645.086 ; gain = 46.555

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fc516e5e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1645.086 ; gain = 46.555
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c4a0ffa3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1645.086 ; gain = 46.555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.025  | TNS=0.000  | WHS=0.151  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 131cbb8e1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1645.086 ; gain = 46.555

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 163
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 163
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14c5ca58d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1645.086 ; gain = 46.555

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.830  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1158f8287

Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1645.086 ; gain = 46.555
Phase 4 Rip-up And Reroute | Checksum: 1158f8287

Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1645.086 ; gain = 46.555

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1158f8287

Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1645.086 ; gain = 46.555

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1158f8287

Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1645.086 ; gain = 46.555
Phase 5 Delay and Skew Optimization | Checksum: 1158f8287

Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1645.086 ; gain = 46.555

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17ac55112

Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1645.086 ; gain = 46.555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.830  | TNS=0.000  | WHS=0.167  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17ac55112

Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1645.086 ; gain = 46.555
Phase 6 Post Hold Fix | Checksum: 17ac55112

Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1645.086 ; gain = 46.555

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0156881 %
  Global Horizontal Routing Utilization  = 0.0191853 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e04d29e7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1645.086 ; gain = 46.555

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e04d29e7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1645.086 ; gain = 46.555

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20ed780c6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1645.086 ; gain = 46.555

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.830  | TNS=0.000  | WHS=0.167  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20ed780c6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1645.086 ; gain = 46.555
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1645.086 ; gain = 46.555

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:33 . Memory (MB): peak = 1645.086 ; gain = 46.555
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1645.086 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.812 . Memory (MB): peak = 1645.770 ; gain = 0.684
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/TFG/cam_binaria_optimizada_256/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:06:29 2020...
[Thu Oct 15 17:07:06 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:04:28 . Memory (MB): peak = 1431.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.397 . Memory (MB): peak = 1628.125 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.416 . Memory (MB): peak = 1628.125 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1628.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/top_function_status_routed.rpt
Contents of report file './report/top_function_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :         243 :
       # of nets not needing routing.......... :          78 :
           # of internally routed nets........ :          50 :
           # of implicitly routed ports....... :          28 :
       # of routable nets..................... :         165 :
           # of fully routed nets............. :         165 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/top_function_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:07:10 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 3.426ns (58.268%)  route 2.454ns (41.732%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[11]
                         net (fo=2, routed)           1.337     4.764    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[10]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.888    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_31
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.426 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[2]
                         net (fo=3, routed)           0.541     5.967    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.310     6.277 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213[8]_i_1/O
                         net (fo=9, routed)           0.576     6.853    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y57         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[5]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 3.426ns (58.345%)  route 2.446ns (41.655%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[11]
                         net (fo=2, routed)           1.337     4.764    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[10]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.888    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_31
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.426 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[2]
                         net (fo=3, routed)           0.541     5.967    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.310     6.277 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213[8]_i_1/O
                         net (fo=9, routed)           0.568     6.845    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y58         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 3.426ns (58.345%)  route 2.446ns (41.655%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[11]
                         net (fo=2, routed)           1.337     4.764    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[10]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.888    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_31
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.426 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[2]
                         net (fo=3, routed)           0.541     5.967    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.310     6.277 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213[8]_i_1/O
                         net (fo=9, routed)           0.568     6.845    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y58         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[1]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 3.426ns (58.345%)  route 2.446ns (41.655%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[11]
                         net (fo=2, routed)           1.337     4.764    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[10]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.888    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_31
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.426 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[2]
                         net (fo=3, routed)           0.541     5.967    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.310     6.277 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213[8]_i_1/O
                         net (fo=9, routed)           0.568     6.845    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y58         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[2]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 3.426ns (58.345%)  route 2.446ns (41.655%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[11]
                         net (fo=2, routed)           1.337     4.764    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[10]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.888    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_31
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.426 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[2]
                         net (fo=3, routed)           0.541     5.967    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.310     6.277 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213[8]_i_1/O
                         net (fo=9, routed)           0.568     6.845    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y58         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[3]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 3.426ns (58.345%)  route 2.446ns (41.655%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[11]
                         net (fo=2, routed)           1.337     4.764    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[10]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.888    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_31
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.426 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[2]
                         net (fo=3, routed)           0.541     5.967    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.310     6.277 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213[8]_i_1/O
                         net (fo=9, routed)           0.568     6.845    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y58         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[6]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 3.426ns (58.345%)  route 2.446ns (41.655%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[11]
                         net (fo=2, routed)           1.337     4.764    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[10]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.888    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_31
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.426 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[2]
                         net (fo=3, routed)           0.541     5.967    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.310     6.277 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213[8]_i_1/O
                         net (fo=9, routed)           0.568     6.845    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y58         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[7]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 3.426ns (58.345%)  route 2.446ns (41.655%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[11]
                         net (fo=2, routed)           1.337     4.764    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[10]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.888    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_31
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.426 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[2]
                         net (fo=3, routed)           0.541     5.967    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.310     6.277 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213[8]_i_1/O
                         net (fo=9, routed)           0.568     6.845    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y58         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[8]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 3.426ns (58.128%)  route 2.468ns (41.872%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[11]
                         net (fo=2, routed)           1.337     4.764    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[10]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.888    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_31
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.426 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[2]
                         net (fo=3, routed)           0.541     5.967    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.310     6.277 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213[8]_i_1/O
                         net (fo=9, routed)           0.590     6.867    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X32Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X32Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y56         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[4]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 3.461ns (59.291%)  route 2.376ns (40.709%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[6]
                         net (fo=2, routed)           1.321     4.748    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[5]
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.872 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.872    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_33
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.442 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[2]
                         net (fo=3, routed)           0.447     5.890    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.313     6.203 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218[7]_i_1/O
                         net (fo=8, routed)           0.608     6.810    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X32Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X32Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  3.910    





Running report: report_utilization -file ./report/top_function_utilization_routed.rpt
Contents of report file './report/top_function_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:07:11 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  110 |     0 |     53200 |  0.21 |
|   LUT as Logic          |  110 |     0 |     53200 |  0.21 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |   84 |     0 |    106400 |  0.08 |
|   Register as Flip Flop |   84 |     0 |    106400 |  0.08 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 82    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   37 |     0 |     13300 |  0.28 |
|   SLICEL                                   |   23 |     0 |           |       |
|   SLICEM                                   |   14 |     0 |           |       |
| LUT as Logic                               |  110 |     0 |     53200 |  0.21 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |   98 |       |           |       |
|   using O5 and O6                          |   12 |       |           |       |
| LUT as Memory                              |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |   84 |     0 |    106400 |  0.08 |
|   Register driven from within the Slice    |   44 |       |           |       |
|   Register driven from outside the Slice   |   40 |       |           |       |
|     LUT in front of the register is unused |   16 |       |           |       |
|     LUT in front of the register is used   |   24 |       |           |       |
| Unique Control Sets                        |   10 |       |     13300 |  0.08 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       140 |  0.36 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   82 |        Flop & Latch |
| LUT6     |   50 |                 LUT |
| LUT5     |   34 |                 LUT |
| LUT4     |   18 |                 LUT |
| LUT3     |   11 |                 LUT |
| LUT2     |    7 |                 LUT |
| LUT1     |    2 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
| CARRY4   |    2 |          CarryLogic |
| RAMB18E1 |    1 |        Block Memory |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Contents of report file './report/top_function_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:07:11 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.831        0.000                      0                  172        0.168        0.000                      0                  172        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.831        0.000                      0                  172        0.168        0.000                      0                  172        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 3.426ns (58.268%)  route 2.454ns (41.732%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[11]
                         net (fo=2, routed)           1.337     4.764    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[10]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.888    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_31
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.426 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[2]
                         net (fo=3, routed)           0.541     5.967    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.310     6.277 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213[8]_i_1/O
                         net (fo=9, routed)           0.576     6.853    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y57         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[5]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  3.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X34Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[2]/Q
                         net (fo=7, routed)           0.072     0.646    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161[2]
    SLICE_X35Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.691 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433[6]_i_1/O
                         net (fo=1, routed)           0.000     0.691    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_fu_333_p2[6]
    SLICE_X35Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=84, unset)           0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X35Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X28Y58  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X28Y58  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=3.831256, worst hold slack (WHS)=0.167756, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (1 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 37 110 84 0 1 0 0 0 0 0
HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_256/solution1/impl/report/verilog/top_function_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             cam_binaria_optimizada_256
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Thu Oct 15 17:07:12 +0200 2020

#=== Post-Implementation Resource usage ===
SLICE:           37
LUT:            110
FF:              84
DSP:              0
BRAM:             1
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.499
CP achieved post-implementation:    6.169
Timing met

HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_256/solution1/impl/report/verilog/top_function_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:07:13 2020...
INFO: [HLS 200-10] Creating and opening project 'C:/TFG/cam_binaria_optimizada_512'.
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.cpp' to the project
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.h' to the project
INFO: [HLS 200-10] Adding design file './Data/data_512.cpp' to the project
INFO: [HLS 200-10] Adding design file './Results/results_512.cpp' to the project
INFO: [HLS 200-10] Adding test bench file './HLS_cams/cam_binaria_optimizada/test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/TFG/cam_binaria_optimizada_512/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp in debug mode
   Compiling ../../../../Results/results_512.cpp in debug mode
   Compiling ../../../../Data/data_512.cpp in debug mode
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp in debug mode
   Generating csim.exe
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_512.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_512.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Los hijos del nodo 2 son: 5 
Los hijos del nodo 10 son: 19 20 
Los hijos del nodo 15 son: 24 
Los hijos del nodo 19 son: 26 
Los hijos del nodo 25 son: Ninguno! 
Los hijos del nodo 26 son: 33 34 
Los hijos del nodo 27 son: Ninguno! 
Los hijos del nodo 35 son: 43 44 
Los hijos del nodo 37 son: 45 
Los hijos del nodo 38 son: Ninguno! 
Los hijos del nodo 56 son: 65 66 
Los hijos del nodo 60 son: Ninguno! 
Los hijos del nodo 63 son: Ninguno! 
Los hijos del nodo 65 son: Ninguno! 
Los hijos del nodo 68 son: Ninguno! 
Los hijos del nodo 70 son: 77 78 
Los hijos del nodo 72 son: Ninguno! 
Los hijos del nodo 74 son: 80 81 
Los hijos del nodo 75 son: Ninguno! 
Los hijos del nodo 77 son: Ninguno! 
Los hijos del nodo 83 son: 89 90 
Los hijos del nodo 87 son: 96 97 
Los hijos del nodo 88 son: Ninguno! 
Los hijos del nodo 95 son: 108 109 
Los hijos del nodo 97 son: Ninguno! 
Los hijos del nodo 98 son: Ninguno! 
Los hijos del nodo 112 son: 123 124 
Los hijos del nodo 113 son: 125 
Los hijos del nodo 115 son: Ninguno! 
Los hijos del nodo 120 son: 130 
Los hijos del nodo 129 son: 138 139 
Los hijos del nodo 130 son: 140 
Los hijos del nodo 132 son: 143 
Los hijos del nodo 135 son: 147 
Los hijos del nodo 137 son: 150 151 
Los hijos del nodo 139 son: 153 154 
Los hijos del nodo 140 son: 155 156 
Los hijos del nodo 142 son: 157 158 
Los hijos del nodo 144 son: Ninguno! 
Los hijos del nodo 148 son: 163 164 
Los hijos del nodo 150 son: 167 168 
Los hijos del nodo 151 son: 169 170 
Los hijos del nodo 159 son: 181 
Los hijos del nodo 161 son: 183 
Los hijos del nodo 162 son: 184 
Los hijos del nodo 163 son: Ninguno! 
Los hijos del nodo 166 son: 187 188 
Los hijos del nodo 173 son: 196 
Los hijos del nodo 175 son: 197 198 
Los hijos del nodo 178 son: 203 
Los hijos del nodo 179 son: Ninguno! 
Los hijos del nodo 183 son: 208 
Los hijos del nodo 185 son: 209 
Los hijos del nodo 186 son: Ninguno! 
Los hijos del nodo 188 son: 212 
Los hijos del nodo 200 son: 226 227 
Los hijos del nodo 202 son: 230 231 
Los hijos del nodo 205 son: 235 
Los hijos del nodo 206 son: 236 237 
Los hijos del nodo 207 son: 238 239 
Los hijos del nodo 212 son: Ninguno! 
Los hijos del nodo 214 son: 245 
Los hijos del nodo 221 son: 251 
Los hijos del nodo 237 son: 266 267 
Los hijos del nodo 238 son: Ninguno! 
Los hijos del nodo 240 son: 270 
Los hijos del nodo 242 son: Ninguno! 
Los hijos del nodo 246 son: 275 
Los hijos del nodo 249 son: 277 
Los hijos del nodo 252 son: Ninguno! 
Los hijos del nodo 253 son: 279 
Los hijos del nodo 257 son: Ninguno! 
Los hijos del nodo 262 son: 288 
Los hijos del nodo 265 son: 292 293 
Los hijos del nodo 270 son: Ninguno! 
Los hijos del nodo 277 son: 305 
Los hijos del nodo 279 son: 306 
Los hijos del nodo 284 son: 310 
Los hijos del nodo 285 son: 311 312 
Los hijos del nodo 289 son: Ninguno! 
Los hijos del nodo 292 son: Ninguno! 
Los hijos del nodo 302 son: 326 
Los hijos del nodo 313 son: 332 333 
Los hijos del nodo 316 son: 336 
Los hijos del nodo 321 son: Ninguno! 
Los hijos del nodo 323 son: Ninguno! 
Los hijos del nodo 324 son: 341 342 
Los hijos del nodo 326 son: 343 
Los hijos del nodo 329 son: 348 
Los hijos del nodo 331 son: Ninguno! 
Los hijos del nodo 335 son: Ninguno! 
Los hijos del nodo 346 son: Ninguno! 
Los hijos del nodo 347 son: Ninguno! 
Los hijos del nodo 349 son: Ninguno! 
Los hijos del nodo 358 son: 374 
Los hijos del nodo 360 son: 377 
Los hijos del nodo 373 son: 388 389 
Los hijos del nodo 379 son: Ninguno! 
Los hijos del nodo 391 son: Ninguno! 
Los hijos del nodo 397 son: 414 
Los hijos del nodo 400 son: Ninguno! 
Los hijos del nodo 401 son: 418 
Los hijos del nodo 409 son: 423 424 
Los hijos del nodo 412 son: Ninguno! 
Los hijos del nodo 413 son: 427 428 
Los hijos del nodo 416 son: 432 
Los hijos del nodo 418 son: 434 435 
Los hijos del nodo 427 son: 443 
Los hijos del nodo 431 son: 446 447 
Los hijos del nodo 432 son: Ninguno! 
Los hijos del nodo 434 son: Ninguno! 
Los hijos del nodo 441 son: 454 
Los hijos del nodo 443 son: 456 
Los hijos del nodo 444 son: 457 458 
Los hijos del nodo 458 son: 471 472 
Los hijos del nodo 465 son: 482 483 
Los hijos del nodo 467 son: 486 
Los hijos del nodo 469 son: 489 490 
Los hijos del nodo 475 son: 495 496 
Los hijos del nodo 479 son: 498 499 
Los hijos del nodo 480 son: 500 
Los hijos del nodo 483 son: 503 504 
Los hijos del nodo 495 son: Ninguno! 
Los hijos del nodo 496 son: Ninguno! 
Los hijos del nodo 497 son: Ninguno! 
Los hijos del nodo 502 son: Ninguno! 
Los hijos del nodo 503 son: Ninguno! 
Los hijos del nodo 510 son: Ninguno! 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './Results/results_512.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './Data/data_512.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './HLS_cams/cam_binaria_optimizada/cam.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:27:26 . Memory (MB): peak = 212.578 ; gain = 122.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:27:26 . Memory (MB): peak = 212.578 ; gain = 122.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:27:28 . Memory (MB): peak = 212.578 ; gain = 122.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:27:28 . Memory (MB): peak = 212.578 ; gain = 122.203
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:27:29 . Memory (MB): peak = 212.578 ; gain = 122.203
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:27:29 . Memory (MB): peak = 212.578 ; gain = 122.203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:50) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:45).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:38) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:35).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1048.21 seconds; current allocated memory: 152.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 152.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 152.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 152.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'busqueda_cam_bfstree_V' to 'busqueda_cam_bfstbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'busqueda_cam'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 153.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/nodo_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/relationship_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/fatherSearch' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/result_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_function' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function'.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 153.464 MB.
INFO: [RTMG 210-279] Implementing memory 'busqueda_cam_bfstbkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:27:35 . Memory (MB): peak = 216.609 ; gain = 126.234
INFO: [VHDL 208-304] Generating VHDL RTL for top_function.
INFO: [VLOG 209-307] Generating Verilog RTL for top_function.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Vivado/2019.1/msys64/mingw64/bin/g++"
   Compiling cam.cpp_pre.cpp.tb.cpp
   Compiling data_512.cpp_pre.cpp.tb.cpp
   Compiling test_bench.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_function.cpp
   Compiling results_512.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Los hijos del nodo 2 son: 5 
Los hijos del nodo 10 son: 19 20 
Los hijos del nodo 15 son: 24 
Los hijos del nodo 19 son: 26 
Los hijos del nodo 25 son: Ninguno! 
Los hijos del nodo 26 son: 33 34 
Los hijos del nodo 27 son: Ninguno! 
Los hijos del nodo 35 son: 43 44 
Los hijos del nodo 37 son: 45 
Los hijos del nodo 38 son: Ninguno! 
Los hijos del nodo 56 son: 65 66 
Los hijos del nodo 60 son: Ninguno! 
Los hijos del nodo 63 son: Ninguno! 
Los hijos del nodo 65 son: Ninguno! 
Los hijos del nodo 68 son: Ninguno! 
Los hijos del nodo 70 son: 77 78 
Los hijos del nodo 72 son: Ninguno! 
Los hijos del nodo 74 son: 80 81 
Los hijos del nodo 75 son: Ninguno! 
Los hijos del nodo 77 son: Ninguno! 
Los hijos del nodo 83 son: 89 90 
Los hijos del nodo 87 son: 96 97 
Los hijos del nodo 88 son: Ninguno! 
Los hijos del nodo 95 son: 108 109 
Los hijos del nodo 97 son: Ninguno! 
Los hijos del nodo 98 son: Ninguno! 
Los hijos del nodo 112 son: 123 124 
Los hijos del nodo 113 son: 125 
Los hijos del nodo 115 son: Ninguno! 
Los hijos del nodo 120 son: 130 
Los hijos del nodo 129 son: 138 139 
Los hijos del nodo 130 son: 140 
Los hijos del nodo 132 son: 143 
Los hijos del nodo 135 son: 147 
Los hijos del nodo 137 son: 150 151 
Los hijos del nodo 139 son: 153 154 
Los hijos del nodo 140 son: 155 156 
Los hijos del nodo 142 son: 157 158 
Los hijos del nodo 144 son: Ninguno! 
Los hijos del nodo 148 son: 163 164 
Los hijos del nodo 150 son: 167 168 
Los hijos del nodo 151 son: 169 170 
Los hijos del nodo 159 son: 181 
Los hijos del nodo 161 son: 183 
Los hijos del nodo 162 son: 184 
Los hijos del nodo 163 son: Ninguno! 
Los hijos del nodo 166 son: 187 188 
Los hijos del nodo 173 son: 196 
Los hijos del nodo 175 son: 197 198 
Los hijos del nodo 178 son: 203 
Los hijos del nodo 179 son: Ninguno! 
Los hijos del nodo 183 son: 208 
Los hijos del nodo 185 son: 209 
Los hijos del nodo 186 son: Ninguno! 
Los hijos del nodo 188 son: 212 
Los hijos del nodo 200 son: 226 227 
Los hijos del nodo 202 son: 230 231 
Los hijos del nodo 205 son: 235 
Los hijos del nodo 206 son: 236 237 
Los hijos del nodo 207 son: 238 239 
Los hijos del nodo 212 son: Ninguno! 
Los hijos del nodo 214 son: 245 
Los hijos del nodo 221 son: 251 
Los hijos del nodo 237 son: 266 267 
Los hijos del nodo 238 son: Ninguno! 
Los hijos del nodo 240 son: 270 
Los hijos del nodo 242 son: Ninguno! 
Los hijos del nodo 246 son: 275 
Los hijos del nodo 249 son: 277 
Los hijos del nodo 252 son: Ninguno! 
Los hijos del nodo 253 son: 279 
Los hijos del nodo 257 son: Ninguno! 
Los hijos del nodo 262 son: 288 
Los hijos del nodo 265 son: 292 293 
Los hijos del nodo 270 son: Ninguno! 
Los hijos del nodo 277 son: 305 
Los hijos del nodo 279 son: 306 
Los hijos del nodo 284 son: 310 
Los hijos del nodo 285 son: 311 312 
Los hijos del nodo 289 son: Ninguno! 
Los hijos del nodo 292 son: Ninguno! 
Los hijos del nodo 302 son: 326 
Los hijos del nodo 313 son: 332 333 
Los hijos del nodo 316 son: 336 
Los hijos del nodo 321 son: Ninguno! 
Los hijos del nodo 323 son: Ninguno! 
Los hijos del nodo 324 son: 341 342 
Los hijos del nodo 326 son: 343 
Los hijos del nodo 329 son: 348 
Los hijos del nodo 331 son: Ninguno! 
Los hijos del nodo 335 son: Ninguno! 
Los hijos del nodo 346 son: Ninguno! 
Los hijos del nodo 347 son: Ninguno! 
Los hijos del nodo 349 son: Ninguno! 
Los hijos del nodo 358 son: 374 
Los hijos del nodo 360 son: 377 
Los hijos del nodo 373 son: 388 389 
Los hijos del nodo 379 son: Ninguno! 
Los hijos del nodo 391 son: Ninguno! 
Los hijos del nodo 397 son: 414 
Los hijos del nodo 400 son: Ninguno! 
Los hijos del nodo 401 son: 418 
Los hijos del nodo 409 son: 423 424 
Los hijos del nodo 412 son: Ninguno! 
Los hijos del nodo 413 son: 427 428 
Los hijos del nodo 416 son: 432 
Los hijos del nodo 418 son: 434 435 
Los hijos del nodo 427 son: 443 
Los hijos del nodo 431 son: 446 447 
Los hijos del nodo 432 son: Ninguno! 
Los hijos del nodo 434 son: Ninguno! 
Los hijos del nodo 441 son: 454 
Los hijos del nodo 443 son: 456 
Los hijos del nodo 444 son: 457 458 
Los hijos del nodo 458 son: 471 472 
Los hijos del nodo 465 son: 482 483 
Los hijos del nodo 467 son: 486 
Los hijos del nodo 469 son: 489 490 
Los hijos del nodo 475 son: 495 496 
Los hijos del nodo 479 son: 498 499 
Los hijos del nodo 480 son: 500 
Los hijos del nodo 483 son: 503 504 
Los hijos del nodo 495 son: Ninguno! 
Los hijos del nodo 496 son: Ninguno! 
Los hijos del nodo 497 son: Ninguno! 
Los hijos del nodo 502 son: Ninguno! 
Los hijos del nodo 503 son: Ninguno! 
Los hijos del nodo 510 son: Ninguno! 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\TFG\cam_binaria_optimizada_512\solution1\sim\verilog>set PATH= 

C:\TFG\cam_binaria_optimizada_512\solution1\sim\verilog>call G:/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s top_function  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s top_function 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_512/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_512/solution1/sim/verilog/AESL_autofifo_result_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_result_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_512/solution1/sim/verilog/busqueda_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_512/solution1/sim/verilog/busqueda_cam_bfstbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb_rom
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_512/solution1/sim/verilog/top_function.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_function_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_512/solution1/sim/verilog/top_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.busqueda_cam_bfstbkb_rom
Compiling module xil_defaultlib.busqueda_cam_bfstbkb(DataWidth=2...
Compiling module xil_defaultlib.busqueda_cam
Compiling module xil_defaultlib.top_function
Compiling module xil_defaultlib.AESL_autofifo_result_V_V
Compiling module xil_defaultlib.apatb_top_function_top
Compiling module work.glbl
Built simulation snapshot top_function

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/TFG/cam_binaria_optimizada_512/solution1/sim/verilog/xsim.dir/top_function/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/TFG/cam_binaria_optimizada_512/solution1/sim/verilog/xsim.dir/top_function/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 15 17:09:38 2020. For additional details about this file, please refer to the WebTalk help file at G:/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 17:09:38 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top_function/xsim_script.tcl
# xsim {top_function} -autoloadwcfg -tclbatch {top_function.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source top_function.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 256 [0.00%] @ "125000"
// RTL Simulation : 1 / 256 [100.00%] @ "5305000"
// RTL Simulation : 2 / 256 [100.00%] @ "10475000"
// RTL Simulation : 3 / 256 [100.00%] @ "15645000"
// RTL Simulation : 4 / 256 [100.00%] @ "20815000"
// RTL Simulation : 5 / 256 [100.00%] @ "25985000"
// RTL Simulation : 6 / 256 [100.00%] @ "31155000"
// RTL Simulation : 7 / 256 [100.00%] @ "36325000"
// RTL Simulation : 8 / 256 [100.00%] @ "41495000"
// RTL Simulation : 9 / 256 [100.00%] @ "46665000"
// RTL Simulation : 10 / 256 [100.00%] @ "51835000"
// RTL Simulation : 11 / 256 [100.00%] @ "57005000"
// RTL Simulation : 12 / 256 [100.00%] @ "62175000"
// RTL Simulation : 13 / 256 [100.00%] @ "67345000"
// RTL Simulation : 14 / 256 [100.00%] @ "72515000"
// RTL Simulation : 15 / 256 [100.00%] @ "77685000"
// RTL Simulation : 16 / 256 [100.00%] @ "82855000"
// RTL Simulation : 17 / 256 [100.00%] @ "88025000"
// RTL Simulation : 18 / 256 [100.00%] @ "93195000"
// RTL Simulation : 19 / 256 [100.00%] @ "98365000"
// RTL Simulation : 20 / 256 [100.00%] @ "103535000"
// RTL Simulation : 21 / 256 [100.00%] @ "108705000"
// RTL Simulation : 22 / 256 [100.00%] @ "113875000"
// RTL Simulation : 23 / 256 [100.00%] @ "119045000"
// RTL Simulation : 24 / 256 [100.00%] @ "124215000"
// RTL Simulation : 25 / 256 [100.00%] @ "129385000"
// RTL Simulation : 26 / 256 [100.00%] @ "134555000"
// RTL Simulation : 27 / 256 [100.00%] @ "139725000"
// RTL Simulation : 28 / 256 [100.00%] @ "144895000"
// RTL Simulation : 29 / 256 [100.00%] @ "150065000"
// RTL Simulation : 30 / 256 [100.00%] @ "155235000"
// RTL Simulation : 31 / 256 [100.00%] @ "160405000"
// RTL Simulation : 32 / 256 [100.00%] @ "165575000"
// RTL Simulation : 33 / 256 [100.00%] @ "170745000"
// RTL Simulation : 34 / 256 [100.00%] @ "175915000"
// RTL Simulation : 35 / 256 [100.00%] @ "181085000"
// RTL Simulation : 36 / 256 [100.00%] @ "186255000"
// RTL Simulation : 37 / 256 [100.00%] @ "191425000"
// RTL Simulation : 38 / 256 [100.00%] @ "196595000"
// RTL Simulation : 39 / 256 [100.00%] @ "201765000"
// RTL Simulation : 40 / 256 [100.00%] @ "206935000"
// RTL Simulation : 41 / 256 [100.00%] @ "212105000"
// RTL Simulation : 42 / 256 [100.00%] @ "217275000"
// RTL Simulation : 43 / 256 [100.00%] @ "222445000"
// RTL Simulation : 44 / 256 [100.00%] @ "227615000"
// RTL Simulation : 45 / 256 [100.00%] @ "232785000"
// RTL Simulation : 46 / 256 [100.00%] @ "237955000"
// RTL Simulation : 47 / 256 [100.00%] @ "243125000"
// RTL Simulation : 48 / 256 [100.00%] @ "248295000"
// RTL Simulation : 49 / 256 [100.00%] @ "253465000"
// RTL Simulation : 50 / 256 [100.00%] @ "258635000"
// RTL Simulation : 51 / 256 [100.00%] @ "263805000"
// RTL Simulation : 52 / 256 [100.00%] @ "268975000"
// RTL Simulation : 53 / 256 [100.00%] @ "274145000"
// RTL Simulation : 54 / 256 [100.00%] @ "279315000"
// RTL Simulation : 55 / 256 [100.00%] @ "284485000"
// RTL Simulation : 56 / 256 [100.00%] @ "289655000"
// RTL Simulation : 57 / 256 [100.00%] @ "294825000"
// RTL Simulation : 58 / 256 [100.00%] @ "299995000"
// RTL Simulation : 59 / 256 [100.00%] @ "305165000"
// RTL Simulation : 60 / 256 [100.00%] @ "310335000"
// RTL Simulation : 61 / 256 [100.00%] @ "315505000"
// RTL Simulation : 62 / 256 [100.00%] @ "320675000"
// RTL Simulation : 63 / 256 [100.00%] @ "325845000"
// RTL Simulation : 64 / 256 [100.00%] @ "331015000"
// RTL Simulation : 65 / 256 [100.00%] @ "336185000"
// RTL Simulation : 66 / 256 [100.00%] @ "341355000"
// RTL Simulation : 67 / 256 [100.00%] @ "346525000"
// RTL Simulation : 68 / 256 [100.00%] @ "351695000"
// RTL Simulation : 69 / 256 [100.00%] @ "356865000"
// RTL Simulation : 70 / 256 [100.00%] @ "362035000"
// RTL Simulation : 71 / 256 [100.00%] @ "367205000"
// RTL Simulation : 72 / 256 [100.00%] @ "372375000"
// RTL Simulation : 73 / 256 [100.00%] @ "377545000"
// RTL Simulation : 74 / 256 [100.00%] @ "382715000"
// RTL Simulation : 75 / 256 [100.00%] @ "387885000"
// RTL Simulation : 76 / 256 [100.00%] @ "393055000"
// RTL Simulation : 77 / 256 [100.00%] @ "398225000"
// RTL Simulation : 78 / 256 [100.00%] @ "403395000"
// RTL Simulation : 79 / 256 [100.00%] @ "408565000"
// RTL Simulation : 80 / 256 [100.00%] @ "413735000"
// RTL Simulation : 81 / 256 [100.00%] @ "418905000"
// RTL Simulation : 82 / 256 [100.00%] @ "424075000"
// RTL Simulation : 83 / 256 [100.00%] @ "429245000"
// RTL Simulation : 84 / 256 [100.00%] @ "434415000"
// RTL Simulation : 85 / 256 [100.00%] @ "439585000"
// RTL Simulation : 86 / 256 [100.00%] @ "444755000"
// RTL Simulation : 87 / 256 [100.00%] @ "449925000"
// RTL Simulation : 88 / 256 [100.00%] @ "455095000"
// RTL Simulation : 89 / 256 [100.00%] @ "460265000"
// RTL Simulation : 90 / 256 [100.00%] @ "465435000"
// RTL Simulation : 91 / 256 [100.00%] @ "470605000"
// RTL Simulation : 92 / 256 [100.00%] @ "475775000"
// RTL Simulation : 93 / 256 [100.00%] @ "480945000"
// RTL Simulation : 94 / 256 [100.00%] @ "486115000"
// RTL Simulation : 95 / 256 [100.00%] @ "491285000"
// RTL Simulation : 96 / 256 [100.00%] @ "496455000"
// RTL Simulation : 97 / 256 [100.00%] @ "501625000"
// RTL Simulation : 98 / 256 [100.00%] @ "506795000"
// RTL Simulation : 99 / 256 [100.00%] @ "511965000"
// RTL Simulation : 100 / 256 [100.00%] @ "517135000"
// RTL Simulation : 101 / 256 [100.00%] @ "522305000"
// RTL Simulation : 102 / 256 [100.00%] @ "527475000"
// RTL Simulation : 103 / 256 [100.00%] @ "532645000"
// RTL Simulation : 104 / 256 [100.00%] @ "537815000"
// RTL Simulation : 105 / 256 [100.00%] @ "542985000"
// RTL Simulation : 106 / 256 [100.00%] @ "548155000"
// RTL Simulation : 107 / 256 [100.00%] @ "553325000"
// RTL Simulation : 108 / 256 [100.00%] @ "558495000"
// RTL Simulation : 109 / 256 [100.00%] @ "563665000"
// RTL Simulation : 110 / 256 [100.00%] @ "568835000"
// RTL Simulation : 111 / 256 [100.00%] @ "574005000"
// RTL Simulation : 112 / 256 [100.00%] @ "579175000"
// RTL Simulation : 113 / 256 [100.00%] @ "584345000"
// RTL Simulation : 114 / 256 [100.00%] @ "589515000"
// RTL Simulation : 115 / 256 [100.00%] @ "594685000"
// RTL Simulation : 116 / 256 [100.00%] @ "599855000"
// RTL Simulation : 117 / 256 [100.00%] @ "605025000"
// RTL Simulation : 118 / 256 [100.00%] @ "610195000"
// RTL Simulation : 119 / 256 [100.00%] @ "615365000"
// RTL Simulation : 120 / 256 [100.00%] @ "620535000"
// RTL Simulation : 121 / 256 [100.00%] @ "625705000"
// RTL Simulation : 122 / 256 [100.00%] @ "630875000"
// RTL Simulation : 123 / 256 [100.00%] @ "636045000"
// RTL Simulation : 124 / 256 [100.00%] @ "641215000"
// RTL Simulation : 125 / 256 [100.00%] @ "646385000"
// RTL Simulation : 126 / 256 [100.00%] @ "651555000"
// RTL Simulation : 127 / 256 [100.00%] @ "656725000"
// RTL Simulation : 128 / 256 [100.00%] @ "661895000"
// RTL Simulation : 129 / 256 [100.00%] @ "667065000"
// RTL Simulation : 130 / 256 [100.00%] @ "672235000"
// RTL Simulation : 131 / 256 [100.00%] @ "677405000"
// RTL Simulation : 132 / 256 [100.00%] @ "682575000"
// RTL Simulation : 133 / 256 [100.00%] @ "687745000"
// RTL Simulation : 134 / 256 [100.00%] @ "692915000"
// RTL Simulation : 135 / 256 [100.00%] @ "698085000"
// RTL Simulation : 136 / 256 [100.00%] @ "703255000"
// RTL Simulation : 137 / 256 [100.00%] @ "708425000"
// RTL Simulation : 138 / 256 [100.00%] @ "713595000"
// RTL Simulation : 139 / 256 [100.00%] @ "718765000"
// RTL Simulation : 140 / 256 [100.00%] @ "723935000"
// RTL Simulation : 141 / 256 [100.00%] @ "729105000"
// RTL Simulation : 142 / 256 [100.00%] @ "734275000"
// RTL Simulation : 143 / 256 [100.00%] @ "739445000"
// RTL Simulation : 144 / 256 [100.00%] @ "744615000"
// RTL Simulation : 145 / 256 [100.00%] @ "749785000"
// RTL Simulation : 146 / 256 [100.00%] @ "754955000"
// RTL Simulation : 147 / 256 [100.00%] @ "760125000"
// RTL Simulation : 148 / 256 [100.00%] @ "765295000"
// RTL Simulation : 149 / 256 [100.00%] @ "770465000"
// RTL Simulation : 150 / 256 [100.00%] @ "775635000"
// RTL Simulation : 151 / 256 [100.00%] @ "780805000"
// RTL Simulation : 152 / 256 [100.00%] @ "785975000"
// RTL Simulation : 153 / 256 [100.00%] @ "791145000"
// RTL Simulation : 154 / 256 [100.00%] @ "796315000"
// RTL Simulation : 155 / 256 [100.00%] @ "801485000"
// RTL Simulation : 156 / 256 [100.00%] @ "806655000"
// RTL Simulation : 157 / 256 [100.00%] @ "811825000"
// RTL Simulation : 158 / 256 [100.00%] @ "816995000"
// RTL Simulation : 159 / 256 [100.00%] @ "822165000"
// RTL Simulation : 160 / 256 [100.00%] @ "827335000"
// RTL Simulation : 161 / 256 [100.00%] @ "832505000"
// RTL Simulation : 162 / 256 [100.00%] @ "837675000"
// RTL Simulation : 163 / 256 [100.00%] @ "842845000"
// RTL Simulation : 164 / 256 [100.00%] @ "848015000"
// RTL Simulation : 165 / 256 [100.00%] @ "853185000"
// RTL Simulation : 166 / 256 [100.00%] @ "858355000"
// RTL Simulation : 167 / 256 [100.00%] @ "863525000"
// RTL Simulation : 168 / 256 [100.00%] @ "868695000"
// RTL Simulation : 169 / 256 [100.00%] @ "873865000"
// RTL Simulation : 170 / 256 [100.00%] @ "879035000"
// RTL Simulation : 171 / 256 [100.00%] @ "884205000"
// RTL Simulation : 172 / 256 [100.00%] @ "889375000"
// RTL Simulation : 173 / 256 [100.00%] @ "894545000"
// RTL Simulation : 174 / 256 [100.00%] @ "899715000"
// RTL Simulation : 175 / 256 [100.00%] @ "904885000"
// RTL Simulation : 176 / 256 [100.00%] @ "910055000"
// RTL Simulation : 177 / 256 [100.00%] @ "915225000"
// RTL Simulation : 178 / 256 [100.00%] @ "920395000"
// RTL Simulation : 179 / 256 [100.00%] @ "925565000"
// RTL Simulation : 180 / 256 [100.00%] @ "930735000"
// RTL Simulation : 181 / 256 [100.00%] @ "935905000"
// RTL Simulation : 182 / 256 [100.00%] @ "941075000"
// RTL Simulation : 183 / 256 [100.00%] @ "946245000"
// RTL Simulation : 184 / 256 [100.00%] @ "951415000"
// RTL Simulation : 185 / 256 [100.00%] @ "956585000"
// RTL Simulation : 186 / 256 [100.00%] @ "961755000"
// RTL Simulation : 187 / 256 [100.00%] @ "966925000"
// RTL Simulation : 188 / 256 [100.00%] @ "972095000"
// RTL Simulation : 189 / 256 [100.00%] @ "977265000"
// RTL Simulation : 190 / 256 [100.00%] @ "982435000"
// RTL Simulation : 191 / 256 [100.00%] @ "987605000"
// RTL Simulation : 192 / 256 [100.00%] @ "992775000"
// RTL Simulation : 193 / 256 [100.00%] @ "997945000"
// RTL Simulation : 194 / 256 [100.00%] @ "1003115000"
// RTL Simulation : 195 / 256 [100.00%] @ "1008285000"
// RTL Simulation : 196 / 256 [100.00%] @ "1013455000"
// RTL Simulation : 197 / 256 [100.00%] @ "1018625000"
// RTL Simulation : 198 / 256 [100.00%] @ "1023795000"
// RTL Simulation : 199 / 256 [100.00%] @ "1028965000"
// RTL Simulation : 200 / 256 [100.00%] @ "1034135000"
// RTL Simulation : 201 / 256 [100.00%] @ "1039305000"
// RTL Simulation : 202 / 256 [100.00%] @ "1044475000"
// RTL Simulation : 203 / 256 [100.00%] @ "1049645000"
// RTL Simulation : 204 / 256 [100.00%] @ "1054815000"
// RTL Simulation : 205 / 256 [100.00%] @ "1059985000"
// RTL Simulation : 206 / 256 [100.00%] @ "1065155000"
// RTL Simulation : 207 / 256 [100.00%] @ "1070325000"
// RTL Simulation : 208 / 256 [100.00%] @ "1075495000"
// RTL Simulation : 209 / 256 [100.00%] @ "1080665000"
// RTL Simulation : 210 / 256 [100.00%] @ "1085835000"
// RTL Simulation : 211 / 256 [100.00%] @ "1091005000"
// RTL Simulation : 212 / 256 [100.00%] @ "1096175000"
// RTL Simulation : 213 / 256 [100.00%] @ "1101345000"
// RTL Simulation : 214 / 256 [100.00%] @ "1106515000"
// RTL Simulation : 215 / 256 [100.00%] @ "1111685000"
// RTL Simulation : 216 / 256 [100.00%] @ "1116855000"
// RTL Simulation : 217 / 256 [100.00%] @ "1122025000"
// RTL Simulation : 218 / 256 [100.00%] @ "1127195000"
// RTL Simulation : 219 / 256 [100.00%] @ "1132365000"
// RTL Simulation : 220 / 256 [100.00%] @ "1137535000"
// RTL Simulation : 221 / 256 [100.00%] @ "1142705000"
// RTL Simulation : 222 / 256 [100.00%] @ "1147875000"
// RTL Simulation : 223 / 256 [100.00%] @ "1153045000"
// RTL Simulation : 224 / 256 [100.00%] @ "1158215000"
// RTL Simulation : 225 / 256 [100.00%] @ "1163385000"
// RTL Simulation : 226 / 256 [100.00%] @ "1168555000"
// RTL Simulation : 227 / 256 [100.00%] @ "1173725000"
// RTL Simulation : 228 / 256 [100.00%] @ "1178895000"
// RTL Simulation : 229 / 256 [100.00%] @ "1184065000"
// RTL Simulation : 230 / 256 [100.00%] @ "1189235000"
// RTL Simulation : 231 / 256 [100.00%] @ "1194405000"
// RTL Simulation : 232 / 256 [100.00%] @ "1199575000"
// RTL Simulation : 233 / 256 [100.00%] @ "1204745000"
// RTL Simulation : 234 / 256 [100.00%] @ "1209915000"
// RTL Simulation : 235 / 256 [100.00%] @ "1215085000"
// RTL Simulation : 236 / 256 [100.00%] @ "1220255000"
// RTL Simulation : 237 / 256 [100.00%] @ "1225425000"
// RTL Simulation : 238 / 256 [100.00%] @ "1230595000"
// RTL Simulation : 239 / 256 [100.00%] @ "1235765000"
// RTL Simulation : 240 / 256 [100.00%] @ "1240935000"
// RTL Simulation : 241 / 256 [100.00%] @ "1246105000"
// RTL Simulation : 242 / 256 [100.00%] @ "1251275000"
// RTL Simulation : 243 / 256 [100.00%] @ "1256445000"
// RTL Simulation : 244 / 256 [100.00%] @ "1261615000"
// RTL Simulation : 245 / 256 [100.00%] @ "1266785000"
// RTL Simulation : 246 / 256 [100.00%] @ "1271955000"
// RTL Simulation : 247 / 256 [100.00%] @ "1277125000"
// RTL Simulation : 248 / 256 [100.00%] @ "1282295000"
// RTL Simulation : 249 / 256 [100.00%] @ "1287465000"
// RTL Simulation : 250 / 256 [100.00%] @ "1292635000"
// RTL Simulation : 251 / 256 [100.00%] @ "1297805000"
// RTL Simulation : 252 / 256 [100.00%] @ "1302975000"
// RTL Simulation : 253 / 256 [100.00%] @ "1308145000"
// RTL Simulation : 254 / 256 [100.00%] @ "1313315000"
// RTL Simulation : 255 / 256 [100.00%] @ "1318485000"
// RTL Simulation : 256 / 256 [100.00%] @ "1323655000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1323695 ns : File "C:/TFG/cam_binaria_optimizada_512/solution1/sim/verilog/top_function.autotb.v" Line 396
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 15 17:10:10 2020...
INFO: [COSIM 212-316] Starting C post checking ...
Los hijos del nodo 2 son: 5 
Los hijos del nodo 10 son: 19 20 
Los hijos del nodo 15 son: 24 
Los hijos del nodo 19 son: 26 
Los hijos del nodo 25 son: Ninguno! 
Los hijos del nodo 26 son: 33 34 
Los hijos del nodo 27 son: Ninguno! 
Los hijos del nodo 35 son: 43 44 
Los hijos del nodo 37 son: 45 
Los hijos del nodo 38 son: Ninguno! 
Los hijos del nodo 56 son: 65 66 
Los hijos del nodo 60 son: Ninguno! 
Los hijos del nodo 63 son: Ninguno! 
Los hijos del nodo 65 son: Ninguno! 
Los hijos del nodo 68 son: Ninguno! 
Los hijos del nodo 70 son: 77 78 
Los hijos del nodo 72 son: Ninguno! 
Los hijos del nodo 74 son: 80 81 
Los hijos del nodo 75 son: Ninguno! 
Los hijos del nodo 77 son: Ninguno! 
Los hijos del nodo 83 son: 89 90 
Los hijos del nodo 87 son: 96 97 
Los hijos del nodo 88 son: Ninguno! 
Los hijos del nodo 95 son: 108 109 
Los hijos del nodo 97 son: Ninguno! 
Los hijos del nodo 98 son: Ninguno! 
Los hijos del nodo 112 son: 123 124 
Los hijos del nodo 113 son: 125 
Los hijos del nodo 115 son: Ninguno! 
Los hijos del nodo 120 son: 130 
Los hijos del nodo 129 son: 138 139 
Los hijos del nodo 130 son: 140 
Los hijos del nodo 132 son: 143 
Los hijos del nodo 135 son: 147 
Los hijos del nodo 137 son: 150 151 
Los hijos del nodo 139 son: 153 154 
Los hijos del nodo 140 son: 155 156 
Los hijos del nodo 142 son: 157 158 
Los hijos del nodo 144 son: Ninguno! 
Los hijos del nodo 148 son: 163 164 
Los hijos del nodo 150 son: 167 168 
Los hijos del nodo 151 son: 169 170 
Los hijos del nodo 159 son: 181 
Los hijos del nodo 161 son: 183 
Los hijos del nodo 162 son: 184 
Los hijos del nodo 163 son: Ninguno! 
Los hijos del nodo 166 son: 187 188 
Los hijos del nodo 173 son: 196 
Los hijos del nodo 175 son: 197 198 
Los hijos del nodo 178 son: 203 
Los hijos del nodo 179 son: Ninguno! 
Los hijos del nodo 183 son: 208 
Los hijos del nodo 185 son: 209 
Los hijos del nodo 186 son: Ninguno! 
Los hijos del nodo 188 son: 212 
Los hijos del nodo 200 son: 226 227 
Los hijos del nodo 202 son: 230 231 
Los hijos del nodo 205 son: 235 
Los hijos del nodo 206 son: 236 237 
Los hijos del nodo 207 son: 238 239 
Los hijos del nodo 212 son: Ninguno! 
Los hijos del nodo 214 son: 245 
Los hijos del nodo 221 son: 251 
Los hijos del nodo 237 son: 266 267 
Los hijos del nodo 238 son: Ninguno! 
Los hijos del nodo 240 son: 270 
Los hijos del nodo 242 son: Ninguno! 
Los hijos del nodo 246 son: 275 
Los hijos del nodo 249 son: 277 
Los hijos del nodo 252 son: Ninguno! 
Los hijos del nodo 253 son: 279 
Los hijos del nodo 257 son: Ninguno! 
Los hijos del nodo 262 son: 288 
Los hijos del nodo 265 son: 292 293 
Los hijos del nodo 270 son: Ninguno! 
Los hijos del nodo 277 son: 305 
Los hijos del nodo 279 son: 306 
Los hijos del nodo 284 son: 310 
Los hijos del nodo 285 son: 311 312 
Los hijos del nodo 289 son: Ninguno! 
Los hijos del nodo 292 son: Ninguno! 
Los hijos del nodo 302 son: 326 
Los hijos del nodo 313 son: 332 333 
Los hijos del nodo 316 son: 336 
Los hijos del nodo 321 son: Ninguno! 
Los hijos del nodo 323 son: Ninguno! 
Los hijos del nodo 324 son: 341 342 
Los hijos del nodo 326 son: 343 
Los hijos del nodo 329 son: 348 
Los hijos del nodo 331 son: Ninguno! 
Los hijos del nodo 335 son: Ninguno! 
Los hijos del nodo 346 son: Ninguno! 
Los hijos del nodo 347 son: Ninguno! 
Los hijos del nodo 349 son: Ninguno! 
Los hijos del nodo 358 son: 374 
Los hijos del nodo 360 son: 377 
Los hijos del nodo 373 son: 388 389 
Los hijos del nodo 379 son: Ninguno! 
Los hijos del nodo 391 son: Ninguno! 
Los hijos del nodo 397 son: 414 
Los hijos del nodo 400 son: Ninguno! 
Los hijos del nodo 401 son: 418 
Los hijos del nodo 409 son: 423 424 
Los hijos del nodo 412 son: Ninguno! 
Los hijos del nodo 413 son: 427 428 
Los hijos del nodo 416 son: 432 
Los hijos del nodo 418 son: 434 435 
Los hijos del nodo 427 son: 443 
Los hijos del nodo 431 son: 446 447 
Los hijos del nodo 432 son: Ninguno! 
Los hijos del nodo 434 son: Ninguno! 
Los hijos del nodo 441 son: 454 
Los hijos del nodo 443 son: 456 
Los hijos del nodo 444 son: 457 458 
Los hijos del nodo 458 son: 471 472 
Los hijos del nodo 465 son: 482 483 
Los hijos del nodo 467 son: 486 
Los hijos del nodo 469 son: 489 490 
Los hijos del nodo 475 son: 495 496 
Los hijos del nodo 479 son: 498 499 
Los hijos del nodo 480 son: 500 
Los hijos del nodo 483 son: 503 504 
Los hijos del nodo 495 son: Ninguno! 
Los hijos del nodo 496 son: Ninguno! 
Los hijos del nodo 497 son: Ninguno! 
Los hijos del nodo 502 son: Ninguno! 
Los hijos del nodo 503 son: Ninguno! 
Los hijos del nodo 510 son: Ninguno! 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 359.195 ; gain = 90.863
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:11:04 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\TFG\cam_binaria_optimizada_512\solution1\impl\verilog>G:/Vivado/2019.1/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 355.383 ; gain = 61.605
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_512/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Wrote  : <C:\TFG\cam_binaria_optimizada_512\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
create_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 398.074 ; gain = 8.582
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : <C:\TFG\cam_binaria_optimizada_512\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 579.898 ; gain = 54.051
[Thu Oct 15 17:12:59 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Oct 15 17:12:59 2020] Launched synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 583.254 ; gain = 3.355
[Thu Oct 15 17:12:59 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 353.707 ; gain = 56.023
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_512/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 830.633 ; gain = 177.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-37484-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-37484-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 895.563 ; gain = 242.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 895.563 ; gain = 242.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 895.563 ; gain = 242.590
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/top_function.xdc]
Parsing XDC File [C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 926.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 938.113 ; gain = 11.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 938.113 ; gain = 285.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 938.113 ; gain = 285.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 938.113 ; gain = 285.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 938.113 ; gain = 285.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 938.113 ; gain = 285.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 980.902 ; gain = 327.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 980.902 ; gain = 327.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 990.430 ; gain = 337.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1006.246 ; gain = 353.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1006.246 ; gain = 353.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1006.246 ; gain = 353.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1006.246 ; gain = 353.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1006.246 ; gain = 353.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1006.246 ; gain = 353.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    14|
|2     |  bd_0_i |bd_0   |    14|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1006.246 ; gain = 353.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1006.246 ; gain = 310.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1006.246 ; gain = 353.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:37 . Memory (MB): peak = 1024.766 ; gain = 639.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.766 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:17:01 2020...
[Thu Oct 15 17:17:16 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:17 . Memory (MB): peak = 583.254 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/top_function.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 896.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 896.461 ; gain = 313.207
Running report: report_utilization -file ./report/top_function_utilization_synth.rpt
Contents of report file './report/top_function_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:17:58 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  120 |     0 |     53200 |  0.23 |
|   LUT as Logic          |  120 |     0 |     53200 |  0.23 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |   92 |     0 |    106400 |  0.09 |
|   Register as Flip Flop |   92 |     0 |    106400 |  0.09 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 90    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       140 |  0.36 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   90 |        Flop & Latch |
| LUT6     |   52 |                 LUT |
| LUT5     |   36 |                 LUT |
| LUT4     |   21 |                 LUT |
| LUT3     |   12 |                 LUT |
| LUT2     |    8 |                 LUT |
| LUT1     |    3 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
| CARRY4   |    2 |          CarryLogic |
| RAMB18E1 |    1 |        Block Memory |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1443.523 ; gain = 547.063
Contents of report file './report/top_function_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:18:20 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.260        0.000                      0                  201        0.256        0.000                      0                  201        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.260        0.000                      0                  201        0.256        0.000                      0                  201        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 3.235ns (58.961%)  route 2.252ns (41.039%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[15]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[14]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.351    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_35
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.884 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[3]
                         net (fo=3, unplaced)         0.936     5.820    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.124     5.944 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_213[9]_i_1/O
                         net (fo=10, unplaced)        0.516     6.460    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  4.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.262ns (65.874%)  route 0.136ns (34.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.710    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/trunc_ln31_reg_414_reg[8]_1[0]
                         LUT5 (Prop_lut5_I4_O)        0.098     0.808 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/trunc_ln31_reg_414[1]_i_1/O
                         net (fo=2, unplaced)         0.000     0.808    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_28
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[1]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1443.523 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Oct 15 17:19:03 2020] Launched impl_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1444.785 ; gain = 1.262
[Thu Oct 15 17:19:03 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 302.242 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:01:10 . Memory (MB): peak = 1318.684 ; gain = 1016.441
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_512/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1355.277 ; gain = 24.965

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: dba4b36f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1355.277 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dba4b36f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.956 . Memory (MB): peak = 1476.992 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dba4b36f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1476.992 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f9cafd05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1476.992 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f9cafd05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1476.992 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f9cafd05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1476.992 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f9cafd05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1476.992 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1476.992 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 71c78ccf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1476.992 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.260 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 71c78ccf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1610.207 ; gain = 0.000
Ending Power Optimization Task | Checksum: 71c78ccf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.207 ; gain = 133.215

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 71c78ccf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.207 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.207 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 71c78ccf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.207 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.207 ; gain = 284.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.207 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.207 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3ef599d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1610.207 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fdf8b24b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a5c3857c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a5c3857c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.207 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a5c3857c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 106df541b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.207 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c6b26e46

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1610.207 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 27411c8f6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1610.207 ; gain = 0.000
Phase 2 Global Placement | Checksum: 27411c8f6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28c2d2b74

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20e56ebbb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27facc523

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f01abecb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23497a857

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1eb0369f4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15c11555c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1610.207 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15c11555c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 164c787b7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 164c787b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.207 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.080. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16a92942f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.207 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16a92942f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16a92942f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16a92942f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.207 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.207 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: f293bc27

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1610.207 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f293bc27

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1610.207 ; gain = 0.000
Ending Placer Task | Checksum: 31c414ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1610.207 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1610.207 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.207 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1610.207 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 1610.207 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1610.207 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.207 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1610.207 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 694db89 ConstDB: 0 ShapeSum: 2b2f3924 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "result_V_V_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "result_V_V_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fatherSearch" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fatherSearch". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 196b37c0f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.891 ; gain = 27.684
Post Restoration Checksum: NetGraph: e9bb3c90 NumContArr: acf83f7f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 196b37c0f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 1661.691 ; gain = 51.484

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 196b37c0f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 1661.691 ; gain = 51.484

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 196b37c0f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 1661.691 ; gain = 51.484
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 995edce7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1661.691 ; gain = 51.484
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.150  | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 88c8f3d0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1661.691 ; gain = 51.484

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 178
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 178
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21807c989

Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1661.691 ; gain = 51.484

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23bd8a14d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1661.691 ; gain = 51.484
Phase 4 Rip-up And Reroute | Checksum: 23bd8a14d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1661.691 ; gain = 51.484

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 23bd8a14d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1661.691 ; gain = 51.484

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23bd8a14d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1661.691 ; gain = 51.484
Phase 5 Delay and Skew Optimization | Checksum: 23bd8a14d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1661.691 ; gain = 51.484

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25ee289de

Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1661.691 ; gain = 51.484
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.151  | TNS=0.000  | WHS=0.146  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 25ee289de

Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1661.691 ; gain = 51.484
Phase 6 Post Hold Fix | Checksum: 25ee289de

Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1661.691 ; gain = 51.484

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0181733 %
  Global Horizontal Routing Utilization  = 0.0224814 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 25ee289de

Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1661.691 ; gain = 51.484

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25ee289de

Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1661.691 ; gain = 51.484

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 213dc70bb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1661.691 ; gain = 51.484

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.151  | TNS=0.000  | WHS=0.146  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 213dc70bb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1661.691 ; gain = 51.484
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1661.691 ; gain = 51.484

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:29 . Memory (MB): peak = 1661.691 ; gain = 51.484
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.335 . Memory (MB): peak = 1662.375 ; gain = 0.684
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/TFG/cam_binaria_optimizada_512/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:22:28 2020...
[Thu Oct 15 17:22:45 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:43 . Memory (MB): peak = 1444.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.497 . Memory (MB): peak = 1648.863 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.524 . Memory (MB): peak = 1648.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1648.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/top_function_status_routed.rpt
Contents of report file './report/top_function_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :         264 :
       # of nets not needing routing.......... :          84 :
           # of internally routed nets........ :          54 :
           # of implicitly routed ports....... :          30 :
       # of routable nets..................... :         180 :
           # of fully routed nets............. :         180 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/top_function_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:22:50 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 3.234ns (49.304%)  route 3.325ns (50.696%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[3]
                         net (fo=2, routed)           1.633     5.060    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[2]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.184 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.184    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_40
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.716 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.911     6.627    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[8]_i_1/O
                         net (fo=9, routed)           0.781     7.532    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X31Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X31Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y61         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 3.234ns (50.857%)  route 3.125ns (49.143%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[3]
                         net (fo=2, routed)           1.633     5.060    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[2]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.184 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.184    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_40
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.716 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.911     6.627    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[8]_i_1/O
                         net (fo=9, routed)           0.581     7.332    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 3.234ns (50.857%)  route 3.125ns (49.143%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[3]
                         net (fo=2, routed)           1.633     5.060    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[2]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.184 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.184    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_40
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.716 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.911     6.627    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[8]_i_1/O
                         net (fo=9, routed)           0.581     7.332    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 3.234ns (50.857%)  route 3.125ns (49.143%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[3]
                         net (fo=2, routed)           1.633     5.060    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[2]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.184 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.184    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_40
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.716 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.911     6.627    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[8]_i_1/O
                         net (fo=9, routed)           0.581     7.332    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[3]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 3.234ns (50.857%)  route 3.125ns (49.143%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[3]
                         net (fo=2, routed)           1.633     5.060    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[2]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.184 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.184    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_40
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.716 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.911     6.627    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[8]_i_1/O
                         net (fo=9, routed)           0.581     7.332    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[4]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 3.234ns (50.857%)  route 3.125ns (49.143%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[3]
                         net (fo=2, routed)           1.633     5.060    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[2]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.184 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.184    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_40
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.716 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.911     6.627    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[8]_i_1/O
                         net (fo=9, routed)           0.581     7.332    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[5]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 3.234ns (50.857%)  route 3.125ns (49.143%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[3]
                         net (fo=2, routed)           1.633     5.060    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[2]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.184 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.184    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_40
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.716 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.911     6.627    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[8]_i_1/O
                         net (fo=9, routed)           0.581     7.332    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 3.234ns (50.857%)  route 3.125ns (49.143%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[3]
                         net (fo=2, routed)           1.633     5.060    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[2]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.184 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.184    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_40
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.716 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.911     6.627    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[8]_i_1/O
                         net (fo=9, routed)           0.581     7.332    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[7]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 3.234ns (50.857%)  route 3.125ns (49.143%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[3]
                         net (fo=2, routed)           1.633     5.060    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[2]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.184 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.184    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_40
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.716 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.911     6.627    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[8]_i_1/O
                         net (fo=9, routed)           0.581     7.332    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 3.235ns (56.334%)  route 2.507ns (43.666%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[15]
                         net (fo=2, routed)           1.123     4.550    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[14]
    SLICE_X30Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.674 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_35
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.207 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[3]
                         net (fo=3, routed)           0.885     6.092    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/CO[0]
    SLICE_X29Y61         LUT5 (Prop_lut5_I0_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_213[9]_i_1/O
                         net (fo=10, routed)          0.499     6.715    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X30Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X30Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y63         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[3]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  4.004    





Running report: report_utilization -file ./report/top_function_utilization_routed.rpt
Contents of report file './report/top_function_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:22:50 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  120 |     0 |     53200 |  0.23 |
|   LUT as Logic          |  120 |     0 |     53200 |  0.23 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |   92 |     0 |    106400 |  0.09 |
|   Register as Flip Flop |   92 |     0 |    106400 |  0.09 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 90    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   39 |     0 |     13300 |  0.29 |
|   SLICEL                                   |   23 |     0 |           |       |
|   SLICEM                                   |   16 |     0 |           |       |
| LUT as Logic                               |  120 |     0 |     53200 |  0.23 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  108 |       |           |       |
|   using O5 and O6                          |   12 |       |           |       |
| LUT as Memory                              |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |   92 |     0 |    106400 |  0.09 |
|   Register driven from within the Slice    |   49 |       |           |       |
|   Register driven from outside the Slice   |   43 |       |           |       |
|     LUT in front of the register is unused |   11 |       |           |       |
|     LUT in front of the register is used   |   32 |       |           |       |
| Unique Control Sets                        |   10 |       |     13300 |  0.08 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       140 |  0.36 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   90 |        Flop & Latch |
| LUT6     |   52 |                 LUT |
| LUT5     |   36 |                 LUT |
| LUT4     |   21 |                 LUT |
| LUT3     |   12 |                 LUT |
| LUT2     |    8 |                 LUT |
| LUT1     |    3 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
| CARRY4   |    2 |          CarryLogic |
| RAMB18E1 |    1 |        Block Memory |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Contents of report file './report/top_function_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:22:50 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.152        0.000                      0                  201        0.147        0.000                      0                  201        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.152        0.000                      0                  201        0.147        0.000                      0                  201        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 3.234ns (49.304%)  route 3.325ns (50.696%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[3]
                         net (fo=2, routed)           1.633     5.060    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[2]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.184 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.184    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_40
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.716 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.911     6.627    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[8]_i_1/O
                         net (fo=9, routed)           0.781     7.532    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X31Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X31Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y61         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  3.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[2]/Q
                         net (fo=7, routed)           0.110     0.661    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161[2]
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.048     0.709 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433[4]_i_1/O
                         net (fo=1, routed)           0.000     0.709    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_fu_333_p2[4]
    SLICE_X32Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X32Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y64  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y64  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=3.151718, worst hold slack (WHS)=0.146756, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (1 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 39 120 92 0 1 0 0 0 0 0
HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_512/solution1/impl/report/verilog/top_function_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             cam_binaria_optimizada_512
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Thu Oct 15 17:22:51 +0200 2020

#=== Post-Implementation Resource usage ===
SLICE:           39
LUT:            120
FF:              92
DSP:              0
BRAM:             1
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.740
CP achieved post-implementation:    6.848
Timing met

HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_512/solution1/impl/report/verilog/top_function_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:22:52 2020...
INFO: [HLS 200-10] Creating and opening project 'C:/TFG/cam_binaria_optimizada_1024'.
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.cpp' to the project
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.h' to the project
INFO: [HLS 200-10] Adding design file './Data/data_1024.cpp' to the project
INFO: [HLS 200-10] Adding design file './Results/results_1024.cpp' to the project
INFO: [HLS 200-10] Adding test bench file './HLS_cams/cam_binaria_optimizada/test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/TFG/cam_binaria_optimizada_1024/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp in debug mode
   Compiling ../../../../Results/results_1024.cpp in debug mode
   Compiling ../../../../Data/data_1024.cpp in debug mode
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp in debug mode
   Generating csim.exe
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_1024.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_1024.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Los hijos del nodo 2 son: 3 
Los hijos del nodo 15 son: 23 24 
Los hijos del nodo 22 son: 31 32 
Los hijos del nodo 23 son: 33 34 
Los hijos del nodo 27 son: 39 40 
Los hijos del nodo 28 son: 41 
Los hijos del nodo 34 son: 46 47 
Los hijos del nodo 35 son: 48 49 
Los hijos del nodo 37 son: 50 51 
Los hijos del nodo 38 son: 52 53 
Los hijos del nodo 40 son: Ninguno! 
Los hijos del nodo 42 son: 57 
Los hijos del nodo 43 son: 58 59 
Los hijos del nodo 46 son: 63 64 
Los hijos del nodo 47 son: Ninguno! 
Los hijos del nodo 52 son: Ninguno! 
Los hijos del nodo 57 son: Ninguno! 
Los hijos del nodo 64 son: Ninguno! 
Los hijos del nodo 67 son: Ninguno! 
Los hijos del nodo 68 son: Ninguno! 
Los hijos del nodo 69 son: Ninguno! 
Los hijos del nodo 72 son: 81 82 
Los hijos del nodo 73 son: 83 84 
Los hijos del nodo 78 son: 91 92 
Los hijos del nodo 89 son: 106 
Los hijos del nodo 93 son: 111 112 
Los hijos del nodo 100 son: 119 120 
Los hijos del nodo 114 son: 138 
Los hijos del nodo 116 son: 140 
Los hijos del nodo 118 son: 141 
Los hijos del nodo 122 son: Ninguno! 
Los hijos del nodo 123 son: 142 143 
Los hijos del nodo 124 son: 144 
Los hijos del nodo 125 son: 145 146 
Los hijos del nodo 127 son: Ninguno! 
Los hijos del nodo 130 son: 151 152 
Los hijos del nodo 131 son: 153 
Los hijos del nodo 134 son: 156 157 
Los hijos del nodo 135 son: 158 
Los hijos del nodo 140 son: 161 
Los hijos del nodo 142 son: Ninguno! 
Los hijos del nodo 144 son: 162 
Los hijos del nodo 147 son: Ninguno! 
Los hijos del nodo 148 son: Ninguno! 
Los hijos del nodo 155 son: Ninguno! 
Los hijos del nodo 156 son: 169 170 
Los hijos del nodo 158 son: 172 173 
Los hijos del nodo 159 son: 174 175 
Los hijos del nodo 163 son: Ninguno! 
Los hijos del nodo 166 son: Ninguno! 
Los hijos del nodo 170 son: 184 185 
Los hijos del nodo 175 son: 190 191 
Los hijos del nodo 177 son: 194 195 
Los hijos del nodo 179 son: 196 
Los hijos del nodo 180 son: Ninguno! 
Los hijos del nodo 182 son: Ninguno! 
Los hijos del nodo 185 son: 201 
Los hijos del nodo 193 son: Ninguno! 
Los hijos del nodo 196 son: 209 
Los hijos del nodo 197 son: 210 211 
Los hijos del nodo 199 son: Ninguno! 
Los hijos del nodo 211 son: Ninguno! 
Los hijos del nodo 213 son: 228 
Los hijos del nodo 215 son: 231 
Los hijos del nodo 219 son: 235 236 
Los hijos del nodo 221 son: 237 
Los hijos del nodo 234 son: Ninguno! 
Los hijos del nodo 235 son: 252 
Los hijos del nodo 237 son: 255 256 
Los hijos del nodo 239 son: 258 
Los hijos del nodo 240 son: Ninguno! 
Los hijos del nodo 244 son: 260 
Los hijos del nodo 255 son: 268 269 
Los hijos del nodo 260 son: 275 
Los hijos del nodo 266 son: 280 281 
Los hijos del nodo 274 son: 289 290 
Los hijos del nodo 277 son: 293 
Los hijos del nodo 279 son: 296 
Los hijos del nodo 289 son: 301 
Los hijos del nodo 290 son: Ninguno! 
Los hijos del nodo 291 son: Ninguno! 
Los hijos del nodo 295 son: Ninguno! 
Los hijos del nodo 297 son: 306 
Los hijos del nodo 299 son: 309 310 
Los hijos del nodo 306 son: 318 
Los hijos del nodo 309 son: 322 323 
Los hijos del nodo 310 son: 324 325 
Los hijos del nodo 317 son: 334 
Los hijos del nodo 320 son: Ninguno! 
Los hijos del nodo 328 son: Ninguno! 
Los hijos del nodo 340 son: Ninguno! 
Los hijos del nodo 342 son: 363 
Los hijos del nodo 343 son: 364 
Los hijos del nodo 349 son: 369 370 
Los hijos del nodo 350 son: 371 
Los hijos del nodo 360 son: Ninguno! 
Los hijos del nodo 376 son: Ninguno! 
Los hijos del nodo 384 son: Ninguno! 
Los hijos del nodo 389 son: 409 410 
Los hijos del nodo 391 son: 413 
Los hijos del nodo 392 son: 414 
Los hijos del nodo 393 son: Ninguno! 
Los hijos del nodo 397 son: Ninguno! 
Los hijos del nodo 401 son: Ninguno! 
Los hijos del nodo 408 son: 430 431 
Los hijos del nodo 409 son: 432 433 
Los hijos del nodo 415 son: 441 
Los hijos del nodo 417 son: 442 
Los hijos del nodo 419 son: 443 444 
Los hijos del nodo 427 son: 452 
Los hijos del nodo 439 son: Ninguno! 
Los hijos del nodo 441 son: Ninguno! 
Los hijos del nodo 445 son: 465 466 
Los hijos del nodo 446 son: 467 468 
Los hijos del nodo 452 son: 473 474 
Los hijos del nodo 453 son: Ninguno! 
Los hijos del nodo 456 son: 477 478 
Los hijos del nodo 472 son: 492 493 
Los hijos del nodo 475 son: 497 498 
Los hijos del nodo 483 son: Ninguno! 
Los hijos del nodo 485 son: 510 
Los hijos del nodo 491 son: 517 
Los hijos del nodo 495 son: 519 
Los hijos del nodo 515 son: 534 
Los hijos del nodo 527 son: 544 
Los hijos del nodo 530 son: 548 
Los hijos del nodo 533 son: 551 
Los hijos del nodo 539 son: 554 555 
Los hijos del nodo 545 son: 560 
Los hijos del nodo 549 son: 563 564 
Los hijos del nodo 552 son: 565 566 
Los hijos del nodo 555 son: 570 571 
Los hijos del nodo 556 son: 572 
Los hijos del nodo 560 son: Ninguno! 
Los hijos del nodo 562 son: Ninguno! 
Los hijos del nodo 564 son: 579 580 
Los hijos del nodo 569 son: Ninguno! 
Los hijos del nodo 571 son: Ninguno! 
Los hijos del nodo 572 son: 587 588 
Los hijos del nodo 573 son: 589 590 
Los hijos del nodo 574 son: Ninguno! 
Los hijos del nodo 579 son: 595 
Los hijos del nodo 580 son: Ninguno! 
Los hijos del nodo 581 son: 596 597 
Los hijos del nodo 584 son: 599 600 
Los hijos del nodo 585 son: 601 
Los hijos del nodo 587 son: 602 
Los hijos del nodo 589 son: 604 605 
Los hijos del nodo 594 son: Ninguno! 
Los hijos del nodo 596 son: Ninguno! 
Los hijos del nodo 598 son: 614 615 
Los hijos del nodo 619 son: 635 636 
Los hijos del nodo 620 son: Ninguno! 
Los hijos del nodo 624 son: 642 643 
Los hijos del nodo 628 son: 645 
Los hijos del nodo 635 son: 653 
Los hijos del nodo 637 son: Ninguno! 
Los hijos del nodo 638 son: 655 656 
Los hijos del nodo 639 son: 657 658 
Los hijos del nodo 644 son: 660 
Los hijos del nodo 648 son: Ninguno! 
Los hijos del nodo 660 son: Ninguno! 
Los hijos del nodo 664 son: 678 
Los hijos del nodo 669 son: 683 684 
Los hijos del nodo 671 son: 686 
Los hijos del nodo 672 son: Ninguno! 
Los hijos del nodo 674 son: Ninguno! 
Los hijos del nodo 675 son: Ninguno! 
Los hijos del nodo 676 son: Ninguno! 
Los hijos del nodo 680 son: Ninguno! 
Los hijos del nodo 692 son: 704 
Los hijos del nodo 696 son: Ninguno! 
Los hijos del nodo 697 son: 708 709 
Los hijos del nodo 699 son: 710 711 
Los hijos del nodo 703 son: 717 718 
Los hijos del nodo 704 son: 719 
Los hijos del nodo 712 son: 730 731 
Los hijos del nodo 713 son: 732 733 
Los hijos del nodo 715 son: 735 736 
Los hijos del nodo 716 son: 737 738 
Los hijos del nodo 717 son: Ninguno! 
Los hijos del nodo 718 son: Ninguno! 
Los hijos del nodo 719 son: 739 
Los hijos del nodo 721 son: Ninguno! 
Los hijos del nodo 725 son: 745 746 
Los hijos del nodo 727 son: Ninguno! 
Los hijos del nodo 732 son: Ninguno! 
Los hijos del nodo 734 son: Ninguno! 
Los hijos del nodo 736 son: Ninguno! 
Los hijos del nodo 740 son: Ninguno! 
Los hijos del nodo 742 son: 754 
Los hijos del nodo 744 son: 756 757 
Los hijos del nodo 745 son: Ninguno! 
Los hijos del nodo 752 son: 763 
Los hijos del nodo 763 son: 772 
Los hijos del nodo 765 son: Ninguno! 
Los hijos del nodo 772 son: Ninguno! 
Los hijos del nodo 774 son: 783 784 
Los hijos del nodo 775 son: Ninguno! 
Los hijos del nodo 777 son: 785 786 
Los hijos del nodo 778 son: 787 
Los hijos del nodo 781 son: 791 792 
Los hijos del nodo 784 son: 793 794 
Los hijos del nodo 785 son: 795 796 
Los hijos del nodo 786 son: Ninguno! 
Los hijos del nodo 787 son: Ninguno! 
Los hijos del nodo 791 son: 800 
Los hijos del nodo 815 son: Ninguno! 
Los hijos del nodo 818 son: 827 
Los hijos del nodo 819 son: 828 
Los hijos del nodo 823 son: 833 834 
Los hijos del nodo 826 son: 836 837 
Los hijos del nodo 827 son: Ninguno! 
Los hijos del nodo 831 son: 842 843 
Los hijos del nodo 843 son: 854 
Los hijos del nodo 847 son: 857 858 
Los hijos del nodo 850 son: 860 
Los hijos del nodo 860 son: 870 871 
Los hijos del nodo 862 son: 872 873 
Los hijos del nodo 866 son: Ninguno! 
Los hijos del nodo 868 son: 879 880 
Los hijos del nodo 871 son: Ninguno! 
Los hijos del nodo 875 son: 886 887 
Los hijos del nodo 884 son: 898 899 
Los hijos del nodo 885 son: Ninguno! 
Los hijos del nodo 887 son: Ninguno! 
Los hijos del nodo 888 son: 900 
Los hijos del nodo 896 son: 909 
Los hijos del nodo 911 son: Ninguno! 
Los hijos del nodo 919 son: 927 928 
Los hijos del nodo 928 son: 938 939 
Los hijos del nodo 941 son: 956 957 
Los hijos del nodo 943 son: Ninguno! 
Los hijos del nodo 945 son: Ninguno! 
Los hijos del nodo 946 son: 961 
Los hijos del nodo 953 son: Ninguno! 
Los hijos del nodo 955 son: Ninguno! 
Los hijos del nodo 957 son: 969 
Los hijos del nodo 960 son: Ninguno! 
Los hijos del nodo 962 son: 973 
Los hijos del nodo 964 son: 976 977 
Los hijos del nodo 968 son: 981 
Los hijos del nodo 971 son: 985 
Los hijos del nodo 972 son: Ninguno! 
Los hijos del nodo 974 son: Ninguno! 
Los hijos del nodo 977 son: 989 990 
Los hijos del nodo 979 son: 993 
Los hijos del nodo 996 son: 1008 1009 
Los hijos del nodo 999 son: Ninguno! 
Los hijos del nodo 1002 son: Ninguno! 
Los hijos del nodo 1004 son: 1016 
Los hijos del nodo 1007 son: Ninguno! 
Los hijos del nodo 1012 son: 1021 
Los hijos del nodo 1014 son: 1023 
Los hijos del nodo 1018 son: Ninguno! 
Los hijos del nodo 1019 son: Ninguno! 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './Results/results_1024.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './Data/data_1024.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './HLS_cams/cam_binaria_optimizada/cam.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:43:18 . Memory (MB): peak = 226.094 ; gain = 135.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:43:18 . Memory (MB): peak = 226.094 ; gain = 135.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:43:21 . Memory (MB): peak = 226.094 ; gain = 135.719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:43:21 . Memory (MB): peak = 226.094 ; gain = 135.719
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:43:22 . Memory (MB): peak = 226.094 ; gain = 135.719
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:43:22 . Memory (MB): peak = 226.094 ; gain = 135.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:50) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:45).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:38) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:35).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 951.252 seconds; current allocated memory: 162.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 162.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 162.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 162.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'busqueda_cam_bfstree_V' to 'busqueda_cam_bfstbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'busqueda_cam'.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 163.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/nodo_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/relationship_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/fatherSearch' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/result_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_function' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function'.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 163.552 MB.
INFO: [RTMG 210-279] Implementing memory 'busqueda_cam_bfstbkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:43:31 . Memory (MB): peak = 230.645 ; gain = 140.270
INFO: [VHDL 208-304] Generating VHDL RTL for top_function.
INFO: [VLOG 209-307] Generating Verilog RTL for top_function.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Vivado/2019.1/msys64/mingw64/bin/g++"
   Compiling cam.cpp_pre.cpp.tb.cpp
   Compiling results_1024.cpp_pre.cpp.tb.cpp
   Compiling test_bench.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_function.cpp
   Compiling data_1024.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Los hijos del nodo 2 son: 3 
Los hijos del nodo 15 son: 23 24 
Los hijos del nodo 22 son: 31 32 
Los hijos del nodo 23 son: 33 34 
Los hijos del nodo 27 son: 39 40 
Los hijos del nodo 28 son: 41 
Los hijos del nodo 34 son: 46 47 
Los hijos del nodo 35 son: 48 49 
Los hijos del nodo 37 son: 50 51 
Los hijos del nodo 38 son: 52 53 
Los hijos del nodo 40 son: Ninguno! 
Los hijos del nodo 42 son: 57 
Los hijos del nodo 43 son: 58 59 
Los hijos del nodo 46 son: 63 64 
Los hijos del nodo 47 son: Ninguno! 
Los hijos del nodo 52 son: Ninguno! 
Los hijos del nodo 57 son: Ninguno! 
Los hijos del nodo 64 son: Ninguno! 
Los hijos del nodo 67 son: Ninguno! 
Los hijos del nodo 68 son: Ninguno! 
Los hijos del nodo 69 son: Ninguno! 
Los hijos del nodo 72 son: 81 82 
Los hijos del nodo 73 son: 83 84 
Los hijos del nodo 78 son: 91 92 
Los hijos del nodo 89 son: 106 
Los hijos del nodo 93 son: 111 112 
Los hijos del nodo 100 son: 119 120 
Los hijos del nodo 114 son: 138 
Los hijos del nodo 116 son: 140 
Los hijos del nodo 118 son: 141 
Los hijos del nodo 122 son: Ninguno! 
Los hijos del nodo 123 son: 142 143 
Los hijos del nodo 124 son: 144 
Los hijos del nodo 125 son: 145 146 
Los hijos del nodo 127 son: Ninguno! 
Los hijos del nodo 130 son: 151 152 
Los hijos del nodo 131 son: 153 
Los hijos del nodo 134 son: 156 157 
Los hijos del nodo 135 son: 158 
Los hijos del nodo 140 son: 161 
Los hijos del nodo 142 son: Ninguno! 
Los hijos del nodo 144 son: 162 
Los hijos del nodo 147 son: Ninguno! 
Los hijos del nodo 148 son: Ninguno! 
Los hijos del nodo 155 son: Ninguno! 
Los hijos del nodo 156 son: 169 170 
Los hijos del nodo 158 son: 172 173 
Los hijos del nodo 159 son: 174 175 
Los hijos del nodo 163 son: Ninguno! 
Los hijos del nodo 166 son: Ninguno! 
Los hijos del nodo 170 son: 184 185 
Los hijos del nodo 175 son: 190 191 
Los hijos del nodo 177 son: 194 195 
Los hijos del nodo 179 son: 196 
Los hijos del nodo 180 son: Ninguno! 
Los hijos del nodo 182 son: Ninguno! 
Los hijos del nodo 185 son: 201 
Los hijos del nodo 193 son: Ninguno! 
Los hijos del nodo 196 son: 209 
Los hijos del nodo 197 son: 210 211 
Los hijos del nodo 199 son: Ninguno! 
Los hijos del nodo 211 son: Ninguno! 
Los hijos del nodo 213 son: 228 
Los hijos del nodo 215 son: 231 
Los hijos del nodo 219 son: 235 236 
Los hijos del nodo 221 son: 237 
Los hijos del nodo 234 son: Ninguno! 
Los hijos del nodo 235 son: 252 
Los hijos del nodo 237 son: 255 256 
Los hijos del nodo 239 son: 258 
Los hijos del nodo 240 son: Ninguno! 
Los hijos del nodo 244 son: 260 
Los hijos del nodo 255 son: 268 269 
Los hijos del nodo 260 son: 275 
Los hijos del nodo 266 son: 280 281 
Los hijos del nodo 274 son: 289 290 
Los hijos del nodo 277 son: 293 
Los hijos del nodo 279 son: 296 
Los hijos del nodo 289 son: 301 
Los hijos del nodo 290 son: Ninguno! 
Los hijos del nodo 291 son: Ninguno! 
Los hijos del nodo 295 son: Ninguno! 
Los hijos del nodo 297 son: 306 
Los hijos del nodo 299 son: 309 310 
Los hijos del nodo 306 son: 318 
Los hijos del nodo 309 son: 322 323 
Los hijos del nodo 310 son: 324 325 
Los hijos del nodo 317 son: 334 
Los hijos del nodo 320 son: Ninguno! 
Los hijos del nodo 328 son: Ninguno! 
Los hijos del nodo 340 son: Ninguno! 
Los hijos del nodo 342 son: 363 
Los hijos del nodo 343 son: 364 
Los hijos del nodo 349 son: 369 370 
Los hijos del nodo 350 son: 371 
Los hijos del nodo 360 son: Ninguno! 
Los hijos del nodo 376 son: Ninguno! 
Los hijos del nodo 384 son: Ninguno! 
Los hijos del nodo 389 son: 409 410 
Los hijos del nodo 391 son: 413 
Los hijos del nodo 392 son: 414 
Los hijos del nodo 393 son: Ninguno! 
Los hijos del nodo 397 son: Ninguno! 
Los hijos del nodo 401 son: Ninguno! 
Los hijos del nodo 408 son: 430 431 
Los hijos del nodo 409 son: 432 433 
Los hijos del nodo 415 son: 441 
Los hijos del nodo 417 son: 442 
Los hijos del nodo 419 son: 443 444 
Los hijos del nodo 427 son: 452 
Los hijos del nodo 439 son: Ninguno! 
Los hijos del nodo 441 son: Ninguno! 
Los hijos del nodo 445 son: 465 466 
Los hijos del nodo 446 son: 467 468 
Los hijos del nodo 452 son: 473 474 
Los hijos del nodo 453 son: Ninguno! 
Los hijos del nodo 456 son: 477 478 
Los hijos del nodo 472 son: 492 493 
Los hijos del nodo 475 son: 497 498 
Los hijos del nodo 483 son: Ninguno! 
Los hijos del nodo 485 son: 510 
Los hijos del nodo 491 son: 517 
Los hijos del nodo 495 son: 519 
Los hijos del nodo 515 son: 534 
Los hijos del nodo 527 son: 544 
Los hijos del nodo 530 son: 548 
Los hijos del nodo 533 son: 551 
Los hijos del nodo 539 son: 554 555 
Los hijos del nodo 545 son: 560 
Los hijos del nodo 549 son: 563 564 
Los hijos del nodo 552 son: 565 566 
Los hijos del nodo 555 son: 570 571 
Los hijos del nodo 556 son: 572 
Los hijos del nodo 560 son: Ninguno! 
Los hijos del nodo 562 son: Ninguno! 
Los hijos del nodo 564 son: 579 580 
Los hijos del nodo 569 son: Ninguno! 
Los hijos del nodo 571 son: Ninguno! 
Los hijos del nodo 572 son: 587 588 
Los hijos del nodo 573 son: 589 590 
Los hijos del nodo 574 son: Ninguno! 
Los hijos del nodo 579 son: 595 
Los hijos del nodo 580 son: Ninguno! 
Los hijos del nodo 581 son: 596 597 
Los hijos del nodo 584 son: 599 600 
Los hijos del nodo 585 son: 601 
Los hijos del nodo 587 son: 602 
Los hijos del nodo 589 son: 604 605 
Los hijos del nodo 594 son: Ninguno! 
Los hijos del nodo 596 son: Ninguno! 
Los hijos del nodo 598 son: 614 615 
Los hijos del nodo 619 son: 635 636 
Los hijos del nodo 620 son: Ninguno! 
Los hijos del nodo 624 son: 642 643 
Los hijos del nodo 628 son: 645 
Los hijos del nodo 635 son: 653 
Los hijos del nodo 637 son: Ninguno! 
Los hijos del nodo 638 son: 655 656 
Los hijos del nodo 639 son: 657 658 
Los hijos del nodo 644 son: 660 
Los hijos del nodo 648 son: Ninguno! 
Los hijos del nodo 660 son: Ninguno! 
Los hijos del nodo 664 son: 678 
Los hijos del nodo 669 son: 683 684 
Los hijos del nodo 671 son: 686 
Los hijos del nodo 672 son: Ninguno! 
Los hijos del nodo 674 son: Ninguno! 
Los hijos del nodo 675 son: Ninguno! 
Los hijos del nodo 676 son: Ninguno! 
Los hijos del nodo 680 son: Ninguno! 
Los hijos del nodo 692 son: 704 
Los hijos del nodo 696 son: Ninguno! 
Los hijos del nodo 697 son: 708 709 
Los hijos del nodo 699 son: 710 711 
Los hijos del nodo 703 son: 717 718 
Los hijos del nodo 704 son: 719 
Los hijos del nodo 712 son: 730 731 
Los hijos del nodo 713 son: 732 733 
Los hijos del nodo 715 son: 735 736 
Los hijos del nodo 716 son: 737 738 
Los hijos del nodo 717 son: Ninguno! 
Los hijos del nodo 718 son: Ninguno! 
Los hijos del nodo 719 son: 739 
Los hijos del nodo 721 son: Ninguno! 
Los hijos del nodo 725 son: 745 746 
Los hijos del nodo 727 son: Ninguno! 
Los hijos del nodo 732 son: Ninguno! 
Los hijos del nodo 734 son: Ninguno! 
Los hijos del nodo 736 son: Ninguno! 
Los hijos del nodo 740 son: Ninguno! 
Los hijos del nodo 742 son: 754 
Los hijos del nodo 744 son: 756 757 
Los hijos del nodo 745 son: Ninguno! 
Los hijos del nodo 752 son: 763 
Los hijos del nodo 763 son: 772 
Los hijos del nodo 765 son: Ninguno! 
Los hijos del nodo 772 son: Ninguno! 
Los hijos del nodo 774 son: 783 784 
Los hijos del nodo 775 son: Ninguno! 
Los hijos del nodo 777 son: 785 786 
Los hijos del nodo 778 son: 787 
Los hijos del nodo 781 son: 791 792 
Los hijos del nodo 784 son: 793 794 
Los hijos del nodo 785 son: 795 796 
Los hijos del nodo 786 son: Ninguno! 
Los hijos del nodo 787 son: Ninguno! 
Los hijos del nodo 791 son: 800 
Los hijos del nodo 815 son: Ninguno! 
Los hijos del nodo 818 son: 827 
Los hijos del nodo 819 son: 828 
Los hijos del nodo 823 son: 833 834 
Los hijos del nodo 826 son: 836 837 
Los hijos del nodo 827 son: Ninguno! 
Los hijos del nodo 831 son: 842 843 
Los hijos del nodo 843 son: 854 
Los hijos del nodo 847 son: 857 858 
Los hijos del nodo 850 son: 860 
Los hijos del nodo 860 son: 870 871 
Los hijos del nodo 862 son: 872 873 
Los hijos del nodo 866 son: Ninguno! 
Los hijos del nodo 868 son: 879 880 
Los hijos del nodo 871 son: Ninguno! 
Los hijos del nodo 875 son: 886 887 
Los hijos del nodo 884 son: 898 899 
Los hijos del nodo 885 son: Ninguno! 
Los hijos del nodo 887 son: Ninguno! 
Los hijos del nodo 888 son: 900 
Los hijos del nodo 896 son: 909 
Los hijos del nodo 911 son: Ninguno! 
Los hijos del nodo 919 son: 927 928 
Los hijos del nodo 928 son: 938 939 
Los hijos del nodo 941 son: 956 957 
Los hijos del nodo 943 son: Ninguno! 
Los hijos del nodo 945 son: Ninguno! 
Los hijos del nodo 946 son: 961 
Los hijos del nodo 953 son: Ninguno! 
Los hijos del nodo 955 son: Ninguno! 
Los hijos del nodo 957 son: 969 
Los hijos del nodo 960 son: Ninguno! 
Los hijos del nodo 962 son: 973 
Los hijos del nodo 964 son: 976 977 
Los hijos del nodo 968 son: 981 
Los hijos del nodo 971 son: 985 
Los hijos del nodo 972 son: Ninguno! 
Los hijos del nodo 974 son: Ninguno! 
Los hijos del nodo 977 son: 989 990 
Los hijos del nodo 979 son: 993 
Los hijos del nodo 996 son: 1008 1009 
Los hijos del nodo 999 son: Ninguno! 
Los hijos del nodo 1002 son: Ninguno! 
Los hijos del nodo 1004 son: 1016 
Los hijos del nodo 1007 son: Ninguno! 
Los hijos del nodo 1012 son: 1021 
Los hijos del nodo 1014 son: 1023 
Los hijos del nodo 1018 son: Ninguno! 
Los hijos del nodo 1019 son: Ninguno! 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\TFG\cam_binaria_optimizada_1024\solution1\sim\verilog>set PATH= 

C:\TFG\cam_binaria_optimizada_1024\solution1\sim\verilog>call G:/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s top_function  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s top_function 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_1024/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_1024/solution1/sim/verilog/AESL_autofifo_result_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_result_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_1024/solution1/sim/verilog/busqueda_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_1024/solution1/sim/verilog/busqueda_cam_bfstbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb_rom
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_1024/solution1/sim/verilog/top_function.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_function_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_1024/solution1/sim/verilog/top_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.busqueda_cam_bfstbkb_rom
Compiling module xil_defaultlib.busqueda_cam_bfstbkb(DataWidth=2...
Compiling module xil_defaultlib.busqueda_cam
Compiling module xil_defaultlib.top_function
Compiling module xil_defaultlib.AESL_autofifo_result_V_V
Compiling module xil_defaultlib.apatb_top_function_top
Compiling module work.glbl
Built simulation snapshot top_function

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/TFG/cam_binaria_optimizada_1024/solution1/sim/verilog/xsim.dir/top_function/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/TFG/cam_binaria_optimizada_1024/solution1/sim/verilog/xsim.dir/top_function/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 15 17:25:44 2020. For additional details about this file, please refer to the WebTalk help file at G:/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 17:25:44 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top_function/xsim_script.tcl
# xsim {top_function} -autoloadwcfg -tclbatch {top_function.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source top_function.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 512 [0.00%] @ "125000"
// RTL Simulation : 1 / 512 [100.00%] @ "10425000"
// RTL Simulation : 2 / 512 [100.00%] @ "20715000"
// RTL Simulation : 3 / 512 [100.00%] @ "31005000"
// RTL Simulation : 4 / 512 [100.00%] @ "41295000"
// RTL Simulation : 5 / 512 [100.00%] @ "51585000"
// RTL Simulation : 6 / 512 [100.00%] @ "61875000"
// RTL Simulation : 7 / 512 [100.00%] @ "72165000"
// RTL Simulation : 8 / 512 [100.00%] @ "82455000"
// RTL Simulation : 9 / 512 [100.00%] @ "92745000"
// RTL Simulation : 10 / 512 [100.00%] @ "103035000"
// RTL Simulation : 11 / 512 [100.00%] @ "113325000"
// RTL Simulation : 12 / 512 [100.00%] @ "123615000"
// RTL Simulation : 13 / 512 [100.00%] @ "133905000"
// RTL Simulation : 14 / 512 [100.00%] @ "144195000"
// RTL Simulation : 15 / 512 [100.00%] @ "154485000"
// RTL Simulation : 16 / 512 [100.00%] @ "164775000"
// RTL Simulation : 17 / 512 [100.00%] @ "175065000"
// RTL Simulation : 18 / 512 [100.00%] @ "185355000"
// RTL Simulation : 19 / 512 [100.00%] @ "195645000"
// RTL Simulation : 20 / 512 [100.00%] @ "205935000"
// RTL Simulation : 21 / 512 [100.00%] @ "216225000"
// RTL Simulation : 22 / 512 [100.00%] @ "226515000"
// RTL Simulation : 23 / 512 [100.00%] @ "236805000"
// RTL Simulation : 24 / 512 [100.00%] @ "247095000"
// RTL Simulation : 25 / 512 [100.00%] @ "257385000"
// RTL Simulation : 26 / 512 [100.00%] @ "267675000"
// RTL Simulation : 27 / 512 [100.00%] @ "277965000"
// RTL Simulation : 28 / 512 [100.00%] @ "288255000"
// RTL Simulation : 29 / 512 [100.00%] @ "298545000"
// RTL Simulation : 30 / 512 [100.00%] @ "308835000"
// RTL Simulation : 31 / 512 [100.00%] @ "319125000"
// RTL Simulation : 32 / 512 [100.00%] @ "329415000"
// RTL Simulation : 33 / 512 [100.00%] @ "339705000"
// RTL Simulation : 34 / 512 [100.00%] @ "349995000"
// RTL Simulation : 35 / 512 [100.00%] @ "360285000"
// RTL Simulation : 36 / 512 [100.00%] @ "370575000"
// RTL Simulation : 37 / 512 [100.00%] @ "380865000"
// RTL Simulation : 38 / 512 [100.00%] @ "391155000"
// RTL Simulation : 39 / 512 [100.00%] @ "401445000"
// RTL Simulation : 40 / 512 [100.00%] @ "411735000"
// RTL Simulation : 41 / 512 [100.00%] @ "422025000"
// RTL Simulation : 42 / 512 [100.00%] @ "432315000"
// RTL Simulation : 43 / 512 [100.00%] @ "442605000"
// RTL Simulation : 44 / 512 [100.00%] @ "452895000"
// RTL Simulation : 45 / 512 [100.00%] @ "463185000"
// RTL Simulation : 46 / 512 [100.00%] @ "473475000"
// RTL Simulation : 47 / 512 [100.00%] @ "483765000"
// RTL Simulation : 48 / 512 [100.00%] @ "494055000"
// RTL Simulation : 49 / 512 [100.00%] @ "504345000"
// RTL Simulation : 50 / 512 [100.00%] @ "514635000"
// RTL Simulation : 51 / 512 [100.00%] @ "524925000"
// RTL Simulation : 52 / 512 [100.00%] @ "535215000"
// RTL Simulation : 53 / 512 [100.00%] @ "545505000"
// RTL Simulation : 54 / 512 [100.00%] @ "555795000"
// RTL Simulation : 55 / 512 [100.00%] @ "566085000"
// RTL Simulation : 56 / 512 [100.00%] @ "576375000"
// RTL Simulation : 57 / 512 [100.00%] @ "586665000"
// RTL Simulation : 58 / 512 [100.00%] @ "596955000"
// RTL Simulation : 59 / 512 [100.00%] @ "607245000"
// RTL Simulation : 60 / 512 [100.00%] @ "617535000"
// RTL Simulation : 61 / 512 [100.00%] @ "627825000"
// RTL Simulation : 62 / 512 [100.00%] @ "638115000"
// RTL Simulation : 63 / 512 [100.00%] @ "648405000"
// RTL Simulation : 64 / 512 [100.00%] @ "658695000"
// RTL Simulation : 65 / 512 [100.00%] @ "668985000"
// RTL Simulation : 66 / 512 [100.00%] @ "679275000"
// RTL Simulation : 67 / 512 [100.00%] @ "689565000"
// RTL Simulation : 68 / 512 [100.00%] @ "699855000"
// RTL Simulation : 69 / 512 [100.00%] @ "710145000"
// RTL Simulation : 70 / 512 [100.00%] @ "720435000"
// RTL Simulation : 71 / 512 [100.00%] @ "730725000"
// RTL Simulation : 72 / 512 [100.00%] @ "741015000"
// RTL Simulation : 73 / 512 [100.00%] @ "751305000"
// RTL Simulation : 74 / 512 [100.00%] @ "761595000"
// RTL Simulation : 75 / 512 [100.00%] @ "771885000"
// RTL Simulation : 76 / 512 [100.00%] @ "782175000"
// RTL Simulation : 77 / 512 [100.00%] @ "792465000"
// RTL Simulation : 78 / 512 [100.00%] @ "802755000"
// RTL Simulation : 79 / 512 [100.00%] @ "813045000"
// RTL Simulation : 80 / 512 [100.00%] @ "823335000"
// RTL Simulation : 81 / 512 [100.00%] @ "833625000"
// RTL Simulation : 82 / 512 [100.00%] @ "843915000"
// RTL Simulation : 83 / 512 [100.00%] @ "854205000"
// RTL Simulation : 84 / 512 [100.00%] @ "864495000"
// RTL Simulation : 85 / 512 [100.00%] @ "874785000"
// RTL Simulation : 86 / 512 [100.00%] @ "885075000"
// RTL Simulation : 87 / 512 [100.00%] @ "895365000"
// RTL Simulation : 88 / 512 [100.00%] @ "905655000"
// RTL Simulation : 89 / 512 [100.00%] @ "915945000"
// RTL Simulation : 90 / 512 [100.00%] @ "926235000"
// RTL Simulation : 91 / 512 [100.00%] @ "936525000"
// RTL Simulation : 92 / 512 [100.00%] @ "946815000"
// RTL Simulation : 93 / 512 [100.00%] @ "957105000"
// RTL Simulation : 94 / 512 [100.00%] @ "967395000"
// RTL Simulation : 95 / 512 [100.00%] @ "977685000"
// RTL Simulation : 96 / 512 [100.00%] @ "987975000"
// RTL Simulation : 97 / 512 [100.00%] @ "998265000"
// RTL Simulation : 98 / 512 [100.00%] @ "1008555000"
// RTL Simulation : 99 / 512 [100.00%] @ "1018845000"
// RTL Simulation : 100 / 512 [100.00%] @ "1029135000"
// RTL Simulation : 101 / 512 [100.00%] @ "1039425000"
// RTL Simulation : 102 / 512 [100.00%] @ "1049715000"
// RTL Simulation : 103 / 512 [100.00%] @ "1060005000"
// RTL Simulation : 104 / 512 [100.00%] @ "1070295000"
// RTL Simulation : 105 / 512 [100.00%] @ "1080585000"
// RTL Simulation : 106 / 512 [100.00%] @ "1090875000"
// RTL Simulation : 107 / 512 [100.00%] @ "1101165000"
// RTL Simulation : 108 / 512 [100.00%] @ "1111455000"
// RTL Simulation : 109 / 512 [100.00%] @ "1121745000"
// RTL Simulation : 110 / 512 [100.00%] @ "1132035000"
// RTL Simulation : 111 / 512 [100.00%] @ "1142325000"
// RTL Simulation : 112 / 512 [100.00%] @ "1152615000"
// RTL Simulation : 113 / 512 [100.00%] @ "1162905000"
// RTL Simulation : 114 / 512 [100.00%] @ "1173195000"
// RTL Simulation : 115 / 512 [100.00%] @ "1183485000"
// RTL Simulation : 116 / 512 [100.00%] @ "1193775000"
// RTL Simulation : 117 / 512 [100.00%] @ "1204065000"
// RTL Simulation : 118 / 512 [100.00%] @ "1214355000"
// RTL Simulation : 119 / 512 [100.00%] @ "1224645000"
// RTL Simulation : 120 / 512 [100.00%] @ "1234935000"
// RTL Simulation : 121 / 512 [100.00%] @ "1245225000"
// RTL Simulation : 122 / 512 [100.00%] @ "1255515000"
// RTL Simulation : 123 / 512 [100.00%] @ "1265805000"
// RTL Simulation : 124 / 512 [100.00%] @ "1276095000"
// RTL Simulation : 125 / 512 [100.00%] @ "1286385000"
// RTL Simulation : 126 / 512 [100.00%] @ "1296675000"
// RTL Simulation : 127 / 512 [100.00%] @ "1306965000"
// RTL Simulation : 128 / 512 [100.00%] @ "1317255000"
// RTL Simulation : 129 / 512 [100.00%] @ "1327545000"
// RTL Simulation : 130 / 512 [100.00%] @ "1337835000"
// RTL Simulation : 131 / 512 [100.00%] @ "1348125000"
// RTL Simulation : 132 / 512 [100.00%] @ "1358415000"
// RTL Simulation : 133 / 512 [100.00%] @ "1368705000"
// RTL Simulation : 134 / 512 [100.00%] @ "1378995000"
// RTL Simulation : 135 / 512 [100.00%] @ "1389285000"
// RTL Simulation : 136 / 512 [100.00%] @ "1399575000"
// RTL Simulation : 137 / 512 [100.00%] @ "1409865000"
// RTL Simulation : 138 / 512 [100.00%] @ "1420155000"
// RTL Simulation : 139 / 512 [100.00%] @ "1430445000"
// RTL Simulation : 140 / 512 [100.00%] @ "1440735000"
// RTL Simulation : 141 / 512 [100.00%] @ "1451025000"
// RTL Simulation : 142 / 512 [100.00%] @ "1461315000"
// RTL Simulation : 143 / 512 [100.00%] @ "1471605000"
// RTL Simulation : 144 / 512 [100.00%] @ "1481895000"
// RTL Simulation : 145 / 512 [100.00%] @ "1492185000"
// RTL Simulation : 146 / 512 [100.00%] @ "1502475000"
// RTL Simulation : 147 / 512 [100.00%] @ "1512765000"
// RTL Simulation : 148 / 512 [100.00%] @ "1523055000"
// RTL Simulation : 149 / 512 [100.00%] @ "1533345000"
// RTL Simulation : 150 / 512 [100.00%] @ "1543635000"
// RTL Simulation : 151 / 512 [100.00%] @ "1553925000"
// RTL Simulation : 152 / 512 [100.00%] @ "1564215000"
// RTL Simulation : 153 / 512 [100.00%] @ "1574505000"
// RTL Simulation : 154 / 512 [100.00%] @ "1584795000"
// RTL Simulation : 155 / 512 [100.00%] @ "1595085000"
// RTL Simulation : 156 / 512 [100.00%] @ "1605375000"
// RTL Simulation : 157 / 512 [100.00%] @ "1615665000"
// RTL Simulation : 158 / 512 [100.00%] @ "1625955000"
// RTL Simulation : 159 / 512 [100.00%] @ "1636245000"
// RTL Simulation : 160 / 512 [100.00%] @ "1646535000"
// RTL Simulation : 161 / 512 [100.00%] @ "1656825000"
// RTL Simulation : 162 / 512 [100.00%] @ "1667115000"
// RTL Simulation : 163 / 512 [100.00%] @ "1677405000"
// RTL Simulation : 164 / 512 [100.00%] @ "1687695000"
// RTL Simulation : 165 / 512 [100.00%] @ "1697985000"
// RTL Simulation : 166 / 512 [100.00%] @ "1708275000"
// RTL Simulation : 167 / 512 [100.00%] @ "1718565000"
// RTL Simulation : 168 / 512 [100.00%] @ "1728855000"
// RTL Simulation : 169 / 512 [100.00%] @ "1739145000"
// RTL Simulation : 170 / 512 [100.00%] @ "1749435000"
// RTL Simulation : 171 / 512 [100.00%] @ "1759725000"
// RTL Simulation : 172 / 512 [100.00%] @ "1770015000"
// RTL Simulation : 173 / 512 [100.00%] @ "1780305000"
// RTL Simulation : 174 / 512 [100.00%] @ "1790595000"
// RTL Simulation : 175 / 512 [100.00%] @ "1800885000"
// RTL Simulation : 176 / 512 [100.00%] @ "1811175000"
// RTL Simulation : 177 / 512 [100.00%] @ "1821465000"
// RTL Simulation : 178 / 512 [100.00%] @ "1831755000"
// RTL Simulation : 179 / 512 [100.00%] @ "1842045000"
// RTL Simulation : 180 / 512 [100.00%] @ "1852335000"
// RTL Simulation : 181 / 512 [100.00%] @ "1862625000"
// RTL Simulation : 182 / 512 [100.00%] @ "1872915000"
// RTL Simulation : 183 / 512 [100.00%] @ "1883205000"
// RTL Simulation : 184 / 512 [100.00%] @ "1893495000"
// RTL Simulation : 185 / 512 [100.00%] @ "1903785000"
// RTL Simulation : 186 / 512 [100.00%] @ "1914075000"
// RTL Simulation : 187 / 512 [100.00%] @ "1924365000"
// RTL Simulation : 188 / 512 [100.00%] @ "1934655000"
// RTL Simulation : 189 / 512 [100.00%] @ "1944945000"
// RTL Simulation : 190 / 512 [100.00%] @ "1955235000"
// RTL Simulation : 191 / 512 [100.00%] @ "1965525000"
// RTL Simulation : 192 / 512 [100.00%] @ "1975815000"
// RTL Simulation : 193 / 512 [100.00%] @ "1986105000"
// RTL Simulation : 194 / 512 [100.00%] @ "1996395000"
// RTL Simulation : 195 / 512 [100.00%] @ "2006685000"
// RTL Simulation : 196 / 512 [100.00%] @ "2016975000"
// RTL Simulation : 197 / 512 [100.00%] @ "2027265000"
// RTL Simulation : 198 / 512 [100.00%] @ "2037555000"
// RTL Simulation : 199 / 512 [100.00%] @ "2047845000"
// RTL Simulation : 200 / 512 [100.00%] @ "2058135000"
// RTL Simulation : 201 / 512 [100.00%] @ "2068425000"
// RTL Simulation : 202 / 512 [100.00%] @ "2078715000"
// RTL Simulation : 203 / 512 [100.00%] @ "2089005000"
// RTL Simulation : 204 / 512 [100.00%] @ "2099295000"
// RTL Simulation : 205 / 512 [100.00%] @ "2109585000"
// RTL Simulation : 206 / 512 [100.00%] @ "2119875000"
// RTL Simulation : 207 / 512 [100.00%] @ "2130165000"
// RTL Simulation : 208 / 512 [100.00%] @ "2140455000"
// RTL Simulation : 209 / 512 [100.00%] @ "2150745000"
// RTL Simulation : 210 / 512 [100.00%] @ "2161035000"
// RTL Simulation : 211 / 512 [100.00%] @ "2171325000"
// RTL Simulation : 212 / 512 [100.00%] @ "2181615000"
// RTL Simulation : 213 / 512 [100.00%] @ "2191905000"
// RTL Simulation : 214 / 512 [100.00%] @ "2202195000"
// RTL Simulation : 215 / 512 [100.00%] @ "2212485000"
// RTL Simulation : 216 / 512 [100.00%] @ "2222775000"
// RTL Simulation : 217 / 512 [100.00%] @ "2233065000"
// RTL Simulation : 218 / 512 [100.00%] @ "2243355000"
// RTL Simulation : 219 / 512 [100.00%] @ "2253645000"
// RTL Simulation : 220 / 512 [100.00%] @ "2263935000"
// RTL Simulation : 221 / 512 [100.00%] @ "2274225000"
// RTL Simulation : 222 / 512 [100.00%] @ "2284515000"
// RTL Simulation : 223 / 512 [100.00%] @ "2294805000"
// RTL Simulation : 224 / 512 [100.00%] @ "2305095000"
// RTL Simulation : 225 / 512 [100.00%] @ "2315385000"
// RTL Simulation : 226 / 512 [100.00%] @ "2325675000"
// RTL Simulation : 227 / 512 [100.00%] @ "2335965000"
// RTL Simulation : 228 / 512 [100.00%] @ "2346255000"
// RTL Simulation : 229 / 512 [100.00%] @ "2356545000"
// RTL Simulation : 230 / 512 [100.00%] @ "2366835000"
// RTL Simulation : 231 / 512 [100.00%] @ "2377125000"
// RTL Simulation : 232 / 512 [100.00%] @ "2387415000"
// RTL Simulation : 233 / 512 [100.00%] @ "2397705000"
// RTL Simulation : 234 / 512 [100.00%] @ "2407995000"
// RTL Simulation : 235 / 512 [100.00%] @ "2418285000"
// RTL Simulation : 236 / 512 [100.00%] @ "2428575000"
// RTL Simulation : 237 / 512 [100.00%] @ "2438865000"
// RTL Simulation : 238 / 512 [100.00%] @ "2449155000"
// RTL Simulation : 239 / 512 [100.00%] @ "2459445000"
// RTL Simulation : 240 / 512 [100.00%] @ "2469735000"
// RTL Simulation : 241 / 512 [100.00%] @ "2480025000"
// RTL Simulation : 242 / 512 [100.00%] @ "2490315000"
// RTL Simulation : 243 / 512 [100.00%] @ "2500605000"
// RTL Simulation : 244 / 512 [100.00%] @ "2510895000"
// RTL Simulation : 245 / 512 [100.00%] @ "2521185000"
// RTL Simulation : 246 / 512 [100.00%] @ "2531475000"
// RTL Simulation : 247 / 512 [100.00%] @ "2541765000"
// RTL Simulation : 248 / 512 [100.00%] @ "2552055000"
// RTL Simulation : 249 / 512 [100.00%] @ "2562345000"
// RTL Simulation : 250 / 512 [100.00%] @ "2572635000"
// RTL Simulation : 251 / 512 [100.00%] @ "2582925000"
// RTL Simulation : 252 / 512 [100.00%] @ "2593215000"
// RTL Simulation : 253 / 512 [100.00%] @ "2603505000"
// RTL Simulation : 254 / 512 [100.00%] @ "2613795000"
// RTL Simulation : 255 / 512 [100.00%] @ "2624085000"
// RTL Simulation : 256 / 512 [100.00%] @ "2634375000"
// RTL Simulation : 257 / 512 [100.00%] @ "2644665000"
// RTL Simulation : 258 / 512 [100.00%] @ "2654955000"
// RTL Simulation : 259 / 512 [100.00%] @ "2665245000"
// RTL Simulation : 260 / 512 [100.00%] @ "2675535000"
// RTL Simulation : 261 / 512 [100.00%] @ "2685825000"
// RTL Simulation : 262 / 512 [100.00%] @ "2696115000"
// RTL Simulation : 263 / 512 [100.00%] @ "2706405000"
// RTL Simulation : 264 / 512 [100.00%] @ "2716695000"
// RTL Simulation : 265 / 512 [100.00%] @ "2726985000"
// RTL Simulation : 266 / 512 [100.00%] @ "2737275000"
// RTL Simulation : 267 / 512 [100.00%] @ "2747565000"
// RTL Simulation : 268 / 512 [100.00%] @ "2757855000"
// RTL Simulation : 269 / 512 [100.00%] @ "2768145000"
// RTL Simulation : 270 / 512 [100.00%] @ "2778435000"
// RTL Simulation : 271 / 512 [100.00%] @ "2788725000"
// RTL Simulation : 272 / 512 [100.00%] @ "2799015000"
// RTL Simulation : 273 / 512 [100.00%] @ "2809305000"
// RTL Simulation : 274 / 512 [100.00%] @ "2819595000"
// RTL Simulation : 275 / 512 [100.00%] @ "2829885000"
// RTL Simulation : 276 / 512 [100.00%] @ "2840175000"
// RTL Simulation : 277 / 512 [100.00%] @ "2850465000"
// RTL Simulation : 278 / 512 [100.00%] @ "2860755000"
// RTL Simulation : 279 / 512 [100.00%] @ "2871045000"
// RTL Simulation : 280 / 512 [100.00%] @ "2881335000"
// RTL Simulation : 281 / 512 [100.00%] @ "2891625000"
// RTL Simulation : 282 / 512 [100.00%] @ "2901915000"
// RTL Simulation : 283 / 512 [100.00%] @ "2912205000"
// RTL Simulation : 284 / 512 [100.00%] @ "2922495000"
// RTL Simulation : 285 / 512 [100.00%] @ "2932785000"
// RTL Simulation : 286 / 512 [100.00%] @ "2943075000"
// RTL Simulation : 287 / 512 [100.00%] @ "2953365000"
// RTL Simulation : 288 / 512 [100.00%] @ "2963655000"
// RTL Simulation : 289 / 512 [100.00%] @ "2973945000"
// RTL Simulation : 290 / 512 [100.00%] @ "2984235000"
// RTL Simulation : 291 / 512 [100.00%] @ "2994525000"
// RTL Simulation : 292 / 512 [100.00%] @ "3004815000"
// RTL Simulation : 293 / 512 [100.00%] @ "3015105000"
// RTL Simulation : 294 / 512 [100.00%] @ "3025395000"
// RTL Simulation : 295 / 512 [100.00%] @ "3035685000"
// RTL Simulation : 296 / 512 [100.00%] @ "3045975000"
// RTL Simulation : 297 / 512 [100.00%] @ "3056265000"
// RTL Simulation : 298 / 512 [100.00%] @ "3066555000"
// RTL Simulation : 299 / 512 [100.00%] @ "3076845000"
// RTL Simulation : 300 / 512 [100.00%] @ "3087135000"
// RTL Simulation : 301 / 512 [100.00%] @ "3097425000"
// RTL Simulation : 302 / 512 [100.00%] @ "3107715000"
// RTL Simulation : 303 / 512 [100.00%] @ "3118005000"
// RTL Simulation : 304 / 512 [100.00%] @ "3128295000"
// RTL Simulation : 305 / 512 [100.00%] @ "3138585000"
// RTL Simulation : 306 / 512 [100.00%] @ "3148875000"
// RTL Simulation : 307 / 512 [100.00%] @ "3159165000"
// RTL Simulation : 308 / 512 [100.00%] @ "3169455000"
// RTL Simulation : 309 / 512 [100.00%] @ "3179745000"
// RTL Simulation : 310 / 512 [100.00%] @ "3190035000"
// RTL Simulation : 311 / 512 [100.00%] @ "3200325000"
// RTL Simulation : 312 / 512 [100.00%] @ "3210615000"
// RTL Simulation : 313 / 512 [100.00%] @ "3220905000"
// RTL Simulation : 314 / 512 [100.00%] @ "3231195000"
// RTL Simulation : 315 / 512 [100.00%] @ "3241485000"
// RTL Simulation : 316 / 512 [100.00%] @ "3251775000"
// RTL Simulation : 317 / 512 [100.00%] @ "3262065000"
// RTL Simulation : 318 / 512 [100.00%] @ "3272355000"
// RTL Simulation : 319 / 512 [100.00%] @ "3282645000"
// RTL Simulation : 320 / 512 [100.00%] @ "3292935000"
// RTL Simulation : 321 / 512 [100.00%] @ "3303225000"
// RTL Simulation : 322 / 512 [100.00%] @ "3313515000"
// RTL Simulation : 323 / 512 [100.00%] @ "3323805000"
// RTL Simulation : 324 / 512 [100.00%] @ "3334095000"
// RTL Simulation : 325 / 512 [100.00%] @ "3344385000"
// RTL Simulation : 326 / 512 [100.00%] @ "3354675000"
// RTL Simulation : 327 / 512 [100.00%] @ "3364965000"
// RTL Simulation : 328 / 512 [100.00%] @ "3375255000"
// RTL Simulation : 329 / 512 [100.00%] @ "3385545000"
// RTL Simulation : 330 / 512 [100.00%] @ "3395835000"
// RTL Simulation : 331 / 512 [100.00%] @ "3406125000"
// RTL Simulation : 332 / 512 [100.00%] @ "3416415000"
// RTL Simulation : 333 / 512 [100.00%] @ "3426705000"
// RTL Simulation : 334 / 512 [100.00%] @ "3436995000"
// RTL Simulation : 335 / 512 [100.00%] @ "3447285000"
// RTL Simulation : 336 / 512 [100.00%] @ "3457575000"
// RTL Simulation : 337 / 512 [100.00%] @ "3467865000"
// RTL Simulation : 338 / 512 [100.00%] @ "3478155000"
// RTL Simulation : 339 / 512 [100.00%] @ "3488445000"
// RTL Simulation : 340 / 512 [100.00%] @ "3498735000"
// RTL Simulation : 341 / 512 [100.00%] @ "3509025000"
// RTL Simulation : 342 / 512 [100.00%] @ "3519315000"
// RTL Simulation : 343 / 512 [100.00%] @ "3529605000"
// RTL Simulation : 344 / 512 [100.00%] @ "3539895000"
// RTL Simulation : 345 / 512 [100.00%] @ "3550185000"
// RTL Simulation : 346 / 512 [100.00%] @ "3560475000"
// RTL Simulation : 347 / 512 [100.00%] @ "3570765000"
// RTL Simulation : 348 / 512 [100.00%] @ "3581055000"
// RTL Simulation : 349 / 512 [100.00%] @ "3591345000"
// RTL Simulation : 350 / 512 [100.00%] @ "3601635000"
// RTL Simulation : 351 / 512 [100.00%] @ "3611925000"
// RTL Simulation : 352 / 512 [100.00%] @ "3622215000"
// RTL Simulation : 353 / 512 [100.00%] @ "3632505000"
// RTL Simulation : 354 / 512 [100.00%] @ "3642795000"
// RTL Simulation : 355 / 512 [100.00%] @ "3653085000"
// RTL Simulation : 356 / 512 [100.00%] @ "3663375000"
// RTL Simulation : 357 / 512 [100.00%] @ "3673665000"
// RTL Simulation : 358 / 512 [100.00%] @ "3683955000"
// RTL Simulation : 359 / 512 [100.00%] @ "3694245000"
// RTL Simulation : 360 / 512 [100.00%] @ "3704535000"
// RTL Simulation : 361 / 512 [100.00%] @ "3714825000"
// RTL Simulation : 362 / 512 [100.00%] @ "3725115000"
// RTL Simulation : 363 / 512 [100.00%] @ "3735405000"
// RTL Simulation : 364 / 512 [100.00%] @ "3745695000"
// RTL Simulation : 365 / 512 [100.00%] @ "3755985000"
// RTL Simulation : 366 / 512 [100.00%] @ "3766275000"
// RTL Simulation : 367 / 512 [100.00%] @ "3776565000"
// RTL Simulation : 368 / 512 [100.00%] @ "3786855000"
// RTL Simulation : 369 / 512 [100.00%] @ "3797145000"
// RTL Simulation : 370 / 512 [100.00%] @ "3807435000"
// RTL Simulation : 371 / 512 [100.00%] @ "3817725000"
// RTL Simulation : 372 / 512 [100.00%] @ "3828015000"
// RTL Simulation : 373 / 512 [100.00%] @ "3838305000"
// RTL Simulation : 374 / 512 [100.00%] @ "3848595000"
// RTL Simulation : 375 / 512 [100.00%] @ "3858885000"
// RTL Simulation : 376 / 512 [100.00%] @ "3869175000"
// RTL Simulation : 377 / 512 [100.00%] @ "3879465000"
// RTL Simulation : 378 / 512 [100.00%] @ "3889755000"
// RTL Simulation : 379 / 512 [100.00%] @ "3900045000"
// RTL Simulation : 380 / 512 [100.00%] @ "3910335000"
// RTL Simulation : 381 / 512 [100.00%] @ "3920625000"
// RTL Simulation : 382 / 512 [100.00%] @ "3930915000"
// RTL Simulation : 383 / 512 [100.00%] @ "3941205000"
// RTL Simulation : 384 / 512 [100.00%] @ "3951495000"
// RTL Simulation : 385 / 512 [100.00%] @ "3961785000"
// RTL Simulation : 386 / 512 [100.00%] @ "3972075000"
// RTL Simulation : 387 / 512 [100.00%] @ "3982365000"
// RTL Simulation : 388 / 512 [100.00%] @ "3992655000"
// RTL Simulation : 389 / 512 [100.00%] @ "4002945000"
// RTL Simulation : 390 / 512 [100.00%] @ "4013235000"
// RTL Simulation : 391 / 512 [100.00%] @ "4023525000"
// RTL Simulation : 392 / 512 [100.00%] @ "4033815000"
// RTL Simulation : 393 / 512 [100.00%] @ "4044105000"
// RTL Simulation : 394 / 512 [100.00%] @ "4054395000"
// RTL Simulation : 395 / 512 [100.00%] @ "4064685000"
// RTL Simulation : 396 / 512 [100.00%] @ "4074975000"
// RTL Simulation : 397 / 512 [100.00%] @ "4085265000"
// RTL Simulation : 398 / 512 [100.00%] @ "4095555000"
// RTL Simulation : 399 / 512 [100.00%] @ "4105845000"
// RTL Simulation : 400 / 512 [100.00%] @ "4116135000"
// RTL Simulation : 401 / 512 [100.00%] @ "4126425000"
// RTL Simulation : 402 / 512 [100.00%] @ "4136715000"
// RTL Simulation : 403 / 512 [100.00%] @ "4147005000"
// RTL Simulation : 404 / 512 [100.00%] @ "4157295000"
// RTL Simulation : 405 / 512 [100.00%] @ "4167585000"
// RTL Simulation : 406 / 512 [100.00%] @ "4177875000"
// RTL Simulation : 407 / 512 [100.00%] @ "4188165000"
// RTL Simulation : 408 / 512 [100.00%] @ "4198455000"
// RTL Simulation : 409 / 512 [100.00%] @ "4208745000"
// RTL Simulation : 410 / 512 [100.00%] @ "4219035000"
// RTL Simulation : 411 / 512 [100.00%] @ "4229325000"
// RTL Simulation : 412 / 512 [100.00%] @ "4239615000"
// RTL Simulation : 413 / 512 [100.00%] @ "4249905000"
// RTL Simulation : 414 / 512 [100.00%] @ "4260195000"
// RTL Simulation : 415 / 512 [100.00%] @ "4270485000"
// RTL Simulation : 416 / 512 [100.00%] @ "4280775000"
// RTL Simulation : 417 / 512 [100.00%] @ "4291065000"
// RTL Simulation : 418 / 512 [100.00%] @ "4301355000"
// RTL Simulation : 419 / 512 [100.00%] @ "4311645000"
// RTL Simulation : 420 / 512 [100.00%] @ "4321935000"
// RTL Simulation : 421 / 512 [100.00%] @ "4332225000"
// RTL Simulation : 422 / 512 [100.00%] @ "4342515000"
// RTL Simulation : 423 / 512 [100.00%] @ "4352805000"
// RTL Simulation : 424 / 512 [100.00%] @ "4363095000"
// RTL Simulation : 425 / 512 [100.00%] @ "4373385000"
// RTL Simulation : 426 / 512 [100.00%] @ "4383675000"
// RTL Simulation : 427 / 512 [100.00%] @ "4393965000"
// RTL Simulation : 428 / 512 [100.00%] @ "4404255000"
// RTL Simulation : 429 / 512 [100.00%] @ "4414545000"
// RTL Simulation : 430 / 512 [100.00%] @ "4424835000"
// RTL Simulation : 431 / 512 [100.00%] @ "4435125000"
// RTL Simulation : 432 / 512 [100.00%] @ "4445415000"
// RTL Simulation : 433 / 512 [100.00%] @ "4455705000"
// RTL Simulation : 434 / 512 [100.00%] @ "4465995000"
// RTL Simulation : 435 / 512 [100.00%] @ "4476285000"
// RTL Simulation : 436 / 512 [100.00%] @ "4486575000"
// RTL Simulation : 437 / 512 [100.00%] @ "4496865000"
// RTL Simulation : 438 / 512 [100.00%] @ "4507155000"
// RTL Simulation : 439 / 512 [100.00%] @ "4517445000"
// RTL Simulation : 440 / 512 [100.00%] @ "4527735000"
// RTL Simulation : 441 / 512 [100.00%] @ "4538025000"
// RTL Simulation : 442 / 512 [100.00%] @ "4548315000"
// RTL Simulation : 443 / 512 [100.00%] @ "4558605000"
// RTL Simulation : 444 / 512 [100.00%] @ "4568895000"
// RTL Simulation : 445 / 512 [100.00%] @ "4579185000"
// RTL Simulation : 446 / 512 [100.00%] @ "4589475000"
// RTL Simulation : 447 / 512 [100.00%] @ "4599765000"
// RTL Simulation : 448 / 512 [100.00%] @ "4610055000"
// RTL Simulation : 449 / 512 [100.00%] @ "4620345000"
// RTL Simulation : 450 / 512 [100.00%] @ "4630635000"
// RTL Simulation : 451 / 512 [100.00%] @ "4640925000"
// RTL Simulation : 452 / 512 [100.00%] @ "4651215000"
// RTL Simulation : 453 / 512 [100.00%] @ "4661505000"
// RTL Simulation : 454 / 512 [100.00%] @ "4671795000"
// RTL Simulation : 455 / 512 [100.00%] @ "4682085000"
// RTL Simulation : 456 / 512 [100.00%] @ "4692375000"
// RTL Simulation : 457 / 512 [100.00%] @ "4702665000"
// RTL Simulation : 458 / 512 [100.00%] @ "4712955000"
// RTL Simulation : 459 / 512 [100.00%] @ "4723245000"
// RTL Simulation : 460 / 512 [100.00%] @ "4733535000"
// RTL Simulation : 461 / 512 [100.00%] @ "4743825000"
// RTL Simulation : 462 / 512 [100.00%] @ "4754115000"
// RTL Simulation : 463 / 512 [100.00%] @ "4764405000"
// RTL Simulation : 464 / 512 [100.00%] @ "4774695000"
// RTL Simulation : 465 / 512 [100.00%] @ "4784985000"
// RTL Simulation : 466 / 512 [100.00%] @ "4795275000"
// RTL Simulation : 467 / 512 [100.00%] @ "4805565000"
// RTL Simulation : 468 / 512 [100.00%] @ "4815855000"
// RTL Simulation : 469 / 512 [100.00%] @ "4826145000"
// RTL Simulation : 470 / 512 [100.00%] @ "4836435000"
// RTL Simulation : 471 / 512 [100.00%] @ "4846725000"
// RTL Simulation : 472 / 512 [100.00%] @ "4857015000"
// RTL Simulation : 473 / 512 [100.00%] @ "4867305000"
// RTL Simulation : 474 / 512 [100.00%] @ "4877595000"
// RTL Simulation : 475 / 512 [100.00%] @ "4887885000"
// RTL Simulation : 476 / 512 [100.00%] @ "4898175000"
// RTL Simulation : 477 / 512 [100.00%] @ "4908465000"
// RTL Simulation : 478 / 512 [100.00%] @ "4918755000"
// RTL Simulation : 479 / 512 [100.00%] @ "4929045000"
// RTL Simulation : 480 / 512 [100.00%] @ "4939335000"
// RTL Simulation : 481 / 512 [100.00%] @ "4949625000"
// RTL Simulation : 482 / 512 [100.00%] @ "4959915000"
// RTL Simulation : 483 / 512 [100.00%] @ "4970205000"
// RTL Simulation : 484 / 512 [100.00%] @ "4980495000"
// RTL Simulation : 485 / 512 [100.00%] @ "4990785000"
// RTL Simulation : 486 / 512 [100.00%] @ "5001075000"
// RTL Simulation : 487 / 512 [100.00%] @ "5011365000"
// RTL Simulation : 488 / 512 [100.00%] @ "5021655000"
// RTL Simulation : 489 / 512 [100.00%] @ "5031945000"
// RTL Simulation : 490 / 512 [100.00%] @ "5042235000"
// RTL Simulation : 491 / 512 [100.00%] @ "5052525000"
// RTL Simulation : 492 / 512 [100.00%] @ "5062815000"
// RTL Simulation : 493 / 512 [100.00%] @ "5073105000"
// RTL Simulation : 494 / 512 [100.00%] @ "5083395000"
// RTL Simulation : 495 / 512 [100.00%] @ "5093685000"
// RTL Simulation : 496 / 512 [100.00%] @ "5103975000"
// RTL Simulation : 497 / 512 [100.00%] @ "5114265000"
// RTL Simulation : 498 / 512 [100.00%] @ "5124555000"
// RTL Simulation : 499 / 512 [100.00%] @ "5134845000"
// RTL Simulation : 500 / 512 [100.00%] @ "5145135000"
// RTL Simulation : 501 / 512 [100.00%] @ "5155425000"
// RTL Simulation : 502 / 512 [100.00%] @ "5165715000"
// RTL Simulation : 503 / 512 [100.00%] @ "5176005000"
// RTL Simulation : 504 / 512 [100.00%] @ "5186295000"
// RTL Simulation : 505 / 512 [100.00%] @ "5196585000"
// RTL Simulation : 506 / 512 [100.00%] @ "5206875000"
// RTL Simulation : 507 / 512 [100.00%] @ "5217165000"
// RTL Simulation : 508 / 512 [100.00%] @ "5227455000"
// RTL Simulation : 509 / 512 [100.00%] @ "5237745000"
// RTL Simulation : 510 / 512 [100.00%] @ "5248035000"
// RTL Simulation : 511 / 512 [100.00%] @ "5258325000"
// RTL Simulation : 512 / 512 [100.00%] @ "5268615000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5268655 ns : File "C:/TFG/cam_binaria_optimizada_1024/solution1/sim/verilog/top_function.autotb.v" Line 396
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 221.152 ; gain = 12.680
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 15 17:26:23 2020...
INFO: [COSIM 212-316] Starting C post checking ...
Los hijos del nodo 2 son: 3 
Los hijos del nodo 15 son: 23 24 
Los hijos del nodo 22 son: 31 32 
Los hijos del nodo 23 son: 33 34 
Los hijos del nodo 27 son: 39 40 
Los hijos del nodo 28 son: 41 
Los hijos del nodo 34 son: 46 47 
Los hijos del nodo 35 son: 48 49 
Los hijos del nodo 37 son: 50 51 
Los hijos del nodo 38 son: 52 53 
Los hijos del nodo 40 son: Ninguno! 
Los hijos del nodo 42 son: 57 
Los hijos del nodo 43 son: 58 59 
Los hijos del nodo 46 son: 63 64 
Los hijos del nodo 47 son: Ninguno! 
Los hijos del nodo 52 son: Ninguno! 
Los hijos del nodo 57 son: Ninguno! 
Los hijos del nodo 64 son: Ninguno! 
Los hijos del nodo 67 son: Ninguno! 
Los hijos del nodo 68 son: Ninguno! 
Los hijos del nodo 69 son: Ninguno! 
Los hijos del nodo 72 son: 81 82 
Los hijos del nodo 73 son: 83 84 
Los hijos del nodo 78 son: 91 92 
Los hijos del nodo 89 son: 106 
Los hijos del nodo 93 son: 111 112 
Los hijos del nodo 100 son: 119 120 
Los hijos del nodo 114 son: 138 
Los hijos del nodo 116 son: 140 
Los hijos del nodo 118 son: 141 
Los hijos del nodo 122 son: Ninguno! 
Los hijos del nodo 123 son: 142 143 
Los hijos del nodo 124 son: 144 
Los hijos del nodo 125 son: 145 146 
Los hijos del nodo 127 son: Ninguno! 
Los hijos del nodo 130 son: 151 152 
Los hijos del nodo 131 son: 153 
Los hijos del nodo 134 son: 156 157 
Los hijos del nodo 135 son: 158 
Los hijos del nodo 140 son: 161 
Los hijos del nodo 142 son: Ninguno! 
Los hijos del nodo 144 son: 162 
Los hijos del nodo 147 son: Ninguno! 
Los hijos del nodo 148 son: Ninguno! 
Los hijos del nodo 155 son: Ninguno! 
Los hijos del nodo 156 son: 169 170 
Los hijos del nodo 158 son: 172 173 
Los hijos del nodo 159 son: 174 175 
Los hijos del nodo 163 son: Ninguno! 
Los hijos del nodo 166 son: Ninguno! 
Los hijos del nodo 170 son: 184 185 
Los hijos del nodo 175 son: 190 191 
Los hijos del nodo 177 son: 194 195 
Los hijos del nodo 179 son: 196 
Los hijos del nodo 180 son: Ninguno! 
Los hijos del nodo 182 son: Ninguno! 
Los hijos del nodo 185 son: 201 
Los hijos del nodo 193 son: Ninguno! 
Los hijos del nodo 196 son: 209 
Los hijos del nodo 197 son: 210 211 
Los hijos del nodo 199 son: Ninguno! 
Los hijos del nodo 211 son: Ninguno! 
Los hijos del nodo 213 son: 228 
Los hijos del nodo 215 son: 231 
Los hijos del nodo 219 son: 235 236 
Los hijos del nodo 221 son: 237 
Los hijos del nodo 234 son: Ninguno! 
Los hijos del nodo 235 son: 252 
Los hijos del nodo 237 son: 255 256 
Los hijos del nodo 239 son: 258 
Los hijos del nodo 240 son: Ninguno! 
Los hijos del nodo 244 son: 260 
Los hijos del nodo 255 son: 268 269 
Los hijos del nodo 260 son: 275 
Los hijos del nodo 266 son: 280 281 
Los hijos del nodo 274 son: 289 290 
Los hijos del nodo 277 son: 293 
Los hijos del nodo 279 son: 296 
Los hijos del nodo 289 son: 301 
Los hijos del nodo 290 son: Ninguno! 
Los hijos del nodo 291 son: Ninguno! 
Los hijos del nodo 295 son: Ninguno! 
Los hijos del nodo 297 son: 306 
Los hijos del nodo 299 son: 309 310 
Los hijos del nodo 306 son: 318 
Los hijos del nodo 309 son: 322 323 
Los hijos del nodo 310 son: 324 325 
Los hijos del nodo 317 son: 334 
Los hijos del nodo 320 son: Ninguno! 
Los hijos del nodo 328 son: Ninguno! 
Los hijos del nodo 340 son: Ninguno! 
Los hijos del nodo 342 son: 363 
Los hijos del nodo 343 son: 364 
Los hijos del nodo 349 son: 369 370 
Los hijos del nodo 350 son: 371 
Los hijos del nodo 360 son: Ninguno! 
Los hijos del nodo 376 son: Ninguno! 
Los hijos del nodo 384 son: Ninguno! 
Los hijos del nodo 389 son: 409 410 
Los hijos del nodo 391 son: 413 
Los hijos del nodo 392 son: 414 
Los hijos del nodo 393 son: Ninguno! 
Los hijos del nodo 397 son: Ninguno! 
Los hijos del nodo 401 son: Ninguno! 
Los hijos del nodo 408 son: 430 431 
Los hijos del nodo 409 son: 432 433 
Los hijos del nodo 415 son: 441 
Los hijos del nodo 417 son: 442 
Los hijos del nodo 419 son: 443 444 
Los hijos del nodo 427 son: 452 
Los hijos del nodo 439 son: Ninguno! 
Los hijos del nodo 441 son: Ninguno! 
Los hijos del nodo 445 son: 465 466 
Los hijos del nodo 446 son: 467 468 
Los hijos del nodo 452 son: 473 474 
Los hijos del nodo 453 son: Ninguno! 
Los hijos del nodo 456 son: 477 478 
Los hijos del nodo 472 son: 492 493 
Los hijos del nodo 475 son: 497 498 
Los hijos del nodo 483 son: Ninguno! 
Los hijos del nodo 485 son: 510 
Los hijos del nodo 491 son: 517 
Los hijos del nodo 495 son: 519 
Los hijos del nodo 515 son: 534 
Los hijos del nodo 527 son: 544 
Los hijos del nodo 530 son: 548 
Los hijos del nodo 533 son: 551 
Los hijos del nodo 539 son: 554 555 
Los hijos del nodo 545 son: 560 
Los hijos del nodo 549 son: 563 564 
Los hijos del nodo 552 son: 565 566 
Los hijos del nodo 555 son: 570 571 
Los hijos del nodo 556 son: 572 
Los hijos del nodo 560 son: Ninguno! 
Los hijos del nodo 562 son: Ninguno! 
Los hijos del nodo 564 son: 579 580 
Los hijos del nodo 569 son: Ninguno! 
Los hijos del nodo 571 son: Ninguno! 
Los hijos del nodo 572 son: 587 588 
Los hijos del nodo 573 son: 589 590 
Los hijos del nodo 574 son: Ninguno! 
Los hijos del nodo 579 son: 595 
Los hijos del nodo 580 son: Ninguno! 
Los hijos del nodo 581 son: 596 597 
Los hijos del nodo 584 son: 599 600 
Los hijos del nodo 585 son: 601 
Los hijos del nodo 587 son: 602 
Los hijos del nodo 589 son: 604 605 
Los hijos del nodo 594 son: Ninguno! 
Los hijos del nodo 596 son: Ninguno! 
Los hijos del nodo 598 son: 614 615 
Los hijos del nodo 619 son: 635 636 
Los hijos del nodo 620 son: Ninguno! 
Los hijos del nodo 624 son: 642 643 
Los hijos del nodo 628 son: 645 
Los hijos del nodo 635 son: 653 
Los hijos del nodo 637 son: Ninguno! 
Los hijos del nodo 638 son: 655 656 
Los hijos del nodo 639 son: 657 658 
Los hijos del nodo 644 son: 660 
Los hijos del nodo 648 son: Ninguno! 
Los hijos del nodo 660 son: Ninguno! 
Los hijos del nodo 664 son: 678 
Los hijos del nodo 669 son: 683 684 
Los hijos del nodo 671 son: 686 
Los hijos del nodo 672 son: Ninguno! 
Los hijos del nodo 674 son: Ninguno! 
Los hijos del nodo 675 son: Ninguno! 
Los hijos del nodo 676 son: Ninguno! 
Los hijos del nodo 680 son: Ninguno! 
Los hijos del nodo 692 son: 704 
Los hijos del nodo 696 son: Ninguno! 
Los hijos del nodo 697 son: 708 709 
Los hijos del nodo 699 son: 710 711 
Los hijos del nodo 703 son: 717 718 
Los hijos del nodo 704 son: 719 
Los hijos del nodo 712 son: 730 731 
Los hijos del nodo 713 son: 732 733 
Los hijos del nodo 715 son: 735 736 
Los hijos del nodo 716 son: 737 738 
Los hijos del nodo 717 son: Ninguno! 
Los hijos del nodo 718 son: Ninguno! 
Los hijos del nodo 719 son: 739 
Los hijos del nodo 721 son: Ninguno! 
Los hijos del nodo 725 son: 745 746 
Los hijos del nodo 727 son: Ninguno! 
Los hijos del nodo 732 son: Ninguno! 
Los hijos del nodo 734 son: Ninguno! 
Los hijos del nodo 736 son: Ninguno! 
Los hijos del nodo 740 son: Ninguno! 
Los hijos del nodo 742 son: 754 
Los hijos del nodo 744 son: 756 757 
Los hijos del nodo 745 son: Ninguno! 
Los hijos del nodo 752 son: 763 
Los hijos del nodo 763 son: 772 
Los hijos del nodo 765 son: Ninguno! 
Los hijos del nodo 772 son: Ninguno! 
Los hijos del nodo 774 son: 783 784 
Los hijos del nodo 775 son: Ninguno! 
Los hijos del nodo 777 son: 785 786 
Los hijos del nodo 778 son: 787 
Los hijos del nodo 781 son: 791 792 
Los hijos del nodo 784 son: 793 794 
Los hijos del nodo 785 son: 795 796 
Los hijos del nodo 786 son: Ninguno! 
Los hijos del nodo 787 son: Ninguno! 
Los hijos del nodo 791 son: 800 
Los hijos del nodo 815 son: Ninguno! 
Los hijos del nodo 818 son: 827 
Los hijos del nodo 819 son: 828 
Los hijos del nodo 823 son: 833 834 
Los hijos del nodo 826 son: 836 837 
Los hijos del nodo 827 son: Ninguno! 
Los hijos del nodo 831 son: 842 843 
Los hijos del nodo 843 son: 854 
Los hijos del nodo 847 son: 857 858 
Los hijos del nodo 850 son: 860 
Los hijos del nodo 860 son: 870 871 
Los hijos del nodo 862 son: 872 873 
Los hijos del nodo 866 son: Ninguno! 
Los hijos del nodo 868 son: 879 880 
Los hijos del nodo 871 son: Ninguno! 
Los hijos del nodo 875 son: 886 887 
Los hijos del nodo 884 son: 898 899 
Los hijos del nodo 885 son: Ninguno! 
Los hijos del nodo 887 son: Ninguno! 
Los hijos del nodo 888 son: 900 
Los hijos del nodo 896 son: 909 
Los hijos del nodo 911 son: Ninguno! 
Los hijos del nodo 919 son: 927 928 
Los hijos del nodo 928 son: 938 939 
Los hijos del nodo 941 son: 956 957 
Los hijos del nodo 943 son: Ninguno! 
Los hijos del nodo 945 son: Ninguno! 
Los hijos del nodo 946 son: 961 
Los hijos del nodo 953 son: Ninguno! 
Los hijos del nodo 955 son: Ninguno! 
Los hijos del nodo 957 son: 969 
Los hijos del nodo 960 son: Ninguno! 
Los hijos del nodo 962 son: 973 
Los hijos del nodo 964 son: 976 977 
Los hijos del nodo 968 son: 981 
Los hijos del nodo 971 son: 985 
Los hijos del nodo 972 son: Ninguno! 
Los hijos del nodo 974 son: Ninguno! 
Los hijos del nodo 977 son: 989 990 
Los hijos del nodo 979 son: 993 
Los hijos del nodo 996 son: 1008 1009 
Los hijos del nodo 999 son: Ninguno! 
Los hijos del nodo 1002 son: Ninguno! 
Los hijos del nodo 1004 son: 1016 
Los hijos del nodo 1007 son: Ninguno! 
Los hijos del nodo 1012 son: 1021 
Los hijos del nodo 1014 son: 1023 
Los hijos del nodo 1018 son: Ninguno! 
Los hijos del nodo 1019 son: Ninguno! 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 359.117 ; gain = 90.438
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:27:11 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\TFG\cam_binaria_optimizada_1024\solution1\impl\verilog>G:/Vivado/2019.1/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 356.133 ; gain = 62.102
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_1024/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Wrote  : <C:\TFG\cam_binaria_optimizada_1024\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
create_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 399.156 ; gain = 8.586
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : <C:\TFG\cam_binaria_optimizada_1024\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 580.684 ; gain = 54.051
[Thu Oct 15 17:29:04 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Oct 15 17:29:04 2020] Launched synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 583.039 ; gain = 2.355
[Thu Oct 15 17:29:04 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 355.336 ; gain = 52.063
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_1024/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 831.254 ; gain = 177.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-39476-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-39476-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 896.777 ; gain = 243.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 896.777 ; gain = 243.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 896.777 ; gain = 243.500
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/top_function.xdc]
Parsing XDC File [C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 927.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 939.086 ; gain = 11.855
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 939.086 ; gain = 285.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 939.086 ; gain = 285.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 939.086 ; gain = 285.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 939.086 ; gain = 285.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 939.086 ; gain = 285.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 980.832 ; gain = 327.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 980.832 ; gain = 327.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 990.496 ; gain = 337.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 1006.305 ; gain = 353.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 1006.305 ; gain = 353.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 1006.305 ; gain = 353.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 1006.305 ; gain = 353.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 1006.305 ; gain = 353.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 1006.305 ; gain = 353.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    15|
|2     |  bd_0_i |bd_0   |    15|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 1006.305 ; gain = 353.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1006.305 ; gain = 310.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 1006.305 ; gain = 353.027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:48 . Memory (MB): peak = 1021.859 ; gain = 636.754
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.859 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:32:58 2020...
[Thu Oct 15 17:33:11 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:07 . Memory (MB): peak = 583.039 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/top_function.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 896.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 896.082 ; gain = 313.043
Running report: report_utilization -file ./report/top_function_utilization_synth.rpt
Contents of report file './report/top_function_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:33:55 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  136 |     0 |     53200 |  0.26 |
|   LUT as Logic          |  136 |     0 |     53200 |  0.26 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  100 |     0 |    106400 |  0.09 |
|   Register as Flip Flop |  100 |     0 |    106400 |  0.09 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 98    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    1 |     0 |       140 |  0.71 |
|   RAMB36/FIFO*    |    1 |     0 |       140 |  0.71 |
|     RAMB36E1 only |    1 |       |           |       |
|   RAMB18          |    0 |     0 |       280 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   98 |        Flop & Latch |
| LUT6     |   56 |                 LUT |
| LUT5     |   46 |                 LUT |
| LUT4     |   24 |                 LUT |
| LUT3     |   12 |                 LUT |
| LUT2     |    9 |                 LUT |
| LUT1     |    2 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
| CARRY4   |    2 |          CarryLogic |
| RAMB36E1 |    1 |        Block Memory |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1413.176 ; gain = 517.094
Contents of report file './report/top_function_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:34:17 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.257        0.000                      0                  210        0.262        0.000                      0                  210        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.257        0.000                      0                  210        0.262        0.000                      0                  210        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 3.235ns (58.928%)  route 2.255ns (41.072%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[15]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[14]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.351    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_30
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.884 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[3]
                         net (fo=3, unplaced)         0.936     5.820    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.124     5.944 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_213[10]_i_1/O
                         net (fo=11, unplaced)        0.519     6.463    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                  4.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.262ns (64.979%)  route 0.141ns (35.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[6]/Q
                         net (fo=4, unplaced)         0.141     0.715    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161[6]
                         LUT5 (Prop_lut5_I4_O)        0.098     0.813 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.813    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414[6]_i_1_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[6]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1413.176 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Oct 15 17:35:02 2020] Launched impl_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1414.047 ; gain = 0.871
[Thu Oct 15 17:35:02 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 305.973 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1286.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1286.855 ; gain = 980.883
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_1024/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1327.324 ; gain = 27.250

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e914187f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1327.324 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e914187f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.988 . Memory (MB): peak = 1445.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e914187f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1445.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 4912e875

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1445.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 4912e875

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1445.754 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 4912e875

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1445.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 4912e875

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1445.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1445.754 ; gain = 0.000
Ending Logic Optimization Task | Checksum: eb3e5b74

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1445.754 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.257 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: eb3e5b74

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1579.965 ; gain = 0.000
Ending Power Optimization Task | Checksum: eb3e5b74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1579.965 ; gain = 134.211

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: eb3e5b74

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.965 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.965 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: eb3e5b74

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.965 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1579.965 ; gain = 284.859
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.965 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.965 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 383d4ce7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1579.965 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 26e2ed4a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6cb5bbba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6cb5bbba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1579.965 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 6cb5bbba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 55b94e32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.965 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c2a3403a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1579.965 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 17f1a8839

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1579.965 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17f1a8839

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a8eea8a2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c17ed5a0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12427eeec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1659615b9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e808cfa5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 927285a5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: cc1ca380

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1579.965 ; gain = 0.000
Phase 3 Detail Placement | Checksum: cc1ca380

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21a42c99f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 21a42c99f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.965 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.726. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19c8a3124

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.965 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 19c8a3124

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19c8a3124

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19c8a3124

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.965 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.965 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1a11498f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.965 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a11498f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.965 ; gain = 0.000
Ending Placer Task | Checksum: 13d4622e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.965 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1579.965 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.965 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1579.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1579.965 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1579.965 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.965 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1579.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5500fb39 ConstDB: 0 ShapeSum: e84527af RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "result_V_V_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "result_V_V_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fatherSearch" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fatherSearch". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1c2354ac1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:56 . Memory (MB): peak = 1602.180 ; gain = 22.215
Post Restoration Checksum: NetGraph: d5294471 NumContArr: ed0c0650 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c2354ac1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 1623.992 ; gain = 44.027

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c2354ac1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1623.992 ; gain = 44.027

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c2354ac1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1623.992 ; gain = 44.027
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 5c394aee

Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1623.992 ; gain = 44.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.798  | TNS=0.000  | WHS=0.129  | THS=0.000  |

Phase 2 Router Initialization | Checksum: d669a9a0

Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1623.992 ; gain = 44.027

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 192
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 192
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12d0a13f0

Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 1623.992 ; gain = 44.027

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.362  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 27390b5ef

Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1623.992 ; gain = 44.027
Phase 4 Rip-up And Reroute | Checksum: 27390b5ef

Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1623.992 ; gain = 44.027

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 27390b5ef

Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1623.992 ; gain = 44.027

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27390b5ef

Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1623.992 ; gain = 44.027
Phase 5 Delay and Skew Optimization | Checksum: 27390b5ef

Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1623.992 ; gain = 44.027

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a433fcd5

Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1623.992 ; gain = 44.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.362  | TNS=0.000  | WHS=0.164  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a433fcd5

Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1623.992 ; gain = 44.027
Phase 6 Post Hold Fix | Checksum: 1a433fcd5

Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1623.992 ; gain = 44.027

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0197266 %
  Global Horizontal Routing Utilization  = 0.0286511 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2354fd757

Time (s): cpu = 00:00:59 ; elapsed = 00:01:12 . Memory (MB): peak = 1623.992 ; gain = 44.027

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2354fd757

Time (s): cpu = 00:00:59 ; elapsed = 00:01:12 . Memory (MB): peak = 1623.992 ; gain = 44.027

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e125cdbb

Time (s): cpu = 00:01:00 ; elapsed = 00:01:17 . Memory (MB): peak = 1623.992 ; gain = 44.027

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.362  | TNS=0.000  | WHS=0.164  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e125cdbb

Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1623.992 ; gain = 44.027
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 1623.992 ; gain = 44.027

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:57 . Memory (MB): peak = 1623.992 ; gain = 44.027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1623.992 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1626.266 ; gain = 2.273
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/TFG/cam_binaria_optimizada_1024/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:38:54 2020...
[Thu Oct 15 17:39:14 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:04:13 . Memory (MB): peak = 1414.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.411 . Memory (MB): peak = 1593.320 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.438 . Memory (MB): peak = 1593.320 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1593.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/top_function_status_routed.rpt
Contents of report file './report/top_function_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :         292 :
       # of nets not needing routing.......... :          98 :
           # of internally routed nets........ :          66 :
           # of implicitly routed ports....... :          32 :
       # of routable nets..................... :         194 :
           # of fully routed nets............. :         194 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/top_function_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:39:18 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 3.235ns (50.961%)  route 3.113ns (49.039%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[5]
                         net (fo=2, routed)           1.361     4.788    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[4]
    SLICE_X32Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.912 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.912    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_34
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.445 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.984     6.429    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X29Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[9]_i_1/O
                         net (fo=10, routed)          0.768     7.321    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X33Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y54         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 3.235ns (50.961%)  route 3.113ns (49.039%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[5]
                         net (fo=2, routed)           1.361     4.788    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[4]
    SLICE_X32Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.912 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.912    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_34
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.445 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.984     6.429    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X29Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[9]_i_1/O
                         net (fo=10, routed)          0.768     7.321    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X33Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y54         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[3]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 3.235ns (50.961%)  route 3.113ns (49.039%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[5]
                         net (fo=2, routed)           1.361     4.788    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[4]
    SLICE_X32Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.912 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.912    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_34
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.445 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.984     6.429    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X29Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[9]_i_1/O
                         net (fo=10, routed)          0.768     7.321    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X33Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y54         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[4]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 3.235ns (50.961%)  route 3.113ns (49.039%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[5]
                         net (fo=2, routed)           1.361     4.788    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[4]
    SLICE_X32Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.912 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.912    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_34
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.445 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.984     6.429    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X29Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[9]_i_1/O
                         net (fo=10, routed)          0.768     7.321    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X33Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y54         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 3.235ns (52.614%)  route 2.914ns (47.386%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[5]
                         net (fo=2, routed)           1.361     4.788    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[4]
    SLICE_X32Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.912 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.912    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_34
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.445 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.984     6.429    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X29Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[9]_i_1/O
                         net (fo=10, routed)          0.569     7.122    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X33Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 3.235ns (52.614%)  route 2.914ns (47.386%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[5]
                         net (fo=2, routed)           1.361     4.788    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[4]
    SLICE_X32Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.912 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.912    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_34
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.445 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.984     6.429    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X29Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[9]_i_1/O
                         net (fo=10, routed)          0.569     7.122    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X33Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[5]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 3.235ns (52.614%)  route 2.914ns (47.386%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[5]
                         net (fo=2, routed)           1.361     4.788    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[4]
    SLICE_X32Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.912 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.912    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_34
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.445 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.984     6.429    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X29Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[9]_i_1/O
                         net (fo=10, routed)          0.569     7.122    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X33Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[7]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 3.235ns (52.614%)  route 2.914ns (47.386%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[5]
                         net (fo=2, routed)           1.361     4.788    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[4]
    SLICE_X32Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.912 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.912    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_34
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.445 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.984     6.429    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X29Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[9]_i_1/O
                         net (fo=10, routed)          0.569     7.122    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X33Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 3.235ns (52.614%)  route 2.914ns (47.386%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[5]
                         net (fo=2, routed)           1.361     4.788    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[4]
    SLICE_X32Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.912 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.912    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_34
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.445 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.984     6.429    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X29Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[9]_i_1/O
                         net (fo=10, routed)          0.569     7.122    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X33Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[9]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 3.235ns (52.527%)  route 2.924ns (47.473%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[5]
                         net (fo=2, routed)           1.361     4.788    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[4]
    SLICE_X32Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.912 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.912    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_34
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.445 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.984     6.429    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X29Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[9]_i_1/O
                         net (fo=10, routed)          0.579     7.132    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X32Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X32Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y54         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  3.588    





Running report: report_utilization -file ./report/top_function_utilization_routed.rpt
Contents of report file './report/top_function_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:39:19 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  135 |     0 |     53200 |  0.25 |
|   LUT as Logic          |  135 |     0 |     53200 |  0.25 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  100 |     0 |    106400 |  0.09 |
|   Register as Flip Flop |  100 |     0 |    106400 |  0.09 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 98    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   47 |     0 |     13300 |  0.35 |
|   SLICEL                                   |   29 |     0 |           |       |
|   SLICEM                                   |   18 |     0 |           |       |
| LUT as Logic                               |  135 |     0 |     53200 |  0.25 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  121 |       |           |       |
|   using O5 and O6                          |   14 |       |           |       |
| LUT as Memory                              |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  100 |     0 |    106400 |  0.09 |
|   Register driven from within the Slice    |   58 |       |           |       |
|   Register driven from outside the Slice   |   42 |       |           |       |
|     LUT in front of the register is unused |   20 |       |           |       |
|     LUT in front of the register is used   |   22 |       |           |       |
| Unique Control Sets                        |   10 |       |     13300 |  0.08 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    1 |     0 |       140 |  0.71 |
|   RAMB36/FIFO*    |    1 |     0 |       140 |  0.71 |
|     RAMB36E1 only |    1 |       |           |       |
|   RAMB18          |    0 |     0 |       280 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   98 |        Flop & Latch |
| LUT6     |   56 |                 LUT |
| LUT5     |   46 |                 LUT |
| LUT4     |   24 |                 LUT |
| LUT3     |   12 |                 LUT |
| LUT2     |    9 |                 LUT |
| LUT1     |    2 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
| CARRY4   |    2 |          CarryLogic |
| RAMB36E1 |    1 |        Block Memory |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Contents of report file './report/top_function_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:39:19 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.363        0.000                      0                  210        0.165        0.000                      0                  210        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.363        0.000                      0                  210        0.165        0.000                      0                  210        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 3.235ns (50.961%)  route 3.113ns (49.039%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/DOADO[5]
                         net (fo=2, routed)           1.361     4.788    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/DOADO[4]
    SLICE_X32Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.912 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.912    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_34
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.445 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.984     6.429    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218_reg[0]_0[0]
    SLICE_X29Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[9]_i_1/O
                         net (fo=10, routed)          0.768     7.321    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X33Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X33Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y54         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  3.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X29Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[5]/Q
                         net (fo=3, routed)           0.075     0.613    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433[5]
    SLICE_X28Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X28Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.016     0.448    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y55  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y55  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=3.362973, worst hold slack (WHS)=0.165302, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (1 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 47 135 100 0 2 0 0 0 0 0
HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_1024/solution1/impl/report/verilog/top_function_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             cam_binaria_optimizada_1024
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Thu Oct 15 17:39:19 +0200 2020

#=== Post-Implementation Resource usage ===
SLICE:           47
LUT:            135
FF:             100
DSP:              0
BRAM:             2
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.743
CP achieved post-implementation:    6.637
Timing met

HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_1024/solution1/impl/report/verilog/top_function_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:39:20 2020...
INFO: [HLS 200-10] Creating and opening project 'C:/TFG/cam_binaria_optimizada_2048'.
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.cpp' to the project
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.h' to the project
INFO: [HLS 200-10] Adding design file './Data/data_2048.cpp' to the project
INFO: [HLS 200-10] Adding design file './Results/results_2048.cpp' to the project
INFO: [HLS 200-10] Adding test bench file './HLS_cams/cam_binaria_optimizada/test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/TFG/cam_binaria_optimizada_2048/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp in debug mode
   Compiling ../../../../Results/results_2048.cpp in debug mode
   Compiling ../../../../Data/data_2048.cpp in debug mode
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp in debug mode
   Generating csim.exe
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_2048.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_2048.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Los hijos del nodo 3 son: 5 6 7 
Los hijos del nodo 9 son: 18 19 
Los hijos del nodo 10 son: 20 21 
Los hijos del nodo 11 son: 22 
Los hijos del nodo 12 son: 23 24 25 
Los hijos del nodo 14 son: 27 28 29 
Los hijos del nodo 19 son: 35 
Los hijos del nodo 20 son: 36 
Los hijos del nodo 22 son: 38 39 
Los hijos del nodo 31 son: 51 
Los hijos del nodo 32 son: Ninguno! 
Los hijos del nodo 39 son: 60 61 
Los hijos del nodo 43 son: 67 68 
Los hijos del nodo 44 son: 69 70 
Los hijos del nodo 51 son: Ninguno! 
Los hijos del nodo 55 son: 87 
Los hijos del nodo 56 son: Ninguno! 
Los hijos del nodo 63 son: Ninguno! 
Los hijos del nodo 64 son: 93 94 
Los hijos del nodo 68 son: Ninguno! 
Los hijos del nodo 70 son: 97 98 
Los hijos del nodo 86 son: 115 
Los hijos del nodo 87 son: Ninguno! 
Los hijos del nodo 88 son: 116 
Los hijos del nodo 90 son: Ninguno! 
Los hijos del nodo 92 son: Ninguno! 
Los hijos del nodo 93 son: Ninguno! 
Los hijos del nodo 100 son: 125 
Los hijos del nodo 105 son: 131 
Los hijos del nodo 112 son: 136 137 
Los hijos del nodo 117 son: 141 
Los hijos del nodo 122 son: 143 
Los hijos del nodo 125 son: 144 
Los hijos del nodo 127 son: 145 
Los hijos del nodo 129 son: 148 149 
Los hijos del nodo 135 son: 155 
Los hijos del nodo 137 son: 158 
Los hijos del nodo 141 son: 161 
Los hijos del nodo 148 son: 171 
Los hijos del nodo 152 son: 176 
Los hijos del nodo 156 son: 179 180 
Los hijos del nodo 169 son: 195 
Los hijos del nodo 170 son: Ninguno! 
Los hijos del nodo 178 son: 200 201 
Los hijos del nodo 184 son: 206 207 
Los hijos del nodo 189 son: 214 
Los hijos del nodo 192 son: Ninguno! 
Los hijos del nodo 193 son: 218 
Los hijos del nodo 197 son: Ninguno! 
Los hijos del nodo 198 son: 222 223 
Los hijos del nodo 201 son: 227 
Los hijos del nodo 202 son: 228 229 
Los hijos del nodo 204 son: Ninguno! 
Los hijos del nodo 218 son: 239 
Los hijos del nodo 219 son: 240 
Los hijos del nodo 221 son: 243 
Los hijos del nodo 222 son: 244 
Los hijos del nodo 227 son: 249 
Los hijos del nodo 229 son: 251 
Los hijos del nodo 241 son: 266 
Los hijos del nodo 254 son: 285 
Los hijos del nodo 256 son: 286 287 
Los hijos del nodo 260 son: Ninguno! 
Los hijos del nodo 261 son: 292 
Los hijos del nodo 267 son: Ninguno! 
Los hijos del nodo 270 son: 298 
Los hijos del nodo 272 son: 301 
Los hijos del nodo 274 son: Ninguno! 
Los hijos del nodo 275 son: 303 304 
Los hijos del nodo 278 son: 306 
Los hijos del nodo 282 son: Ninguno! 
Los hijos del nodo 288 son: 317 318 
Los hijos del nodo 290 son: Ninguno! 
Los hijos del nodo 292 son: Ninguno! 
Los hijos del nodo 306 son: 333 334 
Los hijos del nodo 307 son: 335 
Los hijos del nodo 310 son: 338 339 
Los hijos del nodo 312 son: 341 342 
Los hijos del nodo 321 son: Ninguno! 
Los hijos del nodo 322 son: Ninguno! 
Los hijos del nodo 324 son: Ninguno! 
Los hijos del nodo 327 son: Ninguno! 
Los hijos del nodo 331 son: 356 
Los hijos del nodo 332 son: 357 358 
Los hijos del nodo 336 son: 363 
Los hijos del nodo 338 son: 365 
Los hijos del nodo 341 son: 369 
Los hijos del nodo 344 son: Ninguno! 
Los hijos del nodo 346 son: Ninguno! 
Los hijos del nodo 363 son: 392 
Los hijos del nodo 368 son: 396 
Los hijos del nodo 369 son: Ninguno! 
Los hijos del nodo 372 son: 399 400 
Los hijos del nodo 379 son: Ninguno! 
Los hijos del nodo 385 son: Ninguno! 
Los hijos del nodo 391 son: 417 
Los hijos del nodo 392 son: Ninguno! 
Los hijos del nodo 394 son: 419 420 
Los hijos del nodo 398 son: 425 
Los hijos del nodo 400 son: 427 428 
Los hijos del nodo 404 son: Ninguno! 
Los hijos del nodo 405 son: Ninguno! 
Los hijos del nodo 423 son: Ninguno! 
Los hijos del nodo 424 son: 455 
Los hijos del nodo 426 son: 457 
Los hijos del nodo 428 son: 459 
Los hijos del nodo 430 son: 460 461 
Los hijos del nodo 432 son: 462 463 
Los hijos del nodo 439 son: 469 470 
Los hijos del nodo 440 son: 471 
Los hijos del nodo 445 son: 476 477 
Los hijos del nodo 454 son: Ninguno! 
Los hijos del nodo 455 son: 483 484 
Los hijos del nodo 458 son: Ninguno! 
Los hijos del nodo 489 son: 514 515 
Los hijos del nodo 495 son: 522 523 
Los hijos del nodo 496 son: Ninguno! 
Los hijos del nodo 501 son: Ninguno! 
Los hijos del nodo 503 son: Ninguno! 
Los hijos del nodo 511 son: 530 
Los hijos del nodo 515 son: 531 
Los hijos del nodo 518 son: 535 536 
Los hijos del nodo 519 son: 537 
Los hijos del nodo 521 son: 538 539 
Los hijos del nodo 523 son: 542 543 
Los hijos del nodo 525 son: Ninguno! 
Los hijos del nodo 527 son: Ninguno! 
Los hijos del nodo 531 son: Ninguno! 
Los hijos del nodo 533 son: 546 547 
Los hijos del nodo 549 son: Ninguno! 
Los hijos del nodo 561 son: Ninguno! 
Los hijos del nodo 574 son: 585 586 
Los hijos del nodo 575 son: 587 
Los hijos del nodo 577 son: 588 
Los hijos del nodo 582 son: Ninguno! 
Los hijos del nodo 584 son: 594 595 
Los hijos del nodo 595 son: 607 
Los hijos del nodo 603 son: Ninguno! 
Los hijos del nodo 619 son: 630 631 
Los hijos del nodo 630 son: 644 
Los hijos del nodo 631 son: 645 
Los hijos del nodo 652 son: Ninguno! 
Los hijos del nodo 653 son: 662 663 
Los hijos del nodo 654 son: 664 665 
Los hijos del nodo 655 son: 666 667 
Los hijos del nodo 657 son: 668 669 
Los hijos del nodo 667 son: Ninguno! 
Los hijos del nodo 674 son: 688 689 
Los hijos del nodo 675 son: 690 
Los hijos del nodo 688 son: 702 703 
Los hijos del nodo 696 son: Ninguno! 
Los hijos del nodo 700 son: Ninguno! 
Los hijos del nodo 708 son: Ninguno! 
Los hijos del nodo 709 son: Ninguno! 
Los hijos del nodo 711 son: 726 
Los hijos del nodo 712 son: Ninguno! 
Los hijos del nodo 718 son: 730 
Los hijos del nodo 729 son: 739 740 
Los hijos del nodo 734 son: Ninguno! 
Los hijos del nodo 736 son: Ninguno! 
Los hijos del nodo 739 son: 748 749 
Los hijos del nodo 743 son: 753 
Los hijos del nodo 744 son: 754 
Los hijos del nodo 752 son: Ninguno! 
Los hijos del nodo 753 son: 766 
Los hijos del nodo 754 son: 767 
Los hijos del nodo 763 son: 776 777 
Los hijos del nodo 774 son: 790 
Los hijos del nodo 784 son: Ninguno! 
Los hijos del nodo 790 son: 804 805 
Los hijos del nodo 794 son: Ninguno! 
Los hijos del nodo 797 son: Ninguno! 
Los hijos del nodo 798 son: Ninguno! 
Los hijos del nodo 799 son: 811 812 
Los hijos del nodo 801 son: 814 
Los hijos del nodo 803 son: 816 
Los hijos del nodo 805 son: Ninguno! 
Los hijos del nodo 806 son: 818 819 
Los hijos del nodo 811 son: 822 823 
Los hijos del nodo 813 son: Ninguno! 
Los hijos del nodo 818 son: 828 
Los hijos del nodo 832 son: Ninguno! 
Los hijos del nodo 838 son: 848 849 
Los hijos del nodo 840 son: 850 851 
Los hijos del nodo 846 son: Ninguno! 
Los hijos del nodo 848 son: 859 
Los hijos del nodo 852 son: 862 863 
Los hijos del nodo 854 son: 866 
Los hijos del nodo 857 son: Ninguno! 
Los hijos del nodo 864 son: 875 
Los hijos del nodo 866 son: 876 
Los hijos del nodo 875 son: 886 887 
Los hijos del nodo 876 son: 888 
Los hijos del nodo 885 son: 899 
Los hijos del nodo 887 son: 901 902 
Los hijos del nodo 888 son: 903 
Los hijos del nodo 889 son: 904 
Los hijos del nodo 893 son: 907 908 
Los hijos del nodo 896 son: Ninguno! 
Los hijos del nodo 897 son: 912 913 
Los hijos del nodo 899 son: Ninguno! 
Los hijos del nodo 903 son: Ninguno! 
Los hijos del nodo 912 son: 923 924 
Los hijos del nodo 915 son: 927 928 
Los hijos del nodo 917 son: Ninguno! 
Los hijos del nodo 919 son: Ninguno! 
Los hijos del nodo 922 son: 933 
Los hijos del nodo 923 son: Ninguno! 
Los hijos del nodo 924 son: 934 
Los hijos del nodo 926 son: 936 937 
Los hijos del nodo 931 son: 943 
Los hijos del nodo 935 son: Ninguno! 
Los hijos del nodo 936 son: 947 
Los hijos del nodo 938 son: 950 
Los hijos del nodo 940 son: 953 
Los hijos del nodo 947 son: 959 
Los hijos del nodo 953 son: Ninguno! 
Los hijos del nodo 956 son: 965 966 
Los hijos del nodo 959 son: 969 970 
Los hijos del nodo 960 son: 971 
Los hijos del nodo 963 son: Ninguno! 
Los hijos del nodo 966 son: 975 976 
Los hijos del nodo 979 son: Ninguno! 
Los hijos del nodo 985 son: 996 
Los hijos del nodo 988 son: 1000 
Los hijos del nodo 989 son: Ninguno! 
Los hijos del nodo 1007 son: Ninguno! 
Los hijos del nodo 1009 son: 1026 1027 
Los hijos del nodo 1018 son: Ninguno! 
Los hijos del nodo 1030 son: 1049 
Los hijos del nodo 1037 son: Ninguno! 
Los hijos del nodo 1047 son: 1064 1065 
Los hijos del nodo 1048 son: 1066 1067 
Los hijos del nodo 1049 son: 1068 
Los hijos del nodo 1052 son: Ninguno! 
Los hijos del nodo 1059 son: 1074 1075 
Los hijos del nodo 1060 son: 1076 1077 
Los hijos del nodo 1061 son: 1078 1079 
Los hijos del nodo 1066 son: 1082 
Los hijos del nodo 1067 son: 1083 1084 
Los hijos del nodo 1068 son: 1085 
Los hijos del nodo 1071 son: 1090 
Los hijos del nodo 1072 son: Ninguno! 
Los hijos del nodo 1076 son: Ninguno! 
Los hijos del nodo 1081 son: 1096 
Los hijos del nodo 1092 son: 1102 1103 
Los hijos del nodo 1098 son: 1111 
Los hijos del nodo 1108 son: Ninguno! 
Los hijos del nodo 1110 son: Ninguno! 
Los hijos del nodo 1111 son: 1123 1124 
Los hijos del nodo 1113 son: Ninguno! 
Los hijos del nodo 1115 son: 1129 1130 
Los hijos del nodo 1118 son: Ninguno! 
Los hijos del nodo 1122 son: 1135 
Los hijos del nodo 1123 son: 1136 1137 
Los hijos del nodo 1127 son: 1141 
Los hijos del nodo 1129 son: 1144 1145 
Los hijos del nodo 1130 son: 1146 1147 
Los hijos del nodo 1133 son: 1152 1153 
Los hijos del nodo 1134 son: 1154 
Los hijos del nodo 1136 son: Ninguno! 
Los hijos del nodo 1148 son: 1168 1169 
Los hijos del nodo 1157 son: 1178 
Los hijos del nodo 1161 son: 1182 1183 
Los hijos del nodo 1176 son: 1199 1200 
Los hijos del nodo 1183 son: Ninguno! 
Los hijos del nodo 1186 son: Ninguno! 
Los hijos del nodo 1187 son: 1209 
Los hijos del nodo 1189 son: 1211 1212 
Los hijos del nodo 1190 son: Ninguno! 
Los hijos del nodo 1198 son: 1219 1220 
Los hijos del nodo 1206 son: 1228 1229 
Los hijos del nodo 1212 son: 1236 
Los hijos del nodo 1215 son: 1238 1239 
Los hijos del nodo 1217 son: 1242 
Los hijos del nodo 1229 son: Ninguno! 
Los hijos del nodo 1231 son: 1254 1255 
Los hijos del nodo 1235 son: Ninguno! 
Los hijos del nodo 1237 son: Ninguno! 
Los hijos del nodo 1239 son: Ninguno! 
Los hijos del nodo 1241 son: 1264 1265 
Los hijos del nodo 1244 son: 1267 
Los hijos del nodo 1249 son: 1274 
Los hijos del nodo 1257 son: 1282 
Los hijos del nodo 1258 son: Ninguno! 
Los hijos del nodo 1261 son: Ninguno! 
Los hijos del nodo 1269 son: 1292 
Los hijos del nodo 1280 son: 1304 1305 
Los hijos del nodo 1281 son: 1306 1307 
Los hijos del nodo 1283 son: 1309 1310 
Los hijos del nodo 1284 son: Ninguno! 
Los hijos del nodo 1287 son: 1312 
Los hijos del nodo 1292 son: 1316 1317 
Los hijos del nodo 1295 son: 1320 1321 
Los hijos del nodo 1296 son: 1322 
Los hijos del nodo 1299 son: 1326 
Los hijos del nodo 1302 son: 1327 
Los hijos del nodo 1306 son: 1330 1331 
Los hijos del nodo 1311 son: Ninguno! 
Los hijos del nodo 1316 son: 1339 
Los hijos del nodo 1317 son: 1340 1341 
Los hijos del nodo 1323 son: 1349 1350 
Los hijos del nodo 1326 son: 1355 1356 
Los hijos del nodo 1327 son: 1357 1358 
Los hijos del nodo 1328 son: 1359 
Los hijos del nodo 1330 son: Ninguno! 
Los hijos del nodo 1331 son: Ninguno! 
Los hijos del nodo 1336 son: 1364 
Los hijos del nodo 1338 son: Ninguno! 
Los hijos del nodo 1343 son: Ninguno! 
Los hijos del nodo 1344 son: Ninguno! 
Los hijos del nodo 1348 son: 1374 
Los hijos del nodo 1354 son: Ninguno! 
Los hijos del nodo 1358 son: 1382 1383 
Los hijos del nodo 1361 son: 1385 
Los hijos del nodo 1363 son: Ninguno! 
Los hijos del nodo 1368 son: Ninguno! 
Los hijos del nodo 1369 son: 1390 
Los hijos del nodo 1372 son: 1393 1394 
Los hijos del nodo 1373 son: 1395 1396 
Los hijos del nodo 1375 son: Ninguno! 
Los hijos del nodo 1376 son: Ninguno! 
Los hijos del nodo 1386 son: 1410 
Los hijos del nodo 1389 son: Ninguno! 
Los hijos del nodo 1393 son: 1416 1417 
Los hijos del nodo 1397 son: 1422 
Los hijos del nodo 1399 son: 1425 
Los hijos del nodo 1402 son: 1428 1429 
Los hijos del nodo 1405 son: Ninguno! 
Los hijos del nodo 1408 son: 1435 1436 
Los hijos del nodo 1412 son: Ninguno! 
Los hijos del nodo 1424 son: 1454 1455 
Los hijos del nodo 1428 son: 1461 1462 
Los hijos del nodo 1435 son: 1470 
Los hijos del nodo 1445 son: 1483 
Los hijos del nodo 1447 son: Ninguno! 
Los hijos del nodo 1451 son: 1486 1487 
Los hijos del nodo 1454 son: Ninguno! 
Los hijos del nodo 1460 son: 1496 1497 
Los hijos del nodo 1461 son: 1498 
Los hijos del nodo 1462 son: 1499 1500 
Los hijos del nodo 1473 son: 1512 
Los hijos del nodo 1486 son: Ninguno! 
Los hijos del nodo 1487 son: 1529 
Los hijos del nodo 1490 son: Ninguno! 
Los hijos del nodo 1494 son: Ninguno! 
Los hijos del nodo 1496 son: 1536 
Los hijos del nodo 1499 son: 1539 
Los hijos del nodo 1500 son: Ninguno! 
Los hijos del nodo 1503 son: Ninguno! 
Los hijos del nodo 1506 son: 1544 
Los hijos del nodo 1515 son: 1553 
Los hijos del nodo 1520 son: 1555 
Los hijos del nodo 1527 son: Ninguno! 
Los hijos del nodo 1528 son: 1562 
Los hijos del nodo 1535 son: Ninguno! 
Los hijos del nodo 1536 son: 1571 
Los hijos del nodo 1538 son: 1574 
Los hijos del nodo 1543 son: Ninguno! 
Los hijos del nodo 1544 son: Ninguno! 
Los hijos del nodo 1547 son: 1579 
Los hijos del nodo 1548 son: Ninguno! 
Los hijos del nodo 1552 son: Ninguno! 
Los hijos del nodo 1554 son: 1582 1583 
Los hijos del nodo 1558 son: Ninguno! 
Los hijos del nodo 1563 son: 1589 
Los hijos del nodo 1564 son: Ninguno! 
Los hijos del nodo 1565 son: 1590 1591 
Los hijos del nodo 1569 son: 1596 1597 
Los hijos del nodo 1570 son: Ninguno! 
Los hijos del nodo 1572 son: 1600 
Los hijos del nodo 1574 son: 1603 
Los hijos del nodo 1575 son: 1604 1605 
Los hijos del nodo 1584 son: 1613 1614 
Los hijos del nodo 1589 son: Ninguno! 
Los hijos del nodo 1596 son: 1624 1625 
Los hijos del nodo 1598 son: 1627 
Los hijos del nodo 1600 son: 1628 
Los hijos del nodo 1606 son: 1634 
Los hijos del nodo 1607 son: Ninguno! 
Los hijos del nodo 1608 son: 1635 
Los hijos del nodo 1613 son: 1640 1641 
Los hijos del nodo 1616 son: 1642 
Los hijos del nodo 1620 son: Ninguno! 
Los hijos del nodo 1626 son: 1653 1654 
Los hijos del nodo 1627 son: Ninguno! 
Los hijos del nodo 1628 son: 1655 1656 
Los hijos del nodo 1630 son: 1657 1658 
Los hijos del nodo 1631 son: 1659 1660 
Los hijos del nodo 1635 son: Ninguno! 
Los hijos del nodo 1637 son: 1664 
Los hijos del nodo 1638 son: 1665 
Los hijos del nodo 1639 son: 1666 
Los hijos del nodo 1642 son: Ninguno! 
Los hijos del nodo 1648 son: 1675 
Los hijos del nodo 1654 son: Ninguno! 
Los hijos del nodo 1657 son: Ninguno! 
Los hijos del nodo 1658 son: 1680 1681 
Los hijos del nodo 1662 son: Ninguno! 
Los hijos del nodo 1663 son: Ninguno! 
Los hijos del nodo 1664 son: 1682 1683 
Los hijos del nodo 1668 son: Ninguno! 
Los hijos del nodo 1670 son: Ninguno! 
Los hijos del nodo 1673 son: 1689 
Los hijos del nodo 1678 son: 1693 
Los hijos del nodo 1679 son: 1694 
Los hijos del nodo 1684 son: 1697 1698 
Los hijos del nodo 1695 son: 1703 1704 
Los hijos del nodo 1697 son: 1705 1706 
Los hijos del nodo 1698 son: 1707 
Los hijos del nodo 1701 son: 1712 1713 
Los hijos del nodo 1703 son: 1715 1716 
Los hijos del nodo 1707 son: 1723 
Los hijos del nodo 1709 son: 1726 1727 
Los hijos del nodo 1714 son: 1731 1732 
Los hijos del nodo 1722 son: Ninguno! 
Los hijos del nodo 1727 son: Ninguno! 
Los hijos del nodo 1732 son: 1748 
Los hijos del nodo 1733 son: 1749 1750 
Los hijos del nodo 1735 son: 1752 1753 
Los hijos del nodo 1746 son: Ninguno! 
Los hijos del nodo 1749 son: 1773 
Los hijos del nodo 1753 son: Ninguno! 
Los hijos del nodo 1761 son: Ninguno! 
Los hijos del nodo 1764 son: 1786 
Los hijos del nodo 1769 son: Ninguno! 
Los hijos del nodo 1770 son: 1795 1796 
Los hijos del nodo 1774 son: Ninguno! 
Los hijos del nodo 1776 son: Ninguno! 
Los hijos del nodo 1777 son: 1799 
Los hijos del nodo 1782 son: 1804 
Los hijos del nodo 1791 son: 1810 1811 
Los hijos del nodo 1795 son: 1815 1816 
Los hijos del nodo 1797 son: 1817 
Los hijos del nodo 1798 son: Ninguno! 
Los hijos del nodo 1799 son: 1818 1819 
Los hijos del nodo 1802 son: Ninguno! 
Los hijos del nodo 1803 son: Ninguno! 
Los hijos del nodo 1805 son: 1823 
Los hijos del nodo 1809 son: 1827 
Los hijos del nodo 1811 son: 1829 
Los hijos del nodo 1812 son: 1830 
Los hijos del nodo 1816 son: 1834 
Los hijos del nodo 1819 son: Ninguno! 
Los hijos del nodo 1826 son: 1842 1843 
Los hijos del nodo 1827 son: 1844 1845 
Los hijos del nodo 1833 son: Ninguno! 
Los hijos del nodo 1836 son: Ninguno! 
Los hijos del nodo 1838 son: 1849 1850 
Los hijos del nodo 1843 son: Ninguno! 
Los hijos del nodo 1844 son: 1856 1857 
Los hijos del nodo 1845 son: Ninguno! 
Los hijos del nodo 1847 son: 1859 1860 
Los hijos del nodo 1848 son: 1861 
Los hijos del nodo 1849 son: Ninguno! 
Los hijos del nodo 1850 son: Ninguno! 
Los hijos del nodo 1852 son: 1863 
Los hijos del nodo 1857 son: Ninguno! 
Los hijos del nodo 1865 son: 1874 1875 
Los hijos del nodo 1869 son: Ninguno! 
Los hijos del nodo 1870 son: Ninguno! 
Los hijos del nodo 1873 son: 1880 1881 
Los hijos del nodo 1878 son: 1887 
Los hijos del nodo 1881 son: 1889 1890 
Los hijos del nodo 1883 son: 1893 
Los hijos del nodo 1890 son: 1901 
Los hijos del nodo 1895 son: Ninguno! 
Los hijos del nodo 1898 son: 1905 1906 
Los hijos del nodo 1903 son: 1911 1912 
Los hijos del nodo 1904 son: Ninguno! 
Los hijos del nodo 1905 son: Ninguno! 
Los hijos del nodo 1915 son: 1922 
Los hijos del nodo 1918 son: 1925 1926 
Los hijos del nodo 1920 son: Ninguno! 
Los hijos del nodo 1933 son: 1936 
Los hijos del nodo 1934 son: Ninguno! 
Los hijos del nodo 1938 son: 1943 
Los hijos del nodo 1940 son: Ninguno! 
Los hijos del nodo 1941 son: 1945 1946 
Los hijos del nodo 1944 son: 1949 
Los hijos del nodo 1946 son: 1952 1953 
Los hijos del nodo 1948 son: 1955 1956 
Los hijos del nodo 1953 son: 1961 1962 
Los hijos del nodo 1958 son: Ninguno! 
Los hijos del nodo 1959 son: Ninguno! 
Los hijos del nodo 1961 son: 1968 
Los hijos del nodo 1962 son: 1969 1970 
Los hijos del nodo 1969 son: 1978 
Los hijos del nodo 1978 son: 1986 
Los hijos del nodo 1982 son: 1989 1990 
Los hijos del nodo 1983 son: 1991 1992 
Los hijos del nodo 1985 son: 1993 
Los hijos del nodo 1991 son: 2000 
Los hijos del nodo 2002 son: 2008 
Los hijos del nodo 2007 son: Ninguno! 
Los hijos del nodo 2011 son: 2016 2017 
Los hijos del nodo 2014 son: Ninguno! 
Los hijos del nodo 2015 son: 2020 
Los hijos del nodo 2017 son: 2022 
Los hijos del nodo 2018 son: 2023 
Los hijos del nodo 2020 son: 2026 
Los hijos del nodo 2021 son: Ninguno! 
Los hijos del nodo 2023 son: 2029 2030 
Los hijos del nodo 2024 son: Ninguno! 
Los hijos del nodo 2025 son: 2031 2032 
Los hijos del nodo 2026 son: Ninguno! 
Los hijos del nodo 2027 son: 2033 2034 
Los hijos del nodo 2028 son: Ninguno! 
Los hijos del nodo 2033 son: 2036 2037 
Los hijos del nodo 2039 son: Ninguno! 
Los hijos del nodo 2043 son: 2046 
Los hijos del nodo 2044 son: 2047 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './Results/results_2048.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './Data/data_2048.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './HLS_cams/cam_binaria_optimizada/cam.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 01:00:02 . Memory (MB): peak = 239.160 ; gain = 148.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 01:00:02 . Memory (MB): peak = 239.160 ; gain = 148.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 01:00:04 . Memory (MB): peak = 239.160 ; gain = 148.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 01:00:04 . Memory (MB): peak = 239.160 ; gain = 148.785
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 01:00:05 . Memory (MB): peak = 239.160 ; gain = 148.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 01:00:05 . Memory (MB): peak = 239.160 ; gain = 148.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:50) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:45).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:38) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:35).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1000.04 seconds; current allocated memory: 174.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 174.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 174.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 174.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'busqueda_cam_bfstree_V' to 'busqueda_cam_bfstbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'busqueda_cam'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 175.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/nodo_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/relationship_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/fatherSearch' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/result_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_function' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function'.
INFO: [HLS 200-111]  Elapsed time: 1.091 seconds; current allocated memory: 175.229 MB.
INFO: [RTMG 210-279] Implementing memory 'busqueda_cam_bfstbkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 01:00:13 . Memory (MB): peak = 245.395 ; gain = 155.020
INFO: [VHDL 208-304] Generating VHDL RTL for top_function.
INFO: [VLOG 209-307] Generating Verilog RTL for top_function.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Vivado/2019.1/msys64/mingw64/bin/g++"
   Compiling cam.cpp_pre.cpp.tb.cpp
   Compiling results_2048.cpp_pre.cpp.tb.cpp
   Compiling data_2048.cpp_pre.cpp.tb.cpp
   Compiling test_bench.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_function.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Los hijos del nodo 3 son: 5 6 7 
Los hijos del nodo 9 son: 18 19 
Los hijos del nodo 10 son: 20 21 
Los hijos del nodo 11 son: 22 
Los hijos del nodo 12 son: 23 24 25 
Los hijos del nodo 14 son: 27 28 29 
Los hijos del nodo 19 son: 35 
Los hijos del nodo 20 son: 36 
Los hijos del nodo 22 son: 38 39 
Los hijos del nodo 31 son: 51 
Los hijos del nodo 32 son: Ninguno! 
Los hijos del nodo 39 son: 60 61 
Los hijos del nodo 43 son: 67 68 
Los hijos del nodo 44 son: 69 70 
Los hijos del nodo 51 son: Ninguno! 
Los hijos del nodo 55 son: 87 
Los hijos del nodo 56 son: Ninguno! 
Los hijos del nodo 63 son: Ninguno! 
Los hijos del nodo 64 son: 93 94 
Los hijos del nodo 68 son: Ninguno! 
Los hijos del nodo 70 son: 97 98 
Los hijos del nodo 86 son: 115 
Los hijos del nodo 87 son: Ninguno! 
Los hijos del nodo 88 son: 116 
Los hijos del nodo 90 son: Ninguno! 
Los hijos del nodo 92 son: Ninguno! 
Los hijos del nodo 93 son: Ninguno! 
Los hijos del nodo 100 son: 125 
Los hijos del nodo 105 son: 131 
Los hijos del nodo 112 son: 136 137 
Los hijos del nodo 117 son: 141 
Los hijos del nodo 122 son: 143 
Los hijos del nodo 125 son: 144 
Los hijos del nodo 127 son: 145 
Los hijos del nodo 129 son: 148 149 
Los hijos del nodo 135 son: 155 
Los hijos del nodo 137 son: 158 
Los hijos del nodo 141 son: 161 
Los hijos del nodo 148 son: 171 
Los hijos del nodo 152 son: 176 
Los hijos del nodo 156 son: 179 180 
Los hijos del nodo 169 son: 195 
Los hijos del nodo 170 son: Ninguno! 
Los hijos del nodo 178 son: 200 201 
Los hijos del nodo 184 son: 206 207 
Los hijos del nodo 189 son: 214 
Los hijos del nodo 192 son: Ninguno! 
Los hijos del nodo 193 son: 218 
Los hijos del nodo 197 son: Ninguno! 
Los hijos del nodo 198 son: 222 223 
Los hijos del nodo 201 son: 227 
Los hijos del nodo 202 son: 228 229 
Los hijos del nodo 204 son: Ninguno! 
Los hijos del nodo 218 son: 239 
Los hijos del nodo 219 son: 240 
Los hijos del nodo 221 son: 243 
Los hijos del nodo 222 son: 244 
Los hijos del nodo 227 son: 249 
Los hijos del nodo 229 son: 251 
Los hijos del nodo 241 son: 266 
Los hijos del nodo 254 son: 285 
Los hijos del nodo 256 son: 286 287 
Los hijos del nodo 260 son: Ninguno! 
Los hijos del nodo 261 son: 292 
Los hijos del nodo 267 son: Ninguno! 
Los hijos del nodo 270 son: 298 
Los hijos del nodo 272 son: 301 
Los hijos del nodo 274 son: Ninguno! 
Los hijos del nodo 275 son: 303 304 
Los hijos del nodo 278 son: 306 
Los hijos del nodo 282 son: Ninguno! 
Los hijos del nodo 288 son: 317 318 
Los hijos del nodo 290 son: Ninguno! 
Los hijos del nodo 292 son: Ninguno! 
Los hijos del nodo 306 son: 333 334 
Los hijos del nodo 307 son: 335 
Los hijos del nodo 310 son: 338 339 
Los hijos del nodo 312 son: 341 342 
Los hijos del nodo 321 son: Ninguno! 
Los hijos del nodo 322 son: Ninguno! 
Los hijos del nodo 324 son: Ninguno! 
Los hijos del nodo 327 son: Ninguno! 
Los hijos del nodo 331 son: 356 
Los hijos del nodo 332 son: 357 358 
Los hijos del nodo 336 son: 363 
Los hijos del nodo 338 son: 365 
Los hijos del nodo 341 son: 369 
Los hijos del nodo 344 son: Ninguno! 
Los hijos del nodo 346 son: Ninguno! 
Los hijos del nodo 363 son: 392 
Los hijos del nodo 368 son: 396 
Los hijos del nodo 369 son: Ninguno! 
Los hijos del nodo 372 son: 399 400 
Los hijos del nodo 379 son: Ninguno! 
Los hijos del nodo 385 son: Ninguno! 
Los hijos del nodo 391 son: 417 
Los hijos del nodo 392 son: Ninguno! 
Los hijos del nodo 394 son: 419 420 
Los hijos del nodo 398 son: 425 
Los hijos del nodo 400 son: 427 428 
Los hijos del nodo 404 son: Ninguno! 
Los hijos del nodo 405 son: Ninguno! 
Los hijos del nodo 423 son: Ninguno! 
Los hijos del nodo 424 son: 455 
Los hijos del nodo 426 son: 457 
Los hijos del nodo 428 son: 459 
Los hijos del nodo 430 son: 460 461 
Los hijos del nodo 432 son: 462 463 
Los hijos del nodo 439 son: 469 470 
Los hijos del nodo 440 son: 471 
Los hijos del nodo 445 son: 476 477 
Los hijos del nodo 454 son: Ninguno! 
Los hijos del nodo 455 son: 483 484 
Los hijos del nodo 458 son: Ninguno! 
Los hijos del nodo 489 son: 514 515 
Los hijos del nodo 495 son: 522 523 
Los hijos del nodo 496 son: Ninguno! 
Los hijos del nodo 501 son: Ninguno! 
Los hijos del nodo 503 son: Ninguno! 
Los hijos del nodo 511 son: 530 
Los hijos del nodo 515 son: 531 
Los hijos del nodo 518 son: 535 536 
Los hijos del nodo 519 son: 537 
Los hijos del nodo 521 son: 538 539 
Los hijos del nodo 523 son: 542 543 
Los hijos del nodo 525 son: Ninguno! 
Los hijos del nodo 527 son: Ninguno! 
Los hijos del nodo 531 son: Ninguno! 
Los hijos del nodo 533 son: 546 547 
Los hijos del nodo 549 son: Ninguno! 
Los hijos del nodo 561 son: Ninguno! 
Los hijos del nodo 574 son: 585 586 
Los hijos del nodo 575 son: 587 
Los hijos del nodo 577 son: 588 
Los hijos del nodo 582 son: Ninguno! 
Los hijos del nodo 584 son: 594 595 
Los hijos del nodo 595 son: 607 
Los hijos del nodo 603 son: Ninguno! 
Los hijos del nodo 619 son: 630 631 
Los hijos del nodo 630 son: 644 
Los hijos del nodo 631 son: 645 
Los hijos del nodo 652 son: Ninguno! 
Los hijos del nodo 653 son: 662 663 
Los hijos del nodo 654 son: 664 665 
Los hijos del nodo 655 son: 666 667 
Los hijos del nodo 657 son: 668 669 
Los hijos del nodo 667 son: Ninguno! 
Los hijos del nodo 674 son: 688 689 
Los hijos del nodo 675 son: 690 
Los hijos del nodo 688 son: 702 703 
Los hijos del nodo 696 son: Ninguno! 
Los hijos del nodo 700 son: Ninguno! 
Los hijos del nodo 708 son: Ninguno! 
Los hijos del nodo 709 son: Ninguno! 
Los hijos del nodo 711 son: 726 
Los hijos del nodo 712 son: Ninguno! 
Los hijos del nodo 718 son: 730 
Los hijos del nodo 729 son: 739 740 
Los hijos del nodo 734 son: Ninguno! 
Los hijos del nodo 736 son: Ninguno! 
Los hijos del nodo 739 son: 748 749 
Los hijos del nodo 743 son: 753 
Los hijos del nodo 744 son: 754 
Los hijos del nodo 752 son: Ninguno! 
Los hijos del nodo 753 son: 766 
Los hijos del nodo 754 son: 767 
Los hijos del nodo 763 son: 776 777 
Los hijos del nodo 774 son: 790 
Los hijos del nodo 784 son: Ninguno! 
Los hijos del nodo 790 son: 804 805 
Los hijos del nodo 794 son: Ninguno! 
Los hijos del nodo 797 son: Ninguno! 
Los hijos del nodo 798 son: Ninguno! 
Los hijos del nodo 799 son: 811 812 
Los hijos del nodo 801 son: 814 
Los hijos del nodo 803 son: 816 
Los hijos del nodo 805 son: Ninguno! 
Los hijos del nodo 806 son: 818 819 
Los hijos del nodo 811 son: 822 823 
Los hijos del nodo 813 son: Ninguno! 
Los hijos del nodo 818 son: 828 
Los hijos del nodo 832 son: Ninguno! 
Los hijos del nodo 838 son: 848 849 
Los hijos del nodo 840 son: 850 851 
Los hijos del nodo 846 son: Ninguno! 
Los hijos del nodo 848 son: 859 
Los hijos del nodo 852 son: 862 863 
Los hijos del nodo 854 son: 866 
Los hijos del nodo 857 son: Ninguno! 
Los hijos del nodo 864 son: 875 
Los hijos del nodo 866 son: 876 
Los hijos del nodo 875 son: 886 887 
Los hijos del nodo 876 son: 888 
Los hijos del nodo 885 son: 899 
Los hijos del nodo 887 son: 901 902 
Los hijos del nodo 888 son: 903 
Los hijos del nodo 889 son: 904 
Los hijos del nodo 893 son: 907 908 
Los hijos del nodo 896 son: Ninguno! 
Los hijos del nodo 897 son: 912 913 
Los hijos del nodo 899 son: Ninguno! 
Los hijos del nodo 903 son: Ninguno! 
Los hijos del nodo 912 son: 923 924 
Los hijos del nodo 915 son: 927 928 
Los hijos del nodo 917 son: Ninguno! 
Los hijos del nodo 919 son: Ninguno! 
Los hijos del nodo 922 son: 933 
Los hijos del nodo 923 son: Ninguno! 
Los hijos del nodo 924 son: 934 
Los hijos del nodo 926 son: 936 937 
Los hijos del nodo 931 son: 943 
Los hijos del nodo 935 son: Ninguno! 
Los hijos del nodo 936 son: 947 
Los hijos del nodo 938 son: 950 
Los hijos del nodo 940 son: 953 
Los hijos del nodo 947 son: 959 
Los hijos del nodo 953 son: Ninguno! 
Los hijos del nodo 956 son: 965 966 
Los hijos del nodo 959 son: 969 970 
Los hijos del nodo 960 son: 971 
Los hijos del nodo 963 son: Ninguno! 
Los hijos del nodo 966 son: 975 976 
Los hijos del nodo 979 son: Ninguno! 
Los hijos del nodo 985 son: 996 
Los hijos del nodo 988 son: 1000 
Los hijos del nodo 989 son: Ninguno! 
Los hijos del nodo 1007 son: Ninguno! 
Los hijos del nodo 1009 son: 1026 1027 
Los hijos del nodo 1018 son: Ninguno! 
Los hijos del nodo 1030 son: 1049 
Los hijos del nodo 1037 son: Ninguno! 
Los hijos del nodo 1047 son: 1064 1065 
Los hijos del nodo 1048 son: 1066 1067 
Los hijos del nodo 1049 son: 1068 
Los hijos del nodo 1052 son: Ninguno! 
Los hijos del nodo 1059 son: 1074 1075 
Los hijos del nodo 1060 son: 1076 1077 
Los hijos del nodo 1061 son: 1078 1079 
Los hijos del nodo 1066 son: 1082 
Los hijos del nodo 1067 son: 1083 1084 
Los hijos del nodo 1068 son: 1085 
Los hijos del nodo 1071 son: 1090 
Los hijos del nodo 1072 son: Ninguno! 
Los hijos del nodo 1076 son: Ninguno! 
Los hijos del nodo 1081 son: 1096 
Los hijos del nodo 1092 son: 1102 1103 
Los hijos del nodo 1098 son: 1111 
Los hijos del nodo 1108 son: Ninguno! 
Los hijos del nodo 1110 son: Ninguno! 
Los hijos del nodo 1111 son: 1123 1124 
Los hijos del nodo 1113 son: Ninguno! 
Los hijos del nodo 1115 son: 1129 1130 
Los hijos del nodo 1118 son: Ninguno! 
Los hijos del nodo 1122 son: 1135 
Los hijos del nodo 1123 son: 1136 1137 
Los hijos del nodo 1127 son: 1141 
Los hijos del nodo 1129 son: 1144 1145 
Los hijos del nodo 1130 son: 1146 1147 
Los hijos del nodo 1133 son: 1152 1153 
Los hijos del nodo 1134 son: 1154 
Los hijos del nodo 1136 son: Ninguno! 
Los hijos del nodo 1148 son: 1168 1169 
Los hijos del nodo 1157 son: 1178 
Los hijos del nodo 1161 son: 1182 1183 
Los hijos del nodo 1176 son: 1199 1200 
Los hijos del nodo 1183 son: Ninguno! 
Los hijos del nodo 1186 son: Ninguno! 
Los hijos del nodo 1187 son: 1209 
Los hijos del nodo 1189 son: 1211 1212 
Los hijos del nodo 1190 son: Ninguno! 
Los hijos del nodo 1198 son: 1219 1220 
Los hijos del nodo 1206 son: 1228 1229 
Los hijos del nodo 1212 son: 1236 
Los hijos del nodo 1215 son: 1238 1239 
Los hijos del nodo 1217 son: 1242 
Los hijos del nodo 1229 son: Ninguno! 
Los hijos del nodo 1231 son: 1254 1255 
Los hijos del nodo 1235 son: Ninguno! 
Los hijos del nodo 1237 son: Ninguno! 
Los hijos del nodo 1239 son: Ninguno! 
Los hijos del nodo 1241 son: 1264 1265 
Los hijos del nodo 1244 son: 1267 
Los hijos del nodo 1249 son: 1274 
Los hijos del nodo 1257 son: 1282 
Los hijos del nodo 1258 son: Ninguno! 
Los hijos del nodo 1261 son: Ninguno! 
Los hijos del nodo 1269 son: 1292 
Los hijos del nodo 1280 son: 1304 1305 
Los hijos del nodo 1281 son: 1306 1307 
Los hijos del nodo 1283 son: 1309 1310 
Los hijos del nodo 1284 son: Ninguno! 
Los hijos del nodo 1287 son: 1312 
Los hijos del nodo 1292 son: 1316 1317 
Los hijos del nodo 1295 son: 1320 1321 
Los hijos del nodo 1296 son: 1322 
Los hijos del nodo 1299 son: 1326 
Los hijos del nodo 1302 son: 1327 
Los hijos del nodo 1306 son: 1330 1331 
Los hijos del nodo 1311 son: Ninguno! 
Los hijos del nodo 1316 son: 1339 
Los hijos del nodo 1317 son: 1340 1341 
Los hijos del nodo 1323 son: 1349 1350 
Los hijos del nodo 1326 son: 1355 1356 
Los hijos del nodo 1327 son: 1357 1358 
Los hijos del nodo 1328 son: 1359 
Los hijos del nodo 1330 son: Ninguno! 
Los hijos del nodo 1331 son: Ninguno! 
Los hijos del nodo 1336 son: 1364 
Los hijos del nodo 1338 son: Ninguno! 
Los hijos del nodo 1343 son: Ninguno! 
Los hijos del nodo 1344 son: Ninguno! 
Los hijos del nodo 1348 son: 1374 
Los hijos del nodo 1354 son: Ninguno! 
Los hijos del nodo 1358 son: 1382 1383 
Los hijos del nodo 1361 son: 1385 
Los hijos del nodo 1363 son: Ninguno! 
Los hijos del nodo 1368 son: Ninguno! 
Los hijos del nodo 1369 son: 1390 
Los hijos del nodo 1372 son: 1393 1394 
Los hijos del nodo 1373 son: 1395 1396 
Los hijos del nodo 1375 son: Ninguno! 
Los hijos del nodo 1376 son: Ninguno! 
Los hijos del nodo 1386 son: 1410 
Los hijos del nodo 1389 son: Ninguno! 
Los hijos del nodo 1393 son: 1416 1417 
Los hijos del nodo 1397 son: 1422 
Los hijos del nodo 1399 son: 1425 
Los hijos del nodo 1402 son: 1428 1429 
Los hijos del nodo 1405 son: Ninguno! 
Los hijos del nodo 1408 son: 1435 1436 
Los hijos del nodo 1412 son: Ninguno! 
Los hijos del nodo 1424 son: 1454 1455 
Los hijos del nodo 1428 son: 1461 1462 
Los hijos del nodo 1435 son: 1470 
Los hijos del nodo 1445 son: 1483 
Los hijos del nodo 1447 son: Ninguno! 
Los hijos del nodo 1451 son: 1486 1487 
Los hijos del nodo 1454 son: Ninguno! 
Los hijos del nodo 1460 son: 1496 1497 
Los hijos del nodo 1461 son: 1498 
Los hijos del nodo 1462 son: 1499 1500 
Los hijos del nodo 1473 son: 1512 
Los hijos del nodo 1486 son: Ninguno! 
Los hijos del nodo 1487 son: 1529 
Los hijos del nodo 1490 son: Ninguno! 
Los hijos del nodo 1494 son: Ninguno! 
Los hijos del nodo 1496 son: 1536 
Los hijos del nodo 1499 son: 1539 
Los hijos del nodo 1500 son: Ninguno! 
Los hijos del nodo 1503 son: Ninguno! 
Los hijos del nodo 1506 son: 1544 
Los hijos del nodo 1515 son: 1553 
Los hijos del nodo 1520 son: 1555 
Los hijos del nodo 1527 son: Ninguno! 
Los hijos del nodo 1528 son: 1562 
Los hijos del nodo 1535 son: Ninguno! 
Los hijos del nodo 1536 son: 1571 
Los hijos del nodo 1538 son: 1574 
Los hijos del nodo 1543 son: Ninguno! 
Los hijos del nodo 1544 son: Ninguno! 
Los hijos del nodo 1547 son: 1579 
Los hijos del nodo 1548 son: Ninguno! 
Los hijos del nodo 1552 son: Ninguno! 
Los hijos del nodo 1554 son: 1582 1583 
Los hijos del nodo 1558 son: Ninguno! 
Los hijos del nodo 1563 son: 1589 
Los hijos del nodo 1564 son: Ninguno! 
Los hijos del nodo 1565 son: 1590 1591 
Los hijos del nodo 1569 son: 1596 1597 
Los hijos del nodo 1570 son: Ninguno! 
Los hijos del nodo 1572 son: 1600 
Los hijos del nodo 1574 son: 1603 
Los hijos del nodo 1575 son: 1604 1605 
Los hijos del nodo 1584 son: 1613 1614 
Los hijos del nodo 1589 son: Ninguno! 
Los hijos del nodo 1596 son: 1624 1625 
Los hijos del nodo 1598 son: 1627 
Los hijos del nodo 1600 son: 1628 
Los hijos del nodo 1606 son: 1634 
Los hijos del nodo 1607 son: Ninguno! 
Los hijos del nodo 1608 son: 1635 
Los hijos del nodo 1613 son: 1640 1641 
Los hijos del nodo 1616 son: 1642 
Los hijos del nodo 1620 son: Ninguno! 
Los hijos del nodo 1626 son: 1653 1654 
Los hijos del nodo 1627 son: Ninguno! 
Los hijos del nodo 1628 son: 1655 1656 
Los hijos del nodo 1630 son: 1657 1658 
Los hijos del nodo 1631 son: 1659 1660 
Los hijos del nodo 1635 son: Ninguno! 
Los hijos del nodo 1637 son: 1664 
Los hijos del nodo 1638 son: 1665 
Los hijos del nodo 1639 son: 1666 
Los hijos del nodo 1642 son: Ninguno! 
Los hijos del nodo 1648 son: 1675 
Los hijos del nodo 1654 son: Ninguno! 
Los hijos del nodo 1657 son: Ninguno! 
Los hijos del nodo 1658 son: 1680 1681 
Los hijos del nodo 1662 son: Ninguno! 
Los hijos del nodo 1663 son: Ninguno! 
Los hijos del nodo 1664 son: 1682 1683 
Los hijos del nodo 1668 son: Ninguno! 
Los hijos del nodo 1670 son: Ninguno! 
Los hijos del nodo 1673 son: 1689 
Los hijos del nodo 1678 son: 1693 
Los hijos del nodo 1679 son: 1694 
Los hijos del nodo 1684 son: 1697 1698 
Los hijos del nodo 1695 son: 1703 1704 
Los hijos del nodo 1697 son: 1705 1706 
Los hijos del nodo 1698 son: 1707 
Los hijos del nodo 1701 son: 1712 1713 
Los hijos del nodo 1703 son: 1715 1716 
Los hijos del nodo 1707 son: 1723 
Los hijos del nodo 1709 son: 1726 1727 
Los hijos del nodo 1714 son: 1731 1732 
Los hijos del nodo 1722 son: Ninguno! 
Los hijos del nodo 1727 son: Ninguno! 
Los hijos del nodo 1732 son: 1748 
Los hijos del nodo 1733 son: 1749 1750 
Los hijos del nodo 1735 son: 1752 1753 
Los hijos del nodo 1746 son: Ninguno! 
Los hijos del nodo 1749 son: 1773 
Los hijos del nodo 1753 son: Ninguno! 
Los hijos del nodo 1761 son: Ninguno! 
Los hijos del nodo 1764 son: 1786 
Los hijos del nodo 1769 son: Ninguno! 
Los hijos del nodo 1770 son: 1795 1796 
Los hijos del nodo 1774 son: Ninguno! 
Los hijos del nodo 1776 son: Ninguno! 
Los hijos del nodo 1777 son: 1799 
Los hijos del nodo 1782 son: 1804 
Los hijos del nodo 1791 son: 1810 1811 
Los hijos del nodo 1795 son: 1815 1816 
Los hijos del nodo 1797 son: 1817 
Los hijos del nodo 1798 son: Ninguno! 
Los hijos del nodo 1799 son: 1818 1819 
Los hijos del nodo 1802 son: Ninguno! 
Los hijos del nodo 1803 son: Ninguno! 
Los hijos del nodo 1805 son: 1823 
Los hijos del nodo 1809 son: 1827 
Los hijos del nodo 1811 son: 1829 
Los hijos del nodo 1812 son: 1830 
Los hijos del nodo 1816 son: 1834 
Los hijos del nodo 1819 son: Ninguno! 
Los hijos del nodo 1826 son: 1842 1843 
Los hijos del nodo 1827 son: 1844 1845 
Los hijos del nodo 1833 son: Ninguno! 
Los hijos del nodo 1836 son: Ninguno! 
Los hijos del nodo 1838 son: 1849 1850 
Los hijos del nodo 1843 son: Ninguno! 
Los hijos del nodo 1844 son: 1856 1857 
Los hijos del nodo 1845 son: Ninguno! 
Los hijos del nodo 1847 son: 1859 1860 
Los hijos del nodo 1848 son: 1861 
Los hijos del nodo 1849 son: Ninguno! 
Los hijos del nodo 1850 son: Ninguno! 
Los hijos del nodo 1852 son: 1863 
Los hijos del nodo 1857 son: Ninguno! 
Los hijos del nodo 1865 son: 1874 1875 
Los hijos del nodo 1869 son: Ninguno! 
Los hijos del nodo 1870 son: Ninguno! 
Los hijos del nodo 1873 son: 1880 1881 
Los hijos del nodo 1878 son: 1887 
Los hijos del nodo 1881 son: 1889 1890 
Los hijos del nodo 1883 son: 1893 
Los hijos del nodo 1890 son: 1901 
Los hijos del nodo 1895 son: Ninguno! 
Los hijos del nodo 1898 son: 1905 1906 
Los hijos del nodo 1903 son: 1911 1912 
Los hijos del nodo 1904 son: Ninguno! 
Los hijos del nodo 1905 son: Ninguno! 
Los hijos del nodo 1915 son: 1922 
Los hijos del nodo 1918 son: 1925 1926 
Los hijos del nodo 1920 son: Ninguno! 
Los hijos del nodo 1933 son: 1936 
Los hijos del nodo 1934 son: Ninguno! 
Los hijos del nodo 1938 son: 1943 
Los hijos del nodo 1940 son: Ninguno! 
Los hijos del nodo 1941 son: 1945 1946 
Los hijos del nodo 1944 son: 1949 
Los hijos del nodo 1946 son: 1952 1953 
Los hijos del nodo 1948 son: 1955 1956 
Los hijos del nodo 1953 son: 1961 1962 
Los hijos del nodo 1958 son: Ninguno! 
Los hijos del nodo 1959 son: Ninguno! 
Los hijos del nodo 1961 son: 1968 
Los hijos del nodo 1962 son: 1969 1970 
Los hijos del nodo 1969 son: 1978 
Los hijos del nodo 1978 son: 1986 
Los hijos del nodo 1982 son: 1989 1990 
Los hijos del nodo 1983 son: 1991 1992 
Los hijos del nodo 1985 son: 1993 
Los hijos del nodo 1991 son: 2000 
Los hijos del nodo 2002 son: 2008 
Los hijos del nodo 2007 son: Ninguno! 
Los hijos del nodo 2011 son: 2016 2017 
Los hijos del nodo 2014 son: Ninguno! 
Los hijos del nodo 2015 son: 2020 
Los hijos del nodo 2017 son: 2022 
Los hijos del nodo 2018 son: 2023 
Los hijos del nodo 2020 son: 2026 
Los hijos del nodo 2021 son: Ninguno! 
Los hijos del nodo 2023 son: 2029 2030 
Los hijos del nodo 2024 son: Ninguno! 
Los hijos del nodo 2025 son: 2031 2032 
Los hijos del nodo 2026 son: Ninguno! 
Los hijos del nodo 2027 son: 2033 2034 
Los hijos del nodo 2028 son: Ninguno! 
Los hijos del nodo 2033 son: 2036 2037 
Los hijos del nodo 2039 son: Ninguno! 
Los hijos del nodo 2043 son: 2046 
Los hijos del nodo 2044 son: 2047 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\TFG\cam_binaria_optimizada_2048\solution1\sim\verilog>set PATH= 

C:\TFG\cam_binaria_optimizada_2048\solution1\sim\verilog>call G:/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s top_function  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s top_function 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_2048/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_2048/solution1/sim/verilog/AESL_autofifo_result_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_result_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_2048/solution1/sim/verilog/busqueda_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_2048/solution1/sim/verilog/busqueda_cam_bfstbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb_rom
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_2048/solution1/sim/verilog/top_function.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_function_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_2048/solution1/sim/verilog/top_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.busqueda_cam_bfstbkb_rom
Compiling module xil_defaultlib.busqueda_cam_bfstbkb(DataWidth=2...
Compiling module xil_defaultlib.busqueda_cam
Compiling module xil_defaultlib.top_function
Compiling module xil_defaultlib.AESL_autofifo_result_V_V
Compiling module xil_defaultlib.apatb_top_function_top
Compiling module work.glbl
Built simulation snapshot top_function

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/TFG/cam_binaria_optimizada_2048/solution1/sim/verilog/xsim.dir/top_function/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/TFG/cam_binaria_optimizada_2048/solution1/sim/verilog/xsim.dir/top_function/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 15 17:42:43 2020. For additional details about this file, please refer to the WebTalk help file at G:/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 109.445 ; gain = 23.734
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 17:42:43 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top_function/xsim_script.tcl
# xsim {top_function} -autoloadwcfg -tclbatch {top_function.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source top_function.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1024 [0.00%] @ "125000"
// RTL Simulation : 1 / 1024 [100.00%] @ "20665000"
// RTL Simulation : 2 / 1024 [100.00%] @ "41195000"
// RTL Simulation : 3 / 1024 [100.00%] @ "61725000"
// RTL Simulation : 4 / 1024 [100.00%] @ "82255000"
// RTL Simulation : 5 / 1024 [100.00%] @ "102785000"
// RTL Simulation : 6 / 1024 [100.00%] @ "123315000"
// RTL Simulation : 7 / 1024 [100.00%] @ "143845000"
// RTL Simulation : 8 / 1024 [100.00%] @ "164375000"
// RTL Simulation : 9 / 1024 [100.00%] @ "184905000"
// RTL Simulation : 10 / 1024 [100.00%] @ "205435000"
// RTL Simulation : 11 / 1024 [100.00%] @ "225965000"
// RTL Simulation : 12 / 1024 [100.00%] @ "246495000"
// RTL Simulation : 13 / 1024 [100.00%] @ "267025000"
// RTL Simulation : 14 / 1024 [100.00%] @ "287555000"
// RTL Simulation : 15 / 1024 [100.00%] @ "308085000"
// RTL Simulation : 16 / 1024 [100.00%] @ "328615000"
// RTL Simulation : 17 / 1024 [100.00%] @ "349145000"
// RTL Simulation : 18 / 1024 [100.00%] @ "369675000"
// RTL Simulation : 19 / 1024 [100.00%] @ "390205000"
// RTL Simulation : 20 / 1024 [100.00%] @ "410735000"
// RTL Simulation : 21 / 1024 [100.00%] @ "431265000"
// RTL Simulation : 22 / 1024 [100.00%] @ "451795000"
// RTL Simulation : 23 / 1024 [100.00%] @ "472325000"
// RTL Simulation : 24 / 1024 [100.00%] @ "492855000"
// RTL Simulation : 25 / 1024 [100.00%] @ "513385000"
// RTL Simulation : 26 / 1024 [100.00%] @ "533915000"
// RTL Simulation : 27 / 1024 [100.00%] @ "554445000"
// RTL Simulation : 28 / 1024 [100.00%] @ "574975000"
// RTL Simulation : 29 / 1024 [100.00%] @ "595505000"
// RTL Simulation : 30 / 1024 [100.00%] @ "616035000"
// RTL Simulation : 31 / 1024 [100.00%] @ "636565000"
// RTL Simulation : 32 / 1024 [100.00%] @ "657095000"
// RTL Simulation : 33 / 1024 [100.00%] @ "677625000"
// RTL Simulation : 34 / 1024 [100.00%] @ "698155000"
// RTL Simulation : 35 / 1024 [100.00%] @ "718685000"
// RTL Simulation : 36 / 1024 [100.00%] @ "739215000"
// RTL Simulation : 37 / 1024 [100.00%] @ "759745000"
// RTL Simulation : 38 / 1024 [100.00%] @ "780275000"
// RTL Simulation : 39 / 1024 [100.00%] @ "800805000"
// RTL Simulation : 40 / 1024 [100.00%] @ "821335000"
// RTL Simulation : 41 / 1024 [100.00%] @ "841865000"
// RTL Simulation : 42 / 1024 [100.00%] @ "862395000"
// RTL Simulation : 43 / 1024 [100.00%] @ "882925000"
// RTL Simulation : 44 / 1024 [100.00%] @ "903455000"
// RTL Simulation : 45 / 1024 [100.00%] @ "923985000"
// RTL Simulation : 46 / 1024 [100.00%] @ "944515000"
// RTL Simulation : 47 / 1024 [100.00%] @ "965045000"
// RTL Simulation : 48 / 1024 [100.00%] @ "985575000"
// RTL Simulation : 49 / 1024 [100.00%] @ "1006105000"
// RTL Simulation : 50 / 1024 [100.00%] @ "1026635000"
// RTL Simulation : 51 / 1024 [100.00%] @ "1047165000"
// RTL Simulation : 52 / 1024 [100.00%] @ "1067695000"
// RTL Simulation : 53 / 1024 [100.00%] @ "1088225000"
// RTL Simulation : 54 / 1024 [100.00%] @ "1108755000"
// RTL Simulation : 55 / 1024 [100.00%] @ "1129285000"
// RTL Simulation : 56 / 1024 [100.00%] @ "1149815000"
// RTL Simulation : 57 / 1024 [100.00%] @ "1170345000"
// RTL Simulation : 58 / 1024 [100.00%] @ "1190875000"
// RTL Simulation : 59 / 1024 [100.00%] @ "1211405000"
// RTL Simulation : 60 / 1024 [100.00%] @ "1231935000"
// RTL Simulation : 61 / 1024 [100.00%] @ "1252465000"
// RTL Simulation : 62 / 1024 [100.00%] @ "1272995000"
// RTL Simulation : 63 / 1024 [100.00%] @ "1293525000"
// RTL Simulation : 64 / 1024 [100.00%] @ "1314055000"
// RTL Simulation : 65 / 1024 [100.00%] @ "1334585000"
// RTL Simulation : 66 / 1024 [100.00%] @ "1355115000"
// RTL Simulation : 67 / 1024 [100.00%] @ "1375645000"
// RTL Simulation : 68 / 1024 [100.00%] @ "1396175000"
// RTL Simulation : 69 / 1024 [100.00%] @ "1416705000"
// RTL Simulation : 70 / 1024 [100.00%] @ "1437235000"
// RTL Simulation : 71 / 1024 [100.00%] @ "1457765000"
// RTL Simulation : 72 / 1024 [100.00%] @ "1478295000"
// RTL Simulation : 73 / 1024 [100.00%] @ "1498825000"
// RTL Simulation : 74 / 1024 [100.00%] @ "1519355000"
// RTL Simulation : 75 / 1024 [100.00%] @ "1539885000"
// RTL Simulation : 76 / 1024 [100.00%] @ "1560415000"
// RTL Simulation : 77 / 1024 [100.00%] @ "1580945000"
// RTL Simulation : 78 / 1024 [100.00%] @ "1601475000"
// RTL Simulation : 79 / 1024 [100.00%] @ "1622005000"
// RTL Simulation : 80 / 1024 [100.00%] @ "1642535000"
// RTL Simulation : 81 / 1024 [100.00%] @ "1663065000"
// RTL Simulation : 82 / 1024 [100.00%] @ "1683595000"
// RTL Simulation : 83 / 1024 [100.00%] @ "1704125000"
// RTL Simulation : 84 / 1024 [100.00%] @ "1724655000"
// RTL Simulation : 85 / 1024 [100.00%] @ "1745185000"
// RTL Simulation : 86 / 1024 [100.00%] @ "1765715000"
// RTL Simulation : 87 / 1024 [100.00%] @ "1786245000"
// RTL Simulation : 88 / 1024 [100.00%] @ "1806775000"
// RTL Simulation : 89 / 1024 [100.00%] @ "1827305000"
// RTL Simulation : 90 / 1024 [100.00%] @ "1847835000"
// RTL Simulation : 91 / 1024 [100.00%] @ "1868365000"
// RTL Simulation : 92 / 1024 [100.00%] @ "1888895000"
// RTL Simulation : 93 / 1024 [100.00%] @ "1909425000"
// RTL Simulation : 94 / 1024 [100.00%] @ "1929955000"
// RTL Simulation : 95 / 1024 [100.00%] @ "1950485000"
// RTL Simulation : 96 / 1024 [100.00%] @ "1971015000"
// RTL Simulation : 97 / 1024 [100.00%] @ "1991545000"
// RTL Simulation : 98 / 1024 [100.00%] @ "2012075000"
// RTL Simulation : 99 / 1024 [100.00%] @ "2032605000"
// RTL Simulation : 100 / 1024 [100.00%] @ "2053135000"
// RTL Simulation : 101 / 1024 [100.00%] @ "2073665000"
// RTL Simulation : 102 / 1024 [100.00%] @ "2094195000"
// RTL Simulation : 103 / 1024 [100.00%] @ "2114725000"
// RTL Simulation : 104 / 1024 [100.00%] @ "2135255000"
// RTL Simulation : 105 / 1024 [100.00%] @ "2155785000"
// RTL Simulation : 106 / 1024 [100.00%] @ "2176315000"
// RTL Simulation : 107 / 1024 [100.00%] @ "2196845000"
// RTL Simulation : 108 / 1024 [100.00%] @ "2217375000"
// RTL Simulation : 109 / 1024 [100.00%] @ "2237905000"
// RTL Simulation : 110 / 1024 [100.00%] @ "2258435000"
// RTL Simulation : 111 / 1024 [100.00%] @ "2278965000"
// RTL Simulation : 112 / 1024 [100.00%] @ "2299495000"
// RTL Simulation : 113 / 1024 [100.00%] @ "2320025000"
// RTL Simulation : 114 / 1024 [100.00%] @ "2340555000"
// RTL Simulation : 115 / 1024 [100.00%] @ "2361085000"
// RTL Simulation : 116 / 1024 [100.00%] @ "2381615000"
// RTL Simulation : 117 / 1024 [100.00%] @ "2402145000"
// RTL Simulation : 118 / 1024 [100.00%] @ "2422675000"
// RTL Simulation : 119 / 1024 [100.00%] @ "2443205000"
// RTL Simulation : 120 / 1024 [100.00%] @ "2463735000"
// RTL Simulation : 121 / 1024 [100.00%] @ "2484265000"
// RTL Simulation : 122 / 1024 [100.00%] @ "2504795000"
// RTL Simulation : 123 / 1024 [100.00%] @ "2525325000"
// RTL Simulation : 124 / 1024 [100.00%] @ "2545855000"
// RTL Simulation : 125 / 1024 [100.00%] @ "2566385000"
// RTL Simulation : 126 / 1024 [100.00%] @ "2586915000"
// RTL Simulation : 127 / 1024 [100.00%] @ "2607445000"
// RTL Simulation : 128 / 1024 [100.00%] @ "2627975000"
// RTL Simulation : 129 / 1024 [100.00%] @ "2648505000"
// RTL Simulation : 130 / 1024 [100.00%] @ "2669035000"
// RTL Simulation : 131 / 1024 [100.00%] @ "2689565000"
// RTL Simulation : 132 / 1024 [100.00%] @ "2710095000"
// RTL Simulation : 133 / 1024 [100.00%] @ "2730625000"
// RTL Simulation : 134 / 1024 [100.00%] @ "2751155000"
// RTL Simulation : 135 / 1024 [100.00%] @ "2771685000"
// RTL Simulation : 136 / 1024 [100.00%] @ "2792215000"
// RTL Simulation : 137 / 1024 [100.00%] @ "2812745000"
// RTL Simulation : 138 / 1024 [100.00%] @ "2833275000"
// RTL Simulation : 139 / 1024 [100.00%] @ "2853805000"
// RTL Simulation : 140 / 1024 [100.00%] @ "2874335000"
// RTL Simulation : 141 / 1024 [100.00%] @ "2894865000"
// RTL Simulation : 142 / 1024 [100.00%] @ "2915395000"
// RTL Simulation : 143 / 1024 [100.00%] @ "2935925000"
// RTL Simulation : 144 / 1024 [100.00%] @ "2956455000"
// RTL Simulation : 145 / 1024 [100.00%] @ "2976985000"
// RTL Simulation : 146 / 1024 [100.00%] @ "2997515000"
// RTL Simulation : 147 / 1024 [100.00%] @ "3018045000"
// RTL Simulation : 148 / 1024 [100.00%] @ "3038575000"
// RTL Simulation : 149 / 1024 [100.00%] @ "3059105000"
// RTL Simulation : 150 / 1024 [100.00%] @ "3079635000"
// RTL Simulation : 151 / 1024 [100.00%] @ "3100165000"
// RTL Simulation : 152 / 1024 [100.00%] @ "3120695000"
// RTL Simulation : 153 / 1024 [100.00%] @ "3141225000"
// RTL Simulation : 154 / 1024 [100.00%] @ "3161755000"
// RTL Simulation : 155 / 1024 [100.00%] @ "3182285000"
// RTL Simulation : 156 / 1024 [100.00%] @ "3202815000"
// RTL Simulation : 157 / 1024 [100.00%] @ "3223345000"
// RTL Simulation : 158 / 1024 [100.00%] @ "3243875000"
// RTL Simulation : 159 / 1024 [100.00%] @ "3264405000"
// RTL Simulation : 160 / 1024 [100.00%] @ "3284935000"
// RTL Simulation : 161 / 1024 [100.00%] @ "3305465000"
// RTL Simulation : 162 / 1024 [100.00%] @ "3325995000"
// RTL Simulation : 163 / 1024 [100.00%] @ "3346525000"
// RTL Simulation : 164 / 1024 [100.00%] @ "3367055000"
// RTL Simulation : 165 / 1024 [100.00%] @ "3387585000"
// RTL Simulation : 166 / 1024 [100.00%] @ "3408115000"
// RTL Simulation : 167 / 1024 [100.00%] @ "3428645000"
// RTL Simulation : 168 / 1024 [100.00%] @ "3449175000"
// RTL Simulation : 169 / 1024 [100.00%] @ "3469705000"
// RTL Simulation : 170 / 1024 [100.00%] @ "3490235000"
// RTL Simulation : 171 / 1024 [100.00%] @ "3510765000"
// RTL Simulation : 172 / 1024 [100.00%] @ "3531295000"
// RTL Simulation : 173 / 1024 [100.00%] @ "3551825000"
// RTL Simulation : 174 / 1024 [100.00%] @ "3572355000"
// RTL Simulation : 175 / 1024 [100.00%] @ "3592885000"
// RTL Simulation : 176 / 1024 [100.00%] @ "3613415000"
// RTL Simulation : 177 / 1024 [100.00%] @ "3633945000"
// RTL Simulation : 178 / 1024 [100.00%] @ "3654475000"
// RTL Simulation : 179 / 1024 [100.00%] @ "3675005000"
// RTL Simulation : 180 / 1024 [100.00%] @ "3695535000"
// RTL Simulation : 181 / 1024 [100.00%] @ "3716065000"
// RTL Simulation : 182 / 1024 [100.00%] @ "3736595000"
// RTL Simulation : 183 / 1024 [100.00%] @ "3757125000"
// RTL Simulation : 184 / 1024 [100.00%] @ "3777655000"
// RTL Simulation : 185 / 1024 [100.00%] @ "3798185000"
// RTL Simulation : 186 / 1024 [100.00%] @ "3818715000"
// RTL Simulation : 187 / 1024 [100.00%] @ "3839245000"
// RTL Simulation : 188 / 1024 [100.00%] @ "3859775000"
// RTL Simulation : 189 / 1024 [100.00%] @ "3880305000"
// RTL Simulation : 190 / 1024 [100.00%] @ "3900835000"
// RTL Simulation : 191 / 1024 [100.00%] @ "3921365000"
// RTL Simulation : 192 / 1024 [100.00%] @ "3941895000"
// RTL Simulation : 193 / 1024 [100.00%] @ "3962425000"
// RTL Simulation : 194 / 1024 [100.00%] @ "3982955000"
// RTL Simulation : 195 / 1024 [100.00%] @ "4003485000"
// RTL Simulation : 196 / 1024 [100.00%] @ "4024015000"
// RTL Simulation : 197 / 1024 [100.00%] @ "4044545000"
// RTL Simulation : 198 / 1024 [100.00%] @ "4065075000"
// RTL Simulation : 199 / 1024 [100.00%] @ "4085605000"
// RTL Simulation : 200 / 1024 [100.00%] @ "4106135000"
// RTL Simulation : 201 / 1024 [100.00%] @ "4126665000"
// RTL Simulation : 202 / 1024 [100.00%] @ "4147195000"
// RTL Simulation : 203 / 1024 [100.00%] @ "4167725000"
// RTL Simulation : 204 / 1024 [100.00%] @ "4188255000"
// RTL Simulation : 205 / 1024 [100.00%] @ "4208785000"
// RTL Simulation : 206 / 1024 [100.00%] @ "4229315000"
// RTL Simulation : 207 / 1024 [100.00%] @ "4249845000"
// RTL Simulation : 208 / 1024 [100.00%] @ "4270375000"
// RTL Simulation : 209 / 1024 [100.00%] @ "4290905000"
// RTL Simulation : 210 / 1024 [100.00%] @ "4311435000"
// RTL Simulation : 211 / 1024 [100.00%] @ "4331965000"
// RTL Simulation : 212 / 1024 [100.00%] @ "4352495000"
// RTL Simulation : 213 / 1024 [100.00%] @ "4373025000"
// RTL Simulation : 214 / 1024 [100.00%] @ "4393555000"
// RTL Simulation : 215 / 1024 [100.00%] @ "4414085000"
// RTL Simulation : 216 / 1024 [100.00%] @ "4434615000"
// RTL Simulation : 217 / 1024 [100.00%] @ "4455145000"
// RTL Simulation : 218 / 1024 [100.00%] @ "4475675000"
// RTL Simulation : 219 / 1024 [100.00%] @ "4496205000"
// RTL Simulation : 220 / 1024 [100.00%] @ "4516735000"
// RTL Simulation : 221 / 1024 [100.00%] @ "4537265000"
// RTL Simulation : 222 / 1024 [100.00%] @ "4557795000"
// RTL Simulation : 223 / 1024 [100.00%] @ "4578325000"
// RTL Simulation : 224 / 1024 [100.00%] @ "4598855000"
// RTL Simulation : 225 / 1024 [100.00%] @ "4619385000"
// RTL Simulation : 226 / 1024 [100.00%] @ "4639915000"
// RTL Simulation : 227 / 1024 [100.00%] @ "4660445000"
// RTL Simulation : 228 / 1024 [100.00%] @ "4680975000"
// RTL Simulation : 229 / 1024 [100.00%] @ "4701505000"
// RTL Simulation : 230 / 1024 [100.00%] @ "4722035000"
// RTL Simulation : 231 / 1024 [100.00%] @ "4742565000"
// RTL Simulation : 232 / 1024 [100.00%] @ "4763095000"
// RTL Simulation : 233 / 1024 [100.00%] @ "4783625000"
// RTL Simulation : 234 / 1024 [100.00%] @ "4804155000"
// RTL Simulation : 235 / 1024 [100.00%] @ "4824685000"
// RTL Simulation : 236 / 1024 [100.00%] @ "4845215000"
// RTL Simulation : 237 / 1024 [100.00%] @ "4865745000"
// RTL Simulation : 238 / 1024 [100.00%] @ "4886275000"
// RTL Simulation : 239 / 1024 [100.00%] @ "4906805000"
// RTL Simulation : 240 / 1024 [100.00%] @ "4927335000"
// RTL Simulation : 241 / 1024 [100.00%] @ "4947865000"
// RTL Simulation : 242 / 1024 [100.00%] @ "4968395000"
// RTL Simulation : 243 / 1024 [100.00%] @ "4988925000"
// RTL Simulation : 244 / 1024 [100.00%] @ "5009455000"
// RTL Simulation : 245 / 1024 [100.00%] @ "5029985000"
// RTL Simulation : 246 / 1024 [100.00%] @ "5050515000"
// RTL Simulation : 247 / 1024 [100.00%] @ "5071045000"
// RTL Simulation : 248 / 1024 [100.00%] @ "5091575000"
// RTL Simulation : 249 / 1024 [100.00%] @ "5112105000"
// RTL Simulation : 250 / 1024 [100.00%] @ "5132635000"
// RTL Simulation : 251 / 1024 [100.00%] @ "5153165000"
// RTL Simulation : 252 / 1024 [100.00%] @ "5173695000"
// RTL Simulation : 253 / 1024 [100.00%] @ "5194225000"
// RTL Simulation : 254 / 1024 [100.00%] @ "5214755000"
// RTL Simulation : 255 / 1024 [100.00%] @ "5235285000"
// RTL Simulation : 256 / 1024 [100.00%] @ "5255815000"
// RTL Simulation : 257 / 1024 [100.00%] @ "5276345000"
// RTL Simulation : 258 / 1024 [100.00%] @ "5296875000"
// RTL Simulation : 259 / 1024 [100.00%] @ "5317405000"
// RTL Simulation : 260 / 1024 [100.00%] @ "5337935000"
// RTL Simulation : 261 / 1024 [100.00%] @ "5358465000"
// RTL Simulation : 262 / 1024 [100.00%] @ "5378995000"
// RTL Simulation : 263 / 1024 [100.00%] @ "5399525000"
// RTL Simulation : 264 / 1024 [100.00%] @ "5420055000"
// RTL Simulation : 265 / 1024 [100.00%] @ "5440585000"
// RTL Simulation : 266 / 1024 [100.00%] @ "5461115000"
// RTL Simulation : 267 / 1024 [100.00%] @ "5481645000"
// RTL Simulation : 268 / 1024 [100.00%] @ "5502175000"
// RTL Simulation : 269 / 1024 [100.00%] @ "5522705000"
// RTL Simulation : 270 / 1024 [100.00%] @ "5543235000"
// RTL Simulation : 271 / 1024 [100.00%] @ "5563765000"
// RTL Simulation : 272 / 1024 [100.00%] @ "5584295000"
// RTL Simulation : 273 / 1024 [100.00%] @ "5604825000"
// RTL Simulation : 274 / 1024 [100.00%] @ "5625355000"
// RTL Simulation : 275 / 1024 [100.00%] @ "5645885000"
// RTL Simulation : 276 / 1024 [100.00%] @ "5666415000"
// RTL Simulation : 277 / 1024 [100.00%] @ "5686945000"
// RTL Simulation : 278 / 1024 [100.00%] @ "5707475000"
// RTL Simulation : 279 / 1024 [100.00%] @ "5728005000"
// RTL Simulation : 280 / 1024 [100.00%] @ "5748535000"
// RTL Simulation : 281 / 1024 [100.00%] @ "5769065000"
// RTL Simulation : 282 / 1024 [100.00%] @ "5789595000"
// RTL Simulation : 283 / 1024 [100.00%] @ "5810125000"
// RTL Simulation : 284 / 1024 [100.00%] @ "5830655000"
// RTL Simulation : 285 / 1024 [100.00%] @ "5851185000"
// RTL Simulation : 286 / 1024 [100.00%] @ "5871715000"
// RTL Simulation : 287 / 1024 [100.00%] @ "5892245000"
// RTL Simulation : 288 / 1024 [100.00%] @ "5912775000"
// RTL Simulation : 289 / 1024 [100.00%] @ "5933305000"
// RTL Simulation : 290 / 1024 [100.00%] @ "5953835000"
// RTL Simulation : 291 / 1024 [100.00%] @ "5974365000"
// RTL Simulation : 292 / 1024 [100.00%] @ "5994895000"
// RTL Simulation : 293 / 1024 [100.00%] @ "6015425000"
// RTL Simulation : 294 / 1024 [100.00%] @ "6035955000"
// RTL Simulation : 295 / 1024 [100.00%] @ "6056485000"
// RTL Simulation : 296 / 1024 [100.00%] @ "6077015000"
// RTL Simulation : 297 / 1024 [100.00%] @ "6097545000"
// RTL Simulation : 298 / 1024 [100.00%] @ "6118075000"
// RTL Simulation : 299 / 1024 [100.00%] @ "6138605000"
// RTL Simulation : 300 / 1024 [100.00%] @ "6159135000"
// RTL Simulation : 301 / 1024 [100.00%] @ "6179665000"
// RTL Simulation : 302 / 1024 [100.00%] @ "6200195000"
// RTL Simulation : 303 / 1024 [100.00%] @ "6220725000"
// RTL Simulation : 304 / 1024 [100.00%] @ "6241255000"
// RTL Simulation : 305 / 1024 [100.00%] @ "6261785000"
// RTL Simulation : 306 / 1024 [100.00%] @ "6282315000"
// RTL Simulation : 307 / 1024 [100.00%] @ "6302845000"
// RTL Simulation : 308 / 1024 [100.00%] @ "6323375000"
// RTL Simulation : 309 / 1024 [100.00%] @ "6343905000"
// RTL Simulation : 310 / 1024 [100.00%] @ "6364435000"
// RTL Simulation : 311 / 1024 [100.00%] @ "6384965000"
// RTL Simulation : 312 / 1024 [100.00%] @ "6405495000"
// RTL Simulation : 313 / 1024 [100.00%] @ "6426025000"
// RTL Simulation : 314 / 1024 [100.00%] @ "6446555000"
// RTL Simulation : 315 / 1024 [100.00%] @ "6467085000"
// RTL Simulation : 316 / 1024 [100.00%] @ "6487615000"
// RTL Simulation : 317 / 1024 [100.00%] @ "6508145000"
// RTL Simulation : 318 / 1024 [100.00%] @ "6528675000"
// RTL Simulation : 319 / 1024 [100.00%] @ "6549205000"
// RTL Simulation : 320 / 1024 [100.00%] @ "6569735000"
// RTL Simulation : 321 / 1024 [100.00%] @ "6590265000"
// RTL Simulation : 322 / 1024 [100.00%] @ "6610795000"
// RTL Simulation : 323 / 1024 [100.00%] @ "6631325000"
// RTL Simulation : 324 / 1024 [100.00%] @ "6651855000"
// RTL Simulation : 325 / 1024 [100.00%] @ "6672385000"
// RTL Simulation : 326 / 1024 [100.00%] @ "6692915000"
// RTL Simulation : 327 / 1024 [100.00%] @ "6713445000"
// RTL Simulation : 328 / 1024 [100.00%] @ "6733975000"
// RTL Simulation : 329 / 1024 [100.00%] @ "6754505000"
// RTL Simulation : 330 / 1024 [100.00%] @ "6775035000"
// RTL Simulation : 331 / 1024 [100.00%] @ "6795565000"
// RTL Simulation : 332 / 1024 [100.00%] @ "6816095000"
// RTL Simulation : 333 / 1024 [100.00%] @ "6836625000"
// RTL Simulation : 334 / 1024 [100.00%] @ "6857155000"
// RTL Simulation : 335 / 1024 [100.00%] @ "6877685000"
// RTL Simulation : 336 / 1024 [100.00%] @ "6898215000"
// RTL Simulation : 337 / 1024 [100.00%] @ "6918745000"
// RTL Simulation : 338 / 1024 [100.00%] @ "6939275000"
// RTL Simulation : 339 / 1024 [100.00%] @ "6959805000"
// RTL Simulation : 340 / 1024 [100.00%] @ "6980335000"
// RTL Simulation : 341 / 1024 [100.00%] @ "7000865000"
// RTL Simulation : 342 / 1024 [100.00%] @ "7021395000"
// RTL Simulation : 343 / 1024 [100.00%] @ "7041925000"
// RTL Simulation : 344 / 1024 [100.00%] @ "7062455000"
// RTL Simulation : 345 / 1024 [100.00%] @ "7082985000"
// RTL Simulation : 346 / 1024 [100.00%] @ "7103515000"
// RTL Simulation : 347 / 1024 [100.00%] @ "7124045000"
// RTL Simulation : 348 / 1024 [100.00%] @ "7144575000"
// RTL Simulation : 349 / 1024 [100.00%] @ "7165105000"
// RTL Simulation : 350 / 1024 [100.00%] @ "7185635000"
// RTL Simulation : 351 / 1024 [100.00%] @ "7206165000"
// RTL Simulation : 352 / 1024 [100.00%] @ "7226695000"
// RTL Simulation : 353 / 1024 [100.00%] @ "7247225000"
// RTL Simulation : 354 / 1024 [100.00%] @ "7267755000"
// RTL Simulation : 355 / 1024 [100.00%] @ "7288285000"
// RTL Simulation : 356 / 1024 [100.00%] @ "7308815000"
// RTL Simulation : 357 / 1024 [100.00%] @ "7329345000"
// RTL Simulation : 358 / 1024 [100.00%] @ "7349875000"
// RTL Simulation : 359 / 1024 [100.00%] @ "7370405000"
// RTL Simulation : 360 / 1024 [100.00%] @ "7390935000"
// RTL Simulation : 361 / 1024 [100.00%] @ "7411465000"
// RTL Simulation : 362 / 1024 [100.00%] @ "7431995000"
// RTL Simulation : 363 / 1024 [100.00%] @ "7452525000"
// RTL Simulation : 364 / 1024 [100.00%] @ "7473055000"
// RTL Simulation : 365 / 1024 [100.00%] @ "7493585000"
// RTL Simulation : 366 / 1024 [100.00%] @ "7514115000"
// RTL Simulation : 367 / 1024 [100.00%] @ "7534645000"
// RTL Simulation : 368 / 1024 [100.00%] @ "7555175000"
// RTL Simulation : 369 / 1024 [100.00%] @ "7575705000"
// RTL Simulation : 370 / 1024 [100.00%] @ "7596235000"
// RTL Simulation : 371 / 1024 [100.00%] @ "7616765000"
// RTL Simulation : 372 / 1024 [100.00%] @ "7637295000"
// RTL Simulation : 373 / 1024 [100.00%] @ "7657825000"
// RTL Simulation : 374 / 1024 [100.00%] @ "7678355000"
// RTL Simulation : 375 / 1024 [100.00%] @ "7698885000"
// RTL Simulation : 376 / 1024 [100.00%] @ "7719415000"
// RTL Simulation : 377 / 1024 [100.00%] @ "7739945000"
// RTL Simulation : 378 / 1024 [100.00%] @ "7760475000"
// RTL Simulation : 379 / 1024 [100.00%] @ "7781005000"
// RTL Simulation : 380 / 1024 [100.00%] @ "7801535000"
// RTL Simulation : 381 / 1024 [100.00%] @ "7822065000"
// RTL Simulation : 382 / 1024 [100.00%] @ "7842595000"
// RTL Simulation : 383 / 1024 [100.00%] @ "7863125000"
// RTL Simulation : 384 / 1024 [100.00%] @ "7883655000"
// RTL Simulation : 385 / 1024 [100.00%] @ "7904185000"
// RTL Simulation : 386 / 1024 [100.00%] @ "7924715000"
// RTL Simulation : 387 / 1024 [100.00%] @ "7945245000"
// RTL Simulation : 388 / 1024 [100.00%] @ "7965775000"
// RTL Simulation : 389 / 1024 [100.00%] @ "7986305000"
// RTL Simulation : 390 / 1024 [100.00%] @ "8006835000"
// RTL Simulation : 391 / 1024 [100.00%] @ "8027365000"
// RTL Simulation : 392 / 1024 [100.00%] @ "8047895000"
// RTL Simulation : 393 / 1024 [100.00%] @ "8068425000"
// RTL Simulation : 394 / 1024 [100.00%] @ "8088955000"
// RTL Simulation : 395 / 1024 [100.00%] @ "8109485000"
// RTL Simulation : 396 / 1024 [100.00%] @ "8130015000"
// RTL Simulation : 397 / 1024 [100.00%] @ "8150545000"
// RTL Simulation : 398 / 1024 [100.00%] @ "8171075000"
// RTL Simulation : 399 / 1024 [100.00%] @ "8191605000"
// RTL Simulation : 400 / 1024 [100.00%] @ "8212135000"
// RTL Simulation : 401 / 1024 [100.00%] @ "8232665000"
// RTL Simulation : 402 / 1024 [100.00%] @ "8253195000"
// RTL Simulation : 403 / 1024 [100.00%] @ "8273725000"
// RTL Simulation : 404 / 1024 [100.00%] @ "8294255000"
// RTL Simulation : 405 / 1024 [100.00%] @ "8314785000"
// RTL Simulation : 406 / 1024 [100.00%] @ "8335315000"
// RTL Simulation : 407 / 1024 [100.00%] @ "8355845000"
// RTL Simulation : 408 / 1024 [100.00%] @ "8376375000"
// RTL Simulation : 409 / 1024 [100.00%] @ "8396905000"
// RTL Simulation : 410 / 1024 [100.00%] @ "8417435000"
// RTL Simulation : 411 / 1024 [100.00%] @ "8437965000"
// RTL Simulation : 412 / 1024 [100.00%] @ "8458495000"
// RTL Simulation : 413 / 1024 [100.00%] @ "8479025000"
// RTL Simulation : 414 / 1024 [100.00%] @ "8499555000"
// RTL Simulation : 415 / 1024 [100.00%] @ "8520085000"
// RTL Simulation : 416 / 1024 [100.00%] @ "8540615000"
// RTL Simulation : 417 / 1024 [100.00%] @ "8561145000"
// RTL Simulation : 418 / 1024 [100.00%] @ "8581675000"
// RTL Simulation : 419 / 1024 [100.00%] @ "8602205000"
// RTL Simulation : 420 / 1024 [100.00%] @ "8622735000"
// RTL Simulation : 421 / 1024 [100.00%] @ "8643265000"
// RTL Simulation : 422 / 1024 [100.00%] @ "8663795000"
// RTL Simulation : 423 / 1024 [100.00%] @ "8684325000"
// RTL Simulation : 424 / 1024 [100.00%] @ "8704855000"
// RTL Simulation : 425 / 1024 [100.00%] @ "8725385000"
// RTL Simulation : 426 / 1024 [100.00%] @ "8745915000"
// RTL Simulation : 427 / 1024 [100.00%] @ "8766445000"
// RTL Simulation : 428 / 1024 [100.00%] @ "8786975000"
// RTL Simulation : 429 / 1024 [100.00%] @ "8807505000"
// RTL Simulation : 430 / 1024 [100.00%] @ "8828035000"
// RTL Simulation : 431 / 1024 [100.00%] @ "8848565000"
// RTL Simulation : 432 / 1024 [100.00%] @ "8869095000"
// RTL Simulation : 433 / 1024 [100.00%] @ "8889625000"
// RTL Simulation : 434 / 1024 [100.00%] @ "8910155000"
// RTL Simulation : 435 / 1024 [100.00%] @ "8930685000"
// RTL Simulation : 436 / 1024 [100.00%] @ "8951215000"
// RTL Simulation : 437 / 1024 [100.00%] @ "8971745000"
// RTL Simulation : 438 / 1024 [100.00%] @ "8992275000"
// RTL Simulation : 439 / 1024 [100.00%] @ "9012805000"
// RTL Simulation : 440 / 1024 [100.00%] @ "9033335000"
// RTL Simulation : 441 / 1024 [100.00%] @ "9053865000"
// RTL Simulation : 442 / 1024 [100.00%] @ "9074395000"
// RTL Simulation : 443 / 1024 [100.00%] @ "9094925000"
// RTL Simulation : 444 / 1024 [100.00%] @ "9115455000"
// RTL Simulation : 445 / 1024 [100.00%] @ "9135985000"
// RTL Simulation : 446 / 1024 [100.00%] @ "9156515000"
// RTL Simulation : 447 / 1024 [100.00%] @ "9177045000"
// RTL Simulation : 448 / 1024 [100.00%] @ "9197575000"
// RTL Simulation : 449 / 1024 [100.00%] @ "9218105000"
// RTL Simulation : 450 / 1024 [100.00%] @ "9238635000"
// RTL Simulation : 451 / 1024 [100.00%] @ "9259165000"
// RTL Simulation : 452 / 1024 [100.00%] @ "9279695000"
// RTL Simulation : 453 / 1024 [100.00%] @ "9300225000"
// RTL Simulation : 454 / 1024 [100.00%] @ "9320755000"
// RTL Simulation : 455 / 1024 [100.00%] @ "9341285000"
// RTL Simulation : 456 / 1024 [100.00%] @ "9361815000"
// RTL Simulation : 457 / 1024 [100.00%] @ "9382345000"
// RTL Simulation : 458 / 1024 [100.00%] @ "9402875000"
// RTL Simulation : 459 / 1024 [100.00%] @ "9423405000"
// RTL Simulation : 460 / 1024 [100.00%] @ "9443935000"
// RTL Simulation : 461 / 1024 [100.00%] @ "9464465000"
// RTL Simulation : 462 / 1024 [100.00%] @ "9484995000"
// RTL Simulation : 463 / 1024 [100.00%] @ "9505525000"
// RTL Simulation : 464 / 1024 [100.00%] @ "9526055000"
// RTL Simulation : 465 / 1024 [100.00%] @ "9546585000"
// RTL Simulation : 466 / 1024 [100.00%] @ "9567115000"
// RTL Simulation : 467 / 1024 [100.00%] @ "9587645000"
// RTL Simulation : 468 / 1024 [100.00%] @ "9608175000"
// RTL Simulation : 469 / 1024 [100.00%] @ "9628705000"
// RTL Simulation : 470 / 1024 [100.00%] @ "9649235000"
// RTL Simulation : 471 / 1024 [100.00%] @ "9669765000"
// RTL Simulation : 472 / 1024 [100.00%] @ "9690295000"
// RTL Simulation : 473 / 1024 [100.00%] @ "9710825000"
// RTL Simulation : 474 / 1024 [100.00%] @ "9731355000"
// RTL Simulation : 475 / 1024 [100.00%] @ "9751885000"
// RTL Simulation : 476 / 1024 [100.00%] @ "9772415000"
// RTL Simulation : 477 / 1024 [100.00%] @ "9792945000"
// RTL Simulation : 478 / 1024 [100.00%] @ "9813475000"
// RTL Simulation : 479 / 1024 [100.00%] @ "9834005000"
// RTL Simulation : 480 / 1024 [100.00%] @ "9854535000"
// RTL Simulation : 481 / 1024 [100.00%] @ "9875065000"
// RTL Simulation : 482 / 1024 [100.00%] @ "9895595000"
// RTL Simulation : 483 / 1024 [100.00%] @ "9916125000"
// RTL Simulation : 484 / 1024 [100.00%] @ "9936655000"
// RTL Simulation : 485 / 1024 [100.00%] @ "9957185000"
// RTL Simulation : 486 / 1024 [100.00%] @ "9977715000"
// RTL Simulation : 487 / 1024 [100.00%] @ "9998245000"
// RTL Simulation : 488 / 1024 [100.00%] @ "10018775000"
// RTL Simulation : 489 / 1024 [100.00%] @ "10039305000"
// RTL Simulation : 490 / 1024 [100.00%] @ "10059835000"
// RTL Simulation : 491 / 1024 [100.00%] @ "10080365000"
// RTL Simulation : 492 / 1024 [100.00%] @ "10100895000"
// RTL Simulation : 493 / 1024 [100.00%] @ "10121425000"
// RTL Simulation : 494 / 1024 [100.00%] @ "10141955000"
// RTL Simulation : 495 / 1024 [100.00%] @ "10162485000"
// RTL Simulation : 496 / 1024 [100.00%] @ "10183015000"
// RTL Simulation : 497 / 1024 [100.00%] @ "10203545000"
// RTL Simulation : 498 / 1024 [100.00%] @ "10224075000"
// RTL Simulation : 499 / 1024 [100.00%] @ "10244605000"
// RTL Simulation : 500 / 1024 [100.00%] @ "10265135000"
// RTL Simulation : 501 / 1024 [100.00%] @ "10285665000"
// RTL Simulation : 502 / 1024 [100.00%] @ "10306195000"
// RTL Simulation : 503 / 1024 [100.00%] @ "10326725000"
// RTL Simulation : 504 / 1024 [100.00%] @ "10347255000"
// RTL Simulation : 505 / 1024 [100.00%] @ "10367785000"
// RTL Simulation : 506 / 1024 [100.00%] @ "10388315000"
// RTL Simulation : 507 / 1024 [100.00%] @ "10408845000"
// RTL Simulation : 508 / 1024 [100.00%] @ "10429375000"
// RTL Simulation : 509 / 1024 [100.00%] @ "10449905000"
// RTL Simulation : 510 / 1024 [100.00%] @ "10470435000"
// RTL Simulation : 511 / 1024 [100.00%] @ "10490965000"
// RTL Simulation : 512 / 1024 [100.00%] @ "10511495000"
// RTL Simulation : 513 / 1024 [100.00%] @ "10532025000"
// RTL Simulation : 514 / 1024 [100.00%] @ "10552555000"
// RTL Simulation : 515 / 1024 [100.00%] @ "10573085000"
// RTL Simulation : 516 / 1024 [100.00%] @ "10593615000"
// RTL Simulation : 517 / 1024 [100.00%] @ "10614145000"
// RTL Simulation : 518 / 1024 [100.00%] @ "10634675000"
// RTL Simulation : 519 / 1024 [100.00%] @ "10655205000"
// RTL Simulation : 520 / 1024 [100.00%] @ "10675735000"
// RTL Simulation : 521 / 1024 [100.00%] @ "10696265000"
// RTL Simulation : 522 / 1024 [100.00%] @ "10716795000"
// RTL Simulation : 523 / 1024 [100.00%] @ "10737325000"
// RTL Simulation : 524 / 1024 [100.00%] @ "10757855000"
// RTL Simulation : 525 / 1024 [100.00%] @ "10778385000"
// RTL Simulation : 526 / 1024 [100.00%] @ "10798915000"
// RTL Simulation : 527 / 1024 [100.00%] @ "10819445000"
// RTL Simulation : 528 / 1024 [100.00%] @ "10839975000"
// RTL Simulation : 529 / 1024 [100.00%] @ "10860505000"
// RTL Simulation : 530 / 1024 [100.00%] @ "10881035000"
// RTL Simulation : 531 / 1024 [100.00%] @ "10901565000"
// RTL Simulation : 532 / 1024 [100.00%] @ "10922095000"
// RTL Simulation : 533 / 1024 [100.00%] @ "10942625000"
// RTL Simulation : 534 / 1024 [100.00%] @ "10963155000"
// RTL Simulation : 535 / 1024 [100.00%] @ "10983685000"
// RTL Simulation : 536 / 1024 [100.00%] @ "11004215000"
// RTL Simulation : 537 / 1024 [100.00%] @ "11024745000"
// RTL Simulation : 538 / 1024 [100.00%] @ "11045275000"
// RTL Simulation : 539 / 1024 [100.00%] @ "11065805000"
// RTL Simulation : 540 / 1024 [100.00%] @ "11086335000"
// RTL Simulation : 541 / 1024 [100.00%] @ "11106865000"
// RTL Simulation : 542 / 1024 [100.00%] @ "11127395000"
// RTL Simulation : 543 / 1024 [100.00%] @ "11147925000"
// RTL Simulation : 544 / 1024 [100.00%] @ "11168455000"
// RTL Simulation : 545 / 1024 [100.00%] @ "11188985000"
// RTL Simulation : 546 / 1024 [100.00%] @ "11209515000"
// RTL Simulation : 547 / 1024 [100.00%] @ "11230045000"
// RTL Simulation : 548 / 1024 [100.00%] @ "11250575000"
// RTL Simulation : 549 / 1024 [100.00%] @ "11271105000"
// RTL Simulation : 550 / 1024 [100.00%] @ "11291635000"
// RTL Simulation : 551 / 1024 [100.00%] @ "11312165000"
// RTL Simulation : 552 / 1024 [100.00%] @ "11332695000"
// RTL Simulation : 553 / 1024 [100.00%] @ "11353225000"
// RTL Simulation : 554 / 1024 [100.00%] @ "11373755000"
// RTL Simulation : 555 / 1024 [100.00%] @ "11394285000"
// RTL Simulation : 556 / 1024 [100.00%] @ "11414815000"
// RTL Simulation : 557 / 1024 [100.00%] @ "11435345000"
// RTL Simulation : 558 / 1024 [100.00%] @ "11455875000"
// RTL Simulation : 559 / 1024 [100.00%] @ "11476405000"
// RTL Simulation : 560 / 1024 [100.00%] @ "11496935000"
// RTL Simulation : 561 / 1024 [100.00%] @ "11517465000"
// RTL Simulation : 562 / 1024 [100.00%] @ "11537995000"
// RTL Simulation : 563 / 1024 [100.00%] @ "11558525000"
// RTL Simulation : 564 / 1024 [100.00%] @ "11579055000"
// RTL Simulation : 565 / 1024 [100.00%] @ "11599585000"
// RTL Simulation : 566 / 1024 [100.00%] @ "11620115000"
// RTL Simulation : 567 / 1024 [100.00%] @ "11640645000"
// RTL Simulation : 568 / 1024 [100.00%] @ "11661175000"
// RTL Simulation : 569 / 1024 [100.00%] @ "11681705000"
// RTL Simulation : 570 / 1024 [100.00%] @ "11702235000"
// RTL Simulation : 571 / 1024 [100.00%] @ "11722765000"
// RTL Simulation : 572 / 1024 [100.00%] @ "11743295000"
// RTL Simulation : 573 / 1024 [100.00%] @ "11763825000"
// RTL Simulation : 574 / 1024 [100.00%] @ "11784355000"
// RTL Simulation : 575 / 1024 [100.00%] @ "11804885000"
// RTL Simulation : 576 / 1024 [100.00%] @ "11825415000"
// RTL Simulation : 577 / 1024 [100.00%] @ "11845945000"
// RTL Simulation : 578 / 1024 [100.00%] @ "11866475000"
// RTL Simulation : 579 / 1024 [100.00%] @ "11887005000"
// RTL Simulation : 580 / 1024 [100.00%] @ "11907535000"
// RTL Simulation : 581 / 1024 [100.00%] @ "11928065000"
// RTL Simulation : 582 / 1024 [100.00%] @ "11948595000"
// RTL Simulation : 583 / 1024 [100.00%] @ "11969125000"
// RTL Simulation : 584 / 1024 [100.00%] @ "11989655000"
// RTL Simulation : 585 / 1024 [100.00%] @ "12010185000"
// RTL Simulation : 586 / 1024 [100.00%] @ "12030715000"
// RTL Simulation : 587 / 1024 [100.00%] @ "12051245000"
// RTL Simulation : 588 / 1024 [100.00%] @ "12071775000"
// RTL Simulation : 589 / 1024 [100.00%] @ "12092305000"
// RTL Simulation : 590 / 1024 [100.00%] @ "12112835000"
// RTL Simulation : 591 / 1024 [100.00%] @ "12133365000"
// RTL Simulation : 592 / 1024 [100.00%] @ "12153895000"
// RTL Simulation : 593 / 1024 [100.00%] @ "12174425000"
// RTL Simulation : 594 / 1024 [100.00%] @ "12194955000"
// RTL Simulation : 595 / 1024 [100.00%] @ "12215485000"
// RTL Simulation : 596 / 1024 [100.00%] @ "12236015000"
// RTL Simulation : 597 / 1024 [100.00%] @ "12256545000"
// RTL Simulation : 598 / 1024 [100.00%] @ "12277075000"
// RTL Simulation : 599 / 1024 [100.00%] @ "12297605000"
// RTL Simulation : 600 / 1024 [100.00%] @ "12318135000"
// RTL Simulation : 601 / 1024 [100.00%] @ "12338665000"
// RTL Simulation : 602 / 1024 [100.00%] @ "12359195000"
// RTL Simulation : 603 / 1024 [100.00%] @ "12379725000"
// RTL Simulation : 604 / 1024 [100.00%] @ "12400255000"
// RTL Simulation : 605 / 1024 [100.00%] @ "12420785000"
// RTL Simulation : 606 / 1024 [100.00%] @ "12441315000"
// RTL Simulation : 607 / 1024 [100.00%] @ "12461845000"
// RTL Simulation : 608 / 1024 [100.00%] @ "12482375000"
// RTL Simulation : 609 / 1024 [100.00%] @ "12502905000"
// RTL Simulation : 610 / 1024 [100.00%] @ "12523435000"
// RTL Simulation : 611 / 1024 [100.00%] @ "12543965000"
// RTL Simulation : 612 / 1024 [100.00%] @ "12564495000"
// RTL Simulation : 613 / 1024 [100.00%] @ "12585025000"
// RTL Simulation : 614 / 1024 [100.00%] @ "12605555000"
// RTL Simulation : 615 / 1024 [100.00%] @ "12626085000"
// RTL Simulation : 616 / 1024 [100.00%] @ "12646615000"
// RTL Simulation : 617 / 1024 [100.00%] @ "12667145000"
// RTL Simulation : 618 / 1024 [100.00%] @ "12687675000"
// RTL Simulation : 619 / 1024 [100.00%] @ "12708205000"
// RTL Simulation : 620 / 1024 [100.00%] @ "12728735000"
// RTL Simulation : 621 / 1024 [100.00%] @ "12749265000"
// RTL Simulation : 622 / 1024 [100.00%] @ "12769795000"
// RTL Simulation : 623 / 1024 [100.00%] @ "12790325000"
// RTL Simulation : 624 / 1024 [100.00%] @ "12810855000"
// RTL Simulation : 625 / 1024 [100.00%] @ "12831385000"
// RTL Simulation : 626 / 1024 [100.00%] @ "12851915000"
// RTL Simulation : 627 / 1024 [100.00%] @ "12872445000"
// RTL Simulation : 628 / 1024 [100.00%] @ "12892975000"
// RTL Simulation : 629 / 1024 [100.00%] @ "12913505000"
// RTL Simulation : 630 / 1024 [100.00%] @ "12934035000"
// RTL Simulation : 631 / 1024 [100.00%] @ "12954565000"
// RTL Simulation : 632 / 1024 [100.00%] @ "12975095000"
// RTL Simulation : 633 / 1024 [100.00%] @ "12995625000"
// RTL Simulation : 634 / 1024 [100.00%] @ "13016155000"
// RTL Simulation : 635 / 1024 [100.00%] @ "13036685000"
// RTL Simulation : 636 / 1024 [100.00%] @ "13057215000"
// RTL Simulation : 637 / 1024 [100.00%] @ "13077745000"
// RTL Simulation : 638 / 1024 [100.00%] @ "13098275000"
// RTL Simulation : 639 / 1024 [100.00%] @ "13118805000"
// RTL Simulation : 640 / 1024 [100.00%] @ "13139335000"
// RTL Simulation : 641 / 1024 [100.00%] @ "13159865000"
// RTL Simulation : 642 / 1024 [100.00%] @ "13180395000"
// RTL Simulation : 643 / 1024 [100.00%] @ "13200925000"
// RTL Simulation : 644 / 1024 [100.00%] @ "13221455000"
// RTL Simulation : 645 / 1024 [100.00%] @ "13241985000"
// RTL Simulation : 646 / 1024 [100.00%] @ "13262515000"
// RTL Simulation : 647 / 1024 [100.00%] @ "13283045000"
// RTL Simulation : 648 / 1024 [100.00%] @ "13303575000"
// RTL Simulation : 649 / 1024 [100.00%] @ "13324105000"
// RTL Simulation : 650 / 1024 [100.00%] @ "13344635000"
// RTL Simulation : 651 / 1024 [100.00%] @ "13365165000"
// RTL Simulation : 652 / 1024 [100.00%] @ "13385695000"
// RTL Simulation : 653 / 1024 [100.00%] @ "13406225000"
// RTL Simulation : 654 / 1024 [100.00%] @ "13426755000"
// RTL Simulation : 655 / 1024 [100.00%] @ "13447285000"
// RTL Simulation : 656 / 1024 [100.00%] @ "13467815000"
// RTL Simulation : 657 / 1024 [100.00%] @ "13488345000"
// RTL Simulation : 658 / 1024 [100.00%] @ "13508875000"
// RTL Simulation : 659 / 1024 [100.00%] @ "13529405000"
// RTL Simulation : 660 / 1024 [100.00%] @ "13549935000"
// RTL Simulation : 661 / 1024 [100.00%] @ "13570465000"
// RTL Simulation : 662 / 1024 [100.00%] @ "13590995000"
// RTL Simulation : 663 / 1024 [100.00%] @ "13611525000"
// RTL Simulation : 664 / 1024 [100.00%] @ "13632055000"
// RTL Simulation : 665 / 1024 [100.00%] @ "13652585000"
// RTL Simulation : 666 / 1024 [100.00%] @ "13673115000"
// RTL Simulation : 667 / 1024 [100.00%] @ "13693645000"
// RTL Simulation : 668 / 1024 [100.00%] @ "13714175000"
// RTL Simulation : 669 / 1024 [100.00%] @ "13734705000"
// RTL Simulation : 670 / 1024 [100.00%] @ "13755235000"
// RTL Simulation : 671 / 1024 [100.00%] @ "13775765000"
// RTL Simulation : 672 / 1024 [100.00%] @ "13796295000"
// RTL Simulation : 673 / 1024 [100.00%] @ "13816825000"
// RTL Simulation : 674 / 1024 [100.00%] @ "13837355000"
// RTL Simulation : 675 / 1024 [100.00%] @ "13857885000"
// RTL Simulation : 676 / 1024 [100.00%] @ "13878415000"
// RTL Simulation : 677 / 1024 [100.00%] @ "13898945000"
// RTL Simulation : 678 / 1024 [100.00%] @ "13919475000"
// RTL Simulation : 679 / 1024 [100.00%] @ "13940005000"
// RTL Simulation : 680 / 1024 [100.00%] @ "13960535000"
// RTL Simulation : 681 / 1024 [100.00%] @ "13981065000"
// RTL Simulation : 682 / 1024 [100.00%] @ "14001595000"
// RTL Simulation : 683 / 1024 [100.00%] @ "14022125000"
// RTL Simulation : 684 / 1024 [100.00%] @ "14042655000"
// RTL Simulation : 685 / 1024 [100.00%] @ "14063185000"
// RTL Simulation : 686 / 1024 [100.00%] @ "14083715000"
// RTL Simulation : 687 / 1024 [100.00%] @ "14104245000"
// RTL Simulation : 688 / 1024 [100.00%] @ "14124775000"
// RTL Simulation : 689 / 1024 [100.00%] @ "14145305000"
// RTL Simulation : 690 / 1024 [100.00%] @ "14165835000"
// RTL Simulation : 691 / 1024 [100.00%] @ "14186365000"
// RTL Simulation : 692 / 1024 [100.00%] @ "14206895000"
// RTL Simulation : 693 / 1024 [100.00%] @ "14227425000"
// RTL Simulation : 694 / 1024 [100.00%] @ "14247955000"
// RTL Simulation : 695 / 1024 [100.00%] @ "14268485000"
// RTL Simulation : 696 / 1024 [100.00%] @ "14289015000"
// RTL Simulation : 697 / 1024 [100.00%] @ "14309545000"
// RTL Simulation : 698 / 1024 [100.00%] @ "14330075000"
// RTL Simulation : 699 / 1024 [100.00%] @ "14350605000"
// RTL Simulation : 700 / 1024 [100.00%] @ "14371135000"
// RTL Simulation : 701 / 1024 [100.00%] @ "14391665000"
// RTL Simulation : 702 / 1024 [100.00%] @ "14412195000"
// RTL Simulation : 703 / 1024 [100.00%] @ "14432725000"
// RTL Simulation : 704 / 1024 [100.00%] @ "14453255000"
// RTL Simulation : 705 / 1024 [100.00%] @ "14473785000"
// RTL Simulation : 706 / 1024 [100.00%] @ "14494315000"
// RTL Simulation : 707 / 1024 [100.00%] @ "14514845000"
// RTL Simulation : 708 / 1024 [100.00%] @ "14535375000"
// RTL Simulation : 709 / 1024 [100.00%] @ "14555905000"
// RTL Simulation : 710 / 1024 [100.00%] @ "14576435000"
// RTL Simulation : 711 / 1024 [100.00%] @ "14596965000"
// RTL Simulation : 712 / 1024 [100.00%] @ "14617495000"
// RTL Simulation : 713 / 1024 [100.00%] @ "14638025000"
// RTL Simulation : 714 / 1024 [100.00%] @ "14658555000"
// RTL Simulation : 715 / 1024 [100.00%] @ "14679085000"
// RTL Simulation : 716 / 1024 [100.00%] @ "14699615000"
// RTL Simulation : 717 / 1024 [100.00%] @ "14720145000"
// RTL Simulation : 718 / 1024 [100.00%] @ "14740675000"
// RTL Simulation : 719 / 1024 [100.00%] @ "14761205000"
// RTL Simulation : 720 / 1024 [100.00%] @ "14781735000"
// RTL Simulation : 721 / 1024 [100.00%] @ "14802265000"
// RTL Simulation : 722 / 1024 [100.00%] @ "14822795000"
// RTL Simulation : 723 / 1024 [100.00%] @ "14843325000"
// RTL Simulation : 724 / 1024 [100.00%] @ "14863855000"
// RTL Simulation : 725 / 1024 [100.00%] @ "14884385000"
// RTL Simulation : 726 / 1024 [100.00%] @ "14904915000"
// RTL Simulation : 727 / 1024 [100.00%] @ "14925445000"
// RTL Simulation : 728 / 1024 [100.00%] @ "14945975000"
// RTL Simulation : 729 / 1024 [100.00%] @ "14966505000"
// RTL Simulation : 730 / 1024 [100.00%] @ "14987035000"
// RTL Simulation : 731 / 1024 [100.00%] @ "15007565000"
// RTL Simulation : 732 / 1024 [100.00%] @ "15028095000"
// RTL Simulation : 733 / 1024 [100.00%] @ "15048625000"
// RTL Simulation : 734 / 1024 [100.00%] @ "15069155000"
// RTL Simulation : 735 / 1024 [100.00%] @ "15089685000"
// RTL Simulation : 736 / 1024 [100.00%] @ "15110215000"
// RTL Simulation : 737 / 1024 [100.00%] @ "15130745000"
// RTL Simulation : 738 / 1024 [100.00%] @ "15151275000"
// RTL Simulation : 739 / 1024 [100.00%] @ "15171805000"
// RTL Simulation : 740 / 1024 [100.00%] @ "15192335000"
// RTL Simulation : 741 / 1024 [100.00%] @ "15212865000"
// RTL Simulation : 742 / 1024 [100.00%] @ "15233395000"
// RTL Simulation : 743 / 1024 [100.00%] @ "15253925000"
// RTL Simulation : 744 / 1024 [100.00%] @ "15274455000"
// RTL Simulation : 745 / 1024 [100.00%] @ "15294985000"
// RTL Simulation : 746 / 1024 [100.00%] @ "15315515000"
// RTL Simulation : 747 / 1024 [100.00%] @ "15336045000"
// RTL Simulation : 748 / 1024 [100.00%] @ "15356575000"
// RTL Simulation : 749 / 1024 [100.00%] @ "15377105000"
// RTL Simulation : 750 / 1024 [100.00%] @ "15397635000"
// RTL Simulation : 751 / 1024 [100.00%] @ "15418165000"
// RTL Simulation : 752 / 1024 [100.00%] @ "15438695000"
// RTL Simulation : 753 / 1024 [100.00%] @ "15459225000"
// RTL Simulation : 754 / 1024 [100.00%] @ "15479755000"
// RTL Simulation : 755 / 1024 [100.00%] @ "15500285000"
// RTL Simulation : 756 / 1024 [100.00%] @ "15520815000"
// RTL Simulation : 757 / 1024 [100.00%] @ "15541345000"
// RTL Simulation : 758 / 1024 [100.00%] @ "15561875000"
// RTL Simulation : 759 / 1024 [100.00%] @ "15582405000"
// RTL Simulation : 760 / 1024 [100.00%] @ "15602935000"
// RTL Simulation : 761 / 1024 [100.00%] @ "15623465000"
// RTL Simulation : 762 / 1024 [100.00%] @ "15643995000"
// RTL Simulation : 763 / 1024 [100.00%] @ "15664525000"
// RTL Simulation : 764 / 1024 [100.00%] @ "15685055000"
// RTL Simulation : 765 / 1024 [100.00%] @ "15705585000"
// RTL Simulation : 766 / 1024 [100.00%] @ "15726115000"
// RTL Simulation : 767 / 1024 [100.00%] @ "15746645000"
// RTL Simulation : 768 / 1024 [100.00%] @ "15767175000"
// RTL Simulation : 769 / 1024 [100.00%] @ "15787705000"
// RTL Simulation : 770 / 1024 [100.00%] @ "15808235000"
// RTL Simulation : 771 / 1024 [100.00%] @ "15828765000"
// RTL Simulation : 772 / 1024 [100.00%] @ "15849295000"
// RTL Simulation : 773 / 1024 [100.00%] @ "15869825000"
// RTL Simulation : 774 / 1024 [100.00%] @ "15890355000"
// RTL Simulation : 775 / 1024 [100.00%] @ "15910885000"
// RTL Simulation : 776 / 1024 [100.00%] @ "15931415000"
// RTL Simulation : 777 / 1024 [100.00%] @ "15951945000"
// RTL Simulation : 778 / 1024 [100.00%] @ "15972475000"
// RTL Simulation : 779 / 1024 [100.00%] @ "15993005000"
// RTL Simulation : 780 / 1024 [100.00%] @ "16013535000"
// RTL Simulation : 781 / 1024 [100.00%] @ "16034065000"
// RTL Simulation : 782 / 1024 [100.00%] @ "16054595000"
// RTL Simulation : 783 / 1024 [100.00%] @ "16075125000"
// RTL Simulation : 784 / 1024 [100.00%] @ "16095655000"
// RTL Simulation : 785 / 1024 [100.00%] @ "16116185000"
// RTL Simulation : 786 / 1024 [100.00%] @ "16136715000"
// RTL Simulation : 787 / 1024 [100.00%] @ "16157245000"
// RTL Simulation : 788 / 1024 [100.00%] @ "16177775000"
// RTL Simulation : 789 / 1024 [100.00%] @ "16198305000"
// RTL Simulation : 790 / 1024 [100.00%] @ "16218835000"
// RTL Simulation : 791 / 1024 [100.00%] @ "16239365000"
// RTL Simulation : 792 / 1024 [100.00%] @ "16259895000"
// RTL Simulation : 793 / 1024 [100.00%] @ "16280425000"
// RTL Simulation : 794 / 1024 [100.00%] @ "16300955000"
// RTL Simulation : 795 / 1024 [100.00%] @ "16321485000"
// RTL Simulation : 796 / 1024 [100.00%] @ "16342015000"
// RTL Simulation : 797 / 1024 [100.00%] @ "16362545000"
// RTL Simulation : 798 / 1024 [100.00%] @ "16383075000"
// RTL Simulation : 799 / 1024 [100.00%] @ "16403605000"
// RTL Simulation : 800 / 1024 [100.00%] @ "16424135000"
// RTL Simulation : 801 / 1024 [100.00%] @ "16444665000"
// RTL Simulation : 802 / 1024 [100.00%] @ "16465195000"
// RTL Simulation : 803 / 1024 [100.00%] @ "16485725000"
// RTL Simulation : 804 / 1024 [100.00%] @ "16506255000"
// RTL Simulation : 805 / 1024 [100.00%] @ "16526785000"
// RTL Simulation : 806 / 1024 [100.00%] @ "16547315000"
// RTL Simulation : 807 / 1024 [100.00%] @ "16567845000"
// RTL Simulation : 808 / 1024 [100.00%] @ "16588375000"
// RTL Simulation : 809 / 1024 [100.00%] @ "16608905000"
// RTL Simulation : 810 / 1024 [100.00%] @ "16629435000"
// RTL Simulation : 811 / 1024 [100.00%] @ "16649965000"
// RTL Simulation : 812 / 1024 [100.00%] @ "16670495000"
// RTL Simulation : 813 / 1024 [100.00%] @ "16691025000"
// RTL Simulation : 814 / 1024 [100.00%] @ "16711555000"
// RTL Simulation : 815 / 1024 [100.00%] @ "16732085000"
// RTL Simulation : 816 / 1024 [100.00%] @ "16752615000"
// RTL Simulation : 817 / 1024 [100.00%] @ "16773145000"
// RTL Simulation : 818 / 1024 [100.00%] @ "16793675000"
// RTL Simulation : 819 / 1024 [100.00%] @ "16814205000"
// RTL Simulation : 820 / 1024 [100.00%] @ "16834735000"
// RTL Simulation : 821 / 1024 [100.00%] @ "16855265000"
// RTL Simulation : 822 / 1024 [100.00%] @ "16875795000"
// RTL Simulation : 823 / 1024 [100.00%] @ "16896325000"
// RTL Simulation : 824 / 1024 [100.00%] @ "16916855000"
// RTL Simulation : 825 / 1024 [100.00%] @ "16937385000"
// RTL Simulation : 826 / 1024 [100.00%] @ "16957915000"
// RTL Simulation : 827 / 1024 [100.00%] @ "16978445000"
// RTL Simulation : 828 / 1024 [100.00%] @ "16998975000"
// RTL Simulation : 829 / 1024 [100.00%] @ "17019505000"
// RTL Simulation : 830 / 1024 [100.00%] @ "17040035000"
// RTL Simulation : 831 / 1024 [100.00%] @ "17060565000"
// RTL Simulation : 832 / 1024 [100.00%] @ "17081095000"
// RTL Simulation : 833 / 1024 [100.00%] @ "17101625000"
// RTL Simulation : 834 / 1024 [100.00%] @ "17122155000"
// RTL Simulation : 835 / 1024 [100.00%] @ "17142685000"
// RTL Simulation : 836 / 1024 [100.00%] @ "17163215000"
// RTL Simulation : 837 / 1024 [100.00%] @ "17183745000"
// RTL Simulation : 838 / 1024 [100.00%] @ "17204275000"
// RTL Simulation : 839 / 1024 [100.00%] @ "17224805000"
// RTL Simulation : 840 / 1024 [100.00%] @ "17245335000"
// RTL Simulation : 841 / 1024 [100.00%] @ "17265865000"
// RTL Simulation : 842 / 1024 [100.00%] @ "17286395000"
// RTL Simulation : 843 / 1024 [100.00%] @ "17306925000"
// RTL Simulation : 844 / 1024 [100.00%] @ "17327455000"
// RTL Simulation : 845 / 1024 [100.00%] @ "17347985000"
// RTL Simulation : 846 / 1024 [100.00%] @ "17368515000"
// RTL Simulation : 847 / 1024 [100.00%] @ "17389045000"
// RTL Simulation : 848 / 1024 [100.00%] @ "17409575000"
// RTL Simulation : 849 / 1024 [100.00%] @ "17430105000"
// RTL Simulation : 850 / 1024 [100.00%] @ "17450635000"
// RTL Simulation : 851 / 1024 [100.00%] @ "17471165000"
// RTL Simulation : 852 / 1024 [100.00%] @ "17491695000"
// RTL Simulation : 853 / 1024 [100.00%] @ "17512225000"
// RTL Simulation : 854 / 1024 [100.00%] @ "17532755000"
// RTL Simulation : 855 / 1024 [100.00%] @ "17553285000"
// RTL Simulation : 856 / 1024 [100.00%] @ "17573815000"
// RTL Simulation : 857 / 1024 [100.00%] @ "17594345000"
// RTL Simulation : 858 / 1024 [100.00%] @ "17614875000"
// RTL Simulation : 859 / 1024 [100.00%] @ "17635405000"
// RTL Simulation : 860 / 1024 [100.00%] @ "17655935000"
// RTL Simulation : 861 / 1024 [100.00%] @ "17676465000"
// RTL Simulation : 862 / 1024 [100.00%] @ "17696995000"
// RTL Simulation : 863 / 1024 [100.00%] @ "17717525000"
// RTL Simulation : 864 / 1024 [100.00%] @ "17738055000"
// RTL Simulation : 865 / 1024 [100.00%] @ "17758585000"
// RTL Simulation : 866 / 1024 [100.00%] @ "17779115000"
// RTL Simulation : 867 / 1024 [100.00%] @ "17799645000"
// RTL Simulation : 868 / 1024 [100.00%] @ "17820175000"
// RTL Simulation : 869 / 1024 [100.00%] @ "17840705000"
// RTL Simulation : 870 / 1024 [100.00%] @ "17861235000"
// RTL Simulation : 871 / 1024 [100.00%] @ "17881765000"
// RTL Simulation : 872 / 1024 [100.00%] @ "17902295000"
// RTL Simulation : 873 / 1024 [100.00%] @ "17922825000"
// RTL Simulation : 874 / 1024 [100.00%] @ "17943355000"
// RTL Simulation : 875 / 1024 [100.00%] @ "17963885000"
// RTL Simulation : 876 / 1024 [100.00%] @ "17984415000"
// RTL Simulation : 877 / 1024 [100.00%] @ "18004945000"
// RTL Simulation : 878 / 1024 [100.00%] @ "18025475000"
// RTL Simulation : 879 / 1024 [100.00%] @ "18046005000"
// RTL Simulation : 880 / 1024 [100.00%] @ "18066535000"
// RTL Simulation : 881 / 1024 [100.00%] @ "18087065000"
// RTL Simulation : 882 / 1024 [100.00%] @ "18107595000"
// RTL Simulation : 883 / 1024 [100.00%] @ "18128125000"
// RTL Simulation : 884 / 1024 [100.00%] @ "18148655000"
// RTL Simulation : 885 / 1024 [100.00%] @ "18169185000"
// RTL Simulation : 886 / 1024 [100.00%] @ "18189715000"
// RTL Simulation : 887 / 1024 [100.00%] @ "18210245000"
// RTL Simulation : 888 / 1024 [100.00%] @ "18230775000"
// RTL Simulation : 889 / 1024 [100.00%] @ "18251305000"
// RTL Simulation : 890 / 1024 [100.00%] @ "18271835000"
// RTL Simulation : 891 / 1024 [100.00%] @ "18292365000"
// RTL Simulation : 892 / 1024 [100.00%] @ "18312895000"
// RTL Simulation : 893 / 1024 [100.00%] @ "18333425000"
// RTL Simulation : 894 / 1024 [100.00%] @ "18353955000"
// RTL Simulation : 895 / 1024 [100.00%] @ "18374485000"
// RTL Simulation : 896 / 1024 [100.00%] @ "18395015000"
// RTL Simulation : 897 / 1024 [100.00%] @ "18415545000"
// RTL Simulation : 898 / 1024 [100.00%] @ "18436075000"
// RTL Simulation : 899 / 1024 [100.00%] @ "18456605000"
// RTL Simulation : 900 / 1024 [100.00%] @ "18477135000"
// RTL Simulation : 901 / 1024 [100.00%] @ "18497665000"
// RTL Simulation : 902 / 1024 [100.00%] @ "18518195000"
// RTL Simulation : 903 / 1024 [100.00%] @ "18538725000"
// RTL Simulation : 904 / 1024 [100.00%] @ "18559255000"
// RTL Simulation : 905 / 1024 [100.00%] @ "18579785000"
// RTL Simulation : 906 / 1024 [100.00%] @ "18600315000"
// RTL Simulation : 907 / 1024 [100.00%] @ "18620845000"
// RTL Simulation : 908 / 1024 [100.00%] @ "18641375000"
// RTL Simulation : 909 / 1024 [100.00%] @ "18661905000"
// RTL Simulation : 910 / 1024 [100.00%] @ "18682435000"
// RTL Simulation : 911 / 1024 [100.00%] @ "18702965000"
// RTL Simulation : 912 / 1024 [100.00%] @ "18723495000"
// RTL Simulation : 913 / 1024 [100.00%] @ "18744025000"
// RTL Simulation : 914 / 1024 [100.00%] @ "18764555000"
// RTL Simulation : 915 / 1024 [100.00%] @ "18785085000"
// RTL Simulation : 916 / 1024 [100.00%] @ "18805615000"
// RTL Simulation : 917 / 1024 [100.00%] @ "18826145000"
// RTL Simulation : 918 / 1024 [100.00%] @ "18846675000"
// RTL Simulation : 919 / 1024 [100.00%] @ "18867205000"
// RTL Simulation : 920 / 1024 [100.00%] @ "18887735000"
// RTL Simulation : 921 / 1024 [100.00%] @ "18908265000"
// RTL Simulation : 922 / 1024 [100.00%] @ "18928795000"
// RTL Simulation : 923 / 1024 [100.00%] @ "18949325000"
// RTL Simulation : 924 / 1024 [100.00%] @ "18969855000"
// RTL Simulation : 925 / 1024 [100.00%] @ "18990385000"
// RTL Simulation : 926 / 1024 [100.00%] @ "19010915000"
// RTL Simulation : 927 / 1024 [100.00%] @ "19031445000"
// RTL Simulation : 928 / 1024 [100.00%] @ "19051975000"
// RTL Simulation : 929 / 1024 [100.00%] @ "19072505000"
// RTL Simulation : 930 / 1024 [100.00%] @ "19093035000"
// RTL Simulation : 931 / 1024 [100.00%] @ "19113565000"
// RTL Simulation : 932 / 1024 [100.00%] @ "19134095000"
// RTL Simulation : 933 / 1024 [100.00%] @ "19154625000"
// RTL Simulation : 934 / 1024 [100.00%] @ "19175155000"
// RTL Simulation : 935 / 1024 [100.00%] @ "19195685000"
// RTL Simulation : 936 / 1024 [100.00%] @ "19216215000"
// RTL Simulation : 937 / 1024 [100.00%] @ "19236745000"
// RTL Simulation : 938 / 1024 [100.00%] @ "19257275000"
// RTL Simulation : 939 / 1024 [100.00%] @ "19277805000"
// RTL Simulation : 940 / 1024 [100.00%] @ "19298335000"
// RTL Simulation : 941 / 1024 [100.00%] @ "19318865000"
// RTL Simulation : 942 / 1024 [100.00%] @ "19339395000"
// RTL Simulation : 943 / 1024 [100.00%] @ "19359925000"
// RTL Simulation : 944 / 1024 [100.00%] @ "19380455000"
// RTL Simulation : 945 / 1024 [100.00%] @ "19400985000"
// RTL Simulation : 946 / 1024 [100.00%] @ "19421515000"
// RTL Simulation : 947 / 1024 [100.00%] @ "19442045000"
// RTL Simulation : 948 / 1024 [100.00%] @ "19462575000"
// RTL Simulation : 949 / 1024 [100.00%] @ "19483105000"
// RTL Simulation : 950 / 1024 [100.00%] @ "19503635000"
// RTL Simulation : 951 / 1024 [100.00%] @ "19524165000"
// RTL Simulation : 952 / 1024 [100.00%] @ "19544695000"
// RTL Simulation : 953 / 1024 [100.00%] @ "19565225000"
// RTL Simulation : 954 / 1024 [100.00%] @ "19585755000"
// RTL Simulation : 955 / 1024 [100.00%] @ "19606285000"
// RTL Simulation : 956 / 1024 [100.00%] @ "19626815000"
// RTL Simulation : 957 / 1024 [100.00%] @ "19647345000"
// RTL Simulation : 958 / 1024 [100.00%] @ "19667875000"
// RTL Simulation : 959 / 1024 [100.00%] @ "19688405000"
// RTL Simulation : 960 / 1024 [100.00%] @ "19708935000"
// RTL Simulation : 961 / 1024 [100.00%] @ "19729465000"
// RTL Simulation : 962 / 1024 [100.00%] @ "19749995000"
// RTL Simulation : 963 / 1024 [100.00%] @ "19770525000"
// RTL Simulation : 964 / 1024 [100.00%] @ "19791055000"
// RTL Simulation : 965 / 1024 [100.00%] @ "19811585000"
// RTL Simulation : 966 / 1024 [100.00%] @ "19832115000"
// RTL Simulation : 967 / 1024 [100.00%] @ "19852645000"
// RTL Simulation : 968 / 1024 [100.00%] @ "19873175000"
// RTL Simulation : 969 / 1024 [100.00%] @ "19893705000"
// RTL Simulation : 970 / 1024 [100.00%] @ "19914235000"
// RTL Simulation : 971 / 1024 [100.00%] @ "19934765000"
// RTL Simulation : 972 / 1024 [100.00%] @ "19955295000"
// RTL Simulation : 973 / 1024 [100.00%] @ "19975825000"
// RTL Simulation : 974 / 1024 [100.00%] @ "19996355000"
// RTL Simulation : 975 / 1024 [100.00%] @ "20016885000"
// RTL Simulation : 976 / 1024 [100.00%] @ "20037415000"
// RTL Simulation : 977 / 1024 [100.00%] @ "20057945000"
// RTL Simulation : 978 / 1024 [100.00%] @ "20078475000"
// RTL Simulation : 979 / 1024 [100.00%] @ "20099005000"
// RTL Simulation : 980 / 1024 [100.00%] @ "20119535000"
// RTL Simulation : 981 / 1024 [100.00%] @ "20140065000"
// RTL Simulation : 982 / 1024 [100.00%] @ "20160595000"
// RTL Simulation : 983 / 1024 [100.00%] @ "20181125000"
// RTL Simulation : 984 / 1024 [100.00%] @ "20201655000"
// RTL Simulation : 985 / 1024 [100.00%] @ "20222185000"
// RTL Simulation : 986 / 1024 [100.00%] @ "20242715000"
// RTL Simulation : 987 / 1024 [100.00%] @ "20263245000"
// RTL Simulation : 988 / 1024 [100.00%] @ "20283775000"
// RTL Simulation : 989 / 1024 [100.00%] @ "20304305000"
// RTL Simulation : 990 / 1024 [100.00%] @ "20324835000"
// RTL Simulation : 991 / 1024 [100.00%] @ "20345365000"
// RTL Simulation : 992 / 1024 [100.00%] @ "20365895000"
// RTL Simulation : 993 / 1024 [100.00%] @ "20386425000"
// RTL Simulation : 994 / 1024 [100.00%] @ "20406955000"
// RTL Simulation : 995 / 1024 [100.00%] @ "20427485000"
// RTL Simulation : 996 / 1024 [100.00%] @ "20448015000"
// RTL Simulation : 997 / 1024 [100.00%] @ "20468545000"
// RTL Simulation : 998 / 1024 [100.00%] @ "20489075000"
// RTL Simulation : 999 / 1024 [100.00%] @ "20509605000"
// RTL Simulation : 1000 / 1024 [100.00%] @ "20530135000"
// RTL Simulation : 1001 / 1024 [100.00%] @ "20550665000"
// RTL Simulation : 1002 / 1024 [100.00%] @ "20571195000"
// RTL Simulation : 1003 / 1024 [100.00%] @ "20591725000"
// RTL Simulation : 1004 / 1024 [100.00%] @ "20612255000"
// RTL Simulation : 1005 / 1024 [100.00%] @ "20632785000"
// RTL Simulation : 1006 / 1024 [100.00%] @ "20653315000"
// RTL Simulation : 1007 / 1024 [100.00%] @ "20673845000"
// RTL Simulation : 1008 / 1024 [100.00%] @ "20694375000"
// RTL Simulation : 1009 / 1024 [100.00%] @ "20714905000"
// RTL Simulation : 1010 / 1024 [100.00%] @ "20735435000"
// RTL Simulation : 1011 / 1024 [100.00%] @ "20755965000"
// RTL Simulation : 1012 / 1024 [100.00%] @ "20776495000"
// RTL Simulation : 1013 / 1024 [100.00%] @ "20797025000"
// RTL Simulation : 1014 / 1024 [100.00%] @ "20817555000"
// RTL Simulation : 1015 / 1024 [100.00%] @ "20838085000"
// RTL Simulation : 1016 / 1024 [100.00%] @ "20858615000"
// RTL Simulation : 1017 / 1024 [100.00%] @ "20879145000"
// RTL Simulation : 1018 / 1024 [100.00%] @ "20899675000"
// RTL Simulation : 1019 / 1024 [100.00%] @ "20920205000"
// RTL Simulation : 1020 / 1024 [100.00%] @ "20940735000"
// RTL Simulation : 1021 / 1024 [100.00%] @ "20961265000"
// RTL Simulation : 1022 / 1024 [100.00%] @ "20981795000"
// RTL Simulation : 1023 / 1024 [100.00%] @ "21002325000"
// RTL Simulation : 1024 / 1024 [100.00%] @ "21022855000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 21022895 ns : File "C:/TFG/cam_binaria_optimizada_2048/solution1/sim/verilog/top_function.autotb.v" Line 396
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 221.262 ; gain = 31.941
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 15 17:43:49 2020...
INFO: [COSIM 212-316] Starting C post checking ...
Los hijos del nodo 3 son: 5 6 7 
Los hijos del nodo 9 son: 18 19 
Los hijos del nodo 10 son: 20 21 
Los hijos del nodo 11 son: 22 
Los hijos del nodo 12 son: 23 24 25 
Los hijos del nodo 14 son: 27 28 29 
Los hijos del nodo 19 son: 35 
Los hijos del nodo 20 son: 36 
Los hijos del nodo 22 son: 38 39 
Los hijos del nodo 31 son: 51 
Los hijos del nodo 32 son: Ninguno! 
Los hijos del nodo 39 son: 60 61 
Los hijos del nodo 43 son: 67 68 
Los hijos del nodo 44 son: 69 70 
Los hijos del nodo 51 son: Ninguno! 
Los hijos del nodo 55 son: 87 
Los hijos del nodo 56 son: Ninguno! 
Los hijos del nodo 63 son: Ninguno! 
Los hijos del nodo 64 son: 93 94 
Los hijos del nodo 68 son: Ninguno! 
Los hijos del nodo 70 son: 97 98 
Los hijos del nodo 86 son: 115 
Los hijos del nodo 87 son: Ninguno! 
Los hijos del nodo 88 son: 116 
Los hijos del nodo 90 son: Ninguno! 
Los hijos del nodo 92 son: Ninguno! 
Los hijos del nodo 93 son: Ninguno! 
Los hijos del nodo 100 son: 125 
Los hijos del nodo 105 son: 131 
Los hijos del nodo 112 son: 136 137 
Los hijos del nodo 117 son: 141 
Los hijos del nodo 122 son: 143 
Los hijos del nodo 125 son: 144 
Los hijos del nodo 127 son: 145 
Los hijos del nodo 129 son: 148 149 
Los hijos del nodo 135 son: 155 
Los hijos del nodo 137 son: 158 
Los hijos del nodo 141 son: 161 
Los hijos del nodo 148 son: 171 
Los hijos del nodo 152 son: 176 
Los hijos del nodo 156 son: 179 180 
Los hijos del nodo 169 son: 195 
Los hijos del nodo 170 son: Ninguno! 
Los hijos del nodo 178 son: 200 201 
Los hijos del nodo 184 son: 206 207 
Los hijos del nodo 189 son: 214 
Los hijos del nodo 192 son: Ninguno! 
Los hijos del nodo 193 son: 218 
Los hijos del nodo 197 son: Ninguno! 
Los hijos del nodo 198 son: 222 223 
Los hijos del nodo 201 son: 227 
Los hijos del nodo 202 son: 228 229 
Los hijos del nodo 204 son: Ninguno! 
Los hijos del nodo 218 son: 239 
Los hijos del nodo 219 son: 240 
Los hijos del nodo 221 son: 243 
Los hijos del nodo 222 son: 244 
Los hijos del nodo 227 son: 249 
Los hijos del nodo 229 son: 251 
Los hijos del nodo 241 son: 266 
Los hijos del nodo 254 son: 285 
Los hijos del nodo 256 son: 286 287 
Los hijos del nodo 260 son: Ninguno! 
Los hijos del nodo 261 son: 292 
Los hijos del nodo 267 son: Ninguno! 
Los hijos del nodo 270 son: 298 
Los hijos del nodo 272 son: 301 
Los hijos del nodo 274 son: Ninguno! 
Los hijos del nodo 275 son: 303 304 
Los hijos del nodo 278 son: 306 
Los hijos del nodo 282 son: Ninguno! 
Los hijos del nodo 288 son: 317 318 
Los hijos del nodo 290 son: Ninguno! 
Los hijos del nodo 292 son: Ninguno! 
Los hijos del nodo 306 son: 333 334 
Los hijos del nodo 307 son: 335 
Los hijos del nodo 310 son: 338 339 
Los hijos del nodo 312 son: 341 342 
Los hijos del nodo 321 son: Ninguno! 
Los hijos del nodo 322 son: Ninguno! 
Los hijos del nodo 324 son: Ninguno! 
Los hijos del nodo 327 son: Ninguno! 
Los hijos del nodo 331 son: 356 
Los hijos del nodo 332 son: 357 358 
Los hijos del nodo 336 son: 363 
Los hijos del nodo 338 son: 365 
Los hijos del nodo 341 son: 369 
Los hijos del nodo 344 son: Ninguno! 
Los hijos del nodo 346 son: Ninguno! 
Los hijos del nodo 363 son: 392 
Los hijos del nodo 368 son: 396 
Los hijos del nodo 369 son: Ninguno! 
Los hijos del nodo 372 son: 399 400 
Los hijos del nodo 379 son: Ninguno! 
Los hijos del nodo 385 son: Ninguno! 
Los hijos del nodo 391 son: 417 
Los hijos del nodo 392 son: Ninguno! 
Los hijos del nodo 394 son: 419 420 
Los hijos del nodo 398 son: 425 
Los hijos del nodo 400 son: 427 428 
Los hijos del nodo 404 son: Ninguno! 
Los hijos del nodo 405 son: Ninguno! 
Los hijos del nodo 423 son: Ninguno! 
Los hijos del nodo 424 son: 455 
Los hijos del nodo 426 son: 457 
Los hijos del nodo 428 son: 459 
Los hijos del nodo 430 son: 460 461 
Los hijos del nodo 432 son: 462 463 
Los hijos del nodo 439 son: 469 470 
Los hijos del nodo 440 son: 471 
Los hijos del nodo 445 son: 476 477 
Los hijos del nodo 454 son: Ninguno! 
Los hijos del nodo 455 son: 483 484 
Los hijos del nodo 458 son: Ninguno! 
Los hijos del nodo 489 son: 514 515 
Los hijos del nodo 495 son: 522 523 
Los hijos del nodo 496 son: Ninguno! 
Los hijos del nodo 501 son: Ninguno! 
Los hijos del nodo 503 son: Ninguno! 
Los hijos del nodo 511 son: 530 
Los hijos del nodo 515 son: 531 
Los hijos del nodo 518 son: 535 536 
Los hijos del nodo 519 son: 537 
Los hijos del nodo 521 son: 538 539 
Los hijos del nodo 523 son: 542 543 
Los hijos del nodo 525 son: Ninguno! 
Los hijos del nodo 527 son: Ninguno! 
Los hijos del nodo 531 son: Ninguno! 
Los hijos del nodo 533 son: 546 547 
Los hijos del nodo 549 son: Ninguno! 
Los hijos del nodo 561 son: Ninguno! 
Los hijos del nodo 574 son: 585 586 
Los hijos del nodo 575 son: 587 
Los hijos del nodo 577 son: 588 
Los hijos del nodo 582 son: Ninguno! 
Los hijos del nodo 584 son: 594 595 
Los hijos del nodo 595 son: 607 
Los hijos del nodo 603 son: Ninguno! 
Los hijos del nodo 619 son: 630 631 
Los hijos del nodo 630 son: 644 
Los hijos del nodo 631 son: 645 
Los hijos del nodo 652 son: Ninguno! 
Los hijos del nodo 653 son: 662 663 
Los hijos del nodo 654 son: 664 665 
Los hijos del nodo 655 son: 666 667 
Los hijos del nodo 657 son: 668 669 
Los hijos del nodo 667 son: Ninguno! 
Los hijos del nodo 674 son: 688 689 
Los hijos del nodo 675 son: 690 
Los hijos del nodo 688 son: 702 703 
Los hijos del nodo 696 son: Ninguno! 
Los hijos del nodo 700 son: Ninguno! 
Los hijos del nodo 708 son: Ninguno! 
Los hijos del nodo 709 son: Ninguno! 
Los hijos del nodo 711 son: 726 
Los hijos del nodo 712 son: Ninguno! 
Los hijos del nodo 718 son: 730 
Los hijos del nodo 729 son: 739 740 
Los hijos del nodo 734 son: Ninguno! 
Los hijos del nodo 736 son: Ninguno! 
Los hijos del nodo 739 son: 748 749 
Los hijos del nodo 743 son: 753 
Los hijos del nodo 744 son: 754 
Los hijos del nodo 752 son: Ninguno! 
Los hijos del nodo 753 son: 766 
Los hijos del nodo 754 son: 767 
Los hijos del nodo 763 son: 776 777 
Los hijos del nodo 774 son: 790 
Los hijos del nodo 784 son: Ninguno! 
Los hijos del nodo 790 son: 804 805 
Los hijos del nodo 794 son: Ninguno! 
Los hijos del nodo 797 son: Ninguno! 
Los hijos del nodo 798 son: Ninguno! 
Los hijos del nodo 799 son: 811 812 
Los hijos del nodo 801 son: 814 
Los hijos del nodo 803 son: 816 
Los hijos del nodo 805 son: Ninguno! 
Los hijos del nodo 806 son: 818 819 
Los hijos del nodo 811 son: 822 823 
Los hijos del nodo 813 son: Ninguno! 
Los hijos del nodo 818 son: 828 
Los hijos del nodo 832 son: Ninguno! 
Los hijos del nodo 838 son: 848 849 
Los hijos del nodo 840 son: 850 851 
Los hijos del nodo 846 son: Ninguno! 
Los hijos del nodo 848 son: 859 
Los hijos del nodo 852 son: 862 863 
Los hijos del nodo 854 son: 866 
Los hijos del nodo 857 son: Ninguno! 
Los hijos del nodo 864 son: 875 
Los hijos del nodo 866 son: 876 
Los hijos del nodo 875 son: 886 887 
Los hijos del nodo 876 son: 888 
Los hijos del nodo 885 son: 899 
Los hijos del nodo 887 son: 901 902 
Los hijos del nodo 888 son: 903 
Los hijos del nodo 889 son: 904 
Los hijos del nodo 893 son: 907 908 
Los hijos del nodo 896 son: Ninguno! 
Los hijos del nodo 897 son: 912 913 
Los hijos del nodo 899 son: Ninguno! 
Los hijos del nodo 903 son: Ninguno! 
Los hijos del nodo 912 son: 923 924 
Los hijos del nodo 915 son: 927 928 
Los hijos del nodo 917 son: Ninguno! 
Los hijos del nodo 919 son: Ninguno! 
Los hijos del nodo 922 son: 933 
Los hijos del nodo 923 son: Ninguno! 
Los hijos del nodo 924 son: 934 
Los hijos del nodo 926 son: 936 937 
Los hijos del nodo 931 son: 943 
Los hijos del nodo 935 son: Ninguno! 
Los hijos del nodo 936 son: 947 
Los hijos del nodo 938 son: 950 
Los hijos del nodo 940 son: 953 
Los hijos del nodo 947 son: 959 
Los hijos del nodo 953 son: Ninguno! 
Los hijos del nodo 956 son: 965 966 
Los hijos del nodo 959 son: 969 970 
Los hijos del nodo 960 son: 971 
Los hijos del nodo 963 son: Ninguno! 
Los hijos del nodo 966 son: 975 976 
Los hijos del nodo 979 son: Ninguno! 
Los hijos del nodo 985 son: 996 
Los hijos del nodo 988 son: 1000 
Los hijos del nodo 989 son: Ninguno! 
Los hijos del nodo 1007 son: Ninguno! 
Los hijos del nodo 1009 son: 1026 1027 
Los hijos del nodo 1018 son: Ninguno! 
Los hijos del nodo 1030 son: 1049 
Los hijos del nodo 1037 son: Ninguno! 
Los hijos del nodo 1047 son: 1064 1065 
Los hijos del nodo 1048 son: 1066 1067 
Los hijos del nodo 1049 son: 1068 
Los hijos del nodo 1052 son: Ninguno! 
Los hijos del nodo 1059 son: 1074 1075 
Los hijos del nodo 1060 son: 1076 1077 
Los hijos del nodo 1061 son: 1078 1079 
Los hijos del nodo 1066 son: 1082 
Los hijos del nodo 1067 son: 1083 1084 
Los hijos del nodo 1068 son: 1085 
Los hijos del nodo 1071 son: 1090 
Los hijos del nodo 1072 son: Ninguno! 
Los hijos del nodo 1076 son: Ninguno! 
Los hijos del nodo 1081 son: 1096 
Los hijos del nodo 1092 son: 1102 1103 
Los hijos del nodo 1098 son: 1111 
Los hijos del nodo 1108 son: Ninguno! 
Los hijos del nodo 1110 son: Ninguno! 
Los hijos del nodo 1111 son: 1123 1124 
Los hijos del nodo 1113 son: Ninguno! 
Los hijos del nodo 1115 son: 1129 1130 
Los hijos del nodo 1118 son: Ninguno! 
Los hijos del nodo 1122 son: 1135 
Los hijos del nodo 1123 son: 1136 1137 
Los hijos del nodo 1127 son: 1141 
Los hijos del nodo 1129 son: 1144 1145 
Los hijos del nodo 1130 son: 1146 1147 
Los hijos del nodo 1133 son: 1152 1153 
Los hijos del nodo 1134 son: 1154 
Los hijos del nodo 1136 son: Ninguno! 
Los hijos del nodo 1148 son: 1168 1169 
Los hijos del nodo 1157 son: 1178 
Los hijos del nodo 1161 son: 1182 1183 
Los hijos del nodo 1176 son: 1199 1200 
Los hijos del nodo 1183 son: Ninguno! 
Los hijos del nodo 1186 son: Ninguno! 
Los hijos del nodo 1187 son: 1209 
Los hijos del nodo 1189 son: 1211 1212 
Los hijos del nodo 1190 son: Ninguno! 
Los hijos del nodo 1198 son: 1219 1220 
Los hijos del nodo 1206 son: 1228 1229 
Los hijos del nodo 1212 son: 1236 
Los hijos del nodo 1215 son: 1238 1239 
Los hijos del nodo 1217 son: 1242 
Los hijos del nodo 1229 son: Ninguno! 
Los hijos del nodo 1231 son: 1254 1255 
Los hijos del nodo 1235 son: Ninguno! 
Los hijos del nodo 1237 son: Ninguno! 
Los hijos del nodo 1239 son: Ninguno! 
Los hijos del nodo 1241 son: 1264 1265 
Los hijos del nodo 1244 son: 1267 
Los hijos del nodo 1249 son: 1274 
Los hijos del nodo 1257 son: 1282 
Los hijos del nodo 1258 son: Ninguno! 
Los hijos del nodo 1261 son: Ninguno! 
Los hijos del nodo 1269 son: 1292 
Los hijos del nodo 1280 son: 1304 1305 
Los hijos del nodo 1281 son: 1306 1307 
Los hijos del nodo 1283 son: 1309 1310 
Los hijos del nodo 1284 son: Ninguno! 
Los hijos del nodo 1287 son: 1312 
Los hijos del nodo 1292 son: 1316 1317 
Los hijos del nodo 1295 son: 1320 1321 
Los hijos del nodo 1296 son: 1322 
Los hijos del nodo 1299 son: 1326 
Los hijos del nodo 1302 son: 1327 
Los hijos del nodo 1306 son: 1330 1331 
Los hijos del nodo 1311 son: Ninguno! 
Los hijos del nodo 1316 son: 1339 
Los hijos del nodo 1317 son: 1340 1341 
Los hijos del nodo 1323 son: 1349 1350 
Los hijos del nodo 1326 son: 1355 1356 
Los hijos del nodo 1327 son: 1357 1358 
Los hijos del nodo 1328 son: 1359 
Los hijos del nodo 1330 son: Ninguno! 
Los hijos del nodo 1331 son: Ninguno! 
Los hijos del nodo 1336 son: 1364 
Los hijos del nodo 1338 son: Ninguno! 
Los hijos del nodo 1343 son: Ninguno! 
Los hijos del nodo 1344 son: Ninguno! 
Los hijos del nodo 1348 son: 1374 
Los hijos del nodo 1354 son: Ninguno! 
Los hijos del nodo 1358 son: 1382 1383 
Los hijos del nodo 1361 son: 1385 
Los hijos del nodo 1363 son: Ninguno! 
Los hijos del nodo 1368 son: Ninguno! 
Los hijos del nodo 1369 son: 1390 
Los hijos del nodo 1372 son: 1393 1394 
Los hijos del nodo 1373 son: 1395 1396 
Los hijos del nodo 1375 son: Ninguno! 
Los hijos del nodo 1376 son: Ninguno! 
Los hijos del nodo 1386 son: 1410 
Los hijos del nodo 1389 son: Ninguno! 
Los hijos del nodo 1393 son: 1416 1417 
Los hijos del nodo 1397 son: 1422 
Los hijos del nodo 1399 son: 1425 
Los hijos del nodo 1402 son: 1428 1429 
Los hijos del nodo 1405 son: Ninguno! 
Los hijos del nodo 1408 son: 1435 1436 
Los hijos del nodo 1412 son: Ninguno! 
Los hijos del nodo 1424 son: 1454 1455 
Los hijos del nodo 1428 son: 1461 1462 
Los hijos del nodo 1435 son: 1470 
Los hijos del nodo 1445 son: 1483 
Los hijos del nodo 1447 son: Ninguno! 
Los hijos del nodo 1451 son: 1486 1487 
Los hijos del nodo 1454 son: Ninguno! 
Los hijos del nodo 1460 son: 1496 1497 
Los hijos del nodo 1461 son: 1498 
Los hijos del nodo 1462 son: 1499 1500 
Los hijos del nodo 1473 son: 1512 
Los hijos del nodo 1486 son: Ninguno! 
Los hijos del nodo 1487 son: 1529 
Los hijos del nodo 1490 son: Ninguno! 
Los hijos del nodo 1494 son: Ninguno! 
Los hijos del nodo 1496 son: 1536 
Los hijos del nodo 1499 son: 1539 
Los hijos del nodo 1500 son: Ninguno! 
Los hijos del nodo 1503 son: Ninguno! 
Los hijos del nodo 1506 son: 1544 
Los hijos del nodo 1515 son: 1553 
Los hijos del nodo 1520 son: 1555 
Los hijos del nodo 1527 son: Ninguno! 
Los hijos del nodo 1528 son: 1562 
Los hijos del nodo 1535 son: Ninguno! 
Los hijos del nodo 1536 son: 1571 
Los hijos del nodo 1538 son: 1574 
Los hijos del nodo 1543 son: Ninguno! 
Los hijos del nodo 1544 son: Ninguno! 
Los hijos del nodo 1547 son: 1579 
Los hijos del nodo 1548 son: Ninguno! 
Los hijos del nodo 1552 son: Ninguno! 
Los hijos del nodo 1554 son: 1582 1583 
Los hijos del nodo 1558 son: Ninguno! 
Los hijos del nodo 1563 son: 1589 
Los hijos del nodo 1564 son: Ninguno! 
Los hijos del nodo 1565 son: 1590 1591 
Los hijos del nodo 1569 son: 1596 1597 
Los hijos del nodo 1570 son: Ninguno! 
Los hijos del nodo 1572 son: 1600 
Los hijos del nodo 1574 son: 1603 
Los hijos del nodo 1575 son: 1604 1605 
Los hijos del nodo 1584 son: 1613 1614 
Los hijos del nodo 1589 son: Ninguno! 
Los hijos del nodo 1596 son: 1624 1625 
Los hijos del nodo 1598 son: 1627 
Los hijos del nodo 1600 son: 1628 
Los hijos del nodo 1606 son: 1634 
Los hijos del nodo 1607 son: Ninguno! 
Los hijos del nodo 1608 son: 1635 
Los hijos del nodo 1613 son: 1640 1641 
Los hijos del nodo 1616 son: 1642 
Los hijos del nodo 1620 son: Ninguno! 
Los hijos del nodo 1626 son: 1653 1654 
Los hijos del nodo 1627 son: Ninguno! 
Los hijos del nodo 1628 son: 1655 1656 
Los hijos del nodo 1630 son: 1657 1658 
Los hijos del nodo 1631 son: 1659 1660 
Los hijos del nodo 1635 son: Ninguno! 
Los hijos del nodo 1637 son: 1664 
Los hijos del nodo 1638 son: 1665 
Los hijos del nodo 1639 son: 1666 
Los hijos del nodo 1642 son: Ninguno! 
Los hijos del nodo 1648 son: 1675 
Los hijos del nodo 1654 son: Ninguno! 
Los hijos del nodo 1657 son: Ninguno! 
Los hijos del nodo 1658 son: 1680 1681 
Los hijos del nodo 1662 son: Ninguno! 
Los hijos del nodo 1663 son: Ninguno! 
Los hijos del nodo 1664 son: 1682 1683 
Los hijos del nodo 1668 son: Ninguno! 
Los hijos del nodo 1670 son: Ninguno! 
Los hijos del nodo 1673 son: 1689 
Los hijos del nodo 1678 son: 1693 
Los hijos del nodo 1679 son: 1694 
Los hijos del nodo 1684 son: 1697 1698 
Los hijos del nodo 1695 son: 1703 1704 
Los hijos del nodo 1697 son: 1705 1706 
Los hijos del nodo 1698 son: 1707 
Los hijos del nodo 1701 son: 1712 1713 
Los hijos del nodo 1703 son: 1715 1716 
Los hijos del nodo 1707 son: 1723 
Los hijos del nodo 1709 son: 1726 1727 
Los hijos del nodo 1714 son: 1731 1732 
Los hijos del nodo 1722 son: Ninguno! 
Los hijos del nodo 1727 son: Ninguno! 
Los hijos del nodo 1732 son: 1748 
Los hijos del nodo 1733 son: 1749 1750 
Los hijos del nodo 1735 son: 1752 1753 
Los hijos del nodo 1746 son: Ninguno! 
Los hijos del nodo 1749 son: 1773 
Los hijos del nodo 1753 son: Ninguno! 
Los hijos del nodo 1761 son: Ninguno! 
Los hijos del nodo 1764 son: 1786 
Los hijos del nodo 1769 son: Ninguno! 
Los hijos del nodo 1770 son: 1795 1796 
Los hijos del nodo 1774 son: Ninguno! 
Los hijos del nodo 1776 son: Ninguno! 
Los hijos del nodo 1777 son: 1799 
Los hijos del nodo 1782 son: 1804 
Los hijos del nodo 1791 son: 1810 1811 
Los hijos del nodo 1795 son: 1815 1816 
Los hijos del nodo 1797 son: 1817 
Los hijos del nodo 1798 son: Ninguno! 
Los hijos del nodo 1799 son: 1818 1819 
Los hijos del nodo 1802 son: Ninguno! 
Los hijos del nodo 1803 son: Ninguno! 
Los hijos del nodo 1805 son: 1823 
Los hijos del nodo 1809 son: 1827 
Los hijos del nodo 1811 son: 1829 
Los hijos del nodo 1812 son: 1830 
Los hijos del nodo 1816 son: 1834 
Los hijos del nodo 1819 son: Ninguno! 
Los hijos del nodo 1826 son: 1842 1843 
Los hijos del nodo 1827 son: 1844 1845 
Los hijos del nodo 1833 son: Ninguno! 
Los hijos del nodo 1836 son: Ninguno! 
Los hijos del nodo 1838 son: 1849 1850 
Los hijos del nodo 1843 son: Ninguno! 
Los hijos del nodo 1844 son: 1856 1857 
Los hijos del nodo 1845 son: Ninguno! 
Los hijos del nodo 1847 son: 1859 1860 
Los hijos del nodo 1848 son: 1861 
Los hijos del nodo 1849 son: Ninguno! 
Los hijos del nodo 1850 son: Ninguno! 
Los hijos del nodo 1852 son: 1863 
Los hijos del nodo 1857 son: Ninguno! 
Los hijos del nodo 1865 son: 1874 1875 
Los hijos del nodo 1869 son: Ninguno! 
Los hijos del nodo 1870 son: Ninguno! 
Los hijos del nodo 1873 son: 1880 1881 
Los hijos del nodo 1878 son: 1887 
Los hijos del nodo 1881 son: 1889 1890 
Los hijos del nodo 1883 son: 1893 
Los hijos del nodo 1890 son: 1901 
Los hijos del nodo 1895 son: Ninguno! 
Los hijos del nodo 1898 son: 1905 1906 
Los hijos del nodo 1903 son: 1911 1912 
Los hijos del nodo 1904 son: Ninguno! 
Los hijos del nodo 1905 son: Ninguno! 
Los hijos del nodo 1915 son: 1922 
Los hijos del nodo 1918 son: 1925 1926 
Los hijos del nodo 1920 son: Ninguno! 
Los hijos del nodo 1933 son: 1936 
Los hijos del nodo 1934 son: Ninguno! 
Los hijos del nodo 1938 son: 1943 
Los hijos del nodo 1940 son: Ninguno! 
Los hijos del nodo 1941 son: 1945 1946 
Los hijos del nodo 1944 son: 1949 
Los hijos del nodo 1946 son: 1952 1953 
Los hijos del nodo 1948 son: 1955 1956 
Los hijos del nodo 1953 son: 1961 1962 
Los hijos del nodo 1958 son: Ninguno! 
Los hijos del nodo 1959 son: Ninguno! 
Los hijos del nodo 1961 son: 1968 
Los hijos del nodo 1962 son: 1969 1970 
Los hijos del nodo 1969 son: 1978 
Los hijos del nodo 1978 son: 1986 
Los hijos del nodo 1982 son: 1989 1990 
Los hijos del nodo 1983 son: 1991 1992 
Los hijos del nodo 1985 son: 1993 
Los hijos del nodo 1991 son: 2000 
Los hijos del nodo 2002 son: 2008 
Los hijos del nodo 2007 son: Ninguno! 
Los hijos del nodo 2011 son: 2016 2017 
Los hijos del nodo 2014 son: Ninguno! 
Los hijos del nodo 2015 son: 2020 
Los hijos del nodo 2017 son: 2022 
Los hijos del nodo 2018 son: 2023 
Los hijos del nodo 2020 son: 2026 
Los hijos del nodo 2021 son: Ninguno! 
Los hijos del nodo 2023 son: 2029 2030 
Los hijos del nodo 2024 son: Ninguno! 
Los hijos del nodo 2025 son: 2031 2032 
Los hijos del nodo 2026 son: Ninguno! 
Los hijos del nodo 2027 son: 2033 2034 
Los hijos del nodo 2028 son: Ninguno! 
Los hijos del nodo 2033 son: 2036 2037 
Los hijos del nodo 2039 son: Ninguno! 
Los hijos del nodo 2043 son: 2046 
Los hijos del nodo 2044 son: 2047 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 360.230 ; gain = 91.695
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:44:51 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\TFG\cam_binaria_optimizada_2048\solution1\impl\verilog>G:/Vivado/2019.1/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_2048/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Wrote  : <C:\TFG\cam_binaria_optimizada_2048\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : <C:\TFG\cam_binaria_optimizada_2048\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:44 . Memory (MB): peak = 579.875 ; gain = 54.055
[Thu Oct 15 17:46:40 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Oct 15 17:46:40 2020] Launched synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 583.234 ; gain = 3.359
[Thu Oct 15 17:46:40 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 354.859 ; gain = 57.375
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_2048/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 831.875 ; gain = 178.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-11064-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-11064-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 896.324 ; gain = 242.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 896.324 ; gain = 242.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 896.324 ; gain = 242.910
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/top_function.xdc]
Parsing XDC File [C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 940.105 ; gain = 12.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 940.105 ; gain = 286.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 940.105 ; gain = 286.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 940.105 ; gain = 286.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 940.105 ; gain = 286.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 940.105 ; gain = 286.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 982.938 ; gain = 329.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 982.938 ; gain = 329.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 992.473 ; gain = 339.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1008.270 ; gain = 354.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1008.270 ; gain = 354.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1008.270 ; gain = 354.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1008.270 ; gain = 354.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1008.270 ; gain = 354.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1008.270 ; gain = 354.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
|2     |  bd_0_i |bd_0   |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1008.270 ; gain = 354.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1008.270 ; gain = 311.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1008.270 ; gain = 354.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1027.980 ; gain = 641.773
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.980 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:50:25 2020...
[Thu Oct 15 17:51:07 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:27 . Memory (MB): peak = 583.234 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/top_function.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 895.797 ; gain = 312.563
Running report: report_utilization -file ./report/top_function_utilization_synth.rpt
Contents of report file './report/top_function_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:52:01 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  116 |     0 |     53200 |  0.22 |
|   LUT as Logic          |  116 |     0 |     53200 |  0.22 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  112 |     0 |    106400 |  0.11 |
|   Register as Flip Flop |  112 |     0 |    106400 |  0.11 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 110   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  1.5 |     0 |       140 |  1.07 |
|   RAMB36/FIFO*    |    1 |     0 |       140 |  0.71 |
|     RAMB36E1 only |    1 |       |           |       |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  110 |        Flop & Latch |
| LUT6     |   57 |                 LUT |
| LUT5     |   34 |                 LUT |
| LUT4     |   18 |                 LUT |
| LUT3     |   10 |                 LUT |
| CARRY4   |    8 |          CarryLogic |
| LUT2     |    4 |                 LUT |
| LUT1     |    2 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
| RAMB36E1 |    1 |        Block Memory |
| RAMB18E1 |    1 |        Block Memory |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1412.613 ; gain = 516.816
Contents of report file './report/top_function_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:52:24 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.255        0.000                      0                  251        0.256        0.000                      0                  251        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.255        0.000                      0                  251        0.256        0.000                      0                  251        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 3.235ns (58.907%)  route 2.257ns (41.093%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/DOADO[0]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[15]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.351    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.884 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[3]
                         net (fo=3, unplaced)         0.936     5.820    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.944 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_213[11]_i_1/O
                         net (fo=12, unplaced)        0.521     6.465    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  4.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.262ns (65.874%)  route 0.136ns (34.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_161_reg[10]/Q
                         net (fo=2, unplaced)         0.136     0.710    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/trunc_ln31_reg_414_reg[10][10]
                         LUT5 (Prop_lut5_I4_O)        0.098     0.808 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/trunc_ln31_reg_414[10]_i_2/O
                         net (fo=2, unplaced)         0.000     0.808    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[10]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.613 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Oct 15 17:53:06 2020] Launched impl_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1414.047 ; gain = 1.434
[Thu Oct 15 17:53:06 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 302.074 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1289.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 1289.762 ; gain = 987.688
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_2048/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1326.512 ; gain = 25.441

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f1dc1266

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1326.512 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f1dc1266

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1446.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1818378f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1446.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d126d9a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1446.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d126d9a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1446.520 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d126d9a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1446.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d126d9a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1446.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1446.520 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ed83e2f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1446.520 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.255 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: ed83e2f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1592.809 ; gain = 0.000
Ending Power Optimization Task | Checksum: ed83e2f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.809 ; gain = 146.289

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ed83e2f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.809 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.809 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: ed83e2f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1592.809 ; gain = 296.711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.809 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1592.809 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.809 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6c48daa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 1592.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e2f99af2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ab6499a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ab6499a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1592.809 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ab6499a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17c1012e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.809 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 14ce9099d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1592.809 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 18c193789

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1592.809 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18c193789

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 222f82de0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29b33f34c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2267e1019

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a9c5e9c6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 232190e2b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13a93bcdf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bd4b22b2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1592.809 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1bd4b22b2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ed21a143

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: ed21a143

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1592.809 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.980. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d489c180

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1592.809 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: d489c180

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d489c180

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d489c180

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1592.809 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.809 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 110562ed5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1592.809 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 110562ed5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1592.809 ; gain = 0.000
Ending Placer Task | Checksum: 6248ef2b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1592.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1592.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.809 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1592.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 1592.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1592.809 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.809 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1592.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 43bda28 ConstDB: 0 ShapeSum: 5e0d1503 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "result_V_V_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "result_V_V_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fatherSearch" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fatherSearch". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 251a84b0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1602.293 ; gain = 9.484
Post Restoration Checksum: NetGraph: 847a756 NumContArr: 1cd2dd5a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 251a84b0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1625.016 ; gain = 32.207

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 251a84b0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1625.016 ; gain = 32.207

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 251a84b0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1625.016 ; gain = 32.207
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 144c50454

Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1625.016 ; gain = 32.207
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.055  | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 192859f81

Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1625.016 ; gain = 32.207

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 210
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 210
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13f13becf

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1625.016 ; gain = 32.207

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.539  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 114f9b7e1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1625.016 ; gain = 32.207
Phase 4 Rip-up And Reroute | Checksum: 114f9b7e1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1625.016 ; gain = 32.207

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 114f9b7e1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1625.016 ; gain = 32.207

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 114f9b7e1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1625.016 ; gain = 32.207
Phase 5 Delay and Skew Optimization | Checksum: 114f9b7e1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1625.016 ; gain = 32.207

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b2a77469

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1625.016 ; gain = 32.207
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.539  | TNS=0.000  | WHS=0.123  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b2a77469

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1625.016 ; gain = 32.207
Phase 6 Post Hold Fix | Checksum: b2a77469

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1625.016 ; gain = 32.207

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0242829 %
  Global Horizontal Routing Utilization  = 0.0288201 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 7923963c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1625.016 ; gain = 32.207

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7923963c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1625.016 ; gain = 32.207

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12ea52fe1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1625.016 ; gain = 32.207

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.539  | TNS=0.000  | WHS=0.123  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12ea52fe1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1625.016 ; gain = 32.207
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1625.016 ; gain = 32.207

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:30 . Memory (MB): peak = 1625.016 ; gain = 32.207
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1625.016 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.970 . Memory (MB): peak = 1626.262 ; gain = 1.246
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/TFG/cam_binaria_optimizada_2048/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:56:59 2020...
[Thu Oct 15 17:57:19 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:04:13 . Memory (MB): peak = 1414.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.489 . Memory (MB): peak = 1592.504 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.499 . Memory (MB): peak = 1592.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/top_function_status_routed.rpt
Contents of report file './report/top_function_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :         311 :
       # of nets not needing routing.......... :          99 :
           # of internally routed nets........ :          65 :
           # of implicitly routed ports....... :          34 :
       # of routable nets..................... :         212 :
           # of fully routed nets............. :         212 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/top_function_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:57:24 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 3.235ns (52.417%)  route 2.937ns (47.583%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/DOADO[2]
                         net (fo=2, routed)           1.833     5.260    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[17]
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.384 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.384    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_20
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.917 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[3]
                         net (fo=3, routed)           0.621     6.538    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/CO[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.662 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_213[11]_i_1/O
                         net (fo=12, routed)          0.483     7.145    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X55Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X55Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X55Y68         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[10]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 3.235ns (52.417%)  route 2.937ns (47.583%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/DOADO[2]
                         net (fo=2, routed)           1.833     5.260    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[17]
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.384 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.384    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_20
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.917 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[3]
                         net (fo=3, routed)           0.621     6.538    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/CO[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.662 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_213[11]_i_1/O
                         net (fo=12, routed)          0.483     7.145    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X55Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X55Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X55Y68         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[2]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 3.235ns (52.417%)  route 2.937ns (47.583%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/DOADO[2]
                         net (fo=2, routed)           1.833     5.260    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[17]
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.384 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.384    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_20
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.917 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[3]
                         net (fo=3, routed)           0.621     6.538    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/CO[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.662 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_213[11]_i_1/O
                         net (fo=12, routed)          0.483     7.145    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X55Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X55Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X55Y68         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[6]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 3.235ns (52.417%)  route 2.937ns (47.583%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/DOADO[2]
                         net (fo=2, routed)           1.833     5.260    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[17]
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.384 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.384    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_20
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.917 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[3]
                         net (fo=3, routed)           0.621     6.538    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/CO[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.662 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_213[11]_i_1/O
                         net (fo=12, routed)          0.483     7.145    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X55Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X55Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X55Y68         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[8]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 3.252ns (52.733%)  route 2.915ns (47.267%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[6]
                         net (fo=2, routed)           1.313     4.740    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[5]
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.864 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.864    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_47
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.414 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.949     6.363    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/or_ln38_reg_438_reg[0][0]
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.487 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[10]_i_1/O
                         net (fo=11, routed)          0.653     7.140    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y67         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 3.252ns (52.733%)  route 2.915ns (47.267%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[6]
                         net (fo=2, routed)           1.313     4.740    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[5]
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.864 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.864    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_47
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.414 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.949     6.363    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/or_ln38_reg_438_reg[0][0]
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.487 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[10]_i_1/O
                         net (fo=11, routed)          0.653     7.140    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y67         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 3.252ns (52.733%)  route 2.915ns (47.267%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[6]
                         net (fo=2, routed)           1.313     4.740    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[5]
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.864 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.864    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_47
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.414 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.949     6.363    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/or_ln38_reg_438_reg[0][0]
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.487 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[10]_i_1/O
                         net (fo=11, routed)          0.653     7.140    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y67         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 3.252ns (52.733%)  route 2.915ns (47.267%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[6]
                         net (fo=2, routed)           1.313     4.740    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[5]
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.864 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.864    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_47
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.414 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.949     6.363    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/or_ln38_reg_438_reg[0][0]
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.487 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[10]_i_1/O
                         net (fo=11, routed)          0.653     7.140    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y67         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 3.252ns (52.733%)  route 2.915ns (47.267%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[6]
                         net (fo=2, routed)           1.313     4.740    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[5]
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.864 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.864    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_47
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.414 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=3, routed)           0.949     6.363    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/or_ln38_reg_438_reg[0][0]
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.487 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_218[10]_i_1/O
                         net (fo=11, routed)          0.653     7.140    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y67         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 3.235ns (53.641%)  route 2.796ns (46.359%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/DOADO[2]
                         net (fo=2, routed)           1.833     5.260    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[17]
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.384 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.384    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_20
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.917 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[3]
                         net (fo=3, routed)           0.621     6.538    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/CO[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.662 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_213[11]_i_1/O
                         net (fo=12, routed)          0.342     7.004    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X55Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X55Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X55Y67         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  3.680    





Running report: report_utilization -file ./report/top_function_utilization_routed.rpt
Contents of report file './report/top_function_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:57:24 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  116 |     0 |     53200 |  0.22 |
|   LUT as Logic          |  116 |     0 |     53200 |  0.22 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  112 |     0 |    106400 |  0.11 |
|   Register as Flip Flop |  112 |     0 |    106400 |  0.11 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 110   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   42 |     0 |     13300 |  0.32 |
|   SLICEL                                   |   32 |     0 |           |       |
|   SLICEM                                   |   10 |     0 |           |       |
| LUT as Logic                               |  116 |     0 |     53200 |  0.22 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  107 |       |           |       |
|   using O5 and O6                          |    9 |       |           |       |
| LUT as Memory                              |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  112 |     0 |    106400 |  0.11 |
|   Register driven from within the Slice    |   57 |       |           |       |
|   Register driven from outside the Slice   |   55 |       |           |       |
|     LUT in front of the register is unused |   16 |       |           |       |
|     LUT in front of the register is used   |   39 |       |           |       |
| Unique Control Sets                        |   10 |       |     13300 |  0.08 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  1.5 |     0 |       140 |  1.07 |
|   RAMB36/FIFO*    |    1 |     0 |       140 |  0.71 |
|     RAMB36E1 only |    1 |       |           |       |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  110 |        Flop & Latch |
| LUT6     |   57 |                 LUT |
| LUT5     |   34 |                 LUT |
| LUT4     |   18 |                 LUT |
| LUT3     |   10 |                 LUT |
| CARRY4   |    8 |          CarryLogic |
| LUT2     |    4 |                 LUT |
| LUT1     |    2 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
| RAMB36E1 |    1 |        Block Memory |
| RAMB18E1 |    1 |        Block Memory |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Contents of report file './report/top_function_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 17:57:24 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.539        0.000                      0                  251        0.124        0.000                      0                  251        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.539        0.000                      0                  251        0.124        0.000                      0                  251        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 3.235ns (52.417%)  route 2.937ns (47.583%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/DOADO[2]
                         net (fo=2, routed)           1.833     5.260    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[17]
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.384 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.384    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_20
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.917 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[3]
                         net (fo=3, routed)           0.621     6.538    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/CO[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.662 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/reg_213[11]_i_1/O
                         net (fo=12, routed)          0.483     7.145    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
    SLICE_X55Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X55Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X55Y68         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[10]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  3.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_reg_401_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln41_reg_382_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X59Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_reg_401_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_reg_401_reg[2]/Q
                         net (fo=3, routed)           0.079     0.631    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_reg_401[2]
    SLICE_X58Y63         LUT5 (Prop_lut5_I0_O)        0.045     0.676 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln41_reg_382[2]_i_1/O
                         net (fo=1, routed)           0.000     0.676    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln41_reg_382[2]_i_1_n_2
    SLICE_X58Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln41_reg_382_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X58Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln41_reg_382_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y63         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln41_reg_382_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y24  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X52Y65  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X52Y65  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=3.539313, worst hold slack (WHS)=0.123820, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (1 bram18) + 2 * (1 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 42 116 112 0 3 0 0 0 0 0
HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_2048/solution1/impl/report/verilog/top_function_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             cam_binaria_optimizada_2048
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Thu Oct 15 17:57:25 +0200 2020

#=== Post-Implementation Resource usage ===
SLICE:           42
LUT:            116
FF:             112
DSP:              0
BRAM:             3
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.745
CP achieved post-implementation:    6.461
Timing met

HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_2048/solution1/impl/report/verilog/top_function_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 17:57:26 2020...
INFO: [HLS 200-10] Creating and opening project 'C:/TFG/cam_binaria_optimizada_4096'.
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.cpp' to the project
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.h' to the project
INFO: [HLS 200-10] Adding design file './Data/data_4096.cpp' to the project
INFO: [HLS 200-10] Adding design file './Results/results_4096.cpp' to the project
INFO: [HLS 200-10] Adding test bench file './HLS_cams/cam_binaria_optimizada/test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/TFG/cam_binaria_optimizada_4096/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp in debug mode
   Compiling ../../../../Results/results_4096.cpp in debug mode
   Compiling ../../../../Data/data_4096.cpp in debug mode
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp in debug mode
   Generating csim.exe
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_4096.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_4096.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Los hijos del nodo 1 son: 2 
Los hijos del nodo 7 son: Ninguno! 
Los hijos del nodo 9 son: 14 15 
Los hijos del nodo 13 son: Ninguno! 
Los hijos del nodo 14 son: Ninguno! 
Los hijos del nodo 18 son: 27 
Los hijos del nodo 26 son: Ninguno! 
Los hijos del nodo 30 son: 41 
Los hijos del nodo 36 son: Ninguno! 
Los hijos del nodo 37 son: 47 
Los hijos del nodo 41 son: 51 
Los hijos del nodo 43 son: 53 
Los hijos del nodo 44 son: 54 
Los hijos del nodo 46 son: 55 56 
Los hijos del nodo 47 son: Ninguno! 
Los hijos del nodo 54 son: Ninguno! 
Los hijos del nodo 57 son: 66 67 
Los hijos del nodo 61 son: 69 70 
Los hijos del nodo 67 son: 80 
Los hijos del nodo 79 son: 92 
Los hijos del nodo 83 son: 98 
Los hijos del nodo 88 son: Ninguno! 
Los hijos del nodo 97 son: 111 
Los hijos del nodo 98 son: Ninguno! 
Los hijos del nodo 99 son: 112 113 
Los hijos del nodo 101 son: 116 117 
Los hijos del nodo 104 son: Ninguno! 
Los hijos del nodo 105 son: 121 
Los hijos del nodo 111 son: Ninguno! 
Los hijos del nodo 112 son: Ninguno! 
Los hijos del nodo 113 son: 131 
Los hijos del nodo 117 son: 134 
Los hijos del nodo 123 son: 140 141 
Los hijos del nodo 126 son: 145 146 
Los hijos del nodo 128 son: Ninguno! 
Los hijos del nodo 136 son: 152 153 
Los hijos del nodo 138 son: 154 155 
Los hijos del nodo 139 son: Ninguno! 
Los hijos del nodo 143 son: 161 162 
Los hijos del nodo 145 son: 165 166 
Los hijos del nodo 147 son: 169 170 
Los hijos del nodo 154 son: 175 176 
Los hijos del nodo 157 son: Ninguno! 
Los hijos del nodo 163 son: Ninguno! 
Los hijos del nodo 165 son: 182 
Los hijos del nodo 167 son: 185 186 
Los hijos del nodo 170 son: Ninguno! 
Los hijos del nodo 172 son: 189 190 
Los hijos del nodo 177 son: 194 
Los hijos del nodo 182 son: 197 198 
Los hijos del nodo 183 son: 199 200 
Los hijos del nodo 184 son: 201 
Los hijos del nodo 186 son: Ninguno! 
Los hijos del nodo 189 son: Ninguno! 
Los hijos del nodo 191 son: Ninguno! 
Los hijos del nodo 193 son: 209 210 
Los hijos del nodo 194 son: Ninguno! 
Los hijos del nodo 196 son: 213 
Los hijos del nodo 200 son: Ninguno! 
Los hijos del nodo 208 son: 220 
Los hijos del nodo 209 son: 221 
Los hijos del nodo 211 son: 223 
Los hijos del nodo 217 son: 228 
Los hijos del nodo 227 son: 239 
Los hijos del nodo 228 son: Ninguno! 
Los hijos del nodo 233 son: 242 243 
Los hijos del nodo 236 son: 247 
Los hijos del nodo 242 son: 252 253 
Los hijos del nodo 243 son: Ninguno! 
Los hijos del nodo 245 son: Ninguno! 
Los hijos del nodo 249 son: 258 
Los hijos del nodo 253 son: 264 265 
Los hijos del nodo 254 son: Ninguno! 
Los hijos del nodo 259 son: 271 
Los hijos del nodo 263 son: Ninguno! 
Los hijos del nodo 265 son: 279 
Los hijos del nodo 266 son: 280 
Los hijos del nodo 270 son: 287 288 
Los hijos del nodo 271 son: 289 290 
Los hijos del nodo 274 son: Ninguno! 
Los hijos del nodo 283 son: 299 
Los hijos del nodo 301 son: 316 317 
Los hijos del nodo 304 son: 320 321 
Los hijos del nodo 308 son: 326 327 
Los hijos del nodo 319 son: 333 334 
Los hijos del nodo 328 son: Ninguno! 
Los hijos del nodo 332 son: 347 
Los hijos del nodo 333 son: 348 349 
Los hijos del nodo 334 son: 350 351 
Los hijos del nodo 342 son: 359 
Los hijos del nodo 343 son: 360 361 
Los hijos del nodo 350 son: 366 
Los hijos del nodo 351 son: Ninguno! 
Los hijos del nodo 356 son: 369 
Los hijos del nodo 362 son: 377 378 
Los hijos del nodo 368 son: 384 
Los hijos del nodo 380 son: 396 
Los hijos del nodo 383 son: Ninguno! 
Los hijos del nodo 387 son: 400 401 
Los hijos del nodo 390 son: 406 407 
Los hijos del nodo 396 son: 415 
Los hijos del nodo 398 son: 418 
Los hijos del nodo 399 son: 419 
Los hijos del nodo 405 son: 427 
Los hijos del nodo 415 son: 435 
Los hijos del nodo 417 son: 436 
Los hijos del nodo 425 son: 446 447 
Los hijos del nodo 428 son: 449 450 
Los hijos del nodo 429 son: 451 452 
Los hijos del nodo 430 son: 453 454 
Los hijos del nodo 440 son: 462 463 
Los hijos del nodo 441 son: 464 
Los hijos del nodo 447 son: Ninguno! 
Los hijos del nodo 448 son: 473 
Los hijos del nodo 450 son: 475 476 
Los hijos del nodo 451 son: 477 478 
Los hijos del nodo 454 son: 482 
Los hijos del nodo 456 son: 483 484 
Los hijos del nodo 458 son: 487 488 
Los hijos del nodo 460 son: Ninguno! 
Los hijos del nodo 463 son: 492 493 
Los hijos del nodo 465 son: 495 496 
Los hijos del nodo 466 son: 497 498 
Los hijos del nodo 467 son: Ninguno! 
Los hijos del nodo 470 son: 500 501 
Los hijos del nodo 475 son: 505 506 
Los hijos del nodo 479 son: 510 511 
Los hijos del nodo 480 son: 512 513 
Los hijos del nodo 483 son: Ninguno! 
Los hijos del nodo 494 son: 522 523 
Los hijos del nodo 499 son: 529 530 
Los hijos del nodo 503 son: Ninguno! 
Los hijos del nodo 505 son: 535 
Los hijos del nodo 507 son: 536 
Los hijos del nodo 516 son: 546 547 
Los hijos del nodo 517 son: Ninguno! 
Los hijos del nodo 522 son: 552 
Los hijos del nodo 527 son: 557 
Los hijos del nodo 530 son: 560 
Los hijos del nodo 531 son: 561 562 
Los hijos del nodo 536 son: Ninguno! 
Los hijos del nodo 542 son: 573 574 
Los hijos del nodo 546 son: 577 
Los hijos del nodo 550 son: 581 582 
Los hijos del nodo 552 son: Ninguno! 
Los hijos del nodo 553 son: 583 584 
Los hijos del nodo 556 son: Ninguno! 
Los hijos del nodo 558 son: 588 
Los hijos del nodo 559 son: 589 590 
Los hijos del nodo 560 son: Ninguno! 
Los hijos del nodo 562 son: 592 593 
Los hijos del nodo 569 son: 601 
Los hijos del nodo 573 son: 608 609 
Los hijos del nodo 579 son: 616 617 
Los hijos del nodo 582 son: Ninguno! 
Los hijos del nodo 587 son: 620 
Los hijos del nodo 590 son: Ninguno! 
Los hijos del nodo 591 son: Ninguno! 
Los hijos del nodo 592 son: 624 
Los hijos del nodo 601 son: 636 
Los hijos del nodo 606 son: 641 642 
Los hijos del nodo 607 son: Ninguno! 
Los hijos del nodo 609 son: 644 
Los hijos del nodo 610 son: 645 646 
Los hijos del nodo 613 son: Ninguno! 
Los hijos del nodo 618 son: Ninguno! 
Los hijos del nodo 620 son: Ninguno! 
Los hijos del nodo 621 son: 648 
Los hijos del nodo 625 son: 653 654 
Los hijos del nodo 626 son: Ninguno! 
Los hijos del nodo 630 son: Ninguno! 
Los hijos del nodo 633 son: 662 663 
Los hijos del nodo 636 son: 667 668 
Los hijos del nodo 646 son: 679 680 
Los hijos del nodo 647 son: 681 
Los hijos del nodo 649 son: Ninguno! 
Los hijos del nodo 651 son: Ninguno! 
Los hijos del nodo 655 son: Ninguno! 
Los hijos del nodo 658 son: 692 
Los hijos del nodo 659 son: Ninguno! 
Los hijos del nodo 667 son: Ninguno! 
Los hijos del nodo 675 son: Ninguno! 
Los hijos del nodo 678 son: 711 712 
Los hijos del nodo 679 son: Ninguno! 
Los hijos del nodo 681 son: Ninguno! 
Los hijos del nodo 684 son: 716 
Los hijos del nodo 689 son: 719 
Los hijos del nodo 690 son: 720 
Los hijos del nodo 691 son: 721 
Los hijos del nodo 693 son: Ninguno! 
Los hijos del nodo 708 son: Ninguno! 
Los hijos del nodo 709 son: 736 737 
Los hijos del nodo 717 son: 743 
Los hijos del nodo 719 son: 745 746 
Los hijos del nodo 721 son: 747 748 
Los hijos del nodo 724 son: 753 754 
Los hijos del nodo 726 son: 757 758 
Los hijos del nodo 728 son: 761 
Los hijos del nodo 731 son: 765 766 
Los hijos del nodo 732 son: 767 768 
Los hijos del nodo 734 son: Ninguno! 
Los hijos del nodo 735 son: Ninguno! 
Los hijos del nodo 737 son: Ninguno! 
Los hijos del nodo 740 son: 775 776 
Los hijos del nodo 742 son: Ninguno! 
Los hijos del nodo 747 son: 783 784 
Los hijos del nodo 763 son: 799 800 
Los hijos del nodo 765 son: Ninguno! 
Los hijos del nodo 767 son: 805 806 
Los hijos del nodo 769 son: 809 810 
Los hijos del nodo 774 son: Ninguno! 
Los hijos del nodo 776 son: Ninguno! 
Los hijos del nodo 787 son: Ninguno! 
Los hijos del nodo 788 son: 826 
Los hijos del nodo 798 son: 835 836 
Los hijos del nodo 816 son: 852 
Los hijos del nodo 822 son: 859 
Los hijos del nodo 823 son: 860 861 
Los hijos del nodo 827 son: Ninguno! 
Los hijos del nodo 828 son: 864 865 
Los hijos del nodo 830 son: 866 867 
Los hijos del nodo 834 son: 871 872 
Los hijos del nodo 846 son: Ninguno! 
Los hijos del nodo 851 son: 884 885 
Los hijos del nodo 855 son: Ninguno! 
Los hijos del nodo 856 son: 887 
Los hijos del nodo 858 son: 889 890 
Los hijos del nodo 865 son: 900 901 
Los hijos del nodo 867 son: 903 904 
Los hijos del nodo 875 son: 913 914 
Los hijos del nodo 876 son: 915 
Los hijos del nodo 877 son: Ninguno! 
Los hijos del nodo 878 son: Ninguno! 
Los hijos del nodo 882 son: Ninguno! 
Los hijos del nodo 883 son: Ninguno! 
Los hijos del nodo 886 son: 919 920 
Los hijos del nodo 892 son: 926 
Los hijos del nodo 895 son: Ninguno! 
Los hijos del nodo 896 son: 927 
Los hijos del nodo 897 son: 928 
Los hijos del nodo 898 son: 929 930 
Los hijos del nodo 902 son: 934 935 
Los hijos del nodo 906 son: 940 941 
Los hijos del nodo 908 son: 943 
Los hijos del nodo 921 son: 957 958 
Los hijos del nodo 923 son: 961 962 
Los hijos del nodo 932 son: 971 972 
Los hijos del nodo 937 son: 975 
Los hijos del nodo 942 son: 982 983 
Los hijos del nodo 953 son: 996 997 
Los hijos del nodo 956 son: Ninguno! 
Los hijos del nodo 965 son: 1005 
Los hijos del nodo 978 son: 1012 
Los hijos del nodo 981 son: 1016 1017 
Los hijos del nodo 982 son: 1018 
Los hijos del nodo 984 son: 1019 
Los hijos del nodo 988 son: Ninguno! 
Los hijos del nodo 996 son: 1027 
Los hijos del nodo 998 son: 1028 
Los hijos del nodo 1003 son: Ninguno! 
Los hijos del nodo 1007 son: Ninguno! 
Los hijos del nodo 1011 son: Ninguno! 
Los hijos del nodo 1012 son: 1036 1037 
Los hijos del nodo 1013 son: 1038 1039 
Los hijos del nodo 1014 son: 1040 
Los hijos del nodo 1019 son: 1046 
Los hijos del nodo 1023 son: 1051 
Los hijos del nodo 1024 son: 1052 
Los hijos del nodo 1027 son: 1054 1055 
Los hijos del nodo 1028 son: 1056 1057 
Los hijos del nodo 1032 son: 1062 1063 
Los hijos del nodo 1034 son: 1064 1065 
Los hijos del nodo 1038 son: Ninguno! 
Los hijos del nodo 1052 son: 1083 1084 
Los hijos del nodo 1055 son: Ninguno! 
Los hijos del nodo 1056 son: Ninguno! 
Los hijos del nodo 1058 son: Ninguno! 
Los hijos del nodo 1062 son: Ninguno! 
Los hijos del nodo 1064 son: Ninguno! 
Los hijos del nodo 1066 son: Ninguno! 
Los hijos del nodo 1070 son: 1096 1097 
Los hijos del nodo 1076 son: 1104 1105 
Los hijos del nodo 1081 son: 1111 
Los hijos del nodo 1085 son: Ninguno! 
Los hijos del nodo 1088 son: Ninguno! 
Los hijos del nodo 1094 son: Ninguno! 
Los hijos del nodo 1098 son: Ninguno! 
Los hijos del nodo 1104 son: 1132 
Los hijos del nodo 1106 son: Ninguno! 
Los hijos del nodo 1108 son: 1134 1135 
Los hijos del nodo 1111 son: 1139 1140 
Los hijos del nodo 1117 son: 1149 1150 
Los hijos del nodo 1121 son: Ninguno! 
Los hijos del nodo 1130 son: 1159 1160 
Los hijos del nodo 1131 son: Ninguno! 
Los hijos del nodo 1134 son: 1164 
Los hijos del nodo 1155 son: Ninguno! 
Los hijos del nodo 1156 son: 1181 
Los hijos del nodo 1160 son: 1187 1188 
Los hijos del nodo 1167 son: Ninguno! 
Los hijos del nodo 1171 son: 1200 
Los hijos del nodo 1176 son: 1204 
Los hijos del nodo 1179 son: Ninguno! 
Los hijos del nodo 1182 son: 1210 
Los hijos del nodo 1184 son: Ninguno! 
Los hijos del nodo 1189 son: Ninguno! 
Los hijos del nodo 1192 son: 1218 1219 
Los hijos del nodo 1198 son: 1224 1225 
Los hijos del nodo 1200 son: 1228 1229 
Los hijos del nodo 1206 son: Ninguno! 
Los hijos del nodo 1208 son: 1242 
Los hijos del nodo 1211 son: 1243 
Los hijos del nodo 1215 son: Ninguno! 
Los hijos del nodo 1216 son: Ninguno! 
Los hijos del nodo 1224 son: Ninguno! 
Los hijos del nodo 1237 son: 1268 1269 
Los hijos del nodo 1241 son: 1274 
Los hijos del nodo 1246 son: 1280 1281 
Los hijos del nodo 1247 son: Ninguno! 
Los hijos del nodo 1256 son: 1293 
Los hijos del nodo 1258 son: 1295 1296 
Los hijos del nodo 1263 son: Ninguno! 
Los hijos del nodo 1277 son: Ninguno! 
Los hijos del nodo 1282 son: Ninguno! 
Los hijos del nodo 1289 son: 1331 
Los hijos del nodo 1292 son: Ninguno! 
Los hijos del nodo 1293 son: 1335 1336 
Los hijos del nodo 1295 son: 1339 1340 
Los hijos del nodo 1299 son: Ninguno! 
Los hijos del nodo 1301 son: 1345 
Los hijos del nodo 1305 son: 1348 1349 
Los hijos del nodo 1308 son: 1350 1351 
Los hijos del nodo 1309 son: 1352 1353 
Los hijos del nodo 1310 son: Ninguno! 
Los hijos del nodo 1311 son: 1354 
Los hijos del nodo 1312 son: 1355 1356 
Los hijos del nodo 1313 son: 1357 1358 
Los hijos del nodo 1317 son: 1362 
Los hijos del nodo 1318 son: 1363 
Los hijos del nodo 1337 son: 1380 1381 
Los hijos del nodo 1341 son: 1388 
Los hijos del nodo 1345 son: Ninguno! 
Los hijos del nodo 1346 son: 1393 
Los hijos del nodo 1348 son: Ninguno! 
Los hijos del nodo 1360 son: 1405 1406 
Los hijos del nodo 1361 son: 1407 1408 
Los hijos del nodo 1364 son: Ninguno! 
Los hijos del nodo 1371 son: 1416 
Los hijos del nodo 1373 son: 1419 1420 
Los hijos del nodo 1375 son: 1421 
Los hijos del nodo 1377 son: 1422 1423 
Los hijos del nodo 1381 son: 1427 
Los hijos del nodo 1382 son: 1428 1429 
Los hijos del nodo 1389 son: Ninguno! 
Los hijos del nodo 1390 son: 1438 
Los hijos del nodo 1391 son: 1439 1440 
Los hijos del nodo 1392 son: Ninguno! 
Los hijos del nodo 1395 son: 1443 
Los hijos del nodo 1397 son: 1444 1445 
Los hijos del nodo 1399 son: 1447 
Los hijos del nodo 1404 son: 1452 1453 
Los hijos del nodo 1407 son: Ninguno! 
Los hijos del nodo 1408 son: Ninguno! 
Los hijos del nodo 1413 son: 1462 
Los hijos del nodo 1414 son: Ninguno! 
Los hijos del nodo 1417 son: 1463 
Los hijos del nodo 1419 son: Ninguno! 
Los hijos del nodo 1420 son: Ninguno! 
Los hijos del nodo 1421 son: 1466 1467 
Los hijos del nodo 1424 son: 1471 1472 
Los hijos del nodo 1426 son: Ninguno! 
Los hijos del nodo 1436 son: Ninguno! 
Los hijos del nodo 1445 son: 1492 1493 
Los hijos del nodo 1446 son: Ninguno! 
Los hijos del nodo 1447 son: Ninguno! 
Los hijos del nodo 1454 son: 1502 1503 
Los hijos del nodo 1466 son: Ninguno! 
Los hijos del nodo 1471 son: 1515 
Los hijos del nodo 1473 son: Ninguno! 
Los hijos del nodo 1477 son: 1520 
Los hijos del nodo 1481 son: 1525 1526 
Los hijos del nodo 1482 son: 1527 
Los hijos del nodo 1483 son: 1528 
Los hijos del nodo 1484 son: Ninguno! 
Los hijos del nodo 1494 son: 1539 1540 
Los hijos del nodo 1500 son: Ninguno! 
Los hijos del nodo 1503 son: Ninguno! 
Los hijos del nodo 1507 son: Ninguno! 
Los hijos del nodo 1512 son: 1554 1555 
Los hijos del nodo 1517 son: 1562 1563 
Los hijos del nodo 1518 son: 1564 
Los hijos del nodo 1522 son: Ninguno! 
Los hijos del nodo 1525 son: 1569 
Los hijos del nodo 1526 son: 1570 
Los hijos del nodo 1527 son: 1571 1572 
Los hijos del nodo 1530 son: 1574 
Los hijos del nodo 1533 son: 1576 1577 
Los hijos del nodo 1539 son: 1580 1581 
Los hijos del nodo 1541 son: 1582 
Los hijos del nodo 1543 son: Ninguno! 
Los hijos del nodo 1545 son: Ninguno! 
Los hijos del nodo 1547 son: Ninguno! 
Los hijos del nodo 1549 son: 1587 1588 
Los hijos del nodo 1551 son: 1590 1591 
Los hijos del nodo 1566 son: 1607 1608 
Los hijos del nodo 1574 son: 1617 
Los hijos del nodo 1576 son: 1618 1619 
Los hijos del nodo 1577 son: Ninguno! 
Los hijos del nodo 1582 son: 1625 1626 
Los hijos del nodo 1602 son: 1649 1650 
Los hijos del nodo 1604 son: Ninguno! 
Los hijos del nodo 1610 son: 1655 1656 
Los hijos del nodo 1611 son: Ninguno! 
Los hijos del nodo 1614 son: Ninguno! 
Los hijos del nodo 1616 son: 1661 
Los hijos del nodo 1620 son: Ninguno! 
Los hijos del nodo 1627 son: 1669 
Los hijos del nodo 1629 son: Ninguno! 
Los hijos del nodo 1637 son: Ninguno! 
Los hijos del nodo 1638 son: Ninguno! 
Los hijos del nodo 1644 son: Ninguno! 
Los hijos del nodo 1651 son: 1687 1688 
Los hijos del nodo 1652 son: Ninguno! 
Los hijos del nodo 1653 son: 1689 1690 
Los hijos del nodo 1657 son: 1693 
Los hijos del nodo 1665 son: Ninguno! 
Los hijos del nodo 1666 son: 1701 
Los hijos del nodo 1668 son: 1702 1703 
Los hijos del nodo 1677 son: 1715 
Los hijos del nodo 1679 son: 1717 
Los hijos del nodo 1684 son: Ninguno! 
Los hijos del nodo 1685 son: 1724 
Los hijos del nodo 1686 son: 1725 
Los hijos del nodo 1687 son: Ninguno! 
Los hijos del nodo 1688 son: Ninguno! 
Los hijos del nodo 1689 son: 1726 1727 
Los hijos del nodo 1693 son: 1730 
Los hijos del nodo 1695 son: Ninguno! 
Los hijos del nodo 1700 son: Ninguno! 
Los hijos del nodo 1703 son: Ninguno! 
Los hijos del nodo 1707 son: Ninguno! 
Los hijos del nodo 1711 son: 1745 
Los hijos del nodo 1715 son: Ninguno! 
Los hijos del nodo 1717 son: Ninguno! 
Los hijos del nodo 1718 son: 1754 1755 
Los hijos del nodo 1728 son: 1762 1763 
Los hijos del nodo 1729 son: 1764 1765 
Los hijos del nodo 1731 son: Ninguno! 
Los hijos del nodo 1733 son: Ninguno! 
Los hijos del nodo 1738 son: Ninguno! 
Los hijos del nodo 1741 son: 1774 1775 
Los hijos del nodo 1743 son: 1777 1778 
Los hijos del nodo 1745 son: 1779 1780 
Los hijos del nodo 1750 son: Ninguno! 
Los hijos del nodo 1756 son: 1792 1793 
Los hijos del nodo 1762 son: 1799 1800 
Los hijos del nodo 1764 son: 1803 
Los hijos del nodo 1768 son: 1807 
Los hijos del nodo 1770 son: 1808 
Los hijos del nodo 1771 son: 1809 
Los hijos del nodo 1776 son: 1815 1816 
Los hijos del nodo 1779 son: Ninguno! 
Los hijos del nodo 1780 son: Ninguno! 
Los hijos del nodo 1784 son: Ninguno! 
Los hijos del nodo 1791 son: Ninguno! 
Los hijos del nodo 1793 son: 1833 
Los hijos del nodo 1801 son: 1838 1839 
Los hijos del nodo 1807 son: 1847 1848 
Los hijos del nodo 1809 son: Ninguno! 
Los hijos del nodo 1810 son: 1849 
Los hijos del nodo 1814 son: Ninguno! 
Los hijos del nodo 1817 son: Ninguno! 
Los hijos del nodo 1819 son: Ninguno! 
Los hijos del nodo 1825 son: 1859 
Los hijos del nodo 1831 son: Ninguno! 
Los hijos del nodo 1839 son: 1871 1872 
Los hijos del nodo 1842 son: 1876 1877 
Los hijos del nodo 1846 son: Ninguno! 
Los hijos del nodo 1849 son: Ninguno! 
Los hijos del nodo 1855 son: 1885 
Los hijos del nodo 1856 son: Ninguno! 
Los hijos del nodo 1857 son: 1886 1887 
Los hijos del nodo 1860 son: 1890 
Los hijos del nodo 1861 son: 1891 1892 
Los hijos del nodo 1865 son: 1896 1897 
Los hijos del nodo 1867 son: 1900 1901 
Los hijos del nodo 1874 son: 1908 1909 
Los hijos del nodo 1875 son: Ninguno! 
Los hijos del nodo 1876 son: 1910 
Los hijos del nodo 1877 son: 1911 1912 
Los hijos del nodo 1883 son: Ninguno! 
Los hijos del nodo 1885 son: 1919 1920 
Los hijos del nodo 1886 son: Ninguno! 
Los hijos del nodo 1893 son: 1928 1929 
Los hijos del nodo 1895 son: 1930 1931 
Los hijos del nodo 1905 son: Ninguno! 
Los hijos del nodo 1909 son: Ninguno! 
Los hijos del nodo 1910 son: 1943 
Los hijos del nodo 1913 son: 1948 1949 
Los hijos del nodo 1915 son: 1952 1953 
Los hijos del nodo 1917 son: 1956 
Los hijos del nodo 1918 son: Ninguno! 
Los hijos del nodo 1920 son: 1958 1959 
Los hijos del nodo 1933 son: Ninguno! 
Los hijos del nodo 1941 son: Ninguno! 
Los hijos del nodo 1943 son: 1979 1980 
Los hijos del nodo 1948 son: Ninguno! 
Los hijos del nodo 1949 son: 1982 
Los hijos del nodo 1951 son: 1983 1984 
Los hijos del nodo 1960 son: Ninguno! 
Los hijos del nodo 1961 son: 1993 
Los hijos del nodo 1964 son: 1996 
Los hijos del nodo 1967 son: Ninguno! 
Los hijos del nodo 1968 son: Ninguno! 
Los hijos del nodo 1981 son: Ninguno! 
Los hijos del nodo 1982 son: 2011 2012 
Los hijos del nodo 1984 son: Ninguno! 
Los hijos del nodo 1990 son: 2017 2018 
Los hijos del nodo 1992 son: 2020 
Los hijos del nodo 1993 son: 2021 2022 
Los hijos del nodo 1996 son: Ninguno! 
Los hijos del nodo 2002 son: 2029 2030 
Los hijos del nodo 2003 son: 2031 
Los hijos del nodo 2008 son: Ninguno! 
Los hijos del nodo 2011 son: Ninguno! 
Los hijos del nodo 2021 son: 2052 2053 
Los hijos del nodo 2022 son: 2054 2055 
Los hijos del nodo 2023 son: 2056 2057 
Los hijos del nodo 2034 son: 2063 
Los hijos del nodo 2035 son: Ninguno! 
Los hijos del nodo 2041 son: Ninguno! 
Los hijos del nodo 2050 son: Ninguno! 
Los hijos del nodo 2053 son: Ninguno! 
Los hijos del nodo 2054 son: Ninguno! 
Los hijos del nodo 2055 son: 2085 2086 
Los hijos del nodo 2057 son: Ninguno! 
Los hijos del nodo 2068 son: 2099 2100 
Los hijos del nodo 2072 son: 2106 2107 
Los hijos del nodo 2074 son: 2110 2111 
Los hijos del nodo 2080 son: 2118 
Los hijos del nodo 2082 son: Ninguno! 
Los hijos del nodo 2083 son: 2119 
Los hijos del nodo 2094 son: Ninguno! 
Los hijos del nodo 2096 son: Ninguno! 
Los hijos del nodo 2097 son: 2131 
Los hijos del nodo 2099 son: Ninguno! 
Los hijos del nodo 2108 son: 2142 2143 
Los hijos del nodo 2117 son: Ninguno! 
Los hijos del nodo 2127 son: Ninguno! 
Los hijos del nodo 2128 son: Ninguno! 
Los hijos del nodo 2129 son: 2160 2161 
Los hijos del nodo 2132 son: Ninguno! 
Los hijos del nodo 2145 son: 2175 
Los hijos del nodo 2159 son: Ninguno! 
Los hijos del nodo 2160 son: 2188 2189 
Los hijos del nodo 2164 son: 2195 2196 
Los hijos del nodo 2165 son: 2197 
Los hijos del nodo 2166 son: 2198 
Los hijos del nodo 2168 son: 2199 2200 
Los hijos del nodo 2170 son: Ninguno! 
Los hijos del nodo 2175 son: 2205 2206 
Los hijos del nodo 2177 son: Ninguno! 
Los hijos del nodo 2178 son: Ninguno! 
Los hijos del nodo 2181 son: 2210 
Los hijos del nodo 2182 son: Ninguno! 
Los hijos del nodo 2188 son: Ninguno! 
Los hijos del nodo 2193 son: 2218 
Los hijos del nodo 2197 son: 2223 2224 
Los hijos del nodo 2205 son: 2230 2231 
Los hijos del nodo 2209 son: Ninguno! 
Los hijos del nodo 2226 son: Ninguno! 
Los hijos del nodo 2240 son: 2265 2266 
Los hijos del nodo 2242 son: 2269 
Los hijos del nodo 2253 son: 2279 
Los hijos del nodo 2262 son: 2288 
Los hijos del nodo 2264 son: 2289 2290 
Los hijos del nodo 2269 son: 2293 2294 
Los hijos del nodo 2277 son: 2301 
Los hijos del nodo 2278 son: 2302 2303 
Los hijos del nodo 2280 son: Ninguno! 
Los hijos del nodo 2281 son: 2305 
Los hijos del nodo 2283 son: 2306 2307 
Los hijos del nodo 2288 son: Ninguno! 
Los hijos del nodo 2290 son: 2311 
Los hijos del nodo 2296 son: 2315 
Los hijos del nodo 2298 son: Ninguno! 
Los hijos del nodo 2299 son: 2316 
Los hijos del nodo 2300 son: Ninguno! 
Los hijos del nodo 2301 son: Ninguno! 
Los hijos del nodo 2302 son: 2317 2318 
Los hijos del nodo 2304 son: 2319 2320 
Los hijos del nodo 2306 son: Ninguno! 
Los hijos del nodo 2308 son: 2325 2326 
Los hijos del nodo 2311 son: 2330 2331 
Los hijos del nodo 2323 son: 2344 2345 
Los hijos del nodo 2334 son: Ninguno! 
Los hijos del nodo 2337 son: 2357 2358 
Los hijos del nodo 2338 son: 2359 2360 
Los hijos del nodo 2344 son: 2368 2369 
Los hijos del nodo 2347 son: 2373 2374 
Los hijos del nodo 2350 son: 2377 
Los hijos del nodo 2359 son: Ninguno! 
Los hijos del nodo 2361 son: Ninguno! 
Los hijos del nodo 2362 son: 2390 2391 
Los hijos del nodo 2369 son: 2397 2398 
Los hijos del nodo 2371 son: Ninguno! 
Los hijos del nodo 2372 son: 2401 2402 
Los hijos del nodo 2377 son: Ninguno! 
Los hijos del nodo 2387 son: 2417 
Los hijos del nodo 2388 son: 2418 2419 
Los hijos del nodo 2390 son: 2421 
Los hijos del nodo 2391 son: Ninguno! 
Los hijos del nodo 2392 son: 2422 2423 
Los hijos del nodo 2403 son: 2436 2437 
Los hijos del nodo 2407 son: 2444 
Los hijos del nodo 2410 son: 2445 
Los hijos del nodo 2415 son: 2451 
Los hijos del nodo 2416 son: 2452 
Los hijos del nodo 2426 son: Ninguno! 
Los hijos del nodo 2431 son: 2460 
Los hijos del nodo 2438 son: Ninguno! 
Los hijos del nodo 2446 son: 2475 
Los hijos del nodo 2450 son: 2477 
Los hijos del nodo 2454 son: Ninguno! 
Los hijos del nodo 2455 son: 2481 2482 
Los hijos del nodo 2460 son: 2488 2489 
Los hijos del nodo 2465 son: 2494 2495 
Los hijos del nodo 2472 son: Ninguno! 
Los hijos del nodo 2476 son: 2504 
Los hijos del nodo 2484 son: Ninguno! 
Los hijos del nodo 2486 son: 2515 
Los hijos del nodo 2487 son: 2516 2517 
Los hijos del nodo 2489 son: 2520 
Los hijos del nodo 2503 son: 2535 2536 
Los hijos del nodo 2504 son: 2537 
Los hijos del nodo 2506 son: 2539 2540 
Los hijos del nodo 2510 son: 2543 2544 
Los hijos del nodo 2511 son: 2545 
Los hijos del nodo 2512 son: Ninguno! 
Los hijos del nodo 2515 son: 2549 
Los hijos del nodo 2522 son: 2556 
Los hijos del nodo 2529 son: Ninguno! 
Los hijos del nodo 2541 son: 2581 2582 
Los hijos del nodo 2548 son: Ninguno! 
Los hijos del nodo 2549 son: Ninguno! 
Los hijos del nodo 2561 son: Ninguno! 
Los hijos del nodo 2563 son: 2599 
Los hijos del nodo 2565 son: 2600 
Los hijos del nodo 2566 son: 2601 2602 
Los hijos del nodo 2567 son: Ninguno! 
Los hijos del nodo 2568 son: 2603 
Los hijos del nodo 2572 son: Ninguno! 
Los hijos del nodo 2573 son: Ninguno! 
Los hijos del nodo 2576 son: Ninguno! 
Los hijos del nodo 2577 son: 2609 2610 
Los hijos del nodo 2586 son: 2620 2621 
Los hijos del nodo 2589 son: Ninguno! 
Los hijos del nodo 2591 son: Ninguno! 
Los hijos del nodo 2598 son: Ninguno! 
Los hijos del nodo 2600 son: Ninguno! 
Los hijos del nodo 2602 son: 2633 2634 
Los hijos del nodo 2604 son: 2637 
Los hijos del nodo 2609 son: 2642 2643 
Los hijos del nodo 2611 son: 2646 2647 
Los hijos del nodo 2612 son: 2648 2649 
Los hijos del nodo 2614 son: 2651 2652 
Los hijos del nodo 2631 son: 2669 2670 
Los hijos del nodo 2640 son: 2683 
Los hijos del nodo 2641 son: Ninguno! 
Los hijos del nodo 2642 son: Ninguno! 
Los hijos del nodo 2653 son: Ninguno! 
Los hijos del nodo 2654 son: 2692 
Los hijos del nodo 2659 son: 2696 
Los hijos del nodo 2670 son: Ninguno! 
Los hijos del nodo 2686 son: 2727 2728 
Los hijos del nodo 2690 son: Ninguno! 
Los hijos del nodo 2691 son: 2733 2734 
Los hijos del nodo 2693 son: 2736 
Los hijos del nodo 2696 son: 2740 2741 
Los hijos del nodo 2697 son: 2742 
Los hijos del nodo 2702 son: 2745 
Los hijos del nodo 2704 son: 2747 
Los hijos del nodo 2706 son: 2750 2751 
Los hijos del nodo 2709 son: 2754 
Los hijos del nodo 2710 son: Ninguno! 
Los hijos del nodo 2715 son: Ninguno! 
Los hijos del nodo 2716 son: Ninguno! 
Los hijos del nodo 2718 son: Ninguno! 
Los hijos del nodo 2722 son: 2761 
Los hijos del nodo 2723 son: 2762 
Los hijos del nodo 2727 son: 2768 
Los hijos del nodo 2738 son: 2784 
Los hijos del nodo 2757 son: Ninguno! 
Los hijos del nodo 2764 son: 2813 2814 
Los hijos del nodo 2769 son: Ninguno! 
Los hijos del nodo 2777 son: 2826 2827 
Los hijos del nodo 2780 son: Ninguno! 
Los hijos del nodo 2783 son: Ninguno! 
Los hijos del nodo 2785 son: Ninguno! 
Los hijos del nodo 2792 son: Ninguno! 
Los hijos del nodo 2797 son: Ninguno! 
Los hijos del nodo 2801 son: 2852 
Los hijos del nodo 2802 son: 2853 
Los hijos del nodo 2806 son: 2860 
Los hijos del nodo 2811 son: Ninguno! 
Los hijos del nodo 2818 son: Ninguno! 
Los hijos del nodo 2819 son: 2874 2875 
Los hijos del nodo 2822 son: Ninguno! 
Los hijos del nodo 2826 son: 2881 2882 
Los hijos del nodo 2841 son: Ninguno! 
Los hijos del nodo 2842 son: 2894 
Los hijos del nodo 2851 son: 2898 2899 
Los hijos del nodo 2853 son: Ninguno! 
Los hijos del nodo 2858 son: 2904 2905 
Los hijos del nodo 2863 son: 2911 
Los hijos del nodo 2867 son: Ninguno! 
Los hijos del nodo 2868 son: Ninguno! 
Los hijos del nodo 2869 son: 2915 
Los hijos del nodo 2871 son: 2918 
Los hijos del nodo 2878 son: 2926 2927 
Los hijos del nodo 2882 son: 2928 2929 
Los hijos del nodo 2885 son: Ninguno! 
Los hijos del nodo 2889 son: 2932 2933 
Los hijos del nodo 2890 son: Ninguno! 
Los hijos del nodo 2891 son: 2934 
Los hijos del nodo 2894 son: 2936 
Los hijos del nodo 2895 son: Ninguno! 
Los hijos del nodo 2900 son: 2938 2939 
Los hijos del nodo 2901 son: 2940 2941 
Los hijos del nodo 2907 son: 2945 
Los hijos del nodo 2908 son: Ninguno! 
Los hijos del nodo 2911 son: 2950 
Los hijos del nodo 2913 son: Ninguno! 
Los hijos del nodo 2921 son: 2956 
Los hijos del nodo 2922 son: 2957 
Los hijos del nodo 2925 son: 2961 
Los hijos del nodo 2927 son: Ninguno! 
Los hijos del nodo 2931 son: 2966 2967 
Los hijos del nodo 2935 son: 2970 
Los hijos del nodo 2936 son: Ninguno! 
Los hijos del nodo 2938 son: Ninguno! 
Los hijos del nodo 2941 son: 2974 2975 
Los hijos del nodo 2946 son: 2981 2982 
Los hijos del nodo 2951 son: Ninguno! 
Los hijos del nodo 2953 son: Ninguno! 
Los hijos del nodo 2959 son: 2997 2998 
Los hijos del nodo 2961 son: 2999 
Los hijos del nodo 2962 son: 3000 
Los hijos del nodo 2964 son: 3003 3004 
Los hijos del nodo 2969 son: 3008 
Los hijos del nodo 2972 son: 3010 3011 
Los hijos del nodo 2973 son: Ninguno! 
Los hijos del nodo 2975 son: 3012 3013 
Los hijos del nodo 2976 son: Ninguno! 
Los hijos del nodo 2986 son: 3023 
Los hijos del nodo 2988 son: 3024 
Los hijos del nodo 2989 son: Ninguno! 
Los hijos del nodo 2993 son: 3029 
Los hijos del nodo 2995 son: Ninguno! 
Los hijos del nodo 2997 son: Ninguno! 
Los hijos del nodo 3005 son: Ninguno! 
Los hijos del nodo 3007 son: 3041 3042 
Los hijos del nodo 3009 son: Ninguno! 
Los hijos del nodo 3010 son: 3045 
Los hijos del nodo 3012 son: 3046 
Los hijos del nodo 3013 son: Ninguno! 
Los hijos del nodo 3015 son: 3048 3049 
Los hijos del nodo 3016 son: Ninguno! 
Los hijos del nodo 3017 son: Ninguno! 
Los hijos del nodo 3024 son: 3059 3060 
Los hijos del nodo 3030 son: 3064 3065 
Los hijos del nodo 3032 son: 3068 3069 
Los hijos del nodo 3033 son: 3070 
Los hijos del nodo 3039 son: 3078 
Los hijos del nodo 3040 son: 3079 
Los hijos del nodo 3041 son: 3080 
Los hijos del nodo 3053 son: 3094 
Los hijos del nodo 3066 son: 3105 3106 
Los hijos del nodo 3067 son: 3107 
Los hijos del nodo 3068 son: 3108 3109 
Los hijos del nodo 3069 son: Ninguno! 
Los hijos del nodo 3072 son: Ninguno! 
Los hijos del nodo 3076 son: Ninguno! 
Los hijos del nodo 3086 son: 3125 
Los hijos del nodo 3088 son: 3126 
Los hijos del nodo 3090 son: Ninguno! 
Los hijos del nodo 3093 son: 3129 3130 
Los hijos del nodo 3096 son: 3133 
Los hijos del nodo 3103 son: 3139 
Los hijos del nodo 3105 son: 3140 3141 
Los hijos del nodo 3116 son: 3154 3155 
Los hijos del nodo 3124 son: Ninguno! 
Los hijos del nodo 3126 son: 3162 
Los hijos del nodo 3133 son: Ninguno! 
Los hijos del nodo 3137 son: 3179 
Los hijos del nodo 3138 son: 3180 3181 
Los hijos del nodo 3142 son: 3183 
Los hijos del nodo 3144 son: Ninguno! 
Los hijos del nodo 3153 son: 3192 
Los hijos del nodo 3160 son: 3194 
Los hijos del nodo 3166 son: 3198 3199 
Los hijos del nodo 3168 son: 3202 3203 
Los hijos del nodo 3171 son: 3206 3207 
Los hijos del nodo 3178 son: 3212 3213 
Los hijos del nodo 3181 son: 3216 3217 
Los hijos del nodo 3188 son: 3225 
Los hijos del nodo 3190 son: Ninguno! 
Los hijos del nodo 3192 son: Ninguno! 
Los hijos del nodo 3198 son: 3236 3237 
Los hijos del nodo 3202 son: Ninguno! 
Los hijos del nodo 3209 son: Ninguno! 
Los hijos del nodo 3216 son: 3258 
Los hijos del nodo 3217 son: 3259 3260 
Los hijos del nodo 3223 son: 3267 3268 
Los hijos del nodo 3236 son: Ninguno! 
Los hijos del nodo 3237 son: 3285 3286 
Los hijos del nodo 3256 son: 3311 
Los hijos del nodo 3259 son: Ninguno! 
Los hijos del nodo 3270 son: 3326 3327 
Los hijos del nodo 3273 son: 3331 3332 
Los hijos del nodo 3276 son: 3333 
Los hijos del nodo 3278 son: Ninguno! 
Los hijos del nodo 3281 son: 3337 
Los hijos del nodo 3284 son: Ninguno! 
Los hijos del nodo 3297 son: Ninguno! 
Los hijos del nodo 3299 son: Ninguno! 
Los hijos del nodo 3300 son: 3355 
Los hijos del nodo 3304 son: 3359 
Los hijos del nodo 3310 son: 3366 
Los hijos del nodo 3319 son: Ninguno! 
Los hijos del nodo 3323 son: 3374 3375 
Los hijos del nodo 3326 son: 3378 3379 
Los hijos del nodo 3327 son: 3380 
Los hijos del nodo 3336 son: 3388 
Los hijos del nodo 3340 son: Ninguno! 
Los hijos del nodo 3346 son: 3395 3396 
Los hijos del nodo 3354 son: Ninguno! 
Los hijos del nodo 3357 son: 3405 3406 
Los hijos del nodo 3359 son: 3407 3408 
Los hijos del nodo 3360 son: Ninguno! 
Los hijos del nodo 3364 son: 3412 3413 
Los hijos del nodo 3379 son: Ninguno! 
Los hijos del nodo 3381 son: Ninguno! 
Los hijos del nodo 3385 son: 3440 3441 
Los hijos del nodo 3387 son: 3443 3444 
Los hijos del nodo 3394 son: 3450 
Los hijos del nodo 3395 son: Ninguno! 
Los hijos del nodo 3397 son: 3451 3452 
Los hijos del nodo 3398 son: 3453 3454 
Los hijos del nodo 3400 son: Ninguno! 
Los hijos del nodo 3402 son: 3457 3458 
Los hijos del nodo 3407 son: Ninguno! 
Los hijos del nodo 3409 son: 3464 
Los hijos del nodo 3413 son: 3466 3467 
Los hijos del nodo 3423 son: 3477 3478 
Los hijos del nodo 3429 son: 3485 
Los hijos del nodo 3430 son: 3486 
Los hijos del nodo 3431 son: 3487 
Los hijos del nodo 3447 son: Ninguno! 
Los hijos del nodo 3452 son: 3510 
Los hijos del nodo 3454 son: 3511 3512 
Los hijos del nodo 3458 son: Ninguno! 
Los hijos del nodo 3463 son: 3522 
Los hijos del nodo 3465 son: 3525 3526 
Los hijos del nodo 3467 son: Ninguno! 
Los hijos del nodo 3469 son: 3528 
Los hijos del nodo 3479 son: Ninguno! 
Los hijos del nodo 3484 son: 3541 
Los hijos del nodo 3486 son: 3543 3544 
Los hijos del nodo 3491 son: 3547 3548 
Los hijos del nodo 3492 son: Ninguno! 
Los hijos del nodo 3497 son: 3556 
Los hijos del nodo 3498 son: 3557 
Los hijos del nodo 3499 son: 3558 
Los hijos del nodo 3500 son: Ninguno! 
Los hijos del nodo 3501 son: Ninguno! 
Los hijos del nodo 3502 son: 3559 3560 
Los hijos del nodo 3505 son: 3561 
Los hijos del nodo 3508 son: 3564 3565 
Los hijos del nodo 3509 son: 3566 
Los hijos del nodo 3511 son: Ninguno! 
Los hijos del nodo 3519 son: Ninguno! 
Los hijos del nodo 3520 son: 3574 3575 
Los hijos del nodo 3526 son: Ninguno! 
Los hijos del nodo 3528 son: 3586 3587 
Los hijos del nodo 3529 son: Ninguno! 
Los hijos del nodo 3536 son: 3594 3595 
Los hijos del nodo 3537 son: 3596 3597 
Los hijos del nodo 3539 son: 3599 
Los hijos del nodo 3541 son: 3600 3601 
Los hijos del nodo 3542 son: 3602 
Los hijos del nodo 3543 son: 3603 
Los hijos del nodo 3547 son: 3606 3607 
Los hijos del nodo 3554 son: 3616 3617 
Los hijos del nodo 3557 son: 3619 
Los hijos del nodo 3562 son: 3623 
Los hijos del nodo 3565 son: 3627 3628 
Los hijos del nodo 3567 son: 3630 
Los hijos del nodo 3574 son: 3634 
Los hijos del nodo 3587 son: 3644 3645 
Los hijos del nodo 3591 son: Ninguno! 
Los hijos del nodo 3595 son: Ninguno! 
Los hijos del nodo 3596 son: 3650 
Los hijos del nodo 3599 son: 3653 3654 
Los hijos del nodo 3604 son: 3661 
Los hijos del nodo 3606 son: 3664 3665 
Los hijos del nodo 3609 son: 3668 3669 
Los hijos del nodo 3612 son: Ninguno! 
Los hijos del nodo 3615 son: Ninguno! 
Los hijos del nodo 3616 son: 3672 3673 
Los hijos del nodo 3617 son: Ninguno! 
Los hijos del nodo 3619 son: Ninguno! 
Los hijos del nodo 3620 son: 3675 3676 
Los hijos del nodo 3629 son: Ninguno! 
Los hijos del nodo 3630 son: 3687 3688 
Los hijos del nodo 3643 son: 3697 
Los hijos del nodo 3650 son: Ninguno! 
Los hijos del nodo 3652 son: 3704 
Los hijos del nodo 3653 son: 3705 3706 
Los hijos del nodo 3661 son: 3713 
Los hijos del nodo 3663 son: 3714 
Los hijos del nodo 3664 son: 3715 3716 
Los hijos del nodo 3666 son: 3717 
Los hijos del nodo 3668 son: 3720 3721 
Los hijos del nodo 3672 son: Ninguno! 
Los hijos del nodo 3674 son: Ninguno! 
Los hijos del nodo 3681 son: 3733 
Los hijos del nodo 3691 son: 3744 3745 
Los hijos del nodo 3693 son: 3746 3747 
Los hijos del nodo 3700 son: 3752 
Los hijos del nodo 3702 son: 3754 
Los hijos del nodo 3711 son: 3760 3761 
Los hijos del nodo 3712 son: 3762 
Los hijos del nodo 3714 son: 3765 3766 
Los hijos del nodo 3715 son: 3767 3768 
Los hijos del nodo 3716 son: Ninguno! 
Los hijos del nodo 3718 son: 3769 
Los hijos del nodo 3728 son: 3773 
Los hijos del nodo 3729 son: 3774 
Los hijos del nodo 3730 son: Ninguno! 
Los hijos del nodo 3733 son: 3779 
Los hijos del nodo 3738 son: Ninguno! 
Los hijos del nodo 3746 son: Ninguno! 
Los hijos del nodo 3756 son: Ninguno! 
Los hijos del nodo 3757 son: Ninguno! 
Los hijos del nodo 3758 son: 3796 3797 
Los hijos del nodo 3764 son: Ninguno! 
Los hijos del nodo 3772 son: 3812 
Los hijos del nodo 3776 son: 3816 
Los hijos del nodo 3777 son: 3817 
Los hijos del nodo 3784 son: 3830 3831 
Los hijos del nodo 3785 son: Ninguno! 
Los hijos del nodo 3792 son: Ninguno! 
Los hijos del nodo 3798 son: 3843 
Los hijos del nodo 3810 son: 3852 3853 
Los hijos del nodo 3811 son: Ninguno! 
Los hijos del nodo 3815 son: Ninguno! 
Los hijos del nodo 3816 son: 3857 
Los hijos del nodo 3826 son: Ninguno! 
Los hijos del nodo 3829 son: Ninguno! 
Los hijos del nodo 3830 son: 3870 3871 
Los hijos del nodo 3845 son: Ninguno! 
Los hijos del nodo 3846 son: 3881 3882 
Los hijos del nodo 3847 son: 3883 3884 
Los hijos del nodo 3849 son: Ninguno! 
Los hijos del nodo 3853 son: 3890 
Los hijos del nodo 3856 son: 3894 
Los hijos del nodo 3858 son: 3896 3897 
Los hijos del nodo 3864 son: 3905 3906 
Los hijos del nodo 3869 son: 3913 
Los hijos del nodo 3871 son: 3914 3915 
Los hijos del nodo 3872 son: 3916 3917 
Los hijos del nodo 3876 son: 3921 
Los hijos del nodo 3878 son: 3924 3925 
Los hijos del nodo 3885 son: Ninguno! 
Los hijos del nodo 3887 son: 3932 3933 
Los hijos del nodo 3891 son: 3934 
Los hijos del nodo 3892 son: 3935 
Los hijos del nodo 3896 son: 3939 
Los hijos del nodo 3901 son: 3943 
Los hijos del nodo 3903 son: Ninguno! 
Los hijos del nodo 3911 son: 3948 
Los hijos del nodo 3912 son: Ninguno! 
Los hijos del nodo 3916 son: 3951 3952 
Los hijos del nodo 3927 son: Ninguno! 
Los hijos del nodo 3928 son: 3965 
Los hijos del nodo 3932 son: 3970 3971 
Los hijos del nodo 3933 son: Ninguno! 
Los hijos del nodo 3935 son: Ninguno! 
Los hijos del nodo 3938 son: 3977 
Los hijos del nodo 3942 son: 3982 3983 
Los hijos del nodo 3943 son: 3984 
Los hijos del nodo 3945 son: 3986 3987 
Los hijos del nodo 3961 son: 4003 
Los hijos del nodo 3963 son: 4005 4006 
Los hijos del nodo 3968 son: 4012 
Los hijos del nodo 3973 son: 4018 
Los hijos del nodo 3975 son: 4020 
Los hijos del nodo 3981 son: 4024 4025 
Los hijos del nodo 3985 son: 4032 
Los hijos del nodo 3999 son: 4046 
Los hijos del nodo 4003 son: Ninguno! 
Los hijos del nodo 4007 son: 4054 
Los hijos del nodo 4011 son: Ninguno! 
Los hijos del nodo 4014 son: Ninguno! 
Los hijos del nodo 4019 son: 4064 
Los hijos del nodo 4025 son: 4069 
Los hijos del nodo 4027 son: 4072 
Los hijos del nodo 4030 son: 4075 4076 
Los hijos del nodo 4036 son: 4083 4084 
Los hijos del nodo 4038 son: 4086 4087 
Los hijos del nodo 4052 son: Ninguno! 
Los hijos del nodo 4054 son: Ninguno! 
Los hijos del nodo 4055 son: Ninguno! 
Los hijos del nodo 4056 son: Ninguno! 
Los hijos del nodo 4058 son: Ninguno! 
Los hijos del nodo 4062 son: Ninguno! 
Los hijos del nodo 4064 son: Ninguno! 
Los hijos del nodo 4078 son: Ninguno! 
Los hijos del nodo 4081 son: Ninguno! 
Los hijos del nodo 4083 son: Ninguno! 
Los hijos del nodo 4084 son: Ninguno! 
Los hijos del nodo 4089 son: Ninguno! 
Los hijos del nodo 4094 son: Ninguno! 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './Results/results_4096.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './Data/data_4096.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './HLS_cams/cam_binaria_optimizada/cam.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 01:18:37 . Memory (MB): peak = 253.938 ; gain = 163.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 01:18:37 . Memory (MB): peak = 253.938 ; gain = 163.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 01:18:39 . Memory (MB): peak = 253.938 ; gain = 163.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 01:18:39 . Memory (MB): peak = 253.938 ; gain = 163.563
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 01:18:40 . Memory (MB): peak = 259.520 ; gain = 169.145
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 01:18:40 . Memory (MB): peak = 260.809 ; gain = 170.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:50) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:45).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:38) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:35).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1111.48 seconds; current allocated memory: 191.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 191.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 191.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'busqueda_cam_bfstree_V' to 'busqueda_cam_bfstbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'busqueda_cam'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 192.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/nodo_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/relationship_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/fatherSearch' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/result_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_function' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 192.545 MB.
INFO: [RTMG 210-279] Implementing memory 'busqueda_cam_bfstbkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 01:18:45 . Memory (MB): peak = 266.961 ; gain = 176.586
INFO: [VHDL 208-304] Generating VHDL RTL for top_function.
INFO: [VLOG 209-307] Generating Verilog RTL for top_function.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Vivado/2019.1/msys64/mingw64/bin/g++"
   Compiling cam.cpp_pre.cpp.tb.cpp
   Compiling test_bench.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_function.cpp
   Compiling results_4096.cpp_pre.cpp.tb.cpp
   Compiling data_4096.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Los hijos del nodo 1 son: 2 
Los hijos del nodo 7 son: Ninguno! 
Los hijos del nodo 9 son: 14 15 
Los hijos del nodo 13 son: Ninguno! 
Los hijos del nodo 14 son: Ninguno! 
Los hijos del nodo 18 son: 27 
Los hijos del nodo 26 son: Ninguno! 
Los hijos del nodo 30 son: 41 
Los hijos del nodo 36 son: Ninguno! 
Los hijos del nodo 37 son: 47 
Los hijos del nodo 41 son: 51 
Los hijos del nodo 43 son: 53 
Los hijos del nodo 44 son: 54 
Los hijos del nodo 46 son: 55 56 
Los hijos del nodo 47 son: Ninguno! 
Los hijos del nodo 54 son: Ninguno! 
Los hijos del nodo 57 son: 66 67 
Los hijos del nodo 61 son: 69 70 
Los hijos del nodo 67 son: 80 
Los hijos del nodo 79 son: 92 
Los hijos del nodo 83 son: 98 
Los hijos del nodo 88 son: Ninguno! 
Los hijos del nodo 97 son: 111 
Los hijos del nodo 98 son: Ninguno! 
Los hijos del nodo 99 son: 112 113 
Los hijos del nodo 101 son: 116 117 
Los hijos del nodo 104 son: Ninguno! 
Los hijos del nodo 105 son: 121 
Los hijos del nodo 111 son: Ninguno! 
Los hijos del nodo 112 son: Ninguno! 
Los hijos del nodo 113 son: 131 
Los hijos del nodo 117 son: 134 
Los hijos del nodo 123 son: 140 141 
Los hijos del nodo 126 son: 145 146 
Los hijos del nodo 128 son: Ninguno! 
Los hijos del nodo 136 son: 152 153 
Los hijos del nodo 138 son: 154 155 
Los hijos del nodo 139 son: Ninguno! 
Los hijos del nodo 143 son: 161 162 
Los hijos del nodo 145 son: 165 166 
Los hijos del nodo 147 son: 169 170 
Los hijos del nodo 154 son: 175 176 
Los hijos del nodo 157 son: Ninguno! 
Los hijos del nodo 163 son: Ninguno! 
Los hijos del nodo 165 son: 182 
Los hijos del nodo 167 son: 185 186 
Los hijos del nodo 170 son: Ninguno! 
Los hijos del nodo 172 son: 189 190 
Los hijos del nodo 177 son: 194 
Los hijos del nodo 182 son: 197 198 
Los hijos del nodo 183 son: 199 200 
Los hijos del nodo 184 son: 201 
Los hijos del nodo 186 son: Ninguno! 
Los hijos del nodo 189 son: Ninguno! 
Los hijos del nodo 191 son: Ninguno! 
Los hijos del nodo 193 son: 209 210 
Los hijos del nodo 194 son: Ninguno! 
Los hijos del nodo 196 son: 213 
Los hijos del nodo 200 son: Ninguno! 
Los hijos del nodo 208 son: 220 
Los hijos del nodo 209 son: 221 
Los hijos del nodo 211 son: 223 
Los hijos del nodo 217 son: 228 
Los hijos del nodo 227 son: 239 
Los hijos del nodo 228 son: Ninguno! 
Los hijos del nodo 233 son: 242 243 
Los hijos del nodo 236 son: 247 
Los hijos del nodo 242 son: 252 253 
Los hijos del nodo 243 son: Ninguno! 
Los hijos del nodo 245 son: Ninguno! 
Los hijos del nodo 249 son: 258 
Los hijos del nodo 253 son: 264 265 
Los hijos del nodo 254 son: Ninguno! 
Los hijos del nodo 259 son: 271 
Los hijos del nodo 263 son: Ninguno! 
Los hijos del nodo 265 son: 279 
Los hijos del nodo 266 son: 280 
Los hijos del nodo 270 son: 287 288 
Los hijos del nodo 271 son: 289 290 
Los hijos del nodo 274 son: Ninguno! 
Los hijos del nodo 283 son: 299 
Los hijos del nodo 301 son: 316 317 
Los hijos del nodo 304 son: 320 321 
Los hijos del nodo 308 son: 326 327 
Los hijos del nodo 319 son: 333 334 
Los hijos del nodo 328 son: Ninguno! 
Los hijos del nodo 332 son: 347 
Los hijos del nodo 333 son: 348 349 
Los hijos del nodo 334 son: 350 351 
Los hijos del nodo 342 son: 359 
Los hijos del nodo 343 son: 360 361 
Los hijos del nodo 350 son: 366 
Los hijos del nodo 351 son: Ninguno! 
Los hijos del nodo 356 son: 369 
Los hijos del nodo 362 son: 377 378 
Los hijos del nodo 368 son: 384 
Los hijos del nodo 380 son: 396 
Los hijos del nodo 383 son: Ninguno! 
Los hijos del nodo 387 son: 400 401 
Los hijos del nodo 390 son: 406 407 
Los hijos del nodo 396 son: 415 
Los hijos del nodo 398 son: 418 
Los hijos del nodo 399 son: 419 
Los hijos del nodo 405 son: 427 
Los hijos del nodo 415 son: 435 
Los hijos del nodo 417 son: 436 
Los hijos del nodo 425 son: 446 447 
Los hijos del nodo 428 son: 449 450 
Los hijos del nodo 429 son: 451 452 
Los hijos del nodo 430 son: 453 454 
Los hijos del nodo 440 son: 462 463 
Los hijos del nodo 441 son: 464 
Los hijos del nodo 447 son: Ninguno! 
Los hijos del nodo 448 son: 473 
Los hijos del nodo 450 son: 475 476 
Los hijos del nodo 451 son: 477 478 
Los hijos del nodo 454 son: 482 
Los hijos del nodo 456 son: 483 484 
Los hijos del nodo 458 son: 487 488 
Los hijos del nodo 460 son: Ninguno! 
Los hijos del nodo 463 son: 492 493 
Los hijos del nodo 465 son: 495 496 
Los hijos del nodo 466 son: 497 498 
Los hijos del nodo 467 son: Ninguno! 
Los hijos del nodo 470 son: 500 501 
Los hijos del nodo 475 son: 505 506 
Los hijos del nodo 479 son: 510 511 
Los hijos del nodo 480 son: 512 513 
Los hijos del nodo 483 son: Ninguno! 
Los hijos del nodo 494 son: 522 523 
Los hijos del nodo 499 son: 529 530 
Los hijos del nodo 503 son: Ninguno! 
Los hijos del nodo 505 son: 535 
Los hijos del nodo 507 son: 536 
Los hijos del nodo 516 son: 546 547 
Los hijos del nodo 517 son: Ninguno! 
Los hijos del nodo 522 son: 552 
Los hijos del nodo 527 son: 557 
Los hijos del nodo 530 son: 560 
Los hijos del nodo 531 son: 561 562 
Los hijos del nodo 536 son: Ninguno! 
Los hijos del nodo 542 son: 573 574 
Los hijos del nodo 546 son: 577 
Los hijos del nodo 550 son: 581 582 
Los hijos del nodo 552 son: Ninguno! 
Los hijos del nodo 553 son: 583 584 
Los hijos del nodo 556 son: Ninguno! 
Los hijos del nodo 558 son: 588 
Los hijos del nodo 559 son: 589 590 
Los hijos del nodo 560 son: Ninguno! 
Los hijos del nodo 562 son: 592 593 
Los hijos del nodo 569 son: 601 
Los hijos del nodo 573 son: 608 609 
Los hijos del nodo 579 son: 616 617 
Los hijos del nodo 582 son: Ninguno! 
Los hijos del nodo 587 son: 620 
Los hijos del nodo 590 son: Ninguno! 
Los hijos del nodo 591 son: Ninguno! 
Los hijos del nodo 592 son: 624 
Los hijos del nodo 601 son: 636 
Los hijos del nodo 606 son: 641 642 
Los hijos del nodo 607 son: Ninguno! 
Los hijos del nodo 609 son: 644 
Los hijos del nodo 610 son: 645 646 
Los hijos del nodo 613 son: Ninguno! 
Los hijos del nodo 618 son: Ninguno! 
Los hijos del nodo 620 son: Ninguno! 
Los hijos del nodo 621 son: 648 
Los hijos del nodo 625 son: 653 654 
Los hijos del nodo 626 son: Ninguno! 
Los hijos del nodo 630 son: Ninguno! 
Los hijos del nodo 633 son: 662 663 
Los hijos del nodo 636 son: 667 668 
Los hijos del nodo 646 son: 679 680 
Los hijos del nodo 647 son: 681 
Los hijos del nodo 649 son: Ninguno! 
Los hijos del nodo 651 son: Ninguno! 
Los hijos del nodo 655 son: Ninguno! 
Los hijos del nodo 658 son: 692 
Los hijos del nodo 659 son: Ninguno! 
Los hijos del nodo 667 son: Ninguno! 
Los hijos del nodo 675 son: Ninguno! 
Los hijos del nodo 678 son: 711 712 
Los hijos del nodo 679 son: Ninguno! 
Los hijos del nodo 681 son: Ninguno! 
Los hijos del nodo 684 son: 716 
Los hijos del nodo 689 son: 719 
Los hijos del nodo 690 son: 720 
Los hijos del nodo 691 son: 721 
Los hijos del nodo 693 son: Ninguno! 
Los hijos del nodo 708 son: Ninguno! 
Los hijos del nodo 709 son: 736 737 
Los hijos del nodo 717 son: 743 
Los hijos del nodo 719 son: 745 746 
Los hijos del nodo 721 son: 747 748 
Los hijos del nodo 724 son: 753 754 
Los hijos del nodo 726 son: 757 758 
Los hijos del nodo 728 son: 761 
Los hijos del nodo 731 son: 765 766 
Los hijos del nodo 732 son: 767 768 
Los hijos del nodo 734 son: Ninguno! 
Los hijos del nodo 735 son: Ninguno! 
Los hijos del nodo 737 son: Ninguno! 
Los hijos del nodo 740 son: 775 776 
Los hijos del nodo 742 son: Ninguno! 
Los hijos del nodo 747 son: 783 784 
Los hijos del nodo 763 son: 799 800 
Los hijos del nodo 765 son: Ninguno! 
Los hijos del nodo 767 son: 805 806 
Los hijos del nodo 769 son: 809 810 
Los hijos del nodo 774 son: Ninguno! 
Los hijos del nodo 776 son: Ninguno! 
Los hijos del nodo 787 son: Ninguno! 
Los hijos del nodo 788 son: 826 
Los hijos del nodo 798 son: 835 836 
Los hijos del nodo 816 son: 852 
Los hijos del nodo 822 son: 859 
Los hijos del nodo 823 son: 860 861 
Los hijos del nodo 827 son: Ninguno! 
Los hijos del nodo 828 son: 864 865 
Los hijos del nodo 830 son: 866 867 
Los hijos del nodo 834 son: 871 872 
Los hijos del nodo 846 son: Ninguno! 
Los hijos del nodo 851 son: 884 885 
Los hijos del nodo 855 son: Ninguno! 
Los hijos del nodo 856 son: 887 
Los hijos del nodo 858 son: 889 890 
Los hijos del nodo 865 son: 900 901 
Los hijos del nodo 867 son: 903 904 
Los hijos del nodo 875 son: 913 914 
Los hijos del nodo 876 son: 915 
Los hijos del nodo 877 son: Ninguno! 
Los hijos del nodo 878 son: Ninguno! 
Los hijos del nodo 882 son: Ninguno! 
Los hijos del nodo 883 son: Ninguno! 
Los hijos del nodo 886 son: 919 920 
Los hijos del nodo 892 son: 926 
Los hijos del nodo 895 son: Ninguno! 
Los hijos del nodo 896 son: 927 
Los hijos del nodo 897 son: 928 
Los hijos del nodo 898 son: 929 930 
Los hijos del nodo 902 son: 934 935 
Los hijos del nodo 906 son: 940 941 
Los hijos del nodo 908 son: 943 
Los hijos del nodo 921 son: 957 958 
Los hijos del nodo 923 son: 961 962 
Los hijos del nodo 932 son: 971 972 
Los hijos del nodo 937 son: 975 
Los hijos del nodo 942 son: 982 983 
Los hijos del nodo 953 son: 996 997 
Los hijos del nodo 956 son: Ninguno! 
Los hijos del nodo 965 son: 1005 
Los hijos del nodo 978 son: 1012 
Los hijos del nodo 981 son: 1016 1017 
Los hijos del nodo 982 son: 1018 
Los hijos del nodo 984 son: 1019 
Los hijos del nodo 988 son: Ninguno! 
Los hijos del nodo 996 son: 1027 
Los hijos del nodo 998 son: 1028 
Los hijos del nodo 1003 son: Ninguno! 
Los hijos del nodo 1007 son: Ninguno! 
Los hijos del nodo 1011 son: Ninguno! 
Los hijos del nodo 1012 son: 1036 1037 
Los hijos del nodo 1013 son: 1038 1039 
Los hijos del nodo 1014 son: 1040 
Los hijos del nodo 1019 son: 1046 
Los hijos del nodo 1023 son: 1051 
Los hijos del nodo 1024 son: 1052 
Los hijos del nodo 1027 son: 1054 1055 
Los hijos del nodo 1028 son: 1056 1057 
Los hijos del nodo 1032 son: 1062 1063 
Los hijos del nodo 1034 son: 1064 1065 
Los hijos del nodo 1038 son: Ninguno! 
Los hijos del nodo 1052 son: 1083 1084 
Los hijos del nodo 1055 son: Ninguno! 
Los hijos del nodo 1056 son: Ninguno! 
Los hijos del nodo 1058 son: Ninguno! 
Los hijos del nodo 1062 son: Ninguno! 
Los hijos del nodo 1064 son: Ninguno! 
Los hijos del nodo 1066 son: Ninguno! 
Los hijos del nodo 1070 son: 1096 1097 
Los hijos del nodo 1076 son: 1104 1105 
Los hijos del nodo 1081 son: 1111 
Los hijos del nodo 1085 son: Ninguno! 
Los hijos del nodo 1088 son: Ninguno! 
Los hijos del nodo 1094 son: Ninguno! 
Los hijos del nodo 1098 son: Ninguno! 
Los hijos del nodo 1104 son: 1132 
Los hijos del nodo 1106 son: Ninguno! 
Los hijos del nodo 1108 son: 1134 1135 
Los hijos del nodo 1111 son: 1139 1140 
Los hijos del nodo 1117 son: 1149 1150 
Los hijos del nodo 1121 son: Ninguno! 
Los hijos del nodo 1130 son: 1159 1160 
Los hijos del nodo 1131 son: Ninguno! 
Los hijos del nodo 1134 son: 1164 
Los hijos del nodo 1155 son: Ninguno! 
Los hijos del nodo 1156 son: 1181 
Los hijos del nodo 1160 son: 1187 1188 
Los hijos del nodo 1167 son: Ninguno! 
Los hijos del nodo 1171 son: 1200 
Los hijos del nodo 1176 son: 1204 
Los hijos del nodo 1179 son: Ninguno! 
Los hijos del nodo 1182 son: 1210 
Los hijos del nodo 1184 son: Ninguno! 
Los hijos del nodo 1189 son: Ninguno! 
Los hijos del nodo 1192 son: 1218 1219 
Los hijos del nodo 1198 son: 1224 1225 
Los hijos del nodo 1200 son: 1228 1229 
Los hijos del nodo 1206 son: Ninguno! 
Los hijos del nodo 1208 son: 1242 
Los hijos del nodo 1211 son: 1243 
Los hijos del nodo 1215 son: Ninguno! 
Los hijos del nodo 1216 son: Ninguno! 
Los hijos del nodo 1224 son: Ninguno! 
Los hijos del nodo 1237 son: 1268 1269 
Los hijos del nodo 1241 son: 1274 
Los hijos del nodo 1246 son: 1280 1281 
Los hijos del nodo 1247 son: Ninguno! 
Los hijos del nodo 1256 son: 1293 
Los hijos del nodo 1258 son: 1295 1296 
Los hijos del nodo 1263 son: Ninguno! 
Los hijos del nodo 1277 son: Ninguno! 
Los hijos del nodo 1282 son: Ninguno! 
Los hijos del nodo 1289 son: 1331 
Los hijos del nodo 1292 son: Ninguno! 
Los hijos del nodo 1293 son: 1335 1336 
Los hijos del nodo 1295 son: 1339 1340 
Los hijos del nodo 1299 son: Ninguno! 
Los hijos del nodo 1301 son: 1345 
Los hijos del nodo 1305 son: 1348 1349 
Los hijos del nodo 1308 son: 1350 1351 
Los hijos del nodo 1309 son: 1352 1353 
Los hijos del nodo 1310 son: Ninguno! 
Los hijos del nodo 1311 son: 1354 
Los hijos del nodo 1312 son: 1355 1356 
Los hijos del nodo 1313 son: 1357 1358 
Los hijos del nodo 1317 son: 1362 
Los hijos del nodo 1318 son: 1363 
Los hijos del nodo 1337 son: 1380 1381 
Los hijos del nodo 1341 son: 1388 
Los hijos del nodo 1345 son: Ninguno! 
Los hijos del nodo 1346 son: 1393 
Los hijos del nodo 1348 son: Ninguno! 
Los hijos del nodo 1360 son: 1405 1406 
Los hijos del nodo 1361 son: 1407 1408 
Los hijos del nodo 1364 son: Ninguno! 
Los hijos del nodo 1371 son: 1416 
Los hijos del nodo 1373 son: 1419 1420 
Los hijos del nodo 1375 son: 1421 
Los hijos del nodo 1377 son: 1422 1423 
Los hijos del nodo 1381 son: 1427 
Los hijos del nodo 1382 son: 1428 1429 
Los hijos del nodo 1389 son: Ninguno! 
Los hijos del nodo 1390 son: 1438 
Los hijos del nodo 1391 son: 1439 1440 
Los hijos del nodo 1392 son: Ninguno! 
Los hijos del nodo 1395 son: 1443 
Los hijos del nodo 1397 son: 1444 1445 
Los hijos del nodo 1399 son: 1447 
Los hijos del nodo 1404 son: 1452 1453 
Los hijos del nodo 1407 son: Ninguno! 
Los hijos del nodo 1408 son: Ninguno! 
Los hijos del nodo 1413 son: 1462 
Los hijos del nodo 1414 son: Ninguno! 
Los hijos del nodo 1417 son: 1463 
Los hijos del nodo 1419 son: Ninguno! 
Los hijos del nodo 1420 son: Ninguno! 
Los hijos del nodo 1421 son: 1466 1467 
Los hijos del nodo 1424 son: 1471 1472 
Los hijos del nodo 1426 son: Ninguno! 
Los hijos del nodo 1436 son: Ninguno! 
Los hijos del nodo 1445 son: 1492 1493 
Los hijos del nodo 1446 son: Ninguno! 
Los hijos del nodo 1447 son: Ninguno! 
Los hijos del nodo 1454 son: 1502 1503 
Los hijos del nodo 1466 son: Ninguno! 
Los hijos del nodo 1471 son: 1515 
Los hijos del nodo 1473 son: Ninguno! 
Los hijos del nodo 1477 son: 1520 
Los hijos del nodo 1481 son: 1525 1526 
Los hijos del nodo 1482 son: 1527 
Los hijos del nodo 1483 son: 1528 
Los hijos del nodo 1484 son: Ninguno! 
Los hijos del nodo 1494 son: 1539 1540 
Los hijos del nodo 1500 son: Ninguno! 
Los hijos del nodo 1503 son: Ninguno! 
Los hijos del nodo 1507 son: Ninguno! 
Los hijos del nodo 1512 son: 1554 1555 
Los hijos del nodo 1517 son: 1562 1563 
Los hijos del nodo 1518 son: 1564 
Los hijos del nodo 1522 son: Ninguno! 
Los hijos del nodo 1525 son: 1569 
Los hijos del nodo 1526 son: 1570 
Los hijos del nodo 1527 son: 1571 1572 
Los hijos del nodo 1530 son: 1574 
Los hijos del nodo 1533 son: 1576 1577 
Los hijos del nodo 1539 son: 1580 1581 
Los hijos del nodo 1541 son: 1582 
Los hijos del nodo 1543 son: Ninguno! 
Los hijos del nodo 1545 son: Ninguno! 
Los hijos del nodo 1547 son: Ninguno! 
Los hijos del nodo 1549 son: 1587 1588 
Los hijos del nodo 1551 son: 1590 1591 
Los hijos del nodo 1566 son: 1607 1608 
Los hijos del nodo 1574 son: 1617 
Los hijos del nodo 1576 son: 1618 1619 
Los hijos del nodo 1577 son: Ninguno! 
Los hijos del nodo 1582 son: 1625 1626 
Los hijos del nodo 1602 son: 1649 1650 
Los hijos del nodo 1604 son: Ninguno! 
Los hijos del nodo 1610 son: 1655 1656 
Los hijos del nodo 1611 son: Ninguno! 
Los hijos del nodo 1614 son: Ninguno! 
Los hijos del nodo 1616 son: 1661 
Los hijos del nodo 1620 son: Ninguno! 
Los hijos del nodo 1627 son: 1669 
Los hijos del nodo 1629 son: Ninguno! 
Los hijos del nodo 1637 son: Ninguno! 
Los hijos del nodo 1638 son: Ninguno! 
Los hijos del nodo 1644 son: Ninguno! 
Los hijos del nodo 1651 son: 1687 1688 
Los hijos del nodo 1652 son: Ninguno! 
Los hijos del nodo 1653 son: 1689 1690 
Los hijos del nodo 1657 son: 1693 
Los hijos del nodo 1665 son: Ninguno! 
Los hijos del nodo 1666 son: 1701 
Los hijos del nodo 1668 son: 1702 1703 
Los hijos del nodo 1677 son: 1715 
Los hijos del nodo 1679 son: 1717 
Los hijos del nodo 1684 son: Ninguno! 
Los hijos del nodo 1685 son: 1724 
Los hijos del nodo 1686 son: 1725 
Los hijos del nodo 1687 son: Ninguno! 
Los hijos del nodo 1688 son: Ninguno! 
Los hijos del nodo 1689 son: 1726 1727 
Los hijos del nodo 1693 son: 1730 
Los hijos del nodo 1695 son: Ninguno! 
Los hijos del nodo 1700 son: Ninguno! 
Los hijos del nodo 1703 son: Ninguno! 
Los hijos del nodo 1707 son: Ninguno! 
Los hijos del nodo 1711 son: 1745 
Los hijos del nodo 1715 son: Ninguno! 
Los hijos del nodo 1717 son: Ninguno! 
Los hijos del nodo 1718 son: 1754 1755 
Los hijos del nodo 1728 son: 1762 1763 
Los hijos del nodo 1729 son: 1764 1765 
Los hijos del nodo 1731 son: Ninguno! 
Los hijos del nodo 1733 son: Ninguno! 
Los hijos del nodo 1738 son: Ninguno! 
Los hijos del nodo 1741 son: 1774 1775 
Los hijos del nodo 1743 son: 1777 1778 
Los hijos del nodo 1745 son: 1779 1780 
Los hijos del nodo 1750 son: Ninguno! 
Los hijos del nodo 1756 son: 1792 1793 
Los hijos del nodo 1762 son: 1799 1800 
Los hijos del nodo 1764 son: 1803 
Los hijos del nodo 1768 son: 1807 
Los hijos del nodo 1770 son: 1808 
Los hijos del nodo 1771 son: 1809 
Los hijos del nodo 1776 son: 1815 1816 
Los hijos del nodo 1779 son: Ninguno! 
Los hijos del nodo 1780 son: Ninguno! 
Los hijos del nodo 1784 son: Ninguno! 
Los hijos del nodo 1791 son: Ninguno! 
Los hijos del nodo 1793 son: 1833 
Los hijos del nodo 1801 son: 1838 1839 
Los hijos del nodo 1807 son: 1847 1848 
Los hijos del nodo 1809 son: Ninguno! 
Los hijos del nodo 1810 son: 1849 
Los hijos del nodo 1814 son: Ninguno! 
Los hijos del nodo 1817 son: Ninguno! 
Los hijos del nodo 1819 son: Ninguno! 
Los hijos del nodo 1825 son: 1859 
Los hijos del nodo 1831 son: Ninguno! 
Los hijos del nodo 1839 son: 1871 1872 
Los hijos del nodo 1842 son: 1876 1877 
Los hijos del nodo 1846 son: Ninguno! 
Los hijos del nodo 1849 son: Ninguno! 
Los hijos del nodo 1855 son: 1885 
Los hijos del nodo 1856 son: Ninguno! 
Los hijos del nodo 1857 son: 1886 1887 
Los hijos del nodo 1860 son: 1890 
Los hijos del nodo 1861 son: 1891 1892 
Los hijos del nodo 1865 son: 1896 1897 
Los hijos del nodo 1867 son: 1900 1901 
Los hijos del nodo 1874 son: 1908 1909 
Los hijos del nodo 1875 son: Ninguno! 
Los hijos del nodo 1876 son: 1910 
Los hijos del nodo 1877 son: 1911 1912 
Los hijos del nodo 1883 son: Ninguno! 
Los hijos del nodo 1885 son: 1919 1920 
Los hijos del nodo 1886 son: Ninguno! 
Los hijos del nodo 1893 son: 1928 1929 
Los hijos del nodo 1895 son: 1930 1931 
Los hijos del nodo 1905 son: Ninguno! 
Los hijos del nodo 1909 son: Ninguno! 
Los hijos del nodo 1910 son: 1943 
Los hijos del nodo 1913 son: 1948 1949 
Los hijos del nodo 1915 son: 1952 1953 
Los hijos del nodo 1917 son: 1956 
Los hijos del nodo 1918 son: Ninguno! 
Los hijos del nodo 1920 son: 1958 1959 
Los hijos del nodo 1933 son: Ninguno! 
Los hijos del nodo 1941 son: Ninguno! 
Los hijos del nodo 1943 son: 1979 1980 
Los hijos del nodo 1948 son: Ninguno! 
Los hijos del nodo 1949 son: 1982 
Los hijos del nodo 1951 son: 1983 1984 
Los hijos del nodo 1960 son: Ninguno! 
Los hijos del nodo 1961 son: 1993 
Los hijos del nodo 1964 son: 1996 
Los hijos del nodo 1967 son: Ninguno! 
Los hijos del nodo 1968 son: Ninguno! 
Los hijos del nodo 1981 son: Ninguno! 
Los hijos del nodo 1982 son: 2011 2012 
Los hijos del nodo 1984 son: Ninguno! 
Los hijos del nodo 1990 son: 2017 2018 
Los hijos del nodo 1992 son: 2020 
Los hijos del nodo 1993 son: 2021 2022 
Los hijos del nodo 1996 son: Ninguno! 
Los hijos del nodo 2002 son: 2029 2030 
Los hijos del nodo 2003 son: 2031 
Los hijos del nodo 2008 son: Ninguno! 
Los hijos del nodo 2011 son: Ninguno! 
Los hijos del nodo 2021 son: 2052 2053 
Los hijos del nodo 2022 son: 2054 2055 
Los hijos del nodo 2023 son: 2056 2057 
Los hijos del nodo 2034 son: 2063 
Los hijos del nodo 2035 son: Ninguno! 
Los hijos del nodo 2041 son: Ninguno! 
Los hijos del nodo 2050 son: Ninguno! 
Los hijos del nodo 2053 son: Ninguno! 
Los hijos del nodo 2054 son: Ninguno! 
Los hijos del nodo 2055 son: 2085 2086 
Los hijos del nodo 2057 son: Ninguno! 
Los hijos del nodo 2068 son: 2099 2100 
Los hijos del nodo 2072 son: 2106 2107 
Los hijos del nodo 2074 son: 2110 2111 
Los hijos del nodo 2080 son: 2118 
Los hijos del nodo 2082 son: Ninguno! 
Los hijos del nodo 2083 son: 2119 
Los hijos del nodo 2094 son: Ninguno! 
Los hijos del nodo 2096 son: Ninguno! 
Los hijos del nodo 2097 son: 2131 
Los hijos del nodo 2099 son: Ninguno! 
Los hijos del nodo 2108 son: 2142 2143 
Los hijos del nodo 2117 son: Ninguno! 
Los hijos del nodo 2127 son: Ninguno! 
Los hijos del nodo 2128 son: Ninguno! 
Los hijos del nodo 2129 son: 2160 2161 
Los hijos del nodo 2132 son: Ninguno! 
Los hijos del nodo 2145 son: 2175 
Los hijos del nodo 2159 son: Ninguno! 
Los hijos del nodo 2160 son: 2188 2189 
Los hijos del nodo 2164 son: 2195 2196 
Los hijos del nodo 2165 son: 2197 
Los hijos del nodo 2166 son: 2198 
Los hijos del nodo 2168 son: 2199 2200 
Los hijos del nodo 2170 son: Ninguno! 
Los hijos del nodo 2175 son: 2205 2206 
Los hijos del nodo 2177 son: Ninguno! 
Los hijos del nodo 2178 son: Ninguno! 
Los hijos del nodo 2181 son: 2210 
Los hijos del nodo 2182 son: Ninguno! 
Los hijos del nodo 2188 son: Ninguno! 
Los hijos del nodo 2193 son: 2218 
Los hijos del nodo 2197 son: 2223 2224 
Los hijos del nodo 2205 son: 2230 2231 
Los hijos del nodo 2209 son: Ninguno! 
Los hijos del nodo 2226 son: Ninguno! 
Los hijos del nodo 2240 son: 2265 2266 
Los hijos del nodo 2242 son: 2269 
Los hijos del nodo 2253 son: 2279 
Los hijos del nodo 2262 son: 2288 
Los hijos del nodo 2264 son: 2289 2290 
Los hijos del nodo 2269 son: 2293 2294 
Los hijos del nodo 2277 son: 2301 
Los hijos del nodo 2278 son: 2302 2303 
Los hijos del nodo 2280 son: Ninguno! 
Los hijos del nodo 2281 son: 2305 
Los hijos del nodo 2283 son: 2306 2307 
Los hijos del nodo 2288 son: Ninguno! 
Los hijos del nodo 2290 son: 2311 
Los hijos del nodo 2296 son: 2315 
Los hijos del nodo 2298 son: Ninguno! 
Los hijos del nodo 2299 son: 2316 
Los hijos del nodo 2300 son: Ninguno! 
Los hijos del nodo 2301 son: Ninguno! 
Los hijos del nodo 2302 son: 2317 2318 
Los hijos del nodo 2304 son: 2319 2320 
Los hijos del nodo 2306 son: Ninguno! 
Los hijos del nodo 2308 son: 2325 2326 
Los hijos del nodo 2311 son: 2330 2331 
Los hijos del nodo 2323 son: 2344 2345 
Los hijos del nodo 2334 son: Ninguno! 
Los hijos del nodo 2337 son: 2357 2358 
Los hijos del nodo 2338 son: 2359 2360 
Los hijos del nodo 2344 son: 2368 2369 
Los hijos del nodo 2347 son: 2373 2374 
Los hijos del nodo 2350 son: 2377 
Los hijos del nodo 2359 son: Ninguno! 
Los hijos del nodo 2361 son: Ninguno! 
Los hijos del nodo 2362 son: 2390 2391 
Los hijos del nodo 2369 son: 2397 2398 
Los hijos del nodo 2371 son: Ninguno! 
Los hijos del nodo 2372 son: 2401 2402 
Los hijos del nodo 2377 son: Ninguno! 
Los hijos del nodo 2387 son: 2417 
Los hijos del nodo 2388 son: 2418 2419 
Los hijos del nodo 2390 son: 2421 
Los hijos del nodo 2391 son: Ninguno! 
Los hijos del nodo 2392 son: 2422 2423 
Los hijos del nodo 2403 son: 2436 2437 
Los hijos del nodo 2407 son: 2444 
Los hijos del nodo 2410 son: 2445 
Los hijos del nodo 2415 son: 2451 
Los hijos del nodo 2416 son: 2452 
Los hijos del nodo 2426 son: Ninguno! 
Los hijos del nodo 2431 son: 2460 
Los hijos del nodo 2438 son: Ninguno! 
Los hijos del nodo 2446 son: 2475 
Los hijos del nodo 2450 son: 2477 
Los hijos del nodo 2454 son: Ninguno! 
Los hijos del nodo 2455 son: 2481 2482 
Los hijos del nodo 2460 son: 2488 2489 
Los hijos del nodo 2465 son: 2494 2495 
Los hijos del nodo 2472 son: Ninguno! 
Los hijos del nodo 2476 son: 2504 
Los hijos del nodo 2484 son: Ninguno! 
Los hijos del nodo 2486 son: 2515 
Los hijos del nodo 2487 son: 2516 2517 
Los hijos del nodo 2489 son: 2520 
Los hijos del nodo 2503 son: 2535 2536 
Los hijos del nodo 2504 son: 2537 
Los hijos del nodo 2506 son: 2539 2540 
Los hijos del nodo 2510 son: 2543 2544 
Los hijos del nodo 2511 son: 2545 
Los hijos del nodo 2512 son: Ninguno! 
Los hijos del nodo 2515 son: 2549 
Los hijos del nodo 2522 son: 2556 
Los hijos del nodo 2529 son: Ninguno! 
Los hijos del nodo 2541 son: 2581 2582 
Los hijos del nodo 2548 son: Ninguno! 
Los hijos del nodo 2549 son: Ninguno! 
Los hijos del nodo 2561 son: Ninguno! 
Los hijos del nodo 2563 son: 2599 
Los hijos del nodo 2565 son: 2600 
Los hijos del nodo 2566 son: 2601 2602 
Los hijos del nodo 2567 son: Ninguno! 
Los hijos del nodo 2568 son: 2603 
Los hijos del nodo 2572 son: Ninguno! 
Los hijos del nodo 2573 son: Ninguno! 
Los hijos del nodo 2576 son: Ninguno! 
Los hijos del nodo 2577 son: 2609 2610 
Los hijos del nodo 2586 son: 2620 2621 
Los hijos del nodo 2589 son: Ninguno! 
Los hijos del nodo 2591 son: Ninguno! 
Los hijos del nodo 2598 son: Ninguno! 
Los hijos del nodo 2600 son: Ninguno! 
Los hijos del nodo 2602 son: 2633 2634 
Los hijos del nodo 2604 son: 2637 
Los hijos del nodo 2609 son: 2642 2643 
Los hijos del nodo 2611 son: 2646 2647 
Los hijos del nodo 2612 son: 2648 2649 
Los hijos del nodo 2614 son: 2651 2652 
Los hijos del nodo 2631 son: 2669 2670 
Los hijos del nodo 2640 son: 2683 
Los hijos del nodo 2641 son: Ninguno! 
Los hijos del nodo 2642 son: Ninguno! 
Los hijos del nodo 2653 son: Ninguno! 
Los hijos del nodo 2654 son: 2692 
Los hijos del nodo 2659 son: 2696 
Los hijos del nodo 2670 son: Ninguno! 
Los hijos del nodo 2686 son: 2727 2728 
Los hijos del nodo 2690 son: Ninguno! 
Los hijos del nodo 2691 son: 2733 2734 
Los hijos del nodo 2693 son: 2736 
Los hijos del nodo 2696 son: 2740 2741 
Los hijos del nodo 2697 son: 2742 
Los hijos del nodo 2702 son: 2745 
Los hijos del nodo 2704 son: 2747 
Los hijos del nodo 2706 son: 2750 2751 
Los hijos del nodo 2709 son: 2754 
Los hijos del nodo 2710 son: Ninguno! 
Los hijos del nodo 2715 son: Ninguno! 
Los hijos del nodo 2716 son: Ninguno! 
Los hijos del nodo 2718 son: Ninguno! 
Los hijos del nodo 2722 son: 2761 
Los hijos del nodo 2723 son: 2762 
Los hijos del nodo 2727 son: 2768 
Los hijos del nodo 2738 son: 2784 
Los hijos del nodo 2757 son: Ninguno! 
Los hijos del nodo 2764 son: 2813 2814 
Los hijos del nodo 2769 son: Ninguno! 
Los hijos del nodo 2777 son: 2826 2827 
Los hijos del nodo 2780 son: Ninguno! 
Los hijos del nodo 2783 son: Ninguno! 
Los hijos del nodo 2785 son: Ninguno! 
Los hijos del nodo 2792 son: Ninguno! 
Los hijos del nodo 2797 son: Ninguno! 
Los hijos del nodo 2801 son: 2852 
Los hijos del nodo 2802 son: 2853 
Los hijos del nodo 2806 son: 2860 
Los hijos del nodo 2811 son: Ninguno! 
Los hijos del nodo 2818 son: Ninguno! 
Los hijos del nodo 2819 son: 2874 2875 
Los hijos del nodo 2822 son: Ninguno! 
Los hijos del nodo 2826 son: 2881 2882 
Los hijos del nodo 2841 son: Ninguno! 
Los hijos del nodo 2842 son: 2894 
Los hijos del nodo 2851 son: 2898 2899 
Los hijos del nodo 2853 son: Ninguno! 
Los hijos del nodo 2858 son: 2904 2905 
Los hijos del nodo 2863 son: 2911 
Los hijos del nodo 2867 son: Ninguno! 
Los hijos del nodo 2868 son: Ninguno! 
Los hijos del nodo 2869 son: 2915 
Los hijos del nodo 2871 son: 2918 
Los hijos del nodo 2878 son: 2926 2927 
Los hijos del nodo 2882 son: 2928 2929 
Los hijos del nodo 2885 son: Ninguno! 
Los hijos del nodo 2889 son: 2932 2933 
Los hijos del nodo 2890 son: Ninguno! 
Los hijos del nodo 2891 son: 2934 
Los hijos del nodo 2894 son: 2936 
Los hijos del nodo 2895 son: Ninguno! 
Los hijos del nodo 2900 son: 2938 2939 
Los hijos del nodo 2901 son: 2940 2941 
Los hijos del nodo 2907 son: 2945 
Los hijos del nodo 2908 son: Ninguno! 
Los hijos del nodo 2911 son: 2950 
Los hijos del nodo 2913 son: Ninguno! 
Los hijos del nodo 2921 son: 2956 
Los hijos del nodo 2922 son: 2957 
Los hijos del nodo 2925 son: 2961 
Los hijos del nodo 2927 son: Ninguno! 
Los hijos del nodo 2931 son: 2966 2967 
Los hijos del nodo 2935 son: 2970 
Los hijos del nodo 2936 son: Ninguno! 
Los hijos del nodo 2938 son: Ninguno! 
Los hijos del nodo 2941 son: 2974 2975 
Los hijos del nodo 2946 son: 2981 2982 
Los hijos del nodo 2951 son: Ninguno! 
Los hijos del nodo 2953 son: Ninguno! 
Los hijos del nodo 2959 son: 2997 2998 
Los hijos del nodo 2961 son: 2999 
Los hijos del nodo 2962 son: 3000 
Los hijos del nodo 2964 son: 3003 3004 
Los hijos del nodo 2969 son: 3008 
Los hijos del nodo 2972 son: 3010 3011 
Los hijos del nodo 2973 son: Ninguno! 
Los hijos del nodo 2975 son: 3012 3013 
Los hijos del nodo 2976 son: Ninguno! 
Los hijos del nodo 2986 son: 3023 
Los hijos del nodo 2988 son: 3024 
Los hijos del nodo 2989 son: Ninguno! 
Los hijos del nodo 2993 son: 3029 
Los hijos del nodo 2995 son: Ninguno! 
Los hijos del nodo 2997 son: Ninguno! 
Los hijos del nodo 3005 son: Ninguno! 
Los hijos del nodo 3007 son: 3041 3042 
Los hijos del nodo 3009 son: Ninguno! 
Los hijos del nodo 3010 son: 3045 
Los hijos del nodo 3012 son: 3046 
Los hijos del nodo 3013 son: Ninguno! 
Los hijos del nodo 3015 son: 3048 3049 
Los hijos del nodo 3016 son: Ninguno! 
Los hijos del nodo 3017 son: Ninguno! 
Los hijos del nodo 3024 son: 3059 3060 
Los hijos del nodo 3030 son: 3064 3065 
Los hijos del nodo 3032 son: 3068 3069 
Los hijos del nodo 3033 son: 3070 
Los hijos del nodo 3039 son: 3078 
Los hijos del nodo 3040 son: 3079 
Los hijos del nodo 3041 son: 3080 
Los hijos del nodo 3053 son: 3094 
Los hijos del nodo 3066 son: 3105 3106 
Los hijos del nodo 3067 son: 3107 
Los hijos del nodo 3068 son: 3108 3109 
Los hijos del nodo 3069 son: Ninguno! 
Los hijos del nodo 3072 son: Ninguno! 
Los hijos del nodo 3076 son: Ninguno! 
Los hijos del nodo 3086 son: 3125 
Los hijos del nodo 3088 son: 3126 
Los hijos del nodo 3090 son: Ninguno! 
Los hijos del nodo 3093 son: 3129 3130 
Los hijos del nodo 3096 son: 3133 
Los hijos del nodo 3103 son: 3139 
Los hijos del nodo 3105 son: 3140 3141 
Los hijos del nodo 3116 son: 3154 3155 
Los hijos del nodo 3124 son: Ninguno! 
Los hijos del nodo 3126 son: 3162 
Los hijos del nodo 3133 son: Ninguno! 
Los hijos del nodo 3137 son: 3179 
Los hijos del nodo 3138 son: 3180 3181 
Los hijos del nodo 3142 son: 3183 
Los hijos del nodo 3144 son: Ninguno! 
Los hijos del nodo 3153 son: 3192 
Los hijos del nodo 3160 son: 3194 
Los hijos del nodo 3166 son: 3198 3199 
Los hijos del nodo 3168 son: 3202 3203 
Los hijos del nodo 3171 son: 3206 3207 
Los hijos del nodo 3178 son: 3212 3213 
Los hijos del nodo 3181 son: 3216 3217 
Los hijos del nodo 3188 son: 3225 
Los hijos del nodo 3190 son: Ninguno! 
Los hijos del nodo 3192 son: Ninguno! 
Los hijos del nodo 3198 son: 3236 3237 
Los hijos del nodo 3202 son: Ninguno! 
Los hijos del nodo 3209 son: Ninguno! 
Los hijos del nodo 3216 son: 3258 
Los hijos del nodo 3217 son: 3259 3260 
Los hijos del nodo 3223 son: 3267 3268 
Los hijos del nodo 3236 son: Ninguno! 
Los hijos del nodo 3237 son: 3285 3286 
Los hijos del nodo 3256 son: 3311 
Los hijos del nodo 3259 son: Ninguno! 
Los hijos del nodo 3270 son: 3326 3327 
Los hijos del nodo 3273 son: 3331 3332 
Los hijos del nodo 3276 son: 3333 
Los hijos del nodo 3278 son: Ninguno! 
Los hijos del nodo 3281 son: 3337 
Los hijos del nodo 3284 son: Ninguno! 
Los hijos del nodo 3297 son: Ninguno! 
Los hijos del nodo 3299 son: Ninguno! 
Los hijos del nodo 3300 son: 3355 
Los hijos del nodo 3304 son: 3359 
Los hijos del nodo 3310 son: 3366 
Los hijos del nodo 3319 son: Ninguno! 
Los hijos del nodo 3323 son: 3374 3375 
Los hijos del nodo 3326 son: 3378 3379 
Los hijos del nodo 3327 son: 3380 
Los hijos del nodo 3336 son: 3388 
Los hijos del nodo 3340 son: Ninguno! 
Los hijos del nodo 3346 son: 3395 3396 
Los hijos del nodo 3354 son: Ninguno! 
Los hijos del nodo 3357 son: 3405 3406 
Los hijos del nodo 3359 son: 3407 3408 
Los hijos del nodo 3360 son: Ninguno! 
Los hijos del nodo 3364 son: 3412 3413 
Los hijos del nodo 3379 son: Ninguno! 
Los hijos del nodo 3381 son: Ninguno! 
Los hijos del nodo 3385 son: 3440 3441 
Los hijos del nodo 3387 son: 3443 3444 
Los hijos del nodo 3394 son: 3450 
Los hijos del nodo 3395 son: Ninguno! 
Los hijos del nodo 3397 son: 3451 3452 
Los hijos del nodo 3398 son: 3453 3454 
Los hijos del nodo 3400 son: Ninguno! 
Los hijos del nodo 3402 son: 3457 3458 
Los hijos del nodo 3407 son: Ninguno! 
Los hijos del nodo 3409 son: 3464 
Los hijos del nodo 3413 son: 3466 3467 
Los hijos del nodo 3423 son: 3477 3478 
Los hijos del nodo 3429 son: 3485 
Los hijos del nodo 3430 son: 3486 
Los hijos del nodo 3431 son: 3487 
Los hijos del nodo 3447 son: Ninguno! 
Los hijos del nodo 3452 son: 3510 
Los hijos del nodo 3454 son: 3511 3512 
Los hijos del nodo 3458 son: Ninguno! 
Los hijos del nodo 3463 son: 3522 
Los hijos del nodo 3465 son: 3525 3526 
Los hijos del nodo 3467 son: Ninguno! 
Los hijos del nodo 3469 son: 3528 
Los hijos del nodo 3479 son: Ninguno! 
Los hijos del nodo 3484 son: 3541 
Los hijos del nodo 3486 son: 3543 3544 
Los hijos del nodo 3491 son: 3547 3548 
Los hijos del nodo 3492 son: Ninguno! 
Los hijos del nodo 3497 son: 3556 
Los hijos del nodo 3498 son: 3557 
Los hijos del nodo 3499 son: 3558 
Los hijos del nodo 3500 son: Ninguno! 
Los hijos del nodo 3501 son: Ninguno! 
Los hijos del nodo 3502 son: 3559 3560 
Los hijos del nodo 3505 son: 3561 
Los hijos del nodo 3508 son: 3564 3565 
Los hijos del nodo 3509 son: 3566 
Los hijos del nodo 3511 son: Ninguno! 
Los hijos del nodo 3519 son: Ninguno! 
Los hijos del nodo 3520 son: 3574 3575 
Los hijos del nodo 3526 son: Ninguno! 
Los hijos del nodo 3528 son: 3586 3587 
Los hijos del nodo 3529 son: Ninguno! 
Los hijos del nodo 3536 son: 3594 3595 
Los hijos del nodo 3537 son: 3596 3597 
Los hijos del nodo 3539 son: 3599 
Los hijos del nodo 3541 son: 3600 3601 
Los hijos del nodo 3542 son: 3602 
Los hijos del nodo 3543 son: 3603 
Los hijos del nodo 3547 son: 3606 3607 
Los hijos del nodo 3554 son: 3616 3617 
Los hijos del nodo 3557 son: 3619 
Los hijos del nodo 3562 son: 3623 
Los hijos del nodo 3565 son: 3627 3628 
Los hijos del nodo 3567 son: 3630 
Los hijos del nodo 3574 son: 3634 
Los hijos del nodo 3587 son: 3644 3645 
Los hijos del nodo 3591 son: Ninguno! 
Los hijos del nodo 3595 son: Ninguno! 
Los hijos del nodo 3596 son: 3650 
Los hijos del nodo 3599 son: 3653 3654 
Los hijos del nodo 3604 son: 3661 
Los hijos del nodo 3606 son: 3664 3665 
Los hijos del nodo 3609 son: 3668 3669 
Los hijos del nodo 3612 son: Ninguno! 
Los hijos del nodo 3615 son: Ninguno! 
Los hijos del nodo 3616 son: 3672 3673 
Los hijos del nodo 3617 son: Ninguno! 
Los hijos del nodo 3619 son: Ninguno! 
Los hijos del nodo 3620 son: 3675 3676 
Los hijos del nodo 3629 son: Ninguno! 
Los hijos del nodo 3630 son: 3687 3688 
Los hijos del nodo 3643 son: 3697 
Los hijos del nodo 3650 son: Ninguno! 
Los hijos del nodo 3652 son: 3704 
Los hijos del nodo 3653 son: 3705 3706 
Los hijos del nodo 3661 son: 3713 
Los hijos del nodo 3663 son: 3714 
Los hijos del nodo 3664 son: 3715 3716 
Los hijos del nodo 3666 son: 3717 
Los hijos del nodo 3668 son: 3720 3721 
Los hijos del nodo 3672 son: Ninguno! 
Los hijos del nodo 3674 son: Ninguno! 
Los hijos del nodo 3681 son: 3733 
Los hijos del nodo 3691 son: 3744 3745 
Los hijos del nodo 3693 son: 3746 3747 
Los hijos del nodo 3700 son: 3752 
Los hijos del nodo 3702 son: 3754 
Los hijos del nodo 3711 son: 3760 3761 
Los hijos del nodo 3712 son: 3762 
Los hijos del nodo 3714 son: 3765 3766 
Los hijos del nodo 3715 son: 3767 3768 
Los hijos del nodo 3716 son: Ninguno! 
Los hijos del nodo 3718 son: 3769 
Los hijos del nodo 3728 son: 3773 
Los hijos del nodo 3729 son: 3774 
Los hijos del nodo 3730 son: Ninguno! 
Los hijos del nodo 3733 son: 3779 
Los hijos del nodo 3738 son: Ninguno! 
Los hijos del nodo 3746 son: Ninguno! 
Los hijos del nodo 3756 son: Ninguno! 
Los hijos del nodo 3757 son: Ninguno! 
Los hijos del nodo 3758 son: 3796 3797 
Los hijos del nodo 3764 son: Ninguno! 
Los hijos del nodo 3772 son: 3812 
Los hijos del nodo 3776 son: 3816 
Los hijos del nodo 3777 son: 3817 
Los hijos del nodo 3784 son: 3830 3831 
Los hijos del nodo 3785 son: Ninguno! 
Los hijos del nodo 3792 son: Ninguno! 
Los hijos del nodo 3798 son: 3843 
Los hijos del nodo 3810 son: 3852 3853 
Los hijos del nodo 3811 son: Ninguno! 
Los hijos del nodo 3815 son: Ninguno! 
Los hijos del nodo 3816 son: 3857 
Los hijos del nodo 3826 son: Ninguno! 
Los hijos del nodo 3829 son: Ninguno! 
Los hijos del nodo 3830 son: 3870 3871 
Los hijos del nodo 3845 son: Ninguno! 
Los hijos del nodo 3846 son: 3881 3882 
Los hijos del nodo 3847 son: 3883 3884 
Los hijos del nodo 3849 son: Ninguno! 
Los hijos del nodo 3853 son: 3890 
Los hijos del nodo 3856 son: 3894 
Los hijos del nodo 3858 son: 3896 3897 
Los hijos del nodo 3864 son: 3905 3906 
Los hijos del nodo 3869 son: 3913 
Los hijos del nodo 3871 son: 3914 3915 
Los hijos del nodo 3872 son: 3916 3917 
Los hijos del nodo 3876 son: 3921 
Los hijos del nodo 3878 son: 3924 3925 
Los hijos del nodo 3885 son: Ninguno! 
Los hijos del nodo 3887 son: 3932 3933 
Los hijos del nodo 3891 son: 3934 
Los hijos del nodo 3892 son: 3935 
Los hijos del nodo 3896 son: 3939 
Los hijos del nodo 3901 son: 3943 
Los hijos del nodo 3903 son: Ninguno! 
Los hijos del nodo 3911 son: 3948 
Los hijos del nodo 3912 son: Ninguno! 
Los hijos del nodo 3916 son: 3951 3952 
Los hijos del nodo 3927 son: Ninguno! 
Los hijos del nodo 3928 son: 3965 
Los hijos del nodo 3932 son: 3970 3971 
Los hijos del nodo 3933 son: Ninguno! 
Los hijos del nodo 3935 son: Ninguno! 
Los hijos del nodo 3938 son: 3977 
Los hijos del nodo 3942 son: 3982 3983 
Los hijos del nodo 3943 son: 3984 
Los hijos del nodo 3945 son: 3986 3987 
Los hijos del nodo 3961 son: 4003 
Los hijos del nodo 3963 son: 4005 4006 
Los hijos del nodo 3968 son: 4012 
Los hijos del nodo 3973 son: 4018 
Los hijos del nodo 3975 son: 4020 
Los hijos del nodo 3981 son: 4024 4025 
Los hijos del nodo 3985 son: 4032 
Los hijos del nodo 3999 son: 4046 
Los hijos del nodo 4003 son: Ninguno! 
Los hijos del nodo 4007 son: 4054 
Los hijos del nodo 4011 son: Ninguno! 
Los hijos del nodo 4014 son: Ninguno! 
Los hijos del nodo 4019 son: 4064 
Los hijos del nodo 4025 son: 4069 
Los hijos del nodo 4027 son: 4072 
Los hijos del nodo 4030 son: 4075 4076 
Los hijos del nodo 4036 son: 4083 4084 
Los hijos del nodo 4038 son: 4086 4087 
Los hijos del nodo 4052 son: Ninguno! 
Los hijos del nodo 4054 son: Ninguno! 
Los hijos del nodo 4055 son: Ninguno! 
Los hijos del nodo 4056 son: Ninguno! 
Los hijos del nodo 4058 son: Ninguno! 
Los hijos del nodo 4062 son: Ninguno! 
Los hijos del nodo 4064 son: Ninguno! 
Los hijos del nodo 4078 son: Ninguno! 
Los hijos del nodo 4081 son: Ninguno! 
Los hijos del nodo 4083 son: Ninguno! 
Los hijos del nodo 4084 son: Ninguno! 
Los hijos del nodo 4089 son: Ninguno! 
Los hijos del nodo 4094 son: Ninguno! 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\TFG\cam_binaria_optimizada_4096\solution1\sim\verilog>set PATH= 

C:\TFG\cam_binaria_optimizada_4096\solution1\sim\verilog>call G:/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s top_function  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s top_function 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_4096/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_4096/solution1/sim/verilog/AESL_autofifo_result_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_result_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_4096/solution1/sim/verilog/busqueda_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_4096/solution1/sim/verilog/busqueda_cam_bfstbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb_rom
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_4096/solution1/sim/verilog/top_function.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_function_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_4096/solution1/sim/verilog/top_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.busqueda_cam_bfstbkb_rom
Compiling module xil_defaultlib.busqueda_cam_bfstbkb(DataWidth=2...
Compiling module xil_defaultlib.busqueda_cam
Compiling module xil_defaultlib.top_function
Compiling module xil_defaultlib.AESL_autofifo_result_V_V
Compiling module xil_defaultlib.apatb_top_function_top
Compiling module work.glbl
Built simulation snapshot top_function

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/TFG/cam_binaria_optimizada_4096/solution1/sim/verilog/xsim.dir/top_function/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/TFG/cam_binaria_optimizada_4096/solution1/sim/verilog/xsim.dir/top_function/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 15 18:01:11 2020. For additional details about this file, please refer to the WebTalk help file at G:/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 18:01:11 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top_function/xsim_script.tcl
# xsim {top_function} -autoloadwcfg -tclbatch {top_function.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source top_function.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2048 [0.00%] @ "125000"
// RTL Simulation : 1 / 2048 [100.00%] @ "165000"
// RTL Simulation : 2 / 2048 [100.00%] @ "41175000"
// RTL Simulation : 3 / 2048 [100.00%] @ "82185000"
// RTL Simulation : 4 / 2048 [100.00%] @ "123195000"
// RTL Simulation : 5 / 2048 [100.00%] @ "164205000"
// RTL Simulation : 6 / 2048 [100.00%] @ "205215000"
// RTL Simulation : 7 / 2048 [100.00%] @ "246225000"
// RTL Simulation : 8 / 2048 [100.00%] @ "287235000"
// RTL Simulation : 9 / 2048 [100.00%] @ "328245000"
// RTL Simulation : 10 / 2048 [100.00%] @ "369255000"
// RTL Simulation : 11 / 2048 [100.00%] @ "410265000"
// RTL Simulation : 12 / 2048 [100.00%] @ "451275000"
// RTL Simulation : 13 / 2048 [100.00%] @ "492285000"
// RTL Simulation : 14 / 2048 [100.00%] @ "533295000"
// RTL Simulation : 15 / 2048 [100.00%] @ "574305000"
// RTL Simulation : 16 / 2048 [100.00%] @ "615315000"
// RTL Simulation : 17 / 2048 [100.00%] @ "656325000"
// RTL Simulation : 18 / 2048 [100.00%] @ "697335000"
// RTL Simulation : 19 / 2048 [100.00%] @ "738345000"
// RTL Simulation : 20 / 2048 [100.00%] @ "779355000"
// RTL Simulation : 21 / 2048 [100.00%] @ "820365000"
// RTL Simulation : 22 / 2048 [100.00%] @ "861375000"
// RTL Simulation : 23 / 2048 [100.00%] @ "902385000"
// RTL Simulation : 24 / 2048 [100.00%] @ "943395000"
// RTL Simulation : 25 / 2048 [100.00%] @ "984405000"
// RTL Simulation : 26 / 2048 [100.00%] @ "1025415000"
// RTL Simulation : 27 / 2048 [100.00%] @ "1066425000"
// RTL Simulation : 28 / 2048 [100.00%] @ "1107435000"
// RTL Simulation : 29 / 2048 [100.00%] @ "1148445000"
// RTL Simulation : 30 / 2048 [100.00%] @ "1189455000"
// RTL Simulation : 31 / 2048 [100.00%] @ "1230465000"
// RTL Simulation : 32 / 2048 [100.00%] @ "1271475000"
// RTL Simulation : 33 / 2048 [100.00%] @ "1312485000"
// RTL Simulation : 34 / 2048 [100.00%] @ "1353495000"
// RTL Simulation : 35 / 2048 [100.00%] @ "1394505000"
// RTL Simulation : 36 / 2048 [100.00%] @ "1435515000"
// RTL Simulation : 37 / 2048 [100.00%] @ "1476525000"
// RTL Simulation : 38 / 2048 [100.00%] @ "1517535000"
// RTL Simulation : 39 / 2048 [100.00%] @ "1558545000"
// RTL Simulation : 40 / 2048 [100.00%] @ "1599555000"
// RTL Simulation : 41 / 2048 [100.00%] @ "1640565000"
// RTL Simulation : 42 / 2048 [100.00%] @ "1681575000"
// RTL Simulation : 43 / 2048 [100.00%] @ "1722585000"
// RTL Simulation : 44 / 2048 [100.00%] @ "1763595000"
// RTL Simulation : 45 / 2048 [100.00%] @ "1804605000"
// RTL Simulation : 46 / 2048 [100.00%] @ "1845615000"
// RTL Simulation : 47 / 2048 [100.00%] @ "1886625000"
// RTL Simulation : 48 / 2048 [100.00%] @ "1927635000"
// RTL Simulation : 49 / 2048 [100.00%] @ "1968645000"
// RTL Simulation : 50 / 2048 [100.00%] @ "2009655000"
// RTL Simulation : 51 / 2048 [100.00%] @ "2050665000"
// RTL Simulation : 52 / 2048 [100.00%] @ "2091675000"
// RTL Simulation : 53 / 2048 [100.00%] @ "2132685000"
// RTL Simulation : 54 / 2048 [100.00%] @ "2173695000"
// RTL Simulation : 55 / 2048 [100.00%] @ "2214705000"
// RTL Simulation : 56 / 2048 [100.00%] @ "2255715000"
// RTL Simulation : 57 / 2048 [100.00%] @ "2296725000"
// RTL Simulation : 58 / 2048 [100.00%] @ "2337735000"
// RTL Simulation : 59 / 2048 [100.00%] @ "2378745000"
// RTL Simulation : 60 / 2048 [100.00%] @ "2419755000"
// RTL Simulation : 61 / 2048 [100.00%] @ "2460765000"
// RTL Simulation : 62 / 2048 [100.00%] @ "2501775000"
// RTL Simulation : 63 / 2048 [100.00%] @ "2542785000"
// RTL Simulation : 64 / 2048 [100.00%] @ "2583795000"
// RTL Simulation : 65 / 2048 [100.00%] @ "2624805000"
// RTL Simulation : 66 / 2048 [100.00%] @ "2665815000"
// RTL Simulation : 67 / 2048 [100.00%] @ "2706825000"
// RTL Simulation : 68 / 2048 [100.00%] @ "2747835000"
// RTL Simulation : 69 / 2048 [100.00%] @ "2788845000"
// RTL Simulation : 70 / 2048 [100.00%] @ "2829855000"
// RTL Simulation : 71 / 2048 [100.00%] @ "2870865000"
// RTL Simulation : 72 / 2048 [100.00%] @ "2911875000"
// RTL Simulation : 73 / 2048 [100.00%] @ "2952885000"
// RTL Simulation : 74 / 2048 [100.00%] @ "2993895000"
// RTL Simulation : 75 / 2048 [100.00%] @ "3034905000"
// RTL Simulation : 76 / 2048 [100.00%] @ "3075915000"
// RTL Simulation : 77 / 2048 [100.00%] @ "3116925000"
// RTL Simulation : 78 / 2048 [100.00%] @ "3157935000"
// RTL Simulation : 79 / 2048 [100.00%] @ "3198945000"
// RTL Simulation : 80 / 2048 [100.00%] @ "3239955000"
// RTL Simulation : 81 / 2048 [100.00%] @ "3280965000"
// RTL Simulation : 82 / 2048 [100.00%] @ "3321975000"
// RTL Simulation : 83 / 2048 [100.00%] @ "3362985000"
// RTL Simulation : 84 / 2048 [100.00%] @ "3403995000"
// RTL Simulation : 85 / 2048 [100.00%] @ "3445005000"
// RTL Simulation : 86 / 2048 [100.00%] @ "3486015000"
// RTL Simulation : 87 / 2048 [100.00%] @ "3527025000"
// RTL Simulation : 88 / 2048 [100.00%] @ "3568035000"
// RTL Simulation : 89 / 2048 [100.00%] @ "3609045000"
// RTL Simulation : 90 / 2048 [100.00%] @ "3650055000"
// RTL Simulation : 91 / 2048 [100.00%] @ "3691065000"
// RTL Simulation : 92 / 2048 [100.00%] @ "3732075000"
// RTL Simulation : 93 / 2048 [100.00%] @ "3773085000"
// RTL Simulation : 94 / 2048 [100.00%] @ "3814095000"
// RTL Simulation : 95 / 2048 [100.00%] @ "3855105000"
// RTL Simulation : 96 / 2048 [100.00%] @ "3896115000"
// RTL Simulation : 97 / 2048 [100.00%] @ "3937125000"
// RTL Simulation : 98 / 2048 [100.00%] @ "3978135000"
// RTL Simulation : 99 / 2048 [100.00%] @ "4019145000"
// RTL Simulation : 100 / 2048 [100.00%] @ "4060155000"
// RTL Simulation : 101 / 2048 [100.00%] @ "4101165000"
// RTL Simulation : 102 / 2048 [100.00%] @ "4142175000"
// RTL Simulation : 103 / 2048 [100.00%] @ "4183185000"
// RTL Simulation : 104 / 2048 [100.00%] @ "4224195000"
// RTL Simulation : 105 / 2048 [100.00%] @ "4265205000"
// RTL Simulation : 106 / 2048 [100.00%] @ "4306215000"
// RTL Simulation : 107 / 2048 [100.00%] @ "4347225000"
// RTL Simulation : 108 / 2048 [100.00%] @ "4388235000"
// RTL Simulation : 109 / 2048 [100.00%] @ "4429245000"
// RTL Simulation : 110 / 2048 [100.00%] @ "4470255000"
// RTL Simulation : 111 / 2048 [100.00%] @ "4511265000"
// RTL Simulation : 112 / 2048 [100.00%] @ "4552275000"
// RTL Simulation : 113 / 2048 [100.00%] @ "4593285000"
// RTL Simulation : 114 / 2048 [100.00%] @ "4634295000"
// RTL Simulation : 115 / 2048 [100.00%] @ "4675305000"
// RTL Simulation : 116 / 2048 [100.00%] @ "4716315000"
// RTL Simulation : 117 / 2048 [100.00%] @ "4757325000"
// RTL Simulation : 118 / 2048 [100.00%] @ "4798335000"
// RTL Simulation : 119 / 2048 [100.00%] @ "4839345000"
// RTL Simulation : 120 / 2048 [100.00%] @ "4880355000"
// RTL Simulation : 121 / 2048 [100.00%] @ "4921365000"
// RTL Simulation : 122 / 2048 [100.00%] @ "4962375000"
// RTL Simulation : 123 / 2048 [100.00%] @ "5003385000"
// RTL Simulation : 124 / 2048 [100.00%] @ "5044395000"
// RTL Simulation : 125 / 2048 [100.00%] @ "5085405000"
// RTL Simulation : 126 / 2048 [100.00%] @ "5126415000"
// RTL Simulation : 127 / 2048 [100.00%] @ "5167425000"
// RTL Simulation : 128 / 2048 [100.00%] @ "5208435000"
// RTL Simulation : 129 / 2048 [100.00%] @ "5249445000"
// RTL Simulation : 130 / 2048 [100.00%] @ "5290455000"
// RTL Simulation : 131 / 2048 [100.00%] @ "5331465000"
// RTL Simulation : 132 / 2048 [100.00%] @ "5372475000"
// RTL Simulation : 133 / 2048 [100.00%] @ "5413485000"
// RTL Simulation : 134 / 2048 [100.00%] @ "5454495000"
// RTL Simulation : 135 / 2048 [100.00%] @ "5495505000"
// RTL Simulation : 136 / 2048 [100.00%] @ "5536515000"
// RTL Simulation : 137 / 2048 [100.00%] @ "5577525000"
// RTL Simulation : 138 / 2048 [100.00%] @ "5618535000"
// RTL Simulation : 139 / 2048 [100.00%] @ "5659545000"
// RTL Simulation : 140 / 2048 [100.00%] @ "5700555000"
// RTL Simulation : 141 / 2048 [100.00%] @ "5741565000"
// RTL Simulation : 142 / 2048 [100.00%] @ "5782575000"
// RTL Simulation : 143 / 2048 [100.00%] @ "5823585000"
// RTL Simulation : 144 / 2048 [100.00%] @ "5864595000"
// RTL Simulation : 145 / 2048 [100.00%] @ "5905605000"
// RTL Simulation : 146 / 2048 [100.00%] @ "5946615000"
// RTL Simulation : 147 / 2048 [100.00%] @ "5987625000"
// RTL Simulation : 148 / 2048 [100.00%] @ "6028635000"
// RTL Simulation : 149 / 2048 [100.00%] @ "6069645000"
// RTL Simulation : 150 / 2048 [100.00%] @ "6110655000"
// RTL Simulation : 151 / 2048 [100.00%] @ "6151665000"
// RTL Simulation : 152 / 2048 [100.00%] @ "6192675000"
// RTL Simulation : 153 / 2048 [100.00%] @ "6233685000"
// RTL Simulation : 154 / 2048 [100.00%] @ "6274695000"
// RTL Simulation : 155 / 2048 [100.00%] @ "6315705000"
// RTL Simulation : 156 / 2048 [100.00%] @ "6356715000"
// RTL Simulation : 157 / 2048 [100.00%] @ "6397725000"
// RTL Simulation : 158 / 2048 [100.00%] @ "6438735000"
// RTL Simulation : 159 / 2048 [100.00%] @ "6479745000"
// RTL Simulation : 160 / 2048 [100.00%] @ "6520755000"
// RTL Simulation : 161 / 2048 [100.00%] @ "6561765000"
// RTL Simulation : 162 / 2048 [100.00%] @ "6602775000"
// RTL Simulation : 163 / 2048 [100.00%] @ "6643785000"
// RTL Simulation : 164 / 2048 [100.00%] @ "6684795000"
// RTL Simulation : 165 / 2048 [100.00%] @ "6725805000"
// RTL Simulation : 166 / 2048 [100.00%] @ "6766815000"
// RTL Simulation : 167 / 2048 [100.00%] @ "6807825000"
// RTL Simulation : 168 / 2048 [100.00%] @ "6848835000"
// RTL Simulation : 169 / 2048 [100.00%] @ "6889845000"
// RTL Simulation : 170 / 2048 [100.00%] @ "6930855000"
// RTL Simulation : 171 / 2048 [100.00%] @ "6971865000"
// RTL Simulation : 172 / 2048 [100.00%] @ "7012875000"
// RTL Simulation : 173 / 2048 [100.00%] @ "7053885000"
// RTL Simulation : 174 / 2048 [100.00%] @ "7094895000"
// RTL Simulation : 175 / 2048 [100.00%] @ "7135905000"
// RTL Simulation : 176 / 2048 [100.00%] @ "7176915000"
// RTL Simulation : 177 / 2048 [100.00%] @ "7217925000"
// RTL Simulation : 178 / 2048 [100.00%] @ "7258935000"
// RTL Simulation : 179 / 2048 [100.00%] @ "7299945000"
// RTL Simulation : 180 / 2048 [100.00%] @ "7340955000"
// RTL Simulation : 181 / 2048 [100.00%] @ "7381965000"
// RTL Simulation : 182 / 2048 [100.00%] @ "7422975000"
// RTL Simulation : 183 / 2048 [100.00%] @ "7463985000"
// RTL Simulation : 184 / 2048 [100.00%] @ "7504995000"
// RTL Simulation : 185 / 2048 [100.00%] @ "7546005000"
// RTL Simulation : 186 / 2048 [100.00%] @ "7587015000"
// RTL Simulation : 187 / 2048 [100.00%] @ "7628025000"
// RTL Simulation : 188 / 2048 [100.00%] @ "7669035000"
// RTL Simulation : 189 / 2048 [100.00%] @ "7710045000"
// RTL Simulation : 190 / 2048 [100.00%] @ "7751055000"
// RTL Simulation : 191 / 2048 [100.00%] @ "7792065000"
// RTL Simulation : 192 / 2048 [100.00%] @ "7833075000"
// RTL Simulation : 193 / 2048 [100.00%] @ "7874085000"
// RTL Simulation : 194 / 2048 [100.00%] @ "7915095000"
// RTL Simulation : 195 / 2048 [100.00%] @ "7956105000"
// RTL Simulation : 196 / 2048 [100.00%] @ "7997115000"
// RTL Simulation : 197 / 2048 [100.00%] @ "8038125000"
// RTL Simulation : 198 / 2048 [100.00%] @ "8079135000"
// RTL Simulation : 199 / 2048 [100.00%] @ "8120145000"
// RTL Simulation : 200 / 2048 [100.00%] @ "8161155000"
// RTL Simulation : 201 / 2048 [100.00%] @ "8202165000"
// RTL Simulation : 202 / 2048 [100.00%] @ "8243175000"
// RTL Simulation : 203 / 2048 [100.00%] @ "8284185000"
// RTL Simulation : 204 / 2048 [100.00%] @ "8325195000"
// RTL Simulation : 205 / 2048 [100.00%] @ "8366205000"
// RTL Simulation : 206 / 2048 [100.00%] @ "8407215000"
// RTL Simulation : 207 / 2048 [100.00%] @ "8448225000"
// RTL Simulation : 208 / 2048 [100.00%] @ "8489235000"
// RTL Simulation : 209 / 2048 [100.00%] @ "8530245000"
// RTL Simulation : 210 / 2048 [100.00%] @ "8571255000"
// RTL Simulation : 211 / 2048 [100.00%] @ "8612265000"
// RTL Simulation : 212 / 2048 [100.00%] @ "8653275000"
// RTL Simulation : 213 / 2048 [100.00%] @ "8694285000"
// RTL Simulation : 214 / 2048 [100.00%] @ "8735295000"
// RTL Simulation : 215 / 2048 [100.00%] @ "8776305000"
// RTL Simulation : 216 / 2048 [100.00%] @ "8817315000"
// RTL Simulation : 217 / 2048 [100.00%] @ "8858325000"
// RTL Simulation : 218 / 2048 [100.00%] @ "8899335000"
// RTL Simulation : 219 / 2048 [100.00%] @ "8940345000"
// RTL Simulation : 220 / 2048 [100.00%] @ "8981355000"
// RTL Simulation : 221 / 2048 [100.00%] @ "9022365000"
// RTL Simulation : 222 / 2048 [100.00%] @ "9063375000"
// RTL Simulation : 223 / 2048 [100.00%] @ "9104385000"
// RTL Simulation : 224 / 2048 [100.00%] @ "9145395000"
// RTL Simulation : 225 / 2048 [100.00%] @ "9186405000"
// RTL Simulation : 226 / 2048 [100.00%] @ "9227415000"
// RTL Simulation : 227 / 2048 [100.00%] @ "9268425000"
// RTL Simulation : 228 / 2048 [100.00%] @ "9309435000"
// RTL Simulation : 229 / 2048 [100.00%] @ "9350445000"
// RTL Simulation : 230 / 2048 [100.00%] @ "9391455000"
// RTL Simulation : 231 / 2048 [100.00%] @ "9432465000"
// RTL Simulation : 232 / 2048 [100.00%] @ "9473475000"
// RTL Simulation : 233 / 2048 [100.00%] @ "9514485000"
// RTL Simulation : 234 / 2048 [100.00%] @ "9555495000"
// RTL Simulation : 235 / 2048 [100.00%] @ "9596505000"
// RTL Simulation : 236 / 2048 [100.00%] @ "9637515000"
// RTL Simulation : 237 / 2048 [100.00%] @ "9678525000"
// RTL Simulation : 238 / 2048 [100.00%] @ "9719535000"
// RTL Simulation : 239 / 2048 [100.00%] @ "9760545000"
// RTL Simulation : 240 / 2048 [100.00%] @ "9801555000"
// RTL Simulation : 241 / 2048 [100.00%] @ "9842565000"
// RTL Simulation : 242 / 2048 [100.00%] @ "9883575000"
// RTL Simulation : 243 / 2048 [100.00%] @ "9924585000"
// RTL Simulation : 244 / 2048 [100.00%] @ "9965595000"
// RTL Simulation : 245 / 2048 [100.00%] @ "10006605000"
// RTL Simulation : 246 / 2048 [100.00%] @ "10047615000"
// RTL Simulation : 247 / 2048 [100.00%] @ "10088625000"
// RTL Simulation : 248 / 2048 [100.00%] @ "10129635000"
// RTL Simulation : 249 / 2048 [100.00%] @ "10170645000"
// RTL Simulation : 250 / 2048 [100.00%] @ "10211655000"
// RTL Simulation : 251 / 2048 [100.00%] @ "10252665000"
// RTL Simulation : 252 / 2048 [100.00%] @ "10293675000"
// RTL Simulation : 253 / 2048 [100.00%] @ "10334685000"
// RTL Simulation : 254 / 2048 [100.00%] @ "10375695000"
// RTL Simulation : 255 / 2048 [100.00%] @ "10416705000"
// RTL Simulation : 256 / 2048 [100.00%] @ "10457715000"
// RTL Simulation : 257 / 2048 [100.00%] @ "10498725000"
// RTL Simulation : 258 / 2048 [100.00%] @ "10539735000"
// RTL Simulation : 259 / 2048 [100.00%] @ "10580745000"
// RTL Simulation : 260 / 2048 [100.00%] @ "10621755000"
// RTL Simulation : 261 / 2048 [100.00%] @ "10662765000"
// RTL Simulation : 262 / 2048 [100.00%] @ "10703775000"
// RTL Simulation : 263 / 2048 [100.00%] @ "10744785000"
// RTL Simulation : 264 / 2048 [100.00%] @ "10785795000"
// RTL Simulation : 265 / 2048 [100.00%] @ "10826805000"
// RTL Simulation : 266 / 2048 [100.00%] @ "10867815000"
// RTL Simulation : 267 / 2048 [100.00%] @ "10908825000"
// RTL Simulation : 268 / 2048 [100.00%] @ "10949835000"
// RTL Simulation : 269 / 2048 [100.00%] @ "10990845000"
// RTL Simulation : 270 / 2048 [100.00%] @ "11031855000"
// RTL Simulation : 271 / 2048 [100.00%] @ "11072865000"
// RTL Simulation : 272 / 2048 [100.00%] @ "11113875000"
// RTL Simulation : 273 / 2048 [100.00%] @ "11154885000"
// RTL Simulation : 274 / 2048 [100.00%] @ "11195895000"
// RTL Simulation : 275 / 2048 [100.00%] @ "11236905000"
// RTL Simulation : 276 / 2048 [100.00%] @ "11277915000"
// RTL Simulation : 277 / 2048 [100.00%] @ "11318925000"
// RTL Simulation : 278 / 2048 [100.00%] @ "11359935000"
// RTL Simulation : 279 / 2048 [100.00%] @ "11400945000"
// RTL Simulation : 280 / 2048 [100.00%] @ "11441955000"
// RTL Simulation : 281 / 2048 [100.00%] @ "11482965000"
// RTL Simulation : 282 / 2048 [100.00%] @ "11523975000"
// RTL Simulation : 283 / 2048 [100.00%] @ "11564985000"
// RTL Simulation : 284 / 2048 [100.00%] @ "11605995000"
// RTL Simulation : 285 / 2048 [100.00%] @ "11647005000"
// RTL Simulation : 286 / 2048 [100.00%] @ "11688015000"
// RTL Simulation : 287 / 2048 [100.00%] @ "11729025000"
// RTL Simulation : 288 / 2048 [100.00%] @ "11770035000"
// RTL Simulation : 289 / 2048 [100.00%] @ "11811045000"
// RTL Simulation : 290 / 2048 [100.00%] @ "11852055000"
// RTL Simulation : 291 / 2048 [100.00%] @ "11893065000"
// RTL Simulation : 292 / 2048 [100.00%] @ "11934075000"
// RTL Simulation : 293 / 2048 [100.00%] @ "11975085000"
// RTL Simulation : 294 / 2048 [100.00%] @ "12016095000"
// RTL Simulation : 295 / 2048 [100.00%] @ "12057105000"
// RTL Simulation : 296 / 2048 [100.00%] @ "12098115000"
// RTL Simulation : 297 / 2048 [100.00%] @ "12139125000"
// RTL Simulation : 298 / 2048 [100.00%] @ "12180135000"
// RTL Simulation : 299 / 2048 [100.00%] @ "12221145000"
// RTL Simulation : 300 / 2048 [100.00%] @ "12262155000"
// RTL Simulation : 301 / 2048 [100.00%] @ "12303165000"
// RTL Simulation : 302 / 2048 [100.00%] @ "12344175000"
// RTL Simulation : 303 / 2048 [100.00%] @ "12385185000"
// RTL Simulation : 304 / 2048 [100.00%] @ "12426195000"
// RTL Simulation : 305 / 2048 [100.00%] @ "12467205000"
// RTL Simulation : 306 / 2048 [100.00%] @ "12508215000"
// RTL Simulation : 307 / 2048 [100.00%] @ "12549225000"
// RTL Simulation : 308 / 2048 [100.00%] @ "12590235000"
// RTL Simulation : 309 / 2048 [100.00%] @ "12631245000"
// RTL Simulation : 310 / 2048 [100.00%] @ "12672255000"
// RTL Simulation : 311 / 2048 [100.00%] @ "12713265000"
// RTL Simulation : 312 / 2048 [100.00%] @ "12754275000"
// RTL Simulation : 313 / 2048 [100.00%] @ "12795285000"
// RTL Simulation : 314 / 2048 [100.00%] @ "12836295000"
// RTL Simulation : 315 / 2048 [100.00%] @ "12877305000"
// RTL Simulation : 316 / 2048 [100.00%] @ "12918315000"
// RTL Simulation : 317 / 2048 [100.00%] @ "12959325000"
// RTL Simulation : 318 / 2048 [100.00%] @ "13000335000"
// RTL Simulation : 319 / 2048 [100.00%] @ "13041345000"
// RTL Simulation : 320 / 2048 [100.00%] @ "13082355000"
// RTL Simulation : 321 / 2048 [100.00%] @ "13123365000"
// RTL Simulation : 322 / 2048 [100.00%] @ "13164375000"
// RTL Simulation : 323 / 2048 [100.00%] @ "13205385000"
// RTL Simulation : 324 / 2048 [100.00%] @ "13246395000"
// RTL Simulation : 325 / 2048 [100.00%] @ "13287405000"
// RTL Simulation : 326 / 2048 [100.00%] @ "13328415000"
// RTL Simulation : 327 / 2048 [100.00%] @ "13369425000"
// RTL Simulation : 328 / 2048 [100.00%] @ "13410435000"
// RTL Simulation : 329 / 2048 [100.00%] @ "13451445000"
// RTL Simulation : 330 / 2048 [100.00%] @ "13492455000"
// RTL Simulation : 331 / 2048 [100.00%] @ "13533465000"
// RTL Simulation : 332 / 2048 [100.00%] @ "13574475000"
// RTL Simulation : 333 / 2048 [100.00%] @ "13615485000"
// RTL Simulation : 334 / 2048 [100.00%] @ "13656495000"
// RTL Simulation : 335 / 2048 [100.00%] @ "13697505000"
// RTL Simulation : 336 / 2048 [100.00%] @ "13738515000"
// RTL Simulation : 337 / 2048 [100.00%] @ "13779525000"
// RTL Simulation : 338 / 2048 [100.00%] @ "13820535000"
// RTL Simulation : 339 / 2048 [100.00%] @ "13861545000"
// RTL Simulation : 340 / 2048 [100.00%] @ "13902555000"
// RTL Simulation : 341 / 2048 [100.00%] @ "13943565000"
// RTL Simulation : 342 / 2048 [100.00%] @ "13984575000"
// RTL Simulation : 343 / 2048 [100.00%] @ "14025585000"
// RTL Simulation : 344 / 2048 [100.00%] @ "14066595000"
// RTL Simulation : 345 / 2048 [100.00%] @ "14107605000"
// RTL Simulation : 346 / 2048 [100.00%] @ "14148615000"
// RTL Simulation : 347 / 2048 [100.00%] @ "14189625000"
// RTL Simulation : 348 / 2048 [100.00%] @ "14230635000"
// RTL Simulation : 349 / 2048 [100.00%] @ "14271645000"
// RTL Simulation : 350 / 2048 [100.00%] @ "14312655000"
// RTL Simulation : 351 / 2048 [100.00%] @ "14353665000"
// RTL Simulation : 352 / 2048 [100.00%] @ "14394675000"
// RTL Simulation : 353 / 2048 [100.00%] @ "14435685000"
// RTL Simulation : 354 / 2048 [100.00%] @ "14476695000"
// RTL Simulation : 355 / 2048 [100.00%] @ "14517705000"
// RTL Simulation : 356 / 2048 [100.00%] @ "14558715000"
// RTL Simulation : 357 / 2048 [100.00%] @ "14599725000"
// RTL Simulation : 358 / 2048 [100.00%] @ "14640735000"
// RTL Simulation : 359 / 2048 [100.00%] @ "14681745000"
// RTL Simulation : 360 / 2048 [100.00%] @ "14722755000"
// RTL Simulation : 361 / 2048 [100.00%] @ "14763765000"
// RTL Simulation : 362 / 2048 [100.00%] @ "14804775000"
// RTL Simulation : 363 / 2048 [100.00%] @ "14845785000"
// RTL Simulation : 364 / 2048 [100.00%] @ "14886795000"
// RTL Simulation : 365 / 2048 [100.00%] @ "14927805000"
// RTL Simulation : 366 / 2048 [100.00%] @ "14968815000"
// RTL Simulation : 367 / 2048 [100.00%] @ "15009825000"
// RTL Simulation : 368 / 2048 [100.00%] @ "15050835000"
// RTL Simulation : 369 / 2048 [100.00%] @ "15091845000"
// RTL Simulation : 370 / 2048 [100.00%] @ "15132855000"
// RTL Simulation : 371 / 2048 [100.00%] @ "15173865000"
// RTL Simulation : 372 / 2048 [100.00%] @ "15214875000"
// RTL Simulation : 373 / 2048 [100.00%] @ "15255885000"
// RTL Simulation : 374 / 2048 [100.00%] @ "15296895000"
// RTL Simulation : 375 / 2048 [100.00%] @ "15337905000"
// RTL Simulation : 376 / 2048 [100.00%] @ "15378915000"
// RTL Simulation : 377 / 2048 [100.00%] @ "15419925000"
// RTL Simulation : 378 / 2048 [100.00%] @ "15460935000"
// RTL Simulation : 379 / 2048 [100.00%] @ "15501945000"
// RTL Simulation : 380 / 2048 [100.00%] @ "15542955000"
// RTL Simulation : 381 / 2048 [100.00%] @ "15583965000"
// RTL Simulation : 382 / 2048 [100.00%] @ "15624975000"
// RTL Simulation : 383 / 2048 [100.00%] @ "15665985000"
// RTL Simulation : 384 / 2048 [100.00%] @ "15706995000"
// RTL Simulation : 385 / 2048 [100.00%] @ "15748005000"
// RTL Simulation : 386 / 2048 [100.00%] @ "15789015000"
// RTL Simulation : 387 / 2048 [100.00%] @ "15830025000"
// RTL Simulation : 388 / 2048 [100.00%] @ "15871035000"
// RTL Simulation : 389 / 2048 [100.00%] @ "15912045000"
// RTL Simulation : 390 / 2048 [100.00%] @ "15953055000"
// RTL Simulation : 391 / 2048 [100.00%] @ "15994065000"
// RTL Simulation : 392 / 2048 [100.00%] @ "16035075000"
// RTL Simulation : 393 / 2048 [100.00%] @ "16076085000"
// RTL Simulation : 394 / 2048 [100.00%] @ "16117095000"
// RTL Simulation : 395 / 2048 [100.00%] @ "16158105000"
// RTL Simulation : 396 / 2048 [100.00%] @ "16199115000"
// RTL Simulation : 397 / 2048 [100.00%] @ "16240125000"
// RTL Simulation : 398 / 2048 [100.00%] @ "16281135000"
// RTL Simulation : 399 / 2048 [100.00%] @ "16322145000"
// RTL Simulation : 400 / 2048 [100.00%] @ "16363155000"
// RTL Simulation : 401 / 2048 [100.00%] @ "16404165000"
// RTL Simulation : 402 / 2048 [100.00%] @ "16445175000"
// RTL Simulation : 403 / 2048 [100.00%] @ "16486185000"
// RTL Simulation : 404 / 2048 [100.00%] @ "16527195000"
// RTL Simulation : 405 / 2048 [100.00%] @ "16568205000"
// RTL Simulation : 406 / 2048 [100.00%] @ "16609215000"
// RTL Simulation : 407 / 2048 [100.00%] @ "16650225000"
// RTL Simulation : 408 / 2048 [100.00%] @ "16691235000"
// RTL Simulation : 409 / 2048 [100.00%] @ "16732245000"
// RTL Simulation : 410 / 2048 [100.00%] @ "16773255000"
// RTL Simulation : 411 / 2048 [100.00%] @ "16814265000"
// RTL Simulation : 412 / 2048 [100.00%] @ "16855275000"
// RTL Simulation : 413 / 2048 [100.00%] @ "16896285000"
// RTL Simulation : 414 / 2048 [100.00%] @ "16937295000"
// RTL Simulation : 415 / 2048 [100.00%] @ "16978305000"
// RTL Simulation : 416 / 2048 [100.00%] @ "17019315000"
// RTL Simulation : 417 / 2048 [100.00%] @ "17060325000"
// RTL Simulation : 418 / 2048 [100.00%] @ "17101335000"
// RTL Simulation : 419 / 2048 [100.00%] @ "17142345000"
// RTL Simulation : 420 / 2048 [100.00%] @ "17183355000"
// RTL Simulation : 421 / 2048 [100.00%] @ "17224365000"
// RTL Simulation : 422 / 2048 [100.00%] @ "17265375000"
// RTL Simulation : 423 / 2048 [100.00%] @ "17306385000"
// RTL Simulation : 424 / 2048 [100.00%] @ "17347395000"
// RTL Simulation : 425 / 2048 [100.00%] @ "17388405000"
// RTL Simulation : 426 / 2048 [100.00%] @ "17429415000"
// RTL Simulation : 427 / 2048 [100.00%] @ "17470425000"
// RTL Simulation : 428 / 2048 [100.00%] @ "17511435000"
// RTL Simulation : 429 / 2048 [100.00%] @ "17552445000"
// RTL Simulation : 430 / 2048 [100.00%] @ "17593455000"
// RTL Simulation : 431 / 2048 [100.00%] @ "17634465000"
// RTL Simulation : 432 / 2048 [100.00%] @ "17675475000"
// RTL Simulation : 433 / 2048 [100.00%] @ "17716485000"
// RTL Simulation : 434 / 2048 [100.00%] @ "17757495000"
// RTL Simulation : 435 / 2048 [100.00%] @ "17798505000"
// RTL Simulation : 436 / 2048 [100.00%] @ "17839515000"
// RTL Simulation : 437 / 2048 [100.00%] @ "17880525000"
// RTL Simulation : 438 / 2048 [100.00%] @ "17921535000"
// RTL Simulation : 439 / 2048 [100.00%] @ "17962545000"
// RTL Simulation : 440 / 2048 [100.00%] @ "18003555000"
// RTL Simulation : 441 / 2048 [100.00%] @ "18044565000"
// RTL Simulation : 442 / 2048 [100.00%] @ "18085575000"
// RTL Simulation : 443 / 2048 [100.00%] @ "18126585000"
// RTL Simulation : 444 / 2048 [100.00%] @ "18167595000"
// RTL Simulation : 445 / 2048 [100.00%] @ "18208605000"
// RTL Simulation : 446 / 2048 [100.00%] @ "18249615000"
// RTL Simulation : 447 / 2048 [100.00%] @ "18290625000"
// RTL Simulation : 448 / 2048 [100.00%] @ "18331635000"
// RTL Simulation : 449 / 2048 [100.00%] @ "18372645000"
// RTL Simulation : 450 / 2048 [100.00%] @ "18413655000"
// RTL Simulation : 451 / 2048 [100.00%] @ "18454665000"
// RTL Simulation : 452 / 2048 [100.00%] @ "18495675000"
// RTL Simulation : 453 / 2048 [100.00%] @ "18536685000"
// RTL Simulation : 454 / 2048 [100.00%] @ "18577695000"
// RTL Simulation : 455 / 2048 [100.00%] @ "18618705000"
// RTL Simulation : 456 / 2048 [100.00%] @ "18659715000"
// RTL Simulation : 457 / 2048 [100.00%] @ "18700725000"
// RTL Simulation : 458 / 2048 [100.00%] @ "18741735000"
// RTL Simulation : 459 / 2048 [100.00%] @ "18782745000"
// RTL Simulation : 460 / 2048 [100.00%] @ "18823755000"
// RTL Simulation : 461 / 2048 [100.00%] @ "18864765000"
// RTL Simulation : 462 / 2048 [100.00%] @ "18905775000"
// RTL Simulation : 463 / 2048 [100.00%] @ "18946785000"
// RTL Simulation : 464 / 2048 [100.00%] @ "18987795000"
// RTL Simulation : 465 / 2048 [100.00%] @ "19028805000"
// RTL Simulation : 466 / 2048 [100.00%] @ "19069815000"
// RTL Simulation : 467 / 2048 [100.00%] @ "19110825000"
// RTL Simulation : 468 / 2048 [100.00%] @ "19151835000"
// RTL Simulation : 469 / 2048 [100.00%] @ "19192845000"
// RTL Simulation : 470 / 2048 [100.00%] @ "19233855000"
// RTL Simulation : 471 / 2048 [100.00%] @ "19274865000"
// RTL Simulation : 472 / 2048 [100.00%] @ "19315875000"
// RTL Simulation : 473 / 2048 [100.00%] @ "19356885000"
// RTL Simulation : 474 / 2048 [100.00%] @ "19397895000"
// RTL Simulation : 475 / 2048 [100.00%] @ "19438905000"
// RTL Simulation : 476 / 2048 [100.00%] @ "19479915000"
// RTL Simulation : 477 / 2048 [100.00%] @ "19520925000"
// RTL Simulation : 478 / 2048 [100.00%] @ "19561935000"
// RTL Simulation : 479 / 2048 [100.00%] @ "19602945000"
// RTL Simulation : 480 / 2048 [100.00%] @ "19643955000"
// RTL Simulation : 481 / 2048 [100.00%] @ "19684965000"
// RTL Simulation : 482 / 2048 [100.00%] @ "19725975000"
// RTL Simulation : 483 / 2048 [100.00%] @ "19766985000"
// RTL Simulation : 484 / 2048 [100.00%] @ "19807995000"
// RTL Simulation : 485 / 2048 [100.00%] @ "19849005000"
// RTL Simulation : 486 / 2048 [100.00%] @ "19890015000"
// RTL Simulation : 487 / 2048 [100.00%] @ "19931025000"
// RTL Simulation : 488 / 2048 [100.00%] @ "19972035000"
// RTL Simulation : 489 / 2048 [100.00%] @ "20013045000"
// RTL Simulation : 490 / 2048 [100.00%] @ "20054055000"
// RTL Simulation : 491 / 2048 [100.00%] @ "20095065000"
// RTL Simulation : 492 / 2048 [100.00%] @ "20136075000"
// RTL Simulation : 493 / 2048 [100.00%] @ "20177085000"
// RTL Simulation : 494 / 2048 [100.00%] @ "20218095000"
// RTL Simulation : 495 / 2048 [100.00%] @ "20259105000"
// RTL Simulation : 496 / 2048 [100.00%] @ "20300115000"
// RTL Simulation : 497 / 2048 [100.00%] @ "20341125000"
// RTL Simulation : 498 / 2048 [100.00%] @ "20382135000"
// RTL Simulation : 499 / 2048 [100.00%] @ "20423145000"
// RTL Simulation : 500 / 2048 [100.00%] @ "20464155000"
// RTL Simulation : 501 / 2048 [100.00%] @ "20505165000"
// RTL Simulation : 502 / 2048 [100.00%] @ "20546175000"
// RTL Simulation : 503 / 2048 [100.00%] @ "20587185000"
// RTL Simulation : 504 / 2048 [100.00%] @ "20628195000"
// RTL Simulation : 505 / 2048 [100.00%] @ "20669205000"
// RTL Simulation : 506 / 2048 [100.00%] @ "20710215000"
// RTL Simulation : 507 / 2048 [100.00%] @ "20751225000"
// RTL Simulation : 508 / 2048 [100.00%] @ "20792235000"
// RTL Simulation : 509 / 2048 [100.00%] @ "20833245000"
// RTL Simulation : 510 / 2048 [100.00%] @ "20874255000"
// RTL Simulation : 511 / 2048 [100.00%] @ "20915265000"
// RTL Simulation : 512 / 2048 [100.00%] @ "20956275000"
// RTL Simulation : 513 / 2048 [100.00%] @ "20997285000"
// RTL Simulation : 514 / 2048 [100.00%] @ "21038295000"
// RTL Simulation : 515 / 2048 [100.00%] @ "21079305000"
// RTL Simulation : 516 / 2048 [100.00%] @ "21120315000"
// RTL Simulation : 517 / 2048 [100.00%] @ "21161325000"
// RTL Simulation : 518 / 2048 [100.00%] @ "21202335000"
// RTL Simulation : 519 / 2048 [100.00%] @ "21243345000"
// RTL Simulation : 520 / 2048 [100.00%] @ "21284355000"
// RTL Simulation : 521 / 2048 [100.00%] @ "21325365000"
// RTL Simulation : 522 / 2048 [100.00%] @ "21366375000"
// RTL Simulation : 523 / 2048 [100.00%] @ "21407385000"
// RTL Simulation : 524 / 2048 [100.00%] @ "21448395000"
// RTL Simulation : 525 / 2048 [100.00%] @ "21489405000"
// RTL Simulation : 526 / 2048 [100.00%] @ "21530415000"
// RTL Simulation : 527 / 2048 [100.00%] @ "21571425000"
// RTL Simulation : 528 / 2048 [100.00%] @ "21612435000"
// RTL Simulation : 529 / 2048 [100.00%] @ "21653445000"
// RTL Simulation : 530 / 2048 [100.00%] @ "21694455000"
// RTL Simulation : 531 / 2048 [100.00%] @ "21735465000"
// RTL Simulation : 532 / 2048 [100.00%] @ "21776475000"
// RTL Simulation : 533 / 2048 [100.00%] @ "21817485000"
// RTL Simulation : 534 / 2048 [100.00%] @ "21858495000"
// RTL Simulation : 535 / 2048 [100.00%] @ "21899505000"
// RTL Simulation : 536 / 2048 [100.00%] @ "21940515000"
// RTL Simulation : 537 / 2048 [100.00%] @ "21981525000"
// RTL Simulation : 538 / 2048 [100.00%] @ "22022535000"
// RTL Simulation : 539 / 2048 [100.00%] @ "22063545000"
// RTL Simulation : 540 / 2048 [100.00%] @ "22104555000"
// RTL Simulation : 541 / 2048 [100.00%] @ "22145565000"
// RTL Simulation : 542 / 2048 [100.00%] @ "22186575000"
// RTL Simulation : 543 / 2048 [100.00%] @ "22227585000"
// RTL Simulation : 544 / 2048 [100.00%] @ "22268595000"
// RTL Simulation : 545 / 2048 [100.00%] @ "22309605000"
// RTL Simulation : 546 / 2048 [100.00%] @ "22350615000"
// RTL Simulation : 547 / 2048 [100.00%] @ "22391625000"
// RTL Simulation : 548 / 2048 [100.00%] @ "22432635000"
// RTL Simulation : 549 / 2048 [100.00%] @ "22473645000"
// RTL Simulation : 550 / 2048 [100.00%] @ "22514655000"
// RTL Simulation : 551 / 2048 [100.00%] @ "22555665000"
// RTL Simulation : 552 / 2048 [100.00%] @ "22596675000"
// RTL Simulation : 553 / 2048 [100.00%] @ "22637685000"
// RTL Simulation : 554 / 2048 [100.00%] @ "22678695000"
// RTL Simulation : 555 / 2048 [100.00%] @ "22719705000"
// RTL Simulation : 556 / 2048 [100.00%] @ "22760715000"
// RTL Simulation : 557 / 2048 [100.00%] @ "22801725000"
// RTL Simulation : 558 / 2048 [100.00%] @ "22842735000"
// RTL Simulation : 559 / 2048 [100.00%] @ "22883745000"
// RTL Simulation : 560 / 2048 [100.00%] @ "22924755000"
// RTL Simulation : 561 / 2048 [100.00%] @ "22965765000"
// RTL Simulation : 562 / 2048 [100.00%] @ "23006775000"
// RTL Simulation : 563 / 2048 [100.00%] @ "23047785000"
// RTL Simulation : 564 / 2048 [100.00%] @ "23088795000"
// RTL Simulation : 565 / 2048 [100.00%] @ "23129805000"
// RTL Simulation : 566 / 2048 [100.00%] @ "23170815000"
// RTL Simulation : 567 / 2048 [100.00%] @ "23211825000"
// RTL Simulation : 568 / 2048 [100.00%] @ "23252835000"
// RTL Simulation : 569 / 2048 [100.00%] @ "23293845000"
// RTL Simulation : 570 / 2048 [100.00%] @ "23334855000"
// RTL Simulation : 571 / 2048 [100.00%] @ "23375865000"
// RTL Simulation : 572 / 2048 [100.00%] @ "23416875000"
// RTL Simulation : 573 / 2048 [100.00%] @ "23457885000"
// RTL Simulation : 574 / 2048 [100.00%] @ "23498895000"
// RTL Simulation : 575 / 2048 [100.00%] @ "23539905000"
// RTL Simulation : 576 / 2048 [100.00%] @ "23580915000"
// RTL Simulation : 577 / 2048 [100.00%] @ "23621925000"
// RTL Simulation : 578 / 2048 [100.00%] @ "23662935000"
// RTL Simulation : 579 / 2048 [100.00%] @ "23703945000"
// RTL Simulation : 580 / 2048 [100.00%] @ "23744955000"
// RTL Simulation : 581 / 2048 [100.00%] @ "23785965000"
// RTL Simulation : 582 / 2048 [100.00%] @ "23826975000"
// RTL Simulation : 583 / 2048 [100.00%] @ "23867985000"
// RTL Simulation : 584 / 2048 [100.00%] @ "23908995000"
// RTL Simulation : 585 / 2048 [100.00%] @ "23950005000"
// RTL Simulation : 586 / 2048 [100.00%] @ "23991015000"
// RTL Simulation : 587 / 2048 [100.00%] @ "24032025000"
// RTL Simulation : 588 / 2048 [100.00%] @ "24073035000"
// RTL Simulation : 589 / 2048 [100.00%] @ "24114045000"
// RTL Simulation : 590 / 2048 [100.00%] @ "24155055000"
// RTL Simulation : 591 / 2048 [100.00%] @ "24196065000"
// RTL Simulation : 592 / 2048 [100.00%] @ "24237075000"
// RTL Simulation : 593 / 2048 [100.00%] @ "24278085000"
// RTL Simulation : 594 / 2048 [100.00%] @ "24319095000"
// RTL Simulation : 595 / 2048 [100.00%] @ "24360105000"
// RTL Simulation : 596 / 2048 [100.00%] @ "24401115000"
// RTL Simulation : 597 / 2048 [100.00%] @ "24442125000"
// RTL Simulation : 598 / 2048 [100.00%] @ "24483135000"
// RTL Simulation : 599 / 2048 [100.00%] @ "24524145000"
// RTL Simulation : 600 / 2048 [100.00%] @ "24565155000"
// RTL Simulation : 601 / 2048 [100.00%] @ "24606165000"
// RTL Simulation : 602 / 2048 [100.00%] @ "24647175000"
// RTL Simulation : 603 / 2048 [100.00%] @ "24688185000"
// RTL Simulation : 604 / 2048 [100.00%] @ "24729195000"
// RTL Simulation : 605 / 2048 [100.00%] @ "24770205000"
// RTL Simulation : 606 / 2048 [100.00%] @ "24811215000"
// RTL Simulation : 607 / 2048 [100.00%] @ "24852225000"
// RTL Simulation : 608 / 2048 [100.00%] @ "24893235000"
// RTL Simulation : 609 / 2048 [100.00%] @ "24934245000"
// RTL Simulation : 610 / 2048 [100.00%] @ "24975255000"
// RTL Simulation : 611 / 2048 [100.00%] @ "25016265000"
// RTL Simulation : 612 / 2048 [100.00%] @ "25057275000"
// RTL Simulation : 613 / 2048 [100.00%] @ "25098285000"
// RTL Simulation : 614 / 2048 [100.00%] @ "25139295000"
// RTL Simulation : 615 / 2048 [100.00%] @ "25180305000"
// RTL Simulation : 616 / 2048 [100.00%] @ "25221315000"
// RTL Simulation : 617 / 2048 [100.00%] @ "25262325000"
// RTL Simulation : 618 / 2048 [100.00%] @ "25303335000"
// RTL Simulation : 619 / 2048 [100.00%] @ "25344345000"
// RTL Simulation : 620 / 2048 [100.00%] @ "25385355000"
// RTL Simulation : 621 / 2048 [100.00%] @ "25426365000"
// RTL Simulation : 622 / 2048 [100.00%] @ "25467375000"
// RTL Simulation : 623 / 2048 [100.00%] @ "25508385000"
// RTL Simulation : 624 / 2048 [100.00%] @ "25549395000"
// RTL Simulation : 625 / 2048 [100.00%] @ "25590405000"
// RTL Simulation : 626 / 2048 [100.00%] @ "25631415000"
// RTL Simulation : 627 / 2048 [100.00%] @ "25672425000"
// RTL Simulation : 628 / 2048 [100.00%] @ "25713435000"
// RTL Simulation : 629 / 2048 [100.00%] @ "25754445000"
// RTL Simulation : 630 / 2048 [100.00%] @ "25795455000"
// RTL Simulation : 631 / 2048 [100.00%] @ "25836465000"
// RTL Simulation : 632 / 2048 [100.00%] @ "25877475000"
// RTL Simulation : 633 / 2048 [100.00%] @ "25918485000"
// RTL Simulation : 634 / 2048 [100.00%] @ "25959495000"
// RTL Simulation : 635 / 2048 [100.00%] @ "26000505000"
// RTL Simulation : 636 / 2048 [100.00%] @ "26041515000"
// RTL Simulation : 637 / 2048 [100.00%] @ "26082525000"
// RTL Simulation : 638 / 2048 [100.00%] @ "26123535000"
// RTL Simulation : 639 / 2048 [100.00%] @ "26164545000"
// RTL Simulation : 640 / 2048 [100.00%] @ "26205555000"
// RTL Simulation : 641 / 2048 [100.00%] @ "26246565000"
// RTL Simulation : 642 / 2048 [100.00%] @ "26287575000"
// RTL Simulation : 643 / 2048 [100.00%] @ "26328585000"
// RTL Simulation : 644 / 2048 [100.00%] @ "26369595000"
// RTL Simulation : 645 / 2048 [100.00%] @ "26410605000"
// RTL Simulation : 646 / 2048 [100.00%] @ "26451615000"
// RTL Simulation : 647 / 2048 [100.00%] @ "26492625000"
// RTL Simulation : 648 / 2048 [100.00%] @ "26533635000"
// RTL Simulation : 649 / 2048 [100.00%] @ "26574645000"
// RTL Simulation : 650 / 2048 [100.00%] @ "26615655000"
// RTL Simulation : 651 / 2048 [100.00%] @ "26656665000"
// RTL Simulation : 652 / 2048 [100.00%] @ "26697675000"
// RTL Simulation : 653 / 2048 [100.00%] @ "26738685000"
// RTL Simulation : 654 / 2048 [100.00%] @ "26779695000"
// RTL Simulation : 655 / 2048 [100.00%] @ "26820705000"
// RTL Simulation : 656 / 2048 [100.00%] @ "26861715000"
// RTL Simulation : 657 / 2048 [100.00%] @ "26902725000"
// RTL Simulation : 658 / 2048 [100.00%] @ "26943735000"
// RTL Simulation : 659 / 2048 [100.00%] @ "26984745000"
// RTL Simulation : 660 / 2048 [100.00%] @ "27025755000"
// RTL Simulation : 661 / 2048 [100.00%] @ "27066765000"
// RTL Simulation : 662 / 2048 [100.00%] @ "27107775000"
// RTL Simulation : 663 / 2048 [100.00%] @ "27148785000"
// RTL Simulation : 664 / 2048 [100.00%] @ "27189795000"
// RTL Simulation : 665 / 2048 [100.00%] @ "27230805000"
// RTL Simulation : 666 / 2048 [100.00%] @ "27271815000"
// RTL Simulation : 667 / 2048 [100.00%] @ "27312825000"
// RTL Simulation : 668 / 2048 [100.00%] @ "27353835000"
// RTL Simulation : 669 / 2048 [100.00%] @ "27394845000"
// RTL Simulation : 670 / 2048 [100.00%] @ "27435855000"
// RTL Simulation : 671 / 2048 [100.00%] @ "27476865000"
// RTL Simulation : 672 / 2048 [100.00%] @ "27517875000"
// RTL Simulation : 673 / 2048 [100.00%] @ "27558885000"
// RTL Simulation : 674 / 2048 [100.00%] @ "27599895000"
// RTL Simulation : 675 / 2048 [100.00%] @ "27640905000"
// RTL Simulation : 676 / 2048 [100.00%] @ "27681915000"
// RTL Simulation : 677 / 2048 [100.00%] @ "27722925000"
// RTL Simulation : 678 / 2048 [100.00%] @ "27763935000"
// RTL Simulation : 679 / 2048 [100.00%] @ "27804945000"
// RTL Simulation : 680 / 2048 [100.00%] @ "27845955000"
// RTL Simulation : 681 / 2048 [100.00%] @ "27886965000"
// RTL Simulation : 682 / 2048 [100.00%] @ "27927975000"
// RTL Simulation : 683 / 2048 [100.00%] @ "27968985000"
// RTL Simulation : 684 / 2048 [100.00%] @ "28009995000"
// RTL Simulation : 685 / 2048 [100.00%] @ "28051005000"
// RTL Simulation : 686 / 2048 [100.00%] @ "28092015000"
// RTL Simulation : 687 / 2048 [100.00%] @ "28133025000"
// RTL Simulation : 688 / 2048 [100.00%] @ "28174035000"
// RTL Simulation : 689 / 2048 [100.00%] @ "28215045000"
// RTL Simulation : 690 / 2048 [100.00%] @ "28256055000"
// RTL Simulation : 691 / 2048 [100.00%] @ "28297065000"
// RTL Simulation : 692 / 2048 [100.00%] @ "28338075000"
// RTL Simulation : 693 / 2048 [100.00%] @ "28379085000"
// RTL Simulation : 694 / 2048 [100.00%] @ "28420095000"
// RTL Simulation : 695 / 2048 [100.00%] @ "28461105000"
// RTL Simulation : 696 / 2048 [100.00%] @ "28502115000"
// RTL Simulation : 697 / 2048 [100.00%] @ "28543125000"
// RTL Simulation : 698 / 2048 [100.00%] @ "28584135000"
// RTL Simulation : 699 / 2048 [100.00%] @ "28625145000"
// RTL Simulation : 700 / 2048 [100.00%] @ "28666155000"
// RTL Simulation : 701 / 2048 [100.00%] @ "28707165000"
// RTL Simulation : 702 / 2048 [100.00%] @ "28748175000"
// RTL Simulation : 703 / 2048 [100.00%] @ "28789185000"
// RTL Simulation : 704 / 2048 [100.00%] @ "28830195000"
// RTL Simulation : 705 / 2048 [100.00%] @ "28871205000"
// RTL Simulation : 706 / 2048 [100.00%] @ "28912215000"
// RTL Simulation : 707 / 2048 [100.00%] @ "28953225000"
// RTL Simulation : 708 / 2048 [100.00%] @ "28994235000"
// RTL Simulation : 709 / 2048 [100.00%] @ "29035245000"
// RTL Simulation : 710 / 2048 [100.00%] @ "29076255000"
// RTL Simulation : 711 / 2048 [100.00%] @ "29117265000"
// RTL Simulation : 712 / 2048 [100.00%] @ "29158275000"
// RTL Simulation : 713 / 2048 [100.00%] @ "29199285000"
// RTL Simulation : 714 / 2048 [100.00%] @ "29240295000"
// RTL Simulation : 715 / 2048 [100.00%] @ "29281305000"
// RTL Simulation : 716 / 2048 [100.00%] @ "29322315000"
// RTL Simulation : 717 / 2048 [100.00%] @ "29363325000"
// RTL Simulation : 718 / 2048 [100.00%] @ "29404335000"
// RTL Simulation : 719 / 2048 [100.00%] @ "29445345000"
// RTL Simulation : 720 / 2048 [100.00%] @ "29486355000"
// RTL Simulation : 721 / 2048 [100.00%] @ "29527365000"
// RTL Simulation : 722 / 2048 [100.00%] @ "29568375000"
// RTL Simulation : 723 / 2048 [100.00%] @ "29609385000"
// RTL Simulation : 724 / 2048 [100.00%] @ "29650395000"
// RTL Simulation : 725 / 2048 [100.00%] @ "29691405000"
// RTL Simulation : 726 / 2048 [100.00%] @ "29732415000"
// RTL Simulation : 727 / 2048 [100.00%] @ "29773425000"
// RTL Simulation : 728 / 2048 [100.00%] @ "29814435000"
// RTL Simulation : 729 / 2048 [100.00%] @ "29855445000"
// RTL Simulation : 730 / 2048 [100.00%] @ "29896455000"
// RTL Simulation : 731 / 2048 [100.00%] @ "29937465000"
// RTL Simulation : 732 / 2048 [100.00%] @ "29978475000"
// RTL Simulation : 733 / 2048 [100.00%] @ "30019485000"
// RTL Simulation : 734 / 2048 [100.00%] @ "30060495000"
// RTL Simulation : 735 / 2048 [100.00%] @ "30101505000"
// RTL Simulation : 736 / 2048 [100.00%] @ "30142515000"
// RTL Simulation : 737 / 2048 [100.00%] @ "30183525000"
// RTL Simulation : 738 / 2048 [100.00%] @ "30224535000"
// RTL Simulation : 739 / 2048 [100.00%] @ "30265545000"
// RTL Simulation : 740 / 2048 [100.00%] @ "30306555000"
// RTL Simulation : 741 / 2048 [100.00%] @ "30347565000"
// RTL Simulation : 742 / 2048 [100.00%] @ "30388575000"
// RTL Simulation : 743 / 2048 [100.00%] @ "30429585000"
// RTL Simulation : 744 / 2048 [100.00%] @ "30470595000"
// RTL Simulation : 745 / 2048 [100.00%] @ "30511605000"
// RTL Simulation : 746 / 2048 [100.00%] @ "30552615000"
// RTL Simulation : 747 / 2048 [100.00%] @ "30593625000"
// RTL Simulation : 748 / 2048 [100.00%] @ "30634635000"
// RTL Simulation : 749 / 2048 [100.00%] @ "30675645000"
// RTL Simulation : 750 / 2048 [100.00%] @ "30716655000"
// RTL Simulation : 751 / 2048 [100.00%] @ "30757665000"
// RTL Simulation : 752 / 2048 [100.00%] @ "30798675000"
// RTL Simulation : 753 / 2048 [100.00%] @ "30839685000"
// RTL Simulation : 754 / 2048 [100.00%] @ "30880695000"
// RTL Simulation : 755 / 2048 [100.00%] @ "30921705000"
// RTL Simulation : 756 / 2048 [100.00%] @ "30962715000"
// RTL Simulation : 757 / 2048 [100.00%] @ "31003725000"
// RTL Simulation : 758 / 2048 [100.00%] @ "31044735000"
// RTL Simulation : 759 / 2048 [100.00%] @ "31085745000"
// RTL Simulation : 760 / 2048 [100.00%] @ "31126755000"
// RTL Simulation : 761 / 2048 [100.00%] @ "31167765000"
// RTL Simulation : 762 / 2048 [100.00%] @ "31208775000"
// RTL Simulation : 763 / 2048 [100.00%] @ "31249785000"
// RTL Simulation : 764 / 2048 [100.00%] @ "31290795000"
// RTL Simulation : 765 / 2048 [100.00%] @ "31331805000"
// RTL Simulation : 766 / 2048 [100.00%] @ "31372815000"
// RTL Simulation : 767 / 2048 [100.00%] @ "31413825000"
// RTL Simulation : 768 / 2048 [100.00%] @ "31454835000"
// RTL Simulation : 769 / 2048 [100.00%] @ "31495845000"
// RTL Simulation : 770 / 2048 [100.00%] @ "31536855000"
// RTL Simulation : 771 / 2048 [100.00%] @ "31577865000"
// RTL Simulation : 772 / 2048 [100.00%] @ "31618875000"
// RTL Simulation : 773 / 2048 [100.00%] @ "31659885000"
// RTL Simulation : 774 / 2048 [100.00%] @ "31700895000"
// RTL Simulation : 775 / 2048 [100.00%] @ "31741905000"
// RTL Simulation : 776 / 2048 [100.00%] @ "31782915000"
// RTL Simulation : 777 / 2048 [100.00%] @ "31823925000"
// RTL Simulation : 778 / 2048 [100.00%] @ "31864935000"
// RTL Simulation : 779 / 2048 [100.00%] @ "31905945000"
// RTL Simulation : 780 / 2048 [100.00%] @ "31946955000"
// RTL Simulation : 781 / 2048 [100.00%] @ "31987965000"
// RTL Simulation : 782 / 2048 [100.00%] @ "32028975000"
// RTL Simulation : 783 / 2048 [100.00%] @ "32069985000"
// RTL Simulation : 784 / 2048 [100.00%] @ "32110995000"
// RTL Simulation : 785 / 2048 [100.00%] @ "32152005000"
// RTL Simulation : 786 / 2048 [100.00%] @ "32193015000"
// RTL Simulation : 787 / 2048 [100.00%] @ "32234025000"
// RTL Simulation : 788 / 2048 [100.00%] @ "32275035000"
// RTL Simulation : 789 / 2048 [100.00%] @ "32316045000"
// RTL Simulation : 790 / 2048 [100.00%] @ "32357055000"
// RTL Simulation : 791 / 2048 [100.00%] @ "32398065000"
// RTL Simulation : 792 / 2048 [100.00%] @ "32439075000"
// RTL Simulation : 793 / 2048 [100.00%] @ "32480085000"
// RTL Simulation : 794 / 2048 [100.00%] @ "32521095000"
// RTL Simulation : 795 / 2048 [100.00%] @ "32562105000"
// RTL Simulation : 796 / 2048 [100.00%] @ "32603115000"
// RTL Simulation : 797 / 2048 [100.00%] @ "32644125000"
// RTL Simulation : 798 / 2048 [100.00%] @ "32685135000"
// RTL Simulation : 799 / 2048 [100.00%] @ "32726145000"
// RTL Simulation : 800 / 2048 [100.00%] @ "32767155000"
// RTL Simulation : 801 / 2048 [100.00%] @ "32808165000"
// RTL Simulation : 802 / 2048 [100.00%] @ "32849175000"
// RTL Simulation : 803 / 2048 [100.00%] @ "32890185000"
// RTL Simulation : 804 / 2048 [100.00%] @ "32931195000"
// RTL Simulation : 805 / 2048 [100.00%] @ "32972205000"
// RTL Simulation : 806 / 2048 [100.00%] @ "33013215000"
// RTL Simulation : 807 / 2048 [100.00%] @ "33054225000"
// RTL Simulation : 808 / 2048 [100.00%] @ "33095235000"
// RTL Simulation : 809 / 2048 [100.00%] @ "33136245000"
// RTL Simulation : 810 / 2048 [100.00%] @ "33177255000"
// RTL Simulation : 811 / 2048 [100.00%] @ "33218265000"
// RTL Simulation : 812 / 2048 [100.00%] @ "33259275000"
// RTL Simulation : 813 / 2048 [100.00%] @ "33300285000"
// RTL Simulation : 814 / 2048 [100.00%] @ "33341295000"
// RTL Simulation : 815 / 2048 [100.00%] @ "33382305000"
// RTL Simulation : 816 / 2048 [100.00%] @ "33423315000"
// RTL Simulation : 817 / 2048 [100.00%] @ "33464325000"
// RTL Simulation : 818 / 2048 [100.00%] @ "33505335000"
// RTL Simulation : 819 / 2048 [100.00%] @ "33546345000"
// RTL Simulation : 820 / 2048 [100.00%] @ "33587355000"
// RTL Simulation : 821 / 2048 [100.00%] @ "33628365000"
// RTL Simulation : 822 / 2048 [100.00%] @ "33669375000"
// RTL Simulation : 823 / 2048 [100.00%] @ "33710385000"
// RTL Simulation : 824 / 2048 [100.00%] @ "33751395000"
// RTL Simulation : 825 / 2048 [100.00%] @ "33792405000"
// RTL Simulation : 826 / 2048 [100.00%] @ "33833415000"
// RTL Simulation : 827 / 2048 [100.00%] @ "33874425000"
// RTL Simulation : 828 / 2048 [100.00%] @ "33915435000"
// RTL Simulation : 829 / 2048 [100.00%] @ "33956445000"
// RTL Simulation : 830 / 2048 [100.00%] @ "33997455000"
// RTL Simulation : 831 / 2048 [100.00%] @ "34038465000"
// RTL Simulation : 832 / 2048 [100.00%] @ "34079475000"
// RTL Simulation : 833 / 2048 [100.00%] @ "34120485000"
// RTL Simulation : 834 / 2048 [100.00%] @ "34161495000"
// RTL Simulation : 835 / 2048 [100.00%] @ "34202505000"
// RTL Simulation : 836 / 2048 [100.00%] @ "34243515000"
// RTL Simulation : 837 / 2048 [100.00%] @ "34284525000"
// RTL Simulation : 838 / 2048 [100.00%] @ "34325535000"
// RTL Simulation : 839 / 2048 [100.00%] @ "34366545000"
// RTL Simulation : 840 / 2048 [100.00%] @ "34407555000"
// RTL Simulation : 841 / 2048 [100.00%] @ "34448565000"
// RTL Simulation : 842 / 2048 [100.00%] @ "34489575000"
// RTL Simulation : 843 / 2048 [100.00%] @ "34530585000"
// RTL Simulation : 844 / 2048 [100.00%] @ "34571595000"
// RTL Simulation : 845 / 2048 [100.00%] @ "34612605000"
// RTL Simulation : 846 / 2048 [100.00%] @ "34653615000"
// RTL Simulation : 847 / 2048 [100.00%] @ "34694625000"
// RTL Simulation : 848 / 2048 [100.00%] @ "34735635000"
// RTL Simulation : 849 / 2048 [100.00%] @ "34776645000"
// RTL Simulation : 850 / 2048 [100.00%] @ "34817655000"
// RTL Simulation : 851 / 2048 [100.00%] @ "34858665000"
// RTL Simulation : 852 / 2048 [100.00%] @ "34899675000"
// RTL Simulation : 853 / 2048 [100.00%] @ "34940685000"
// RTL Simulation : 854 / 2048 [100.00%] @ "34981695000"
// RTL Simulation : 855 / 2048 [100.00%] @ "35022705000"
// RTL Simulation : 856 / 2048 [100.00%] @ "35063715000"
// RTL Simulation : 857 / 2048 [100.00%] @ "35104725000"
// RTL Simulation : 858 / 2048 [100.00%] @ "35145735000"
// RTL Simulation : 859 / 2048 [100.00%] @ "35186745000"
// RTL Simulation : 860 / 2048 [100.00%] @ "35227755000"
// RTL Simulation : 861 / 2048 [100.00%] @ "35268765000"
// RTL Simulation : 862 / 2048 [100.00%] @ "35309775000"
// RTL Simulation : 863 / 2048 [100.00%] @ "35350785000"
// RTL Simulation : 864 / 2048 [100.00%] @ "35391795000"
// RTL Simulation : 865 / 2048 [100.00%] @ "35432805000"
// RTL Simulation : 866 / 2048 [100.00%] @ "35473815000"
// RTL Simulation : 867 / 2048 [100.00%] @ "35514825000"
// RTL Simulation : 868 / 2048 [100.00%] @ "35555835000"
// RTL Simulation : 869 / 2048 [100.00%] @ "35596845000"
// RTL Simulation : 870 / 2048 [100.00%] @ "35637855000"
// RTL Simulation : 871 / 2048 [100.00%] @ "35678865000"
// RTL Simulation : 872 / 2048 [100.00%] @ "35719875000"
// RTL Simulation : 873 / 2048 [100.00%] @ "35760885000"
// RTL Simulation : 874 / 2048 [100.00%] @ "35801895000"
// RTL Simulation : 875 / 2048 [100.00%] @ "35842905000"
// RTL Simulation : 876 / 2048 [100.00%] @ "35883915000"
// RTL Simulation : 877 / 2048 [100.00%] @ "35924925000"
// RTL Simulation : 878 / 2048 [100.00%] @ "35965935000"
// RTL Simulation : 879 / 2048 [100.00%] @ "36006945000"
// RTL Simulation : 880 / 2048 [100.00%] @ "36047955000"
// RTL Simulation : 881 / 2048 [100.00%] @ "36088965000"
// RTL Simulation : 882 / 2048 [100.00%] @ "36129975000"
// RTL Simulation : 883 / 2048 [100.00%] @ "36170985000"
// RTL Simulation : 884 / 2048 [100.00%] @ "36211995000"
// RTL Simulation : 885 / 2048 [100.00%] @ "36253005000"
// RTL Simulation : 886 / 2048 [100.00%] @ "36294015000"
// RTL Simulation : 887 / 2048 [100.00%] @ "36335025000"
// RTL Simulation : 888 / 2048 [100.00%] @ "36376035000"
// RTL Simulation : 889 / 2048 [100.00%] @ "36417045000"
// RTL Simulation : 890 / 2048 [100.00%] @ "36458055000"
// RTL Simulation : 891 / 2048 [100.00%] @ "36499065000"
// RTL Simulation : 892 / 2048 [100.00%] @ "36540075000"
// RTL Simulation : 893 / 2048 [100.00%] @ "36581085000"
// RTL Simulation : 894 / 2048 [100.00%] @ "36622095000"
// RTL Simulation : 895 / 2048 [100.00%] @ "36663105000"
// RTL Simulation : 896 / 2048 [100.00%] @ "36704115000"
// RTL Simulation : 897 / 2048 [100.00%] @ "36745125000"
// RTL Simulation : 898 / 2048 [100.00%] @ "36786135000"
// RTL Simulation : 899 / 2048 [100.00%] @ "36827145000"
// RTL Simulation : 900 / 2048 [100.00%] @ "36868155000"
// RTL Simulation : 901 / 2048 [100.00%] @ "36909165000"
// RTL Simulation : 902 / 2048 [100.00%] @ "36950175000"
// RTL Simulation : 903 / 2048 [100.00%] @ "36991185000"
// RTL Simulation : 904 / 2048 [100.00%] @ "37032195000"
// RTL Simulation : 905 / 2048 [100.00%] @ "37073205000"
// RTL Simulation : 906 / 2048 [100.00%] @ "37114215000"
// RTL Simulation : 907 / 2048 [100.00%] @ "37155225000"
// RTL Simulation : 908 / 2048 [100.00%] @ "37196235000"
// RTL Simulation : 909 / 2048 [100.00%] @ "37237245000"
// RTL Simulation : 910 / 2048 [100.00%] @ "37278255000"
// RTL Simulation : 911 / 2048 [100.00%] @ "37319265000"
// RTL Simulation : 912 / 2048 [100.00%] @ "37360275000"
// RTL Simulation : 913 / 2048 [100.00%] @ "37401285000"
// RTL Simulation : 914 / 2048 [100.00%] @ "37442295000"
// RTL Simulation : 915 / 2048 [100.00%] @ "37483305000"
// RTL Simulation : 916 / 2048 [100.00%] @ "37524315000"
// RTL Simulation : 917 / 2048 [100.00%] @ "37565325000"
// RTL Simulation : 918 / 2048 [100.00%] @ "37606335000"
// RTL Simulation : 919 / 2048 [100.00%] @ "37647345000"
// RTL Simulation : 920 / 2048 [100.00%] @ "37688355000"
// RTL Simulation : 921 / 2048 [100.00%] @ "37729365000"
// RTL Simulation : 922 / 2048 [100.00%] @ "37770375000"
// RTL Simulation : 923 / 2048 [100.00%] @ "37811385000"
// RTL Simulation : 924 / 2048 [100.00%] @ "37852395000"
// RTL Simulation : 925 / 2048 [100.00%] @ "37893405000"
// RTL Simulation : 926 / 2048 [100.00%] @ "37934415000"
// RTL Simulation : 927 / 2048 [100.00%] @ "37975425000"
// RTL Simulation : 928 / 2048 [100.00%] @ "38016435000"
// RTL Simulation : 929 / 2048 [100.00%] @ "38057445000"
// RTL Simulation : 930 / 2048 [100.00%] @ "38098455000"
// RTL Simulation : 931 / 2048 [100.00%] @ "38139465000"
// RTL Simulation : 932 / 2048 [100.00%] @ "38180475000"
// RTL Simulation : 933 / 2048 [100.00%] @ "38221485000"
// RTL Simulation : 934 / 2048 [100.00%] @ "38262495000"
// RTL Simulation : 935 / 2048 [100.00%] @ "38303505000"
// RTL Simulation : 936 / 2048 [100.00%] @ "38344515000"
// RTL Simulation : 937 / 2048 [100.00%] @ "38385525000"
// RTL Simulation : 938 / 2048 [100.00%] @ "38426535000"
// RTL Simulation : 939 / 2048 [100.00%] @ "38467545000"
// RTL Simulation : 940 / 2048 [100.00%] @ "38508555000"
// RTL Simulation : 941 / 2048 [100.00%] @ "38549565000"
// RTL Simulation : 942 / 2048 [100.00%] @ "38590575000"
// RTL Simulation : 943 / 2048 [100.00%] @ "38631585000"
// RTL Simulation : 944 / 2048 [100.00%] @ "38672595000"
// RTL Simulation : 945 / 2048 [100.00%] @ "38713605000"
// RTL Simulation : 946 / 2048 [100.00%] @ "38754615000"
// RTL Simulation : 947 / 2048 [100.00%] @ "38795625000"
// RTL Simulation : 948 / 2048 [100.00%] @ "38836635000"
// RTL Simulation : 949 / 2048 [100.00%] @ "38877645000"
// RTL Simulation : 950 / 2048 [100.00%] @ "38918655000"
// RTL Simulation : 951 / 2048 [100.00%] @ "38959665000"
// RTL Simulation : 952 / 2048 [100.00%] @ "39000675000"
// RTL Simulation : 953 / 2048 [100.00%] @ "39041685000"
// RTL Simulation : 954 / 2048 [100.00%] @ "39082695000"
// RTL Simulation : 955 / 2048 [100.00%] @ "39123705000"
// RTL Simulation : 956 / 2048 [100.00%] @ "39164715000"
// RTL Simulation : 957 / 2048 [100.00%] @ "39205725000"
// RTL Simulation : 958 / 2048 [100.00%] @ "39246735000"
// RTL Simulation : 959 / 2048 [100.00%] @ "39287745000"
// RTL Simulation : 960 / 2048 [100.00%] @ "39328755000"
// RTL Simulation : 961 / 2048 [100.00%] @ "39369765000"
// RTL Simulation : 962 / 2048 [100.00%] @ "39410775000"
// RTL Simulation : 963 / 2048 [100.00%] @ "39451785000"
// RTL Simulation : 964 / 2048 [100.00%] @ "39492795000"
// RTL Simulation : 965 / 2048 [100.00%] @ "39533805000"
// RTL Simulation : 966 / 2048 [100.00%] @ "39574815000"
// RTL Simulation : 967 / 2048 [100.00%] @ "39615825000"
// RTL Simulation : 968 / 2048 [100.00%] @ "39656835000"
// RTL Simulation : 969 / 2048 [100.00%] @ "39697845000"
// RTL Simulation : 970 / 2048 [100.00%] @ "39738855000"
// RTL Simulation : 971 / 2048 [100.00%] @ "39779865000"
// RTL Simulation : 972 / 2048 [100.00%] @ "39820875000"
// RTL Simulation : 973 / 2048 [100.00%] @ "39861885000"
// RTL Simulation : 974 / 2048 [100.00%] @ "39902895000"
// RTL Simulation : 975 / 2048 [100.00%] @ "39943905000"
// RTL Simulation : 976 / 2048 [100.00%] @ "39984915000"
// RTL Simulation : 977 / 2048 [100.00%] @ "40025925000"
// RTL Simulation : 978 / 2048 [100.00%] @ "40066935000"
// RTL Simulation : 979 / 2048 [100.00%] @ "40107945000"
// RTL Simulation : 980 / 2048 [100.00%] @ "40148955000"
// RTL Simulation : 981 / 2048 [100.00%] @ "40189965000"
// RTL Simulation : 982 / 2048 [100.00%] @ "40230975000"
// RTL Simulation : 983 / 2048 [100.00%] @ "40271985000"
// RTL Simulation : 984 / 2048 [100.00%] @ "40312995000"
// RTL Simulation : 985 / 2048 [100.00%] @ "40354005000"
// RTL Simulation : 986 / 2048 [100.00%] @ "40395015000"
// RTL Simulation : 987 / 2048 [100.00%] @ "40436025000"
// RTL Simulation : 988 / 2048 [100.00%] @ "40477035000"
// RTL Simulation : 989 / 2048 [100.00%] @ "40518045000"
// RTL Simulation : 990 / 2048 [100.00%] @ "40559055000"
// RTL Simulation : 991 / 2048 [100.00%] @ "40600065000"
// RTL Simulation : 992 / 2048 [100.00%] @ "40641075000"
// RTL Simulation : 993 / 2048 [100.00%] @ "40682085000"
// RTL Simulation : 994 / 2048 [100.00%] @ "40723095000"
// RTL Simulation : 995 / 2048 [100.00%] @ "40764105000"
// RTL Simulation : 996 / 2048 [100.00%] @ "40805115000"
// RTL Simulation : 997 / 2048 [100.00%] @ "40846125000"
// RTL Simulation : 998 / 2048 [100.00%] @ "40887135000"
// RTL Simulation : 999 / 2048 [100.00%] @ "40928145000"
// RTL Simulation : 1000 / 2048 [100.00%] @ "40969155000"
// RTL Simulation : 1001 / 2048 [100.00%] @ "41010165000"
// RTL Simulation : 1002 / 2048 [100.00%] @ "41051175000"
// RTL Simulation : 1003 / 2048 [100.00%] @ "41092185000"
// RTL Simulation : 1004 / 2048 [100.00%] @ "41133195000"
// RTL Simulation : 1005 / 2048 [100.00%] @ "41174205000"
// RTL Simulation : 1006 / 2048 [100.00%] @ "41215215000"
// RTL Simulation : 1007 / 2048 [100.00%] @ "41256225000"
// RTL Simulation : 1008 / 2048 [100.00%] @ "41297235000"
// RTL Simulation : 1009 / 2048 [100.00%] @ "41338245000"
// RTL Simulation : 1010 / 2048 [100.00%] @ "41379255000"
// RTL Simulation : 1011 / 2048 [100.00%] @ "41420265000"
// RTL Simulation : 1012 / 2048 [100.00%] @ "41461275000"
// RTL Simulation : 1013 / 2048 [100.00%] @ "41502285000"
// RTL Simulation : 1014 / 2048 [100.00%] @ "41543295000"
// RTL Simulation : 1015 / 2048 [100.00%] @ "41584305000"
// RTL Simulation : 1016 / 2048 [100.00%] @ "41625315000"
// RTL Simulation : 1017 / 2048 [100.00%] @ "41666325000"
// RTL Simulation : 1018 / 2048 [100.00%] @ "41707335000"
// RTL Simulation : 1019 / 2048 [100.00%] @ "41748345000"
// RTL Simulation : 1020 / 2048 [100.00%] @ "41789355000"
// RTL Simulation : 1021 / 2048 [100.00%] @ "41830365000"
// RTL Simulation : 1022 / 2048 [100.00%] @ "41871375000"
// RTL Simulation : 1023 / 2048 [100.00%] @ "41912385000"
// RTL Simulation : 1024 / 2048 [100.00%] @ "41953395000"
// RTL Simulation : 1025 / 2048 [100.00%] @ "41994405000"
// RTL Simulation : 1026 / 2048 [100.00%] @ "42035415000"
// RTL Simulation : 1027 / 2048 [100.00%] @ "42076425000"
// RTL Simulation : 1028 / 2048 [100.00%] @ "42117435000"
// RTL Simulation : 1029 / 2048 [100.00%] @ "42158445000"
// RTL Simulation : 1030 / 2048 [100.00%] @ "42199455000"
// RTL Simulation : 1031 / 2048 [100.00%] @ "42240465000"
// RTL Simulation : 1032 / 2048 [100.00%] @ "42281475000"
// RTL Simulation : 1033 / 2048 [100.00%] @ "42322485000"
// RTL Simulation : 1034 / 2048 [100.00%] @ "42363495000"
// RTL Simulation : 1035 / 2048 [100.00%] @ "42404505000"
// RTL Simulation : 1036 / 2048 [100.00%] @ "42445515000"
// RTL Simulation : 1037 / 2048 [100.00%] @ "42486525000"
// RTL Simulation : 1038 / 2048 [100.00%] @ "42527535000"
// RTL Simulation : 1039 / 2048 [100.00%] @ "42568545000"
// RTL Simulation : 1040 / 2048 [100.00%] @ "42609555000"
// RTL Simulation : 1041 / 2048 [100.00%] @ "42650565000"
// RTL Simulation : 1042 / 2048 [100.00%] @ "42691575000"
// RTL Simulation : 1043 / 2048 [100.00%] @ "42732585000"
// RTL Simulation : 1044 / 2048 [100.00%] @ "42773595000"
// RTL Simulation : 1045 / 2048 [100.00%] @ "42814605000"
// RTL Simulation : 1046 / 2048 [100.00%] @ "42855615000"
// RTL Simulation : 1047 / 2048 [100.00%] @ "42896625000"
// RTL Simulation : 1048 / 2048 [100.00%] @ "42937635000"
// RTL Simulation : 1049 / 2048 [100.00%] @ "42978645000"
// RTL Simulation : 1050 / 2048 [100.00%] @ "43019655000"
// RTL Simulation : 1051 / 2048 [100.00%] @ "43060665000"
// RTL Simulation : 1052 / 2048 [100.00%] @ "43101675000"
// RTL Simulation : 1053 / 2048 [100.00%] @ "43142685000"
// RTL Simulation : 1054 / 2048 [100.00%] @ "43183695000"
// RTL Simulation : 1055 / 2048 [100.00%] @ "43224705000"
// RTL Simulation : 1056 / 2048 [100.00%] @ "43265715000"
// RTL Simulation : 1057 / 2048 [100.00%] @ "43306725000"
// RTL Simulation : 1058 / 2048 [100.00%] @ "43347735000"
// RTL Simulation : 1059 / 2048 [100.00%] @ "43388745000"
// RTL Simulation : 1060 / 2048 [100.00%] @ "43429755000"
// RTL Simulation : 1061 / 2048 [100.00%] @ "43470765000"
// RTL Simulation : 1062 / 2048 [100.00%] @ "43511775000"
// RTL Simulation : 1063 / 2048 [100.00%] @ "43552785000"
// RTL Simulation : 1064 / 2048 [100.00%] @ "43593795000"
// RTL Simulation : 1065 / 2048 [100.00%] @ "43634805000"
// RTL Simulation : 1066 / 2048 [100.00%] @ "43675815000"
// RTL Simulation : 1067 / 2048 [100.00%] @ "43716825000"
// RTL Simulation : 1068 / 2048 [100.00%] @ "43757835000"
// RTL Simulation : 1069 / 2048 [100.00%] @ "43798845000"
// RTL Simulation : 1070 / 2048 [100.00%] @ "43839855000"
// RTL Simulation : 1071 / 2048 [100.00%] @ "43880865000"
// RTL Simulation : 1072 / 2048 [100.00%] @ "43921875000"
// RTL Simulation : 1073 / 2048 [100.00%] @ "43962885000"
// RTL Simulation : 1074 / 2048 [100.00%] @ "44003895000"
// RTL Simulation : 1075 / 2048 [100.00%] @ "44044905000"
// RTL Simulation : 1076 / 2048 [100.00%] @ "44085915000"
// RTL Simulation : 1077 / 2048 [100.00%] @ "44126925000"
// RTL Simulation : 1078 / 2048 [100.00%] @ "44167935000"
// RTL Simulation : 1079 / 2048 [100.00%] @ "44208945000"
// RTL Simulation : 1080 / 2048 [100.00%] @ "44249955000"
// RTL Simulation : 1081 / 2048 [100.00%] @ "44290965000"
// RTL Simulation : 1082 / 2048 [100.00%] @ "44331975000"
// RTL Simulation : 1083 / 2048 [100.00%] @ "44372985000"
// RTL Simulation : 1084 / 2048 [100.00%] @ "44413995000"
// RTL Simulation : 1085 / 2048 [100.00%] @ "44455005000"
// RTL Simulation : 1086 / 2048 [100.00%] @ "44496015000"
// RTL Simulation : 1087 / 2048 [100.00%] @ "44537025000"
// RTL Simulation : 1088 / 2048 [100.00%] @ "44578035000"
// RTL Simulation : 1089 / 2048 [100.00%] @ "44619045000"
// RTL Simulation : 1090 / 2048 [100.00%] @ "44660055000"
// RTL Simulation : 1091 / 2048 [100.00%] @ "44701065000"
// RTL Simulation : 1092 / 2048 [100.00%] @ "44742075000"
// RTL Simulation : 1093 / 2048 [100.00%] @ "44783085000"
// RTL Simulation : 1094 / 2048 [100.00%] @ "44824095000"
// RTL Simulation : 1095 / 2048 [100.00%] @ "44865105000"
// RTL Simulation : 1096 / 2048 [100.00%] @ "44906115000"
// RTL Simulation : 1097 / 2048 [100.00%] @ "44947125000"
// RTL Simulation : 1098 / 2048 [100.00%] @ "44988135000"
// RTL Simulation : 1099 / 2048 [100.00%] @ "45029145000"
// RTL Simulation : 1100 / 2048 [100.00%] @ "45070155000"
// RTL Simulation : 1101 / 2048 [100.00%] @ "45111165000"
// RTL Simulation : 1102 / 2048 [100.00%] @ "45152175000"
// RTL Simulation : 1103 / 2048 [100.00%] @ "45193185000"
// RTL Simulation : 1104 / 2048 [100.00%] @ "45234195000"
// RTL Simulation : 1105 / 2048 [100.00%] @ "45275205000"
// RTL Simulation : 1106 / 2048 [100.00%] @ "45316215000"
// RTL Simulation : 1107 / 2048 [100.00%] @ "45357225000"
// RTL Simulation : 1108 / 2048 [100.00%] @ "45398235000"
// RTL Simulation : 1109 / 2048 [100.00%] @ "45439245000"
// RTL Simulation : 1110 / 2048 [100.00%] @ "45480255000"
// RTL Simulation : 1111 / 2048 [100.00%] @ "45521265000"
// RTL Simulation : 1112 / 2048 [100.00%] @ "45562275000"
// RTL Simulation : 1113 / 2048 [100.00%] @ "45603285000"
// RTL Simulation : 1114 / 2048 [100.00%] @ "45644295000"
// RTL Simulation : 1115 / 2048 [100.00%] @ "45685305000"
// RTL Simulation : 1116 / 2048 [100.00%] @ "45726315000"
// RTL Simulation : 1117 / 2048 [100.00%] @ "45767325000"
// RTL Simulation : 1118 / 2048 [100.00%] @ "45808335000"
// RTL Simulation : 1119 / 2048 [100.00%] @ "45849345000"
// RTL Simulation : 1120 / 2048 [100.00%] @ "45890355000"
// RTL Simulation : 1121 / 2048 [100.00%] @ "45931365000"
// RTL Simulation : 1122 / 2048 [100.00%] @ "45972375000"
// RTL Simulation : 1123 / 2048 [100.00%] @ "46013385000"
// RTL Simulation : 1124 / 2048 [100.00%] @ "46054395000"
// RTL Simulation : 1125 / 2048 [100.00%] @ "46095405000"
// RTL Simulation : 1126 / 2048 [100.00%] @ "46136415000"
// RTL Simulation : 1127 / 2048 [100.00%] @ "46177425000"
// RTL Simulation : 1128 / 2048 [100.00%] @ "46218435000"
// RTL Simulation : 1129 / 2048 [100.00%] @ "46259445000"
// RTL Simulation : 1130 / 2048 [100.00%] @ "46300455000"
// RTL Simulation : 1131 / 2048 [100.00%] @ "46341465000"
// RTL Simulation : 1132 / 2048 [100.00%] @ "46382475000"
// RTL Simulation : 1133 / 2048 [100.00%] @ "46423485000"
// RTL Simulation : 1134 / 2048 [100.00%] @ "46464495000"
// RTL Simulation : 1135 / 2048 [100.00%] @ "46505505000"
// RTL Simulation : 1136 / 2048 [100.00%] @ "46546515000"
// RTL Simulation : 1137 / 2048 [100.00%] @ "46587525000"
// RTL Simulation : 1138 / 2048 [100.00%] @ "46628535000"
// RTL Simulation : 1139 / 2048 [100.00%] @ "46669545000"
// RTL Simulation : 1140 / 2048 [100.00%] @ "46710555000"
// RTL Simulation : 1141 / 2048 [100.00%] @ "46751565000"
// RTL Simulation : 1142 / 2048 [100.00%] @ "46792575000"
// RTL Simulation : 1143 / 2048 [100.00%] @ "46833585000"
// RTL Simulation : 1144 / 2048 [100.00%] @ "46874595000"
// RTL Simulation : 1145 / 2048 [100.00%] @ "46915605000"
// RTL Simulation : 1146 / 2048 [100.00%] @ "46956615000"
// RTL Simulation : 1147 / 2048 [100.00%] @ "46997625000"
// RTL Simulation : 1148 / 2048 [100.00%] @ "47038635000"
// RTL Simulation : 1149 / 2048 [100.00%] @ "47079645000"
// RTL Simulation : 1150 / 2048 [100.00%] @ "47120655000"
// RTL Simulation : 1151 / 2048 [100.00%] @ "47161665000"
// RTL Simulation : 1152 / 2048 [100.00%] @ "47202675000"
// RTL Simulation : 1153 / 2048 [100.00%] @ "47243685000"
// RTL Simulation : 1154 / 2048 [100.00%] @ "47284695000"
// RTL Simulation : 1155 / 2048 [100.00%] @ "47325705000"
// RTL Simulation : 1156 / 2048 [100.00%] @ "47366715000"
// RTL Simulation : 1157 / 2048 [100.00%] @ "47407725000"
// RTL Simulation : 1158 / 2048 [100.00%] @ "47448735000"
// RTL Simulation : 1159 / 2048 [100.00%] @ "47489745000"
// RTL Simulation : 1160 / 2048 [100.00%] @ "47530755000"
// RTL Simulation : 1161 / 2048 [100.00%] @ "47571765000"
// RTL Simulation : 1162 / 2048 [100.00%] @ "47612775000"
// RTL Simulation : 1163 / 2048 [100.00%] @ "47653785000"
// RTL Simulation : 1164 / 2048 [100.00%] @ "47694795000"
// RTL Simulation : 1165 / 2048 [100.00%] @ "47735805000"
// RTL Simulation : 1166 / 2048 [100.00%] @ "47776815000"
// RTL Simulation : 1167 / 2048 [100.00%] @ "47817825000"
// RTL Simulation : 1168 / 2048 [100.00%] @ "47858835000"
// RTL Simulation : 1169 / 2048 [100.00%] @ "47899845000"
// RTL Simulation : 1170 / 2048 [100.00%] @ "47940855000"
// RTL Simulation : 1171 / 2048 [100.00%] @ "47981865000"
// RTL Simulation : 1172 / 2048 [100.00%] @ "48022875000"
// RTL Simulation : 1173 / 2048 [100.00%] @ "48063885000"
// RTL Simulation : 1174 / 2048 [100.00%] @ "48104895000"
// RTL Simulation : 1175 / 2048 [100.00%] @ "48145905000"
// RTL Simulation : 1176 / 2048 [100.00%] @ "48186915000"
// RTL Simulation : 1177 / 2048 [100.00%] @ "48227925000"
// RTL Simulation : 1178 / 2048 [100.00%] @ "48268935000"
// RTL Simulation : 1179 / 2048 [100.00%] @ "48309945000"
// RTL Simulation : 1180 / 2048 [100.00%] @ "48350955000"
// RTL Simulation : 1181 / 2048 [100.00%] @ "48391965000"
// RTL Simulation : 1182 / 2048 [100.00%] @ "48432975000"
// RTL Simulation : 1183 / 2048 [100.00%] @ "48473985000"
// RTL Simulation : 1184 / 2048 [100.00%] @ "48514995000"
// RTL Simulation : 1185 / 2048 [100.00%] @ "48556005000"
// RTL Simulation : 1186 / 2048 [100.00%] @ "48597015000"
// RTL Simulation : 1187 / 2048 [100.00%] @ "48638025000"
// RTL Simulation : 1188 / 2048 [100.00%] @ "48679035000"
// RTL Simulation : 1189 / 2048 [100.00%] @ "48720045000"
// RTL Simulation : 1190 / 2048 [100.00%] @ "48761055000"
// RTL Simulation : 1191 / 2048 [100.00%] @ "48802065000"
// RTL Simulation : 1192 / 2048 [100.00%] @ "48843075000"
// RTL Simulation : 1193 / 2048 [100.00%] @ "48884085000"
// RTL Simulation : 1194 / 2048 [100.00%] @ "48925095000"
// RTL Simulation : 1195 / 2048 [100.00%] @ "48966105000"
// RTL Simulation : 1196 / 2048 [100.00%] @ "49007115000"
// RTL Simulation : 1197 / 2048 [100.00%] @ "49048125000"
// RTL Simulation : 1198 / 2048 [100.00%] @ "49089135000"
// RTL Simulation : 1199 / 2048 [100.00%] @ "49130145000"
// RTL Simulation : 1200 / 2048 [100.00%] @ "49171155000"
// RTL Simulation : 1201 / 2048 [100.00%] @ "49212165000"
// RTL Simulation : 1202 / 2048 [100.00%] @ "49253175000"
// RTL Simulation : 1203 / 2048 [100.00%] @ "49294185000"
// RTL Simulation : 1204 / 2048 [100.00%] @ "49335195000"
// RTL Simulation : 1205 / 2048 [100.00%] @ "49376205000"
// RTL Simulation : 1206 / 2048 [100.00%] @ "49417215000"
// RTL Simulation : 1207 / 2048 [100.00%] @ "49458225000"
// RTL Simulation : 1208 / 2048 [100.00%] @ "49499235000"
// RTL Simulation : 1209 / 2048 [100.00%] @ "49540245000"
// RTL Simulation : 1210 / 2048 [100.00%] @ "49581255000"
// RTL Simulation : 1211 / 2048 [100.00%] @ "49622265000"
// RTL Simulation : 1212 / 2048 [100.00%] @ "49663275000"
// RTL Simulation : 1213 / 2048 [100.00%] @ "49704285000"
// RTL Simulation : 1214 / 2048 [100.00%] @ "49745295000"
// RTL Simulation : 1215 / 2048 [100.00%] @ "49786305000"
// RTL Simulation : 1216 / 2048 [100.00%] @ "49827315000"
// RTL Simulation : 1217 / 2048 [100.00%] @ "49868325000"
// RTL Simulation : 1218 / 2048 [100.00%] @ "49909335000"
// RTL Simulation : 1219 / 2048 [100.00%] @ "49950345000"
// RTL Simulation : 1220 / 2048 [100.00%] @ "49991355000"
// RTL Simulation : 1221 / 2048 [100.00%] @ "50032365000"
// RTL Simulation : 1222 / 2048 [100.00%] @ "50073375000"
// RTL Simulation : 1223 / 2048 [100.00%] @ "50114385000"
// RTL Simulation : 1224 / 2048 [100.00%] @ "50155395000"
// RTL Simulation : 1225 / 2048 [100.00%] @ "50196405000"
// RTL Simulation : 1226 / 2048 [100.00%] @ "50237415000"
// RTL Simulation : 1227 / 2048 [100.00%] @ "50278425000"
// RTL Simulation : 1228 / 2048 [100.00%] @ "50319435000"
// RTL Simulation : 1229 / 2048 [100.00%] @ "50360445000"
// RTL Simulation : 1230 / 2048 [100.00%] @ "50401455000"
// RTL Simulation : 1231 / 2048 [100.00%] @ "50442465000"
// RTL Simulation : 1232 / 2048 [100.00%] @ "50483475000"
// RTL Simulation : 1233 / 2048 [100.00%] @ "50524485000"
// RTL Simulation : 1234 / 2048 [100.00%] @ "50565495000"
// RTL Simulation : 1235 / 2048 [100.00%] @ "50606505000"
// RTL Simulation : 1236 / 2048 [100.00%] @ "50647515000"
// RTL Simulation : 1237 / 2048 [100.00%] @ "50688525000"
// RTL Simulation : 1238 / 2048 [100.00%] @ "50729535000"
// RTL Simulation : 1239 / 2048 [100.00%] @ "50770545000"
// RTL Simulation : 1240 / 2048 [100.00%] @ "50811555000"
// RTL Simulation : 1241 / 2048 [100.00%] @ "50852565000"
// RTL Simulation : 1242 / 2048 [100.00%] @ "50893575000"
// RTL Simulation : 1243 / 2048 [100.00%] @ "50934585000"
// RTL Simulation : 1244 / 2048 [100.00%] @ "50975595000"
// RTL Simulation : 1245 / 2048 [100.00%] @ "51016605000"
// RTL Simulation : 1246 / 2048 [100.00%] @ "51057615000"
// RTL Simulation : 1247 / 2048 [100.00%] @ "51098625000"
// RTL Simulation : 1248 / 2048 [100.00%] @ "51139635000"
// RTL Simulation : 1249 / 2048 [100.00%] @ "51180645000"
// RTL Simulation : 1250 / 2048 [100.00%] @ "51221655000"
// RTL Simulation : 1251 / 2048 [100.00%] @ "51262665000"
// RTL Simulation : 1252 / 2048 [100.00%] @ "51303675000"
// RTL Simulation : 1253 / 2048 [100.00%] @ "51344685000"
// RTL Simulation : 1254 / 2048 [100.00%] @ "51385695000"
// RTL Simulation : 1255 / 2048 [100.00%] @ "51426705000"
// RTL Simulation : 1256 / 2048 [100.00%] @ "51467715000"
// RTL Simulation : 1257 / 2048 [100.00%] @ "51508725000"
// RTL Simulation : 1258 / 2048 [100.00%] @ "51549735000"
// RTL Simulation : 1259 / 2048 [100.00%] @ "51590745000"
// RTL Simulation : 1260 / 2048 [100.00%] @ "51631755000"
// RTL Simulation : 1261 / 2048 [100.00%] @ "51672765000"
// RTL Simulation : 1262 / 2048 [100.00%] @ "51713775000"
// RTL Simulation : 1263 / 2048 [100.00%] @ "51754785000"
// RTL Simulation : 1264 / 2048 [100.00%] @ "51795795000"
// RTL Simulation : 1265 / 2048 [100.00%] @ "51836805000"
// RTL Simulation : 1266 / 2048 [100.00%] @ "51877815000"
// RTL Simulation : 1267 / 2048 [100.00%] @ "51918825000"
// RTL Simulation : 1268 / 2048 [100.00%] @ "51959835000"
// RTL Simulation : 1269 / 2048 [100.00%] @ "52000845000"
// RTL Simulation : 1270 / 2048 [100.00%] @ "52041855000"
// RTL Simulation : 1271 / 2048 [100.00%] @ "52082865000"
// RTL Simulation : 1272 / 2048 [100.00%] @ "52123875000"
// RTL Simulation : 1273 / 2048 [100.00%] @ "52164885000"
// RTL Simulation : 1274 / 2048 [100.00%] @ "52205895000"
// RTL Simulation : 1275 / 2048 [100.00%] @ "52246905000"
// RTL Simulation : 1276 / 2048 [100.00%] @ "52287915000"
// RTL Simulation : 1277 / 2048 [100.00%] @ "52328925000"
// RTL Simulation : 1278 / 2048 [100.00%] @ "52369935000"
// RTL Simulation : 1279 / 2048 [100.00%] @ "52410945000"
// RTL Simulation : 1280 / 2048 [100.00%] @ "52451955000"
// RTL Simulation : 1281 / 2048 [100.00%] @ "52492965000"
// RTL Simulation : 1282 / 2048 [100.00%] @ "52533975000"
// RTL Simulation : 1283 / 2048 [100.00%] @ "52574985000"
// RTL Simulation : 1284 / 2048 [100.00%] @ "52615995000"
// RTL Simulation : 1285 / 2048 [100.00%] @ "52657005000"
// RTL Simulation : 1286 / 2048 [100.00%] @ "52698015000"
// RTL Simulation : 1287 / 2048 [100.00%] @ "52739025000"
// RTL Simulation : 1288 / 2048 [100.00%] @ "52780035000"
// RTL Simulation : 1289 / 2048 [100.00%] @ "52821045000"
// RTL Simulation : 1290 / 2048 [100.00%] @ "52862055000"
// RTL Simulation : 1291 / 2048 [100.00%] @ "52903065000"
// RTL Simulation : 1292 / 2048 [100.00%] @ "52944075000"
// RTL Simulation : 1293 / 2048 [100.00%] @ "52985085000"
// RTL Simulation : 1294 / 2048 [100.00%] @ "53026095000"
// RTL Simulation : 1295 / 2048 [100.00%] @ "53067105000"
// RTL Simulation : 1296 / 2048 [100.00%] @ "53108115000"
// RTL Simulation : 1297 / 2048 [100.00%] @ "53149125000"
// RTL Simulation : 1298 / 2048 [100.00%] @ "53190135000"
// RTL Simulation : 1299 / 2048 [100.00%] @ "53231145000"
// RTL Simulation : 1300 / 2048 [100.00%] @ "53272155000"
// RTL Simulation : 1301 / 2048 [100.00%] @ "53313165000"
// RTL Simulation : 1302 / 2048 [100.00%] @ "53354175000"
// RTL Simulation : 1303 / 2048 [100.00%] @ "53395185000"
// RTL Simulation : 1304 / 2048 [100.00%] @ "53436195000"
// RTL Simulation : 1305 / 2048 [100.00%] @ "53477205000"
// RTL Simulation : 1306 / 2048 [100.00%] @ "53518215000"
// RTL Simulation : 1307 / 2048 [100.00%] @ "53559225000"
// RTL Simulation : 1308 / 2048 [100.00%] @ "53600235000"
// RTL Simulation : 1309 / 2048 [100.00%] @ "53641245000"
// RTL Simulation : 1310 / 2048 [100.00%] @ "53682255000"
// RTL Simulation : 1311 / 2048 [100.00%] @ "53723265000"
// RTL Simulation : 1312 / 2048 [100.00%] @ "53764275000"
// RTL Simulation : 1313 / 2048 [100.00%] @ "53805285000"
// RTL Simulation : 1314 / 2048 [100.00%] @ "53846295000"
// RTL Simulation : 1315 / 2048 [100.00%] @ "53887305000"
// RTL Simulation : 1316 / 2048 [100.00%] @ "53928315000"
// RTL Simulation : 1317 / 2048 [100.00%] @ "53969325000"
// RTL Simulation : 1318 / 2048 [100.00%] @ "54010335000"
// RTL Simulation : 1319 / 2048 [100.00%] @ "54051345000"
// RTL Simulation : 1320 / 2048 [100.00%] @ "54092355000"
// RTL Simulation : 1321 / 2048 [100.00%] @ "54133365000"
// RTL Simulation : 1322 / 2048 [100.00%] @ "54174375000"
// RTL Simulation : 1323 / 2048 [100.00%] @ "54215385000"
// RTL Simulation : 1324 / 2048 [100.00%] @ "54256395000"
// RTL Simulation : 1325 / 2048 [100.00%] @ "54297405000"
// RTL Simulation : 1326 / 2048 [100.00%] @ "54338415000"
// RTL Simulation : 1327 / 2048 [100.00%] @ "54379425000"
// RTL Simulation : 1328 / 2048 [100.00%] @ "54420435000"
// RTL Simulation : 1329 / 2048 [100.00%] @ "54461445000"
// RTL Simulation : 1330 / 2048 [100.00%] @ "54502455000"
// RTL Simulation : 1331 / 2048 [100.00%] @ "54543465000"
// RTL Simulation : 1332 / 2048 [100.00%] @ "54584475000"
// RTL Simulation : 1333 / 2048 [100.00%] @ "54625485000"
// RTL Simulation : 1334 / 2048 [100.00%] @ "54666495000"
// RTL Simulation : 1335 / 2048 [100.00%] @ "54707505000"
// RTL Simulation : 1336 / 2048 [100.00%] @ "54748515000"
// RTL Simulation : 1337 / 2048 [100.00%] @ "54789525000"
// RTL Simulation : 1338 / 2048 [100.00%] @ "54830535000"
// RTL Simulation : 1339 / 2048 [100.00%] @ "54871545000"
// RTL Simulation : 1340 / 2048 [100.00%] @ "54912555000"
// RTL Simulation : 1341 / 2048 [100.00%] @ "54953565000"
// RTL Simulation : 1342 / 2048 [100.00%] @ "54994575000"
// RTL Simulation : 1343 / 2048 [100.00%] @ "55035585000"
// RTL Simulation : 1344 / 2048 [100.00%] @ "55076595000"
// RTL Simulation : 1345 / 2048 [100.00%] @ "55117605000"
// RTL Simulation : 1346 / 2048 [100.00%] @ "55158615000"
// RTL Simulation : 1347 / 2048 [100.00%] @ "55199625000"
// RTL Simulation : 1348 / 2048 [100.00%] @ "55240635000"
// RTL Simulation : 1349 / 2048 [100.00%] @ "55281645000"
// RTL Simulation : 1350 / 2048 [100.00%] @ "55322655000"
// RTL Simulation : 1351 / 2048 [100.00%] @ "55363665000"
// RTL Simulation : 1352 / 2048 [100.00%] @ "55404675000"
// RTL Simulation : 1353 / 2048 [100.00%] @ "55445685000"
// RTL Simulation : 1354 / 2048 [100.00%] @ "55486695000"
// RTL Simulation : 1355 / 2048 [100.00%] @ "55527705000"
// RTL Simulation : 1356 / 2048 [100.00%] @ "55568715000"
// RTL Simulation : 1357 / 2048 [100.00%] @ "55609725000"
// RTL Simulation : 1358 / 2048 [100.00%] @ "55650735000"
// RTL Simulation : 1359 / 2048 [100.00%] @ "55691745000"
// RTL Simulation : 1360 / 2048 [100.00%] @ "55732755000"
// RTL Simulation : 1361 / 2048 [100.00%] @ "55773765000"
// RTL Simulation : 1362 / 2048 [100.00%] @ "55814775000"
// RTL Simulation : 1363 / 2048 [100.00%] @ "55855785000"
// RTL Simulation : 1364 / 2048 [100.00%] @ "55896795000"
// RTL Simulation : 1365 / 2048 [100.00%] @ "55937805000"
// RTL Simulation : 1366 / 2048 [100.00%] @ "55978815000"
// RTL Simulation : 1367 / 2048 [100.00%] @ "56019825000"
// RTL Simulation : 1368 / 2048 [100.00%] @ "56060835000"
// RTL Simulation : 1369 / 2048 [100.00%] @ "56101845000"
// RTL Simulation : 1370 / 2048 [100.00%] @ "56142855000"
// RTL Simulation : 1371 / 2048 [100.00%] @ "56183865000"
// RTL Simulation : 1372 / 2048 [100.00%] @ "56224875000"
// RTL Simulation : 1373 / 2048 [100.00%] @ "56265885000"
// RTL Simulation : 1374 / 2048 [100.00%] @ "56306895000"
// RTL Simulation : 1375 / 2048 [100.00%] @ "56347905000"
// RTL Simulation : 1376 / 2048 [100.00%] @ "56388915000"
// RTL Simulation : 1377 / 2048 [100.00%] @ "56429925000"
// RTL Simulation : 1378 / 2048 [100.00%] @ "56470935000"
// RTL Simulation : 1379 / 2048 [100.00%] @ "56511945000"
// RTL Simulation : 1380 / 2048 [100.00%] @ "56552955000"
// RTL Simulation : 1381 / 2048 [100.00%] @ "56593965000"
// RTL Simulation : 1382 / 2048 [100.00%] @ "56634975000"
// RTL Simulation : 1383 / 2048 [100.00%] @ "56675985000"
// RTL Simulation : 1384 / 2048 [100.00%] @ "56716995000"
// RTL Simulation : 1385 / 2048 [100.00%] @ "56758005000"
// RTL Simulation : 1386 / 2048 [100.00%] @ "56799015000"
// RTL Simulation : 1387 / 2048 [100.00%] @ "56840025000"
// RTL Simulation : 1388 / 2048 [100.00%] @ "56881035000"
// RTL Simulation : 1389 / 2048 [100.00%] @ "56922045000"
// RTL Simulation : 1390 / 2048 [100.00%] @ "56963055000"
// RTL Simulation : 1391 / 2048 [100.00%] @ "57004065000"
// RTL Simulation : 1392 / 2048 [100.00%] @ "57045075000"
// RTL Simulation : 1393 / 2048 [100.00%] @ "57086085000"
// RTL Simulation : 1394 / 2048 [100.00%] @ "57127095000"
// RTL Simulation : 1395 / 2048 [100.00%] @ "57168105000"
// RTL Simulation : 1396 / 2048 [100.00%] @ "57209115000"
// RTL Simulation : 1397 / 2048 [100.00%] @ "57250125000"
// RTL Simulation : 1398 / 2048 [100.00%] @ "57291135000"
// RTL Simulation : 1399 / 2048 [100.00%] @ "57332145000"
// RTL Simulation : 1400 / 2048 [100.00%] @ "57373155000"
// RTL Simulation : 1401 / 2048 [100.00%] @ "57414165000"
// RTL Simulation : 1402 / 2048 [100.00%] @ "57455175000"
// RTL Simulation : 1403 / 2048 [100.00%] @ "57496185000"
// RTL Simulation : 1404 / 2048 [100.00%] @ "57537195000"
// RTL Simulation : 1405 / 2048 [100.00%] @ "57578205000"
// RTL Simulation : 1406 / 2048 [100.00%] @ "57619215000"
// RTL Simulation : 1407 / 2048 [100.00%] @ "57660225000"
// RTL Simulation : 1408 / 2048 [100.00%] @ "57701235000"
// RTL Simulation : 1409 / 2048 [100.00%] @ "57742245000"
// RTL Simulation : 1410 / 2048 [100.00%] @ "57783255000"
// RTL Simulation : 1411 / 2048 [100.00%] @ "57824265000"
// RTL Simulation : 1412 / 2048 [100.00%] @ "57865275000"
// RTL Simulation : 1413 / 2048 [100.00%] @ "57906285000"
// RTL Simulation : 1414 / 2048 [100.00%] @ "57947295000"
// RTL Simulation : 1415 / 2048 [100.00%] @ "57988305000"
// RTL Simulation : 1416 / 2048 [100.00%] @ "58029315000"
// RTL Simulation : 1417 / 2048 [100.00%] @ "58070325000"
// RTL Simulation : 1418 / 2048 [100.00%] @ "58111335000"
// RTL Simulation : 1419 / 2048 [100.00%] @ "58152345000"
// RTL Simulation : 1420 / 2048 [100.00%] @ "58193355000"
// RTL Simulation : 1421 / 2048 [100.00%] @ "58234365000"
// RTL Simulation : 1422 / 2048 [100.00%] @ "58275375000"
// RTL Simulation : 1423 / 2048 [100.00%] @ "58316385000"
// RTL Simulation : 1424 / 2048 [100.00%] @ "58357395000"
// RTL Simulation : 1425 / 2048 [100.00%] @ "58398405000"
// RTL Simulation : 1426 / 2048 [100.00%] @ "58439415000"
// RTL Simulation : 1427 / 2048 [100.00%] @ "58480425000"
// RTL Simulation : 1428 / 2048 [100.00%] @ "58521435000"
// RTL Simulation : 1429 / 2048 [100.00%] @ "58562445000"
// RTL Simulation : 1430 / 2048 [100.00%] @ "58603455000"
// RTL Simulation : 1431 / 2048 [100.00%] @ "58644465000"
// RTL Simulation : 1432 / 2048 [100.00%] @ "58685475000"
// RTL Simulation : 1433 / 2048 [100.00%] @ "58726485000"
// RTL Simulation : 1434 / 2048 [100.00%] @ "58767495000"
// RTL Simulation : 1435 / 2048 [100.00%] @ "58808505000"
// RTL Simulation : 1436 / 2048 [100.00%] @ "58849515000"
// RTL Simulation : 1437 / 2048 [100.00%] @ "58890525000"
// RTL Simulation : 1438 / 2048 [100.00%] @ "58931535000"
// RTL Simulation : 1439 / 2048 [100.00%] @ "58972545000"
// RTL Simulation : 1440 / 2048 [100.00%] @ "59013555000"
// RTL Simulation : 1441 / 2048 [100.00%] @ "59054565000"
// RTL Simulation : 1442 / 2048 [100.00%] @ "59095575000"
// RTL Simulation : 1443 / 2048 [100.00%] @ "59136585000"
// RTL Simulation : 1444 / 2048 [100.00%] @ "59177595000"
// RTL Simulation : 1445 / 2048 [100.00%] @ "59218605000"
// RTL Simulation : 1446 / 2048 [100.00%] @ "59259615000"
// RTL Simulation : 1447 / 2048 [100.00%] @ "59300625000"
// RTL Simulation : 1448 / 2048 [100.00%] @ "59341635000"
// RTL Simulation : 1449 / 2048 [100.00%] @ "59382645000"
// RTL Simulation : 1450 / 2048 [100.00%] @ "59423655000"
// RTL Simulation : 1451 / 2048 [100.00%] @ "59464665000"
// RTL Simulation : 1452 / 2048 [100.00%] @ "59505675000"
// RTL Simulation : 1453 / 2048 [100.00%] @ "59546685000"
// RTL Simulation : 1454 / 2048 [100.00%] @ "59587695000"
// RTL Simulation : 1455 / 2048 [100.00%] @ "59628705000"
// RTL Simulation : 1456 / 2048 [100.00%] @ "59669715000"
// RTL Simulation : 1457 / 2048 [100.00%] @ "59710725000"
// RTL Simulation : 1458 / 2048 [100.00%] @ "59751735000"
// RTL Simulation : 1459 / 2048 [100.00%] @ "59792745000"
// RTL Simulation : 1460 / 2048 [100.00%] @ "59833755000"
// RTL Simulation : 1461 / 2048 [100.00%] @ "59874765000"
// RTL Simulation : 1462 / 2048 [100.00%] @ "59915775000"
// RTL Simulation : 1463 / 2048 [100.00%] @ "59956785000"
// RTL Simulation : 1464 / 2048 [100.00%] @ "59997795000"
// RTL Simulation : 1465 / 2048 [100.00%] @ "60038805000"
// RTL Simulation : 1466 / 2048 [100.00%] @ "60079815000"
// RTL Simulation : 1467 / 2048 [100.00%] @ "60120825000"
// RTL Simulation : 1468 / 2048 [100.00%] @ "60161835000"
// RTL Simulation : 1469 / 2048 [100.00%] @ "60202845000"
// RTL Simulation : 1470 / 2048 [100.00%] @ "60243855000"
// RTL Simulation : 1471 / 2048 [100.00%] @ "60284865000"
// RTL Simulation : 1472 / 2048 [100.00%] @ "60325875000"
// RTL Simulation : 1473 / 2048 [100.00%] @ "60366885000"
// RTL Simulation : 1474 / 2048 [100.00%] @ "60407895000"
// RTL Simulation : 1475 / 2048 [100.00%] @ "60448905000"
// RTL Simulation : 1476 / 2048 [100.00%] @ "60489915000"
// RTL Simulation : 1477 / 2048 [100.00%] @ "60530925000"
// RTL Simulation : 1478 / 2048 [100.00%] @ "60571935000"
// RTL Simulation : 1479 / 2048 [100.00%] @ "60612945000"
// RTL Simulation : 1480 / 2048 [100.00%] @ "60653955000"
// RTL Simulation : 1481 / 2048 [100.00%] @ "60694965000"
// RTL Simulation : 1482 / 2048 [100.00%] @ "60735975000"
// RTL Simulation : 1483 / 2048 [100.00%] @ "60776985000"
// RTL Simulation : 1484 / 2048 [100.00%] @ "60817995000"
// RTL Simulation : 1485 / 2048 [100.00%] @ "60859005000"
// RTL Simulation : 1486 / 2048 [100.00%] @ "60900015000"
// RTL Simulation : 1487 / 2048 [100.00%] @ "60941025000"
// RTL Simulation : 1488 / 2048 [100.00%] @ "60982035000"
// RTL Simulation : 1489 / 2048 [100.00%] @ "61023045000"
// RTL Simulation : 1490 / 2048 [100.00%] @ "61064055000"
// RTL Simulation : 1491 / 2048 [100.00%] @ "61105065000"
// RTL Simulation : 1492 / 2048 [100.00%] @ "61146075000"
// RTL Simulation : 1493 / 2048 [100.00%] @ "61187085000"
// RTL Simulation : 1494 / 2048 [100.00%] @ "61228095000"
// RTL Simulation : 1495 / 2048 [100.00%] @ "61269105000"
// RTL Simulation : 1496 / 2048 [100.00%] @ "61310115000"
// RTL Simulation : 1497 / 2048 [100.00%] @ "61351125000"
// RTL Simulation : 1498 / 2048 [100.00%] @ "61392135000"
// RTL Simulation : 1499 / 2048 [100.00%] @ "61433145000"
// RTL Simulation : 1500 / 2048 [100.00%] @ "61474155000"
// RTL Simulation : 1501 / 2048 [100.00%] @ "61515165000"
// RTL Simulation : 1502 / 2048 [100.00%] @ "61556175000"
// RTL Simulation : 1503 / 2048 [100.00%] @ "61597185000"
// RTL Simulation : 1504 / 2048 [100.00%] @ "61638195000"
// RTL Simulation : 1505 / 2048 [100.00%] @ "61679205000"
// RTL Simulation : 1506 / 2048 [100.00%] @ "61720215000"
// RTL Simulation : 1507 / 2048 [100.00%] @ "61761225000"
// RTL Simulation : 1508 / 2048 [100.00%] @ "61802235000"
// RTL Simulation : 1509 / 2048 [100.00%] @ "61843245000"
// RTL Simulation : 1510 / 2048 [100.00%] @ "61884255000"
// RTL Simulation : 1511 / 2048 [100.00%] @ "61925265000"
// RTL Simulation : 1512 / 2048 [100.00%] @ "61966275000"
// RTL Simulation : 1513 / 2048 [100.00%] @ "62007285000"
// RTL Simulation : 1514 / 2048 [100.00%] @ "62048295000"
// RTL Simulation : 1515 / 2048 [100.00%] @ "62089305000"
// RTL Simulation : 1516 / 2048 [100.00%] @ "62130315000"
// RTL Simulation : 1517 / 2048 [100.00%] @ "62171325000"
// RTL Simulation : 1518 / 2048 [100.00%] @ "62212335000"
// RTL Simulation : 1519 / 2048 [100.00%] @ "62253345000"
// RTL Simulation : 1520 / 2048 [100.00%] @ "62294355000"
// RTL Simulation : 1521 / 2048 [100.00%] @ "62335365000"
// RTL Simulation : 1522 / 2048 [100.00%] @ "62376375000"
// RTL Simulation : 1523 / 2048 [100.00%] @ "62417385000"
// RTL Simulation : 1524 / 2048 [100.00%] @ "62458395000"
// RTL Simulation : 1525 / 2048 [100.00%] @ "62499405000"
// RTL Simulation : 1526 / 2048 [100.00%] @ "62540415000"
// RTL Simulation : 1527 / 2048 [100.00%] @ "62581425000"
// RTL Simulation : 1528 / 2048 [100.00%] @ "62622435000"
// RTL Simulation : 1529 / 2048 [100.00%] @ "62663445000"
// RTL Simulation : 1530 / 2048 [100.00%] @ "62704455000"
// RTL Simulation : 1531 / 2048 [100.00%] @ "62745465000"
// RTL Simulation : 1532 / 2048 [100.00%] @ "62786475000"
// RTL Simulation : 1533 / 2048 [100.00%] @ "62827485000"
// RTL Simulation : 1534 / 2048 [100.00%] @ "62868495000"
// RTL Simulation : 1535 / 2048 [100.00%] @ "62909505000"
// RTL Simulation : 1536 / 2048 [100.00%] @ "62950515000"
// RTL Simulation : 1537 / 2048 [100.00%] @ "62991525000"
// RTL Simulation : 1538 / 2048 [100.00%] @ "63032535000"
// RTL Simulation : 1539 / 2048 [100.00%] @ "63073545000"
// RTL Simulation : 1540 / 2048 [100.00%] @ "63114555000"
// RTL Simulation : 1541 / 2048 [100.00%] @ "63155565000"
// RTL Simulation : 1542 / 2048 [100.00%] @ "63196575000"
// RTL Simulation : 1543 / 2048 [100.00%] @ "63237585000"
// RTL Simulation : 1544 / 2048 [100.00%] @ "63278595000"
// RTL Simulation : 1545 / 2048 [100.00%] @ "63319605000"
// RTL Simulation : 1546 / 2048 [100.00%] @ "63360615000"
// RTL Simulation : 1547 / 2048 [100.00%] @ "63401625000"
// RTL Simulation : 1548 / 2048 [100.00%] @ "63442635000"
// RTL Simulation : 1549 / 2048 [100.00%] @ "63483645000"
// RTL Simulation : 1550 / 2048 [100.00%] @ "63524655000"
// RTL Simulation : 1551 / 2048 [100.00%] @ "63565665000"
// RTL Simulation : 1552 / 2048 [100.00%] @ "63606675000"
// RTL Simulation : 1553 / 2048 [100.00%] @ "63647685000"
// RTL Simulation : 1554 / 2048 [100.00%] @ "63688695000"
// RTL Simulation : 1555 / 2048 [100.00%] @ "63729705000"
// RTL Simulation : 1556 / 2048 [100.00%] @ "63770715000"
// RTL Simulation : 1557 / 2048 [100.00%] @ "63811725000"
// RTL Simulation : 1558 / 2048 [100.00%] @ "63852735000"
// RTL Simulation : 1559 / 2048 [100.00%] @ "63893745000"
// RTL Simulation : 1560 / 2048 [100.00%] @ "63934755000"
// RTL Simulation : 1561 / 2048 [100.00%] @ "63975765000"
// RTL Simulation : 1562 / 2048 [100.00%] @ "64016775000"
// RTL Simulation : 1563 / 2048 [100.00%] @ "64057785000"
// RTL Simulation : 1564 / 2048 [100.00%] @ "64098795000"
// RTL Simulation : 1565 / 2048 [100.00%] @ "64139805000"
// RTL Simulation : 1566 / 2048 [100.00%] @ "64180815000"
// RTL Simulation : 1567 / 2048 [100.00%] @ "64221825000"
// RTL Simulation : 1568 / 2048 [100.00%] @ "64262835000"
// RTL Simulation : 1569 / 2048 [100.00%] @ "64303845000"
// RTL Simulation : 1570 / 2048 [100.00%] @ "64344855000"
// RTL Simulation : 1571 / 2048 [100.00%] @ "64385865000"
// RTL Simulation : 1572 / 2048 [100.00%] @ "64426875000"
// RTL Simulation : 1573 / 2048 [100.00%] @ "64467885000"
// RTL Simulation : 1574 / 2048 [100.00%] @ "64508895000"
// RTL Simulation : 1575 / 2048 [100.00%] @ "64549905000"
// RTL Simulation : 1576 / 2048 [100.00%] @ "64590915000"
// RTL Simulation : 1577 / 2048 [100.00%] @ "64631925000"
// RTL Simulation : 1578 / 2048 [100.00%] @ "64672935000"
// RTL Simulation : 1579 / 2048 [100.00%] @ "64713945000"
// RTL Simulation : 1580 / 2048 [100.00%] @ "64754955000"
// RTL Simulation : 1581 / 2048 [100.00%] @ "64795965000"
// RTL Simulation : 1582 / 2048 [100.00%] @ "64836975000"
// RTL Simulation : 1583 / 2048 [100.00%] @ "64877985000"
// RTL Simulation : 1584 / 2048 [100.00%] @ "64918995000"
// RTL Simulation : 1585 / 2048 [100.00%] @ "64960005000"
// RTL Simulation : 1586 / 2048 [100.00%] @ "65001015000"
// RTL Simulation : 1587 / 2048 [100.00%] @ "65042025000"
// RTL Simulation : 1588 / 2048 [100.00%] @ "65083035000"
// RTL Simulation : 1589 / 2048 [100.00%] @ "65124045000"
// RTL Simulation : 1590 / 2048 [100.00%] @ "65165055000"
// RTL Simulation : 1591 / 2048 [100.00%] @ "65206065000"
// RTL Simulation : 1592 / 2048 [100.00%] @ "65247075000"
// RTL Simulation : 1593 / 2048 [100.00%] @ "65288085000"
// RTL Simulation : 1594 / 2048 [100.00%] @ "65329095000"
// RTL Simulation : 1595 / 2048 [100.00%] @ "65370105000"
// RTL Simulation : 1596 / 2048 [100.00%] @ "65411115000"
// RTL Simulation : 1597 / 2048 [100.00%] @ "65452125000"
// RTL Simulation : 1598 / 2048 [100.00%] @ "65493135000"
// RTL Simulation : 1599 / 2048 [100.00%] @ "65534145000"
// RTL Simulation : 1600 / 2048 [100.00%] @ "65575155000"
// RTL Simulation : 1601 / 2048 [100.00%] @ "65616165000"
// RTL Simulation : 1602 / 2048 [100.00%] @ "65657175000"
// RTL Simulation : 1603 / 2048 [100.00%] @ "65698185000"
// RTL Simulation : 1604 / 2048 [100.00%] @ "65739195000"
// RTL Simulation : 1605 / 2048 [100.00%] @ "65780205000"
// RTL Simulation : 1606 / 2048 [100.00%] @ "65821215000"
// RTL Simulation : 1607 / 2048 [100.00%] @ "65862225000"
// RTL Simulation : 1608 / 2048 [100.00%] @ "65903235000"
// RTL Simulation : 1609 / 2048 [100.00%] @ "65944245000"
// RTL Simulation : 1610 / 2048 [100.00%] @ "65985255000"
// RTL Simulation : 1611 / 2048 [100.00%] @ "66026265000"
// RTL Simulation : 1612 / 2048 [100.00%] @ "66067275000"
// RTL Simulation : 1613 / 2048 [100.00%] @ "66108285000"
// RTL Simulation : 1614 / 2048 [100.00%] @ "66149295000"
// RTL Simulation : 1615 / 2048 [100.00%] @ "66190305000"
// RTL Simulation : 1616 / 2048 [100.00%] @ "66231315000"
// RTL Simulation : 1617 / 2048 [100.00%] @ "66272325000"
// RTL Simulation : 1618 / 2048 [100.00%] @ "66313335000"
// RTL Simulation : 1619 / 2048 [100.00%] @ "66354345000"
// RTL Simulation : 1620 / 2048 [100.00%] @ "66395355000"
// RTL Simulation : 1621 / 2048 [100.00%] @ "66436365000"
// RTL Simulation : 1622 / 2048 [100.00%] @ "66477375000"
// RTL Simulation : 1623 / 2048 [100.00%] @ "66518385000"
// RTL Simulation : 1624 / 2048 [100.00%] @ "66559395000"
// RTL Simulation : 1625 / 2048 [100.00%] @ "66600405000"
// RTL Simulation : 1626 / 2048 [100.00%] @ "66641415000"
// RTL Simulation : 1627 / 2048 [100.00%] @ "66682425000"
// RTL Simulation : 1628 / 2048 [100.00%] @ "66723435000"
// RTL Simulation : 1629 / 2048 [100.00%] @ "66764445000"
// RTL Simulation : 1630 / 2048 [100.00%] @ "66805455000"
// RTL Simulation : 1631 / 2048 [100.00%] @ "66846465000"
// RTL Simulation : 1632 / 2048 [100.00%] @ "66887475000"
// RTL Simulation : 1633 / 2048 [100.00%] @ "66928485000"
// RTL Simulation : 1634 / 2048 [100.00%] @ "66969495000"
// RTL Simulation : 1635 / 2048 [100.00%] @ "67010505000"
// RTL Simulation : 1636 / 2048 [100.00%] @ "67051515000"
// RTL Simulation : 1637 / 2048 [100.00%] @ "67092525000"
// RTL Simulation : 1638 / 2048 [100.00%] @ "67133535000"
// RTL Simulation : 1639 / 2048 [100.00%] @ "67174545000"
// RTL Simulation : 1640 / 2048 [100.00%] @ "67215555000"
// RTL Simulation : 1641 / 2048 [100.00%] @ "67256565000"
// RTL Simulation : 1642 / 2048 [100.00%] @ "67297575000"
// RTL Simulation : 1643 / 2048 [100.00%] @ "67338585000"
// RTL Simulation : 1644 / 2048 [100.00%] @ "67379595000"
// RTL Simulation : 1645 / 2048 [100.00%] @ "67420605000"
// RTL Simulation : 1646 / 2048 [100.00%] @ "67461615000"
// RTL Simulation : 1647 / 2048 [100.00%] @ "67502625000"
// RTL Simulation : 1648 / 2048 [100.00%] @ "67543635000"
// RTL Simulation : 1649 / 2048 [100.00%] @ "67584645000"
// RTL Simulation : 1650 / 2048 [100.00%] @ "67625655000"
// RTL Simulation : 1651 / 2048 [100.00%] @ "67666665000"
// RTL Simulation : 1652 / 2048 [100.00%] @ "67707675000"
// RTL Simulation : 1653 / 2048 [100.00%] @ "67748685000"
// RTL Simulation : 1654 / 2048 [100.00%] @ "67789695000"
// RTL Simulation : 1655 / 2048 [100.00%] @ "67830705000"
// RTL Simulation : 1656 / 2048 [100.00%] @ "67871715000"
// RTL Simulation : 1657 / 2048 [100.00%] @ "67912725000"
// RTL Simulation : 1658 / 2048 [100.00%] @ "67953735000"
// RTL Simulation : 1659 / 2048 [100.00%] @ "67994745000"
// RTL Simulation : 1660 / 2048 [100.00%] @ "68035755000"
// RTL Simulation : 1661 / 2048 [100.00%] @ "68076765000"
// RTL Simulation : 1662 / 2048 [100.00%] @ "68117775000"
// RTL Simulation : 1663 / 2048 [100.00%] @ "68158785000"
// RTL Simulation : 1664 / 2048 [100.00%] @ "68199795000"
// RTL Simulation : 1665 / 2048 [100.00%] @ "68240805000"
// RTL Simulation : 1666 / 2048 [100.00%] @ "68281815000"
// RTL Simulation : 1667 / 2048 [100.00%] @ "68322825000"
// RTL Simulation : 1668 / 2048 [100.00%] @ "68363835000"
// RTL Simulation : 1669 / 2048 [100.00%] @ "68404845000"
// RTL Simulation : 1670 / 2048 [100.00%] @ "68445855000"
// RTL Simulation : 1671 / 2048 [100.00%] @ "68486865000"
// RTL Simulation : 1672 / 2048 [100.00%] @ "68527875000"
// RTL Simulation : 1673 / 2048 [100.00%] @ "68568885000"
// RTL Simulation : 1674 / 2048 [100.00%] @ "68609895000"
// RTL Simulation : 1675 / 2048 [100.00%] @ "68650905000"
// RTL Simulation : 1676 / 2048 [100.00%] @ "68691915000"
// RTL Simulation : 1677 / 2048 [100.00%] @ "68732925000"
// RTL Simulation : 1678 / 2048 [100.00%] @ "68773935000"
// RTL Simulation : 1679 / 2048 [100.00%] @ "68814945000"
// RTL Simulation : 1680 / 2048 [100.00%] @ "68855955000"
// RTL Simulation : 1681 / 2048 [100.00%] @ "68896965000"
// RTL Simulation : 1682 / 2048 [100.00%] @ "68937975000"
// RTL Simulation : 1683 / 2048 [100.00%] @ "68978985000"
// RTL Simulation : 1684 / 2048 [100.00%] @ "69019995000"
// RTL Simulation : 1685 / 2048 [100.00%] @ "69061005000"
// RTL Simulation : 1686 / 2048 [100.00%] @ "69102015000"
// RTL Simulation : 1687 / 2048 [100.00%] @ "69143025000"
// RTL Simulation : 1688 / 2048 [100.00%] @ "69184035000"
// RTL Simulation : 1689 / 2048 [100.00%] @ "69225045000"
// RTL Simulation : 1690 / 2048 [100.00%] @ "69266055000"
// RTL Simulation : 1691 / 2048 [100.00%] @ "69307065000"
// RTL Simulation : 1692 / 2048 [100.00%] @ "69348075000"
// RTL Simulation : 1693 / 2048 [100.00%] @ "69389085000"
// RTL Simulation : 1694 / 2048 [100.00%] @ "69430095000"
// RTL Simulation : 1695 / 2048 [100.00%] @ "69471105000"
// RTL Simulation : 1696 / 2048 [100.00%] @ "69512115000"
// RTL Simulation : 1697 / 2048 [100.00%] @ "69553125000"
// RTL Simulation : 1698 / 2048 [100.00%] @ "69594135000"
// RTL Simulation : 1699 / 2048 [100.00%] @ "69635145000"
// RTL Simulation : 1700 / 2048 [100.00%] @ "69676155000"
// RTL Simulation : 1701 / 2048 [100.00%] @ "69717165000"
// RTL Simulation : 1702 / 2048 [100.00%] @ "69758175000"
// RTL Simulation : 1703 / 2048 [100.00%] @ "69799185000"
// RTL Simulation : 1704 / 2048 [100.00%] @ "69840195000"
// RTL Simulation : 1705 / 2048 [100.00%] @ "69881205000"
// RTL Simulation : 1706 / 2048 [100.00%] @ "69922215000"
// RTL Simulation : 1707 / 2048 [100.00%] @ "69963225000"
// RTL Simulation : 1708 / 2048 [100.00%] @ "70004235000"
// RTL Simulation : 1709 / 2048 [100.00%] @ "70045245000"
// RTL Simulation : 1710 / 2048 [100.00%] @ "70086255000"
// RTL Simulation : 1711 / 2048 [100.00%] @ "70127265000"
// RTL Simulation : 1712 / 2048 [100.00%] @ "70168275000"
// RTL Simulation : 1713 / 2048 [100.00%] @ "70209285000"
// RTL Simulation : 1714 / 2048 [100.00%] @ "70250295000"
// RTL Simulation : 1715 / 2048 [100.00%] @ "70291305000"
// RTL Simulation : 1716 / 2048 [100.00%] @ "70332315000"
// RTL Simulation : 1717 / 2048 [100.00%] @ "70373325000"
// RTL Simulation : 1718 / 2048 [100.00%] @ "70414335000"
// RTL Simulation : 1719 / 2048 [100.00%] @ "70455345000"
// RTL Simulation : 1720 / 2048 [100.00%] @ "70496355000"
// RTL Simulation : 1721 / 2048 [100.00%] @ "70537365000"
// RTL Simulation : 1722 / 2048 [100.00%] @ "70578375000"
// RTL Simulation : 1723 / 2048 [100.00%] @ "70619385000"
// RTL Simulation : 1724 / 2048 [100.00%] @ "70660395000"
// RTL Simulation : 1725 / 2048 [100.00%] @ "70701405000"
// RTL Simulation : 1726 / 2048 [100.00%] @ "70742415000"
// RTL Simulation : 1727 / 2048 [100.00%] @ "70783425000"
// RTL Simulation : 1728 / 2048 [100.00%] @ "70824435000"
// RTL Simulation : 1729 / 2048 [100.00%] @ "70865445000"
// RTL Simulation : 1730 / 2048 [100.00%] @ "70906455000"
// RTL Simulation : 1731 / 2048 [100.00%] @ "70947465000"
// RTL Simulation : 1732 / 2048 [100.00%] @ "70988475000"
// RTL Simulation : 1733 / 2048 [100.00%] @ "71029485000"
// RTL Simulation : 1734 / 2048 [100.00%] @ "71070495000"
// RTL Simulation : 1735 / 2048 [100.00%] @ "71111505000"
// RTL Simulation : 1736 / 2048 [100.00%] @ "71152515000"
// RTL Simulation : 1737 / 2048 [100.00%] @ "71193525000"
// RTL Simulation : 1738 / 2048 [100.00%] @ "71234535000"
// RTL Simulation : 1739 / 2048 [100.00%] @ "71275545000"
// RTL Simulation : 1740 / 2048 [100.00%] @ "71316555000"
// RTL Simulation : 1741 / 2048 [100.00%] @ "71357565000"
// RTL Simulation : 1742 / 2048 [100.00%] @ "71398575000"
// RTL Simulation : 1743 / 2048 [100.00%] @ "71439585000"
// RTL Simulation : 1744 / 2048 [100.00%] @ "71480595000"
// RTL Simulation : 1745 / 2048 [100.00%] @ "71521605000"
// RTL Simulation : 1746 / 2048 [100.00%] @ "71562615000"
// RTL Simulation : 1747 / 2048 [100.00%] @ "71603625000"
// RTL Simulation : 1748 / 2048 [100.00%] @ "71644635000"
// RTL Simulation : 1749 / 2048 [100.00%] @ "71685645000"
// RTL Simulation : 1750 / 2048 [100.00%] @ "71726655000"
// RTL Simulation : 1751 / 2048 [100.00%] @ "71767665000"
// RTL Simulation : 1752 / 2048 [100.00%] @ "71808675000"
// RTL Simulation : 1753 / 2048 [100.00%] @ "71849685000"
// RTL Simulation : 1754 / 2048 [100.00%] @ "71890695000"
// RTL Simulation : 1755 / 2048 [100.00%] @ "71931705000"
// RTL Simulation : 1756 / 2048 [100.00%] @ "71972715000"
// RTL Simulation : 1757 / 2048 [100.00%] @ "72013725000"
// RTL Simulation : 1758 / 2048 [100.00%] @ "72054735000"
// RTL Simulation : 1759 / 2048 [100.00%] @ "72095745000"
// RTL Simulation : 1760 / 2048 [100.00%] @ "72136755000"
// RTL Simulation : 1761 / 2048 [100.00%] @ "72177765000"
// RTL Simulation : 1762 / 2048 [100.00%] @ "72218775000"
// RTL Simulation : 1763 / 2048 [100.00%] @ "72259785000"
// RTL Simulation : 1764 / 2048 [100.00%] @ "72300795000"
// RTL Simulation : 1765 / 2048 [100.00%] @ "72341805000"
// RTL Simulation : 1766 / 2048 [100.00%] @ "72382815000"
// RTL Simulation : 1767 / 2048 [100.00%] @ "72423825000"
// RTL Simulation : 1768 / 2048 [100.00%] @ "72464835000"
// RTL Simulation : 1769 / 2048 [100.00%] @ "72505845000"
// RTL Simulation : 1770 / 2048 [100.00%] @ "72546855000"
// RTL Simulation : 1771 / 2048 [100.00%] @ "72587865000"
// RTL Simulation : 1772 / 2048 [100.00%] @ "72628875000"
// RTL Simulation : 1773 / 2048 [100.00%] @ "72669885000"
// RTL Simulation : 1774 / 2048 [100.00%] @ "72710895000"
// RTL Simulation : 1775 / 2048 [100.00%] @ "72751905000"
// RTL Simulation : 1776 / 2048 [100.00%] @ "72792915000"
// RTL Simulation : 1777 / 2048 [100.00%] @ "72833925000"
// RTL Simulation : 1778 / 2048 [100.00%] @ "72874935000"
// RTL Simulation : 1779 / 2048 [100.00%] @ "72915945000"
// RTL Simulation : 1780 / 2048 [100.00%] @ "72956955000"
// RTL Simulation : 1781 / 2048 [100.00%] @ "72997965000"
// RTL Simulation : 1782 / 2048 [100.00%] @ "73038975000"
// RTL Simulation : 1783 / 2048 [100.00%] @ "73079985000"
// RTL Simulation : 1784 / 2048 [100.00%] @ "73120995000"
// RTL Simulation : 1785 / 2048 [100.00%] @ "73162005000"
// RTL Simulation : 1786 / 2048 [100.00%] @ "73203015000"
// RTL Simulation : 1787 / 2048 [100.00%] @ "73244025000"
// RTL Simulation : 1788 / 2048 [100.00%] @ "73285035000"
// RTL Simulation : 1789 / 2048 [100.00%] @ "73326045000"
// RTL Simulation : 1790 / 2048 [100.00%] @ "73367055000"
// RTL Simulation : 1791 / 2048 [100.00%] @ "73408065000"
// RTL Simulation : 1792 / 2048 [100.00%] @ "73449075000"
// RTL Simulation : 1793 / 2048 [100.00%] @ "73490085000"
// RTL Simulation : 1794 / 2048 [100.00%] @ "73531095000"
// RTL Simulation : 1795 / 2048 [100.00%] @ "73572105000"
// RTL Simulation : 1796 / 2048 [100.00%] @ "73613115000"
// RTL Simulation : 1797 / 2048 [100.00%] @ "73654125000"
// RTL Simulation : 1798 / 2048 [100.00%] @ "73695135000"
// RTL Simulation : 1799 / 2048 [100.00%] @ "73736145000"
// RTL Simulation : 1800 / 2048 [100.00%] @ "73777155000"
// RTL Simulation : 1801 / 2048 [100.00%] @ "73818165000"
// RTL Simulation : 1802 / 2048 [100.00%] @ "73859175000"
// RTL Simulation : 1803 / 2048 [100.00%] @ "73900185000"
// RTL Simulation : 1804 / 2048 [100.00%] @ "73941195000"
// RTL Simulation : 1805 / 2048 [100.00%] @ "73982205000"
// RTL Simulation : 1806 / 2048 [100.00%] @ "74023215000"
// RTL Simulation : 1807 / 2048 [100.00%] @ "74064225000"
// RTL Simulation : 1808 / 2048 [100.00%] @ "74105235000"
// RTL Simulation : 1809 / 2048 [100.00%] @ "74146245000"
// RTL Simulation : 1810 / 2048 [100.00%] @ "74187255000"
// RTL Simulation : 1811 / 2048 [100.00%] @ "74228265000"
// RTL Simulation : 1812 / 2048 [100.00%] @ "74269275000"
// RTL Simulation : 1813 / 2048 [100.00%] @ "74310285000"
// RTL Simulation : 1814 / 2048 [100.00%] @ "74351295000"
// RTL Simulation : 1815 / 2048 [100.00%] @ "74392305000"
// RTL Simulation : 1816 / 2048 [100.00%] @ "74433315000"
// RTL Simulation : 1817 / 2048 [100.00%] @ "74474325000"
// RTL Simulation : 1818 / 2048 [100.00%] @ "74515335000"
// RTL Simulation : 1819 / 2048 [100.00%] @ "74556345000"
// RTL Simulation : 1820 / 2048 [100.00%] @ "74597355000"
// RTL Simulation : 1821 / 2048 [100.00%] @ "74638365000"
// RTL Simulation : 1822 / 2048 [100.00%] @ "74679375000"
// RTL Simulation : 1823 / 2048 [100.00%] @ "74720385000"
// RTL Simulation : 1824 / 2048 [100.00%] @ "74761395000"
// RTL Simulation : 1825 / 2048 [100.00%] @ "74802405000"
// RTL Simulation : 1826 / 2048 [100.00%] @ "74843415000"
// RTL Simulation : 1827 / 2048 [100.00%] @ "74884425000"
// RTL Simulation : 1828 / 2048 [100.00%] @ "74925435000"
// RTL Simulation : 1829 / 2048 [100.00%] @ "74966445000"
// RTL Simulation : 1830 / 2048 [100.00%] @ "75007455000"
// RTL Simulation : 1831 / 2048 [100.00%] @ "75048465000"
// RTL Simulation : 1832 / 2048 [100.00%] @ "75089475000"
// RTL Simulation : 1833 / 2048 [100.00%] @ "75130485000"
// RTL Simulation : 1834 / 2048 [100.00%] @ "75171495000"
// RTL Simulation : 1835 / 2048 [100.00%] @ "75212505000"
// RTL Simulation : 1836 / 2048 [100.00%] @ "75253515000"
// RTL Simulation : 1837 / 2048 [100.00%] @ "75294525000"
// RTL Simulation : 1838 / 2048 [100.00%] @ "75335535000"
// RTL Simulation : 1839 / 2048 [100.00%] @ "75376545000"
// RTL Simulation : 1840 / 2048 [100.00%] @ "75417555000"
// RTL Simulation : 1841 / 2048 [100.00%] @ "75458565000"
// RTL Simulation : 1842 / 2048 [100.00%] @ "75499575000"
// RTL Simulation : 1843 / 2048 [100.00%] @ "75540585000"
// RTL Simulation : 1844 / 2048 [100.00%] @ "75581595000"
// RTL Simulation : 1845 / 2048 [100.00%] @ "75622605000"
// RTL Simulation : 1846 / 2048 [100.00%] @ "75663615000"
// RTL Simulation : 1847 / 2048 [100.00%] @ "75704625000"
// RTL Simulation : 1848 / 2048 [100.00%] @ "75745635000"
// RTL Simulation : 1849 / 2048 [100.00%] @ "75786645000"
// RTL Simulation : 1850 / 2048 [100.00%] @ "75827655000"
// RTL Simulation : 1851 / 2048 [100.00%] @ "75868665000"
// RTL Simulation : 1852 / 2048 [100.00%] @ "75909675000"
// RTL Simulation : 1853 / 2048 [100.00%] @ "75950685000"
// RTL Simulation : 1854 / 2048 [100.00%] @ "75991695000"
// RTL Simulation : 1855 / 2048 [100.00%] @ "76032705000"
// RTL Simulation : 1856 / 2048 [100.00%] @ "76073715000"
// RTL Simulation : 1857 / 2048 [100.00%] @ "76114725000"
// RTL Simulation : 1858 / 2048 [100.00%] @ "76155735000"
// RTL Simulation : 1859 / 2048 [100.00%] @ "76196745000"
// RTL Simulation : 1860 / 2048 [100.00%] @ "76237755000"
// RTL Simulation : 1861 / 2048 [100.00%] @ "76278765000"
// RTL Simulation : 1862 / 2048 [100.00%] @ "76319775000"
// RTL Simulation : 1863 / 2048 [100.00%] @ "76360785000"
// RTL Simulation : 1864 / 2048 [100.00%] @ "76401795000"
// RTL Simulation : 1865 / 2048 [100.00%] @ "76442805000"
// RTL Simulation : 1866 / 2048 [100.00%] @ "76483815000"
// RTL Simulation : 1867 / 2048 [100.00%] @ "76524825000"
// RTL Simulation : 1868 / 2048 [100.00%] @ "76565835000"
// RTL Simulation : 1869 / 2048 [100.00%] @ "76606845000"
// RTL Simulation : 1870 / 2048 [100.00%] @ "76647855000"
// RTL Simulation : 1871 / 2048 [100.00%] @ "76688865000"
// RTL Simulation : 1872 / 2048 [100.00%] @ "76729875000"
// RTL Simulation : 1873 / 2048 [100.00%] @ "76770885000"
// RTL Simulation : 1874 / 2048 [100.00%] @ "76811895000"
// RTL Simulation : 1875 / 2048 [100.00%] @ "76852905000"
// RTL Simulation : 1876 / 2048 [100.00%] @ "76893915000"
// RTL Simulation : 1877 / 2048 [100.00%] @ "76934925000"
// RTL Simulation : 1878 / 2048 [100.00%] @ "76975935000"
// RTL Simulation : 1879 / 2048 [100.00%] @ "77016945000"
// RTL Simulation : 1880 / 2048 [100.00%] @ "77057955000"
// RTL Simulation : 1881 / 2048 [100.00%] @ "77098965000"
// RTL Simulation : 1882 / 2048 [100.00%] @ "77139975000"
// RTL Simulation : 1883 / 2048 [100.00%] @ "77180985000"
// RTL Simulation : 1884 / 2048 [100.00%] @ "77221995000"
// RTL Simulation : 1885 / 2048 [100.00%] @ "77263005000"
// RTL Simulation : 1886 / 2048 [100.00%] @ "77304015000"
// RTL Simulation : 1887 / 2048 [100.00%] @ "77345025000"
// RTL Simulation : 1888 / 2048 [100.00%] @ "77386035000"
// RTL Simulation : 1889 / 2048 [100.00%] @ "77427045000"
// RTL Simulation : 1890 / 2048 [100.00%] @ "77468055000"
// RTL Simulation : 1891 / 2048 [100.00%] @ "77509065000"
// RTL Simulation : 1892 / 2048 [100.00%] @ "77550075000"
// RTL Simulation : 1893 / 2048 [100.00%] @ "77591085000"
// RTL Simulation : 1894 / 2048 [100.00%] @ "77632095000"
// RTL Simulation : 1895 / 2048 [100.00%] @ "77673105000"
// RTL Simulation : 1896 / 2048 [100.00%] @ "77714115000"
// RTL Simulation : 1897 / 2048 [100.00%] @ "77755125000"
// RTL Simulation : 1898 / 2048 [100.00%] @ "77796135000"
// RTL Simulation : 1899 / 2048 [100.00%] @ "77837145000"
// RTL Simulation : 1900 / 2048 [100.00%] @ "77878155000"
// RTL Simulation : 1901 / 2048 [100.00%] @ "77919165000"
// RTL Simulation : 1902 / 2048 [100.00%] @ "77960175000"
// RTL Simulation : 1903 / 2048 [100.00%] @ "78001185000"
// RTL Simulation : 1904 / 2048 [100.00%] @ "78042195000"
// RTL Simulation : 1905 / 2048 [100.00%] @ "78083205000"
// RTL Simulation : 1906 / 2048 [100.00%] @ "78124215000"
// RTL Simulation : 1907 / 2048 [100.00%] @ "78165225000"
// RTL Simulation : 1908 / 2048 [100.00%] @ "78206235000"
// RTL Simulation : 1909 / 2048 [100.00%] @ "78247245000"
// RTL Simulation : 1910 / 2048 [100.00%] @ "78288255000"
// RTL Simulation : 1911 / 2048 [100.00%] @ "78329265000"
// RTL Simulation : 1912 / 2048 [100.00%] @ "78370275000"
// RTL Simulation : 1913 / 2048 [100.00%] @ "78411285000"
// RTL Simulation : 1914 / 2048 [100.00%] @ "78452295000"
// RTL Simulation : 1915 / 2048 [100.00%] @ "78493305000"
// RTL Simulation : 1916 / 2048 [100.00%] @ "78534315000"
// RTL Simulation : 1917 / 2048 [100.00%] @ "78575325000"
// RTL Simulation : 1918 / 2048 [100.00%] @ "78616335000"
// RTL Simulation : 1919 / 2048 [100.00%] @ "78657345000"
// RTL Simulation : 1920 / 2048 [100.00%] @ "78698355000"
// RTL Simulation : 1921 / 2048 [100.00%] @ "78739365000"
// RTL Simulation : 1922 / 2048 [100.00%] @ "78780375000"
// RTL Simulation : 1923 / 2048 [100.00%] @ "78821385000"
// RTL Simulation : 1924 / 2048 [100.00%] @ "78862395000"
// RTL Simulation : 1925 / 2048 [100.00%] @ "78903405000"
// RTL Simulation : 1926 / 2048 [100.00%] @ "78944415000"
// RTL Simulation : 1927 / 2048 [100.00%] @ "78985425000"
// RTL Simulation : 1928 / 2048 [100.00%] @ "79026435000"
// RTL Simulation : 1929 / 2048 [100.00%] @ "79067445000"
// RTL Simulation : 1930 / 2048 [100.00%] @ "79108455000"
// RTL Simulation : 1931 / 2048 [100.00%] @ "79149465000"
// RTL Simulation : 1932 / 2048 [100.00%] @ "79190475000"
// RTL Simulation : 1933 / 2048 [100.00%] @ "79231485000"
// RTL Simulation : 1934 / 2048 [100.00%] @ "79272495000"
// RTL Simulation : 1935 / 2048 [100.00%] @ "79313505000"
// RTL Simulation : 1936 / 2048 [100.00%] @ "79354515000"
// RTL Simulation : 1937 / 2048 [100.00%] @ "79395525000"
// RTL Simulation : 1938 / 2048 [100.00%] @ "79436535000"
// RTL Simulation : 1939 / 2048 [100.00%] @ "79477545000"
// RTL Simulation : 1940 / 2048 [100.00%] @ "79518555000"
// RTL Simulation : 1941 / 2048 [100.00%] @ "79559565000"
// RTL Simulation : 1942 / 2048 [100.00%] @ "79600575000"
// RTL Simulation : 1943 / 2048 [100.00%] @ "79641585000"
// RTL Simulation : 1944 / 2048 [100.00%] @ "79682595000"
// RTL Simulation : 1945 / 2048 [100.00%] @ "79723605000"
// RTL Simulation : 1946 / 2048 [100.00%] @ "79764615000"
// RTL Simulation : 1947 / 2048 [100.00%] @ "79805625000"
// RTL Simulation : 1948 / 2048 [100.00%] @ "79846635000"
// RTL Simulation : 1949 / 2048 [100.00%] @ "79887645000"
// RTL Simulation : 1950 / 2048 [100.00%] @ "79928655000"
// RTL Simulation : 1951 / 2048 [100.00%] @ "79969665000"
// RTL Simulation : 1952 / 2048 [100.00%] @ "80010675000"
// RTL Simulation : 1953 / 2048 [100.00%] @ "80051685000"
// RTL Simulation : 1954 / 2048 [100.00%] @ "80092695000"
// RTL Simulation : 1955 / 2048 [100.00%] @ "80133705000"
// RTL Simulation : 1956 / 2048 [100.00%] @ "80174715000"
// RTL Simulation : 1957 / 2048 [100.00%] @ "80215725000"
// RTL Simulation : 1958 / 2048 [100.00%] @ "80256735000"
// RTL Simulation : 1959 / 2048 [100.00%] @ "80297745000"
// RTL Simulation : 1960 / 2048 [100.00%] @ "80338755000"
// RTL Simulation : 1961 / 2048 [100.00%] @ "80379765000"
// RTL Simulation : 1962 / 2048 [100.00%] @ "80420775000"
// RTL Simulation : 1963 / 2048 [100.00%] @ "80461785000"
// RTL Simulation : 1964 / 2048 [100.00%] @ "80502795000"
// RTL Simulation : 1965 / 2048 [100.00%] @ "80543805000"
// RTL Simulation : 1966 / 2048 [100.00%] @ "80584815000"
// RTL Simulation : 1967 / 2048 [100.00%] @ "80625825000"
// RTL Simulation : 1968 / 2048 [100.00%] @ "80666835000"
// RTL Simulation : 1969 / 2048 [100.00%] @ "80707845000"
// RTL Simulation : 1970 / 2048 [100.00%] @ "80748855000"
// RTL Simulation : 1971 / 2048 [100.00%] @ "80789865000"
// RTL Simulation : 1972 / 2048 [100.00%] @ "80830875000"
// RTL Simulation : 1973 / 2048 [100.00%] @ "80871885000"
// RTL Simulation : 1974 / 2048 [100.00%] @ "80912895000"
// RTL Simulation : 1975 / 2048 [100.00%] @ "80953905000"
// RTL Simulation : 1976 / 2048 [100.00%] @ "80994915000"
// RTL Simulation : 1977 / 2048 [100.00%] @ "81035925000"
// RTL Simulation : 1978 / 2048 [100.00%] @ "81076935000"
// RTL Simulation : 1979 / 2048 [100.00%] @ "81117945000"
// RTL Simulation : 1980 / 2048 [100.00%] @ "81158955000"
// RTL Simulation : 1981 / 2048 [100.00%] @ "81199965000"
// RTL Simulation : 1982 / 2048 [100.00%] @ "81240975000"
// RTL Simulation : 1983 / 2048 [100.00%] @ "81281985000"
// RTL Simulation : 1984 / 2048 [100.00%] @ "81322995000"
// RTL Simulation : 1985 / 2048 [100.00%] @ "81364005000"
// RTL Simulation : 1986 / 2048 [100.00%] @ "81405015000"
// RTL Simulation : 1987 / 2048 [100.00%] @ "81446025000"
// RTL Simulation : 1988 / 2048 [100.00%] @ "81487035000"
// RTL Simulation : 1989 / 2048 [100.00%] @ "81528045000"
// RTL Simulation : 1990 / 2048 [100.00%] @ "81569055000"
// RTL Simulation : 1991 / 2048 [100.00%] @ "81610065000"
// RTL Simulation : 1992 / 2048 [100.00%] @ "81651075000"
// RTL Simulation : 1993 / 2048 [100.00%] @ "81692085000"
// RTL Simulation : 1994 / 2048 [100.00%] @ "81733095000"
// RTL Simulation : 1995 / 2048 [100.00%] @ "81774105000"
// RTL Simulation : 1996 / 2048 [100.00%] @ "81815115000"
// RTL Simulation : 1997 / 2048 [100.00%] @ "81856125000"
// RTL Simulation : 1998 / 2048 [100.00%] @ "81897135000"
// RTL Simulation : 1999 / 2048 [100.00%] @ "81938145000"
// RTL Simulation : 2000 / 2048 [100.00%] @ "81979155000"
// RTL Simulation : 2001 / 2048 [100.00%] @ "82020165000"
// RTL Simulation : 2002 / 2048 [100.00%] @ "82061175000"
// RTL Simulation : 2003 / 2048 [100.00%] @ "82102185000"
// RTL Simulation : 2004 / 2048 [100.00%] @ "82143195000"
// RTL Simulation : 2005 / 2048 [100.00%] @ "82184205000"
// RTL Simulation : 2006 / 2048 [100.00%] @ "82225215000"
// RTL Simulation : 2007 / 2048 [100.00%] @ "82266225000"
// RTL Simulation : 2008 / 2048 [100.00%] @ "82307235000"
// RTL Simulation : 2009 / 2048 [100.00%] @ "82348245000"
// RTL Simulation : 2010 / 2048 [100.00%] @ "82389255000"
// RTL Simulation : 2011 / 2048 [100.00%] @ "82430265000"
// RTL Simulation : 2012 / 2048 [100.00%] @ "82471275000"
// RTL Simulation : 2013 / 2048 [100.00%] @ "82512285000"
// RTL Simulation : 2014 / 2048 [100.00%] @ "82553295000"
// RTL Simulation : 2015 / 2048 [100.00%] @ "82594305000"
// RTL Simulation : 2016 / 2048 [100.00%] @ "82635315000"
// RTL Simulation : 2017 / 2048 [100.00%] @ "82676325000"
// RTL Simulation : 2018 / 2048 [100.00%] @ "82717335000"
// RTL Simulation : 2019 / 2048 [100.00%] @ "82758345000"
// RTL Simulation : 2020 / 2048 [100.00%] @ "82799355000"
// RTL Simulation : 2021 / 2048 [100.00%] @ "82840365000"
// RTL Simulation : 2022 / 2048 [100.00%] @ "82881375000"
// RTL Simulation : 2023 / 2048 [100.00%] @ "82922385000"
// RTL Simulation : 2024 / 2048 [100.00%] @ "82963395000"
// RTL Simulation : 2025 / 2048 [100.00%] @ "83004405000"
// RTL Simulation : 2026 / 2048 [100.00%] @ "83045415000"
// RTL Simulation : 2027 / 2048 [100.00%] @ "83086425000"
// RTL Simulation : 2028 / 2048 [100.00%] @ "83127435000"
// RTL Simulation : 2029 / 2048 [100.00%] @ "83168445000"
// RTL Simulation : 2030 / 2048 [100.00%] @ "83209455000"
// RTL Simulation : 2031 / 2048 [100.00%] @ "83250465000"
// RTL Simulation : 2032 / 2048 [100.00%] @ "83291475000"
// RTL Simulation : 2033 / 2048 [100.00%] @ "83332485000"
// RTL Simulation : 2034 / 2048 [100.00%] @ "83373495000"
// RTL Simulation : 2035 / 2048 [100.00%] @ "83414505000"
// RTL Simulation : 2036 / 2048 [100.00%] @ "83455515000"
// RTL Simulation : 2037 / 2048 [100.00%] @ "83496525000"
// RTL Simulation : 2038 / 2048 [100.00%] @ "83537535000"
// RTL Simulation : 2039 / 2048 [100.00%] @ "83578545000"
// RTL Simulation : 2040 / 2048 [100.00%] @ "83619555000"
// RTL Simulation : 2041 / 2048 [100.00%] @ "83660565000"
// RTL Simulation : 2042 / 2048 [100.00%] @ "83701575000"
// RTL Simulation : 2043 / 2048 [100.00%] @ "83742585000"
// RTL Simulation : 2044 / 2048 [100.00%] @ "83783595000"
// RTL Simulation : 2045 / 2048 [100.00%] @ "83824605000"
// RTL Simulation : 2046 / 2048 [100.00%] @ "83865615000"
// RTL Simulation : 2047 / 2048 [100.00%] @ "83906625000"
// RTL Simulation : 2048 / 2048 [100.00%] @ "83947635000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 83947675 ns : File "C:/TFG/cam_binaria_optimizada_4096/solution1/sim/verilog/top_function.autotb.v" Line 396
run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:52 . Memory (MB): peak = 221.137 ; gain = 31.895
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 15 18:03:39 2020...
INFO: [COSIM 212-316] Starting C post checking ...
Los hijos del nodo 1 son: 2 
Los hijos del nodo 7 son: Ninguno! 
Los hijos del nodo 9 son: 14 15 
Los hijos del nodo 13 son: Ninguno! 
Los hijos del nodo 14 son: Ninguno! 
Los hijos del nodo 18 son: 27 
Los hijos del nodo 26 son: Ninguno! 
Los hijos del nodo 30 son: 41 
Los hijos del nodo 36 son: Ninguno! 
Los hijos del nodo 37 son: 47 
Los hijos del nodo 41 son: 51 
Los hijos del nodo 43 son: 53 
Los hijos del nodo 44 son: 54 
Los hijos del nodo 46 son: 55 56 
Los hijos del nodo 47 son: Ninguno! 
Los hijos del nodo 54 son: Ninguno! 
Los hijos del nodo 57 son: 66 67 
Los hijos del nodo 61 son: 69 70 
Los hijos del nodo 67 son: 80 
Los hijos del nodo 79 son: 92 
Los hijos del nodo 83 son: 98 
Los hijos del nodo 88 son: Ninguno! 
Los hijos del nodo 97 son: 111 
Los hijos del nodo 98 son: Ninguno! 
Los hijos del nodo 99 son: 112 113 
Los hijos del nodo 101 son: 116 117 
Los hijos del nodo 104 son: Ninguno! 
Los hijos del nodo 105 son: 121 
Los hijos del nodo 111 son: Ninguno! 
Los hijos del nodo 112 son: Ninguno! 
Los hijos del nodo 113 son: 131 
Los hijos del nodo 117 son: 134 
Los hijos del nodo 123 son: 140 141 
Los hijos del nodo 126 son: 145 146 
Los hijos del nodo 128 son: Ninguno! 
Los hijos del nodo 136 son: 152 153 
Los hijos del nodo 138 son: 154 155 
Los hijos del nodo 139 son: Ninguno! 
Los hijos del nodo 143 son: 161 162 
Los hijos del nodo 145 son: 165 166 
Los hijos del nodo 147 son: 169 170 
Los hijos del nodo 154 son: 175 176 
Los hijos del nodo 157 son: Ninguno! 
Los hijos del nodo 163 son: Ninguno! 
Los hijos del nodo 165 son: 182 
Los hijos del nodo 167 son: 185 186 
Los hijos del nodo 170 son: Ninguno! 
Los hijos del nodo 172 son: 189 190 
Los hijos del nodo 177 son: 194 
Los hijos del nodo 182 son: 197 198 
Los hijos del nodo 183 son: 199 200 
Los hijos del nodo 184 son: 201 
Los hijos del nodo 186 son: Ninguno! 
Los hijos del nodo 189 son: Ninguno! 
Los hijos del nodo 191 son: Ninguno! 
Los hijos del nodo 193 son: 209 210 
Los hijos del nodo 194 son: Ninguno! 
Los hijos del nodo 196 son: 213 
Los hijos del nodo 200 son: Ninguno! 
Los hijos del nodo 208 son: 220 
Los hijos del nodo 209 son: 221 
Los hijos del nodo 211 son: 223 
Los hijos del nodo 217 son: 228 
Los hijos del nodo 227 son: 239 
Los hijos del nodo 228 son: Ninguno! 
Los hijos del nodo 233 son: 242 243 
Los hijos del nodo 236 son: 247 
Los hijos del nodo 242 son: 252 253 
Los hijos del nodo 243 son: Ninguno! 
Los hijos del nodo 245 son: Ninguno! 
Los hijos del nodo 249 son: 258 
Los hijos del nodo 253 son: 264 265 
Los hijos del nodo 254 son: Ninguno! 
Los hijos del nodo 259 son: 271 
Los hijos del nodo 263 son: Ninguno! 
Los hijos del nodo 265 son: 279 
Los hijos del nodo 266 son: 280 
Los hijos del nodo 270 son: 287 288 
Los hijos del nodo 271 son: 289 290 
Los hijos del nodo 274 son: Ninguno! 
Los hijos del nodo 283 son: 299 
Los hijos del nodo 301 son: 316 317 
Los hijos del nodo 304 son: 320 321 
Los hijos del nodo 308 son: 326 327 
Los hijos del nodo 319 son: 333 334 
Los hijos del nodo 328 son: Ninguno! 
Los hijos del nodo 332 son: 347 
Los hijos del nodo 333 son: 348 349 
Los hijos del nodo 334 son: 350 351 
Los hijos del nodo 342 son: 359 
Los hijos del nodo 343 son: 360 361 
Los hijos del nodo 350 son: 366 
Los hijos del nodo 351 son: Ninguno! 
Los hijos del nodo 356 son: 369 
Los hijos del nodo 362 son: 377 378 
Los hijos del nodo 368 son: 384 
Los hijos del nodo 380 son: 396 
Los hijos del nodo 383 son: Ninguno! 
Los hijos del nodo 387 son: 400 401 
Los hijos del nodo 390 son: 406 407 
Los hijos del nodo 396 son: 415 
Los hijos del nodo 398 son: 418 
Los hijos del nodo 399 son: 419 
Los hijos del nodo 405 son: 427 
Los hijos del nodo 415 son: 435 
Los hijos del nodo 417 son: 436 
Los hijos del nodo 425 son: 446 447 
Los hijos del nodo 428 son: 449 450 
Los hijos del nodo 429 son: 451 452 
Los hijos del nodo 430 son: 453 454 
Los hijos del nodo 440 son: 462 463 
Los hijos del nodo 441 son: 464 
Los hijos del nodo 447 son: Ninguno! 
Los hijos del nodo 448 son: 473 
Los hijos del nodo 450 son: 475 476 
Los hijos del nodo 451 son: 477 478 
Los hijos del nodo 454 son: 482 
Los hijos del nodo 456 son: 483 484 
Los hijos del nodo 458 son: 487 488 
Los hijos del nodo 460 son: Ninguno! 
Los hijos del nodo 463 son: 492 493 
Los hijos del nodo 465 son: 495 496 
Los hijos del nodo 466 son: 497 498 
Los hijos del nodo 467 son: Ninguno! 
Los hijos del nodo 470 son: 500 501 
Los hijos del nodo 475 son: 505 506 
Los hijos del nodo 479 son: 510 511 
Los hijos del nodo 480 son: 512 513 
Los hijos del nodo 483 son: Ninguno! 
Los hijos del nodo 494 son: 522 523 
Los hijos del nodo 499 son: 529 530 
Los hijos del nodo 503 son: Ninguno! 
Los hijos del nodo 505 son: 535 
Los hijos del nodo 507 son: 536 
Los hijos del nodo 516 son: 546 547 
Los hijos del nodo 517 son: Ninguno! 
Los hijos del nodo 522 son: 552 
Los hijos del nodo 527 son: 557 
Los hijos del nodo 530 son: 560 
Los hijos del nodo 531 son: 561 562 
Los hijos del nodo 536 son: Ninguno! 
Los hijos del nodo 542 son: 573 574 
Los hijos del nodo 546 son: 577 
Los hijos del nodo 550 son: 581 582 
Los hijos del nodo 552 son: Ninguno! 
Los hijos del nodo 553 son: 583 584 
Los hijos del nodo 556 son: Ninguno! 
Los hijos del nodo 558 son: 588 
Los hijos del nodo 559 son: 589 590 
Los hijos del nodo 560 son: Ninguno! 
Los hijos del nodo 562 son: 592 593 
Los hijos del nodo 569 son: 601 
Los hijos del nodo 573 son: 608 609 
Los hijos del nodo 579 son: 616 617 
Los hijos del nodo 582 son: Ninguno! 
Los hijos del nodo 587 son: 620 
Los hijos del nodo 590 son: Ninguno! 
Los hijos del nodo 591 son: Ninguno! 
Los hijos del nodo 592 son: 624 
Los hijos del nodo 601 son: 636 
Los hijos del nodo 606 son: 641 642 
Los hijos del nodo 607 son: Ninguno! 
Los hijos del nodo 609 son: 644 
Los hijos del nodo 610 son: 645 646 
Los hijos del nodo 613 son: Ninguno! 
Los hijos del nodo 618 son: Ninguno! 
Los hijos del nodo 620 son: Ninguno! 
Los hijos del nodo 621 son: 648 
Los hijos del nodo 625 son: 653 654 
Los hijos del nodo 626 son: Ninguno! 
Los hijos del nodo 630 son: Ninguno! 
Los hijos del nodo 633 son: 662 663 
Los hijos del nodo 636 son: 667 668 
Los hijos del nodo 646 son: 679 680 
Los hijos del nodo 647 son: 681 
Los hijos del nodo 649 son: Ninguno! 
Los hijos del nodo 651 son: Ninguno! 
Los hijos del nodo 655 son: Ninguno! 
Los hijos del nodo 658 son: 692 
Los hijos del nodo 659 son: Ninguno! 
Los hijos del nodo 667 son: Ninguno! 
Los hijos del nodo 675 son: Ninguno! 
Los hijos del nodo 678 son: 711 712 
Los hijos del nodo 679 son: Ninguno! 
Los hijos del nodo 681 son: Ninguno! 
Los hijos del nodo 684 son: 716 
Los hijos del nodo 689 son: 719 
Los hijos del nodo 690 son: 720 
Los hijos del nodo 691 son: 721 
Los hijos del nodo 693 son: Ninguno! 
Los hijos del nodo 708 son: Ninguno! 
Los hijos del nodo 709 son: 736 737 
Los hijos del nodo 717 son: 743 
Los hijos del nodo 719 son: 745 746 
Los hijos del nodo 721 son: 747 748 
Los hijos del nodo 724 son: 753 754 
Los hijos del nodo 726 son: 757 758 
Los hijos del nodo 728 son: 761 
Los hijos del nodo 731 son: 765 766 
Los hijos del nodo 732 son: 767 768 
Los hijos del nodo 734 son: Ninguno! 
Los hijos del nodo 735 son: Ninguno! 
Los hijos del nodo 737 son: Ninguno! 
Los hijos del nodo 740 son: 775 776 
Los hijos del nodo 742 son: Ninguno! 
Los hijos del nodo 747 son: 783 784 
Los hijos del nodo 763 son: 799 800 
Los hijos del nodo 765 son: Ninguno! 
Los hijos del nodo 767 son: 805 806 
Los hijos del nodo 769 son: 809 810 
Los hijos del nodo 774 son: Ninguno! 
Los hijos del nodo 776 son: Ninguno! 
Los hijos del nodo 787 son: Ninguno! 
Los hijos del nodo 788 son: 826 
Los hijos del nodo 798 son: 835 836 
Los hijos del nodo 816 son: 852 
Los hijos del nodo 822 son: 859 
Los hijos del nodo 823 son: 860 861 
Los hijos del nodo 827 son: Ninguno! 
Los hijos del nodo 828 son: 864 865 
Los hijos del nodo 830 son: 866 867 
Los hijos del nodo 834 son: 871 872 
Los hijos del nodo 846 son: Ninguno! 
Los hijos del nodo 851 son: 884 885 
Los hijos del nodo 855 son: Ninguno! 
Los hijos del nodo 856 son: 887 
Los hijos del nodo 858 son: 889 890 
Los hijos del nodo 865 son: 900 901 
Los hijos del nodo 867 son: 903 904 
Los hijos del nodo 875 son: 913 914 
Los hijos del nodo 876 son: 915 
Los hijos del nodo 877 son: Ninguno! 
Los hijos del nodo 878 son: Ninguno! 
Los hijos del nodo 882 son: Ninguno! 
Los hijos del nodo 883 son: Ninguno! 
Los hijos del nodo 886 son: 919 920 
Los hijos del nodo 892 son: 926 
Los hijos del nodo 895 son: Ninguno! 
Los hijos del nodo 896 son: 927 
Los hijos del nodo 897 son: 928 
Los hijos del nodo 898 son: 929 930 
Los hijos del nodo 902 son: 934 935 
Los hijos del nodo 906 son: 940 941 
Los hijos del nodo 908 son: 943 
Los hijos del nodo 921 son: 957 958 
Los hijos del nodo 923 son: 961 962 
Los hijos del nodo 932 son: 971 972 
Los hijos del nodo 937 son: 975 
Los hijos del nodo 942 son: 982 983 
Los hijos del nodo 953 son: 996 997 
Los hijos del nodo 956 son: Ninguno! 
Los hijos del nodo 965 son: 1005 
Los hijos del nodo 978 son: 1012 
Los hijos del nodo 981 son: 1016 1017 
Los hijos del nodo 982 son: 1018 
Los hijos del nodo 984 son: 1019 
Los hijos del nodo 988 son: Ninguno! 
Los hijos del nodo 996 son: 1027 
Los hijos del nodo 998 son: 1028 
Los hijos del nodo 1003 son: Ninguno! 
Los hijos del nodo 1007 son: Ninguno! 
Los hijos del nodo 1011 son: Ninguno! 
Los hijos del nodo 1012 son: 1036 1037 
Los hijos del nodo 1013 son: 1038 1039 
Los hijos del nodo 1014 son: 1040 
Los hijos del nodo 1019 son: 1046 
Los hijos del nodo 1023 son: 1051 
Los hijos del nodo 1024 son: 1052 
Los hijos del nodo 1027 son: 1054 1055 
Los hijos del nodo 1028 son: 1056 1057 
Los hijos del nodo 1032 son: 1062 1063 
Los hijos del nodo 1034 son: 1064 1065 
Los hijos del nodo 1038 son: Ninguno! 
Los hijos del nodo 1052 son: 1083 1084 
Los hijos del nodo 1055 son: Ninguno! 
Los hijos del nodo 1056 son: Ninguno! 
Los hijos del nodo 1058 son: Ninguno! 
Los hijos del nodo 1062 son: Ninguno! 
Los hijos del nodo 1064 son: Ninguno! 
Los hijos del nodo 1066 son: Ninguno! 
Los hijos del nodo 1070 son: 1096 1097 
Los hijos del nodo 1076 son: 1104 1105 
Los hijos del nodo 1081 son: 1111 
Los hijos del nodo 1085 son: Ninguno! 
Los hijos del nodo 1088 son: Ninguno! 
Los hijos del nodo 1094 son: Ninguno! 
Los hijos del nodo 1098 son: Ninguno! 
Los hijos del nodo 1104 son: 1132 
Los hijos del nodo 1106 son: Ninguno! 
Los hijos del nodo 1108 son: 1134 1135 
Los hijos del nodo 1111 son: 1139 1140 
Los hijos del nodo 1117 son: 1149 1150 
Los hijos del nodo 1121 son: Ninguno! 
Los hijos del nodo 1130 son: 1159 1160 
Los hijos del nodo 1131 son: Ninguno! 
Los hijos del nodo 1134 son: 1164 
Los hijos del nodo 1155 son: Ninguno! 
Los hijos del nodo 1156 son: 1181 
Los hijos del nodo 1160 son: 1187 1188 
Los hijos del nodo 1167 son: Ninguno! 
Los hijos del nodo 1171 son: 1200 
Los hijos del nodo 1176 son: 1204 
Los hijos del nodo 1179 son: Ninguno! 
Los hijos del nodo 1182 son: 1210 
Los hijos del nodo 1184 son: Ninguno! 
Los hijos del nodo 1189 son: Ninguno! 
Los hijos del nodo 1192 son: 1218 1219 
Los hijos del nodo 1198 son: 1224 1225 
Los hijos del nodo 1200 son: 1228 1229 
Los hijos del nodo 1206 son: Ninguno! 
Los hijos del nodo 1208 son: 1242 
Los hijos del nodo 1211 son: 1243 
Los hijos del nodo 1215 son: Ninguno! 
Los hijos del nodo 1216 son: Ninguno! 
Los hijos del nodo 1224 son: Ninguno! 
Los hijos del nodo 1237 son: 1268 1269 
Los hijos del nodo 1241 son: 1274 
Los hijos del nodo 1246 son: 1280 1281 
Los hijos del nodo 1247 son: Ninguno! 
Los hijos del nodo 1256 son: 1293 
Los hijos del nodo 1258 son: 1295 1296 
Los hijos del nodo 1263 son: Ninguno! 
Los hijos del nodo 1277 son: Ninguno! 
Los hijos del nodo 1282 son: Ninguno! 
Los hijos del nodo 1289 son: 1331 
Los hijos del nodo 1292 son: Ninguno! 
Los hijos del nodo 1293 son: 1335 1336 
Los hijos del nodo 1295 son: 1339 1340 
Los hijos del nodo 1299 son: Ninguno! 
Los hijos del nodo 1301 son: 1345 
Los hijos del nodo 1305 son: 1348 1349 
Los hijos del nodo 1308 son: 1350 1351 
Los hijos del nodo 1309 son: 1352 1353 
Los hijos del nodo 1310 son: Ninguno! 
Los hijos del nodo 1311 son: 1354 
Los hijos del nodo 1312 son: 1355 1356 
Los hijos del nodo 1313 son: 1357 1358 
Los hijos del nodo 1317 son: 1362 
Los hijos del nodo 1318 son: 1363 
Los hijos del nodo 1337 son: 1380 1381 
Los hijos del nodo 1341 son: 1388 
Los hijos del nodo 1345 son: Ninguno! 
Los hijos del nodo 1346 son: 1393 
Los hijos del nodo 1348 son: Ninguno! 
Los hijos del nodo 1360 son: 1405 1406 
Los hijos del nodo 1361 son: 1407 1408 
Los hijos del nodo 1364 son: Ninguno! 
Los hijos del nodo 1371 son: 1416 
Los hijos del nodo 1373 son: 1419 1420 
Los hijos del nodo 1375 son: 1421 
Los hijos del nodo 1377 son: 1422 1423 
Los hijos del nodo 1381 son: 1427 
Los hijos del nodo 1382 son: 1428 1429 
Los hijos del nodo 1389 son: Ninguno! 
Los hijos del nodo 1390 son: 1438 
Los hijos del nodo 1391 son: 1439 1440 
Los hijos del nodo 1392 son: Ninguno! 
Los hijos del nodo 1395 son: 1443 
Los hijos del nodo 1397 son: 1444 1445 
Los hijos del nodo 1399 son: 1447 
Los hijos del nodo 1404 son: 1452 1453 
Los hijos del nodo 1407 son: Ninguno! 
Los hijos del nodo 1408 son: Ninguno! 
Los hijos del nodo 1413 son: 1462 
Los hijos del nodo 1414 son: Ninguno! 
Los hijos del nodo 1417 son: 1463 
Los hijos del nodo 1419 son: Ninguno! 
Los hijos del nodo 1420 son: Ninguno! 
Los hijos del nodo 1421 son: 1466 1467 
Los hijos del nodo 1424 son: 1471 1472 
Los hijos del nodo 1426 son: Ninguno! 
Los hijos del nodo 1436 son: Ninguno! 
Los hijos del nodo 1445 son: 1492 1493 
Los hijos del nodo 1446 son: Ninguno! 
Los hijos del nodo 1447 son: Ninguno! 
Los hijos del nodo 1454 son: 1502 1503 
Los hijos del nodo 1466 son: Ninguno! 
Los hijos del nodo 1471 son: 1515 
Los hijos del nodo 1473 son: Ninguno! 
Los hijos del nodo 1477 son: 1520 
Los hijos del nodo 1481 son: 1525 1526 
Los hijos del nodo 1482 son: 1527 
Los hijos del nodo 1483 son: 1528 
Los hijos del nodo 1484 son: Ninguno! 
Los hijos del nodo 1494 son: 1539 1540 
Los hijos del nodo 1500 son: Ninguno! 
Los hijos del nodo 1503 son: Ninguno! 
Los hijos del nodo 1507 son: Ninguno! 
Los hijos del nodo 1512 son: 1554 1555 
Los hijos del nodo 1517 son: 1562 1563 
Los hijos del nodo 1518 son: 1564 
Los hijos del nodo 1522 son: Ninguno! 
Los hijos del nodo 1525 son: 1569 
Los hijos del nodo 1526 son: 1570 
Los hijos del nodo 1527 son: 1571 1572 
Los hijos del nodo 1530 son: 1574 
Los hijos del nodo 1533 son: 1576 1577 
Los hijos del nodo 1539 son: 1580 1581 
Los hijos del nodo 1541 son: 1582 
Los hijos del nodo 1543 son: Ninguno! 
Los hijos del nodo 1545 son: Ninguno! 
Los hijos del nodo 1547 son: Ninguno! 
Los hijos del nodo 1549 son: 1587 1588 
Los hijos del nodo 1551 son: 1590 1591 
Los hijos del nodo 1566 son: 1607 1608 
Los hijos del nodo 1574 son: 1617 
Los hijos del nodo 1576 son: 1618 1619 
Los hijos del nodo 1577 son: Ninguno! 
Los hijos del nodo 1582 son: 1625 1626 
Los hijos del nodo 1602 son: 1649 1650 
Los hijos del nodo 1604 son: Ninguno! 
Los hijos del nodo 1610 son: 1655 1656 
Los hijos del nodo 1611 son: Ninguno! 
Los hijos del nodo 1614 son: Ninguno! 
Los hijos del nodo 1616 son: 1661 
Los hijos del nodo 1620 son: Ninguno! 
Los hijos del nodo 1627 son: 1669 
Los hijos del nodo 1629 son: Ninguno! 
Los hijos del nodo 1637 son: Ninguno! 
Los hijos del nodo 1638 son: Ninguno! 
Los hijos del nodo 1644 son: Ninguno! 
Los hijos del nodo 1651 son: 1687 1688 
Los hijos del nodo 1652 son: Ninguno! 
Los hijos del nodo 1653 son: 1689 1690 
Los hijos del nodo 1657 son: 1693 
Los hijos del nodo 1665 son: Ninguno! 
Los hijos del nodo 1666 son: 1701 
Los hijos del nodo 1668 son: 1702 1703 
Los hijos del nodo 1677 son: 1715 
Los hijos del nodo 1679 son: 1717 
Los hijos del nodo 1684 son: Ninguno! 
Los hijos del nodo 1685 son: 1724 
Los hijos del nodo 1686 son: 1725 
Los hijos del nodo 1687 son: Ninguno! 
Los hijos del nodo 1688 son: Ninguno! 
Los hijos del nodo 1689 son: 1726 1727 
Los hijos del nodo 1693 son: 1730 
Los hijos del nodo 1695 son: Ninguno! 
Los hijos del nodo 1700 son: Ninguno! 
Los hijos del nodo 1703 son: Ninguno! 
Los hijos del nodo 1707 son: Ninguno! 
Los hijos del nodo 1711 son: 1745 
Los hijos del nodo 1715 son: Ninguno! 
Los hijos del nodo 1717 son: Ninguno! 
Los hijos del nodo 1718 son: 1754 1755 
Los hijos del nodo 1728 son: 1762 1763 
Los hijos del nodo 1729 son: 1764 1765 
Los hijos del nodo 1731 son: Ninguno! 
Los hijos del nodo 1733 son: Ninguno! 
Los hijos del nodo 1738 son: Ninguno! 
Los hijos del nodo 1741 son: 1774 1775 
Los hijos del nodo 1743 son: 1777 1778 
Los hijos del nodo 1745 son: 1779 1780 
Los hijos del nodo 1750 son: Ninguno! 
Los hijos del nodo 1756 son: 1792 1793 
Los hijos del nodo 1762 son: 1799 1800 
Los hijos del nodo 1764 son: 1803 
Los hijos del nodo 1768 son: 1807 
Los hijos del nodo 1770 son: 1808 
Los hijos del nodo 1771 son: 1809 
Los hijos del nodo 1776 son: 1815 1816 
Los hijos del nodo 1779 son: Ninguno! 
Los hijos del nodo 1780 son: Ninguno! 
Los hijos del nodo 1784 son: Ninguno! 
Los hijos del nodo 1791 son: Ninguno! 
Los hijos del nodo 1793 son: 1833 
Los hijos del nodo 1801 son: 1838 1839 
Los hijos del nodo 1807 son: 1847 1848 
Los hijos del nodo 1809 son: Ninguno! 
Los hijos del nodo 1810 son: 1849 
Los hijos del nodo 1814 son: Ninguno! 
Los hijos del nodo 1817 son: Ninguno! 
Los hijos del nodo 1819 son: Ninguno! 
Los hijos del nodo 1825 son: 1859 
Los hijos del nodo 1831 son: Ninguno! 
Los hijos del nodo 1839 son: 1871 1872 
Los hijos del nodo 1842 son: 1876 1877 
Los hijos del nodo 1846 son: Ninguno! 
Los hijos del nodo 1849 son: Ninguno! 
Los hijos del nodo 1855 son: 1885 
Los hijos del nodo 1856 son: Ninguno! 
Los hijos del nodo 1857 son: 1886 1887 
Los hijos del nodo 1860 son: 1890 
Los hijos del nodo 1861 son: 1891 1892 
Los hijos del nodo 1865 son: 1896 1897 
Los hijos del nodo 1867 son: 1900 1901 
Los hijos del nodo 1874 son: 1908 1909 
Los hijos del nodo 1875 son: Ninguno! 
Los hijos del nodo 1876 son: 1910 
Los hijos del nodo 1877 son: 1911 1912 
Los hijos del nodo 1883 son: Ninguno! 
Los hijos del nodo 1885 son: 1919 1920 
Los hijos del nodo 1886 son: Ninguno! 
Los hijos del nodo 1893 son: 1928 1929 
Los hijos del nodo 1895 son: 1930 1931 
Los hijos del nodo 1905 son: Ninguno! 
Los hijos del nodo 1909 son: Ninguno! 
Los hijos del nodo 1910 son: 1943 
Los hijos del nodo 1913 son: 1948 1949 
Los hijos del nodo 1915 son: 1952 1953 
Los hijos del nodo 1917 son: 1956 
Los hijos del nodo 1918 son: Ninguno! 
Los hijos del nodo 1920 son: 1958 1959 
Los hijos del nodo 1933 son: Ninguno! 
Los hijos del nodo 1941 son: Ninguno! 
Los hijos del nodo 1943 son: 1979 1980 
Los hijos del nodo 1948 son: Ninguno! 
Los hijos del nodo 1949 son: 1982 
Los hijos del nodo 1951 son: 1983 1984 
Los hijos del nodo 1960 son: Ninguno! 
Los hijos del nodo 1961 son: 1993 
Los hijos del nodo 1964 son: 1996 
Los hijos del nodo 1967 son: Ninguno! 
Los hijos del nodo 1968 son: Ninguno! 
Los hijos del nodo 1981 son: Ninguno! 
Los hijos del nodo 1982 son: 2011 2012 
Los hijos del nodo 1984 son: Ninguno! 
Los hijos del nodo 1990 son: 2017 2018 
Los hijos del nodo 1992 son: 2020 
Los hijos del nodo 1993 son: 2021 2022 
Los hijos del nodo 1996 son: Ninguno! 
Los hijos del nodo 2002 son: 2029 2030 
Los hijos del nodo 2003 son: 2031 
Los hijos del nodo 2008 son: Ninguno! 
Los hijos del nodo 2011 son: Ninguno! 
Los hijos del nodo 2021 son: 2052 2053 
Los hijos del nodo 2022 son: 2054 2055 
Los hijos del nodo 2023 son: 2056 2057 
Los hijos del nodo 2034 son: 2063 
Los hijos del nodo 2035 son: Ninguno! 
Los hijos del nodo 2041 son: Ninguno! 
Los hijos del nodo 2050 son: Ninguno! 
Los hijos del nodo 2053 son: Ninguno! 
Los hijos del nodo 2054 son: Ninguno! 
Los hijos del nodo 2055 son: 2085 2086 
Los hijos del nodo 2057 son: Ninguno! 
Los hijos del nodo 2068 son: 2099 2100 
Los hijos del nodo 2072 son: 2106 2107 
Los hijos del nodo 2074 son: 2110 2111 
Los hijos del nodo 2080 son: 2118 
Los hijos del nodo 2082 son: Ninguno! 
Los hijos del nodo 2083 son: 2119 
Los hijos del nodo 2094 son: Ninguno! 
Los hijos del nodo 2096 son: Ninguno! 
Los hijos del nodo 2097 son: 2131 
Los hijos del nodo 2099 son: Ninguno! 
Los hijos del nodo 2108 son: 2142 2143 
Los hijos del nodo 2117 son: Ninguno! 
Los hijos del nodo 2127 son: Ninguno! 
Los hijos del nodo 2128 son: Ninguno! 
Los hijos del nodo 2129 son: 2160 2161 
Los hijos del nodo 2132 son: Ninguno! 
Los hijos del nodo 2145 son: 2175 
Los hijos del nodo 2159 son: Ninguno! 
Los hijos del nodo 2160 son: 2188 2189 
Los hijos del nodo 2164 son: 2195 2196 
Los hijos del nodo 2165 son: 2197 
Los hijos del nodo 2166 son: 2198 
Los hijos del nodo 2168 son: 2199 2200 
Los hijos del nodo 2170 son: Ninguno! 
Los hijos del nodo 2175 son: 2205 2206 
Los hijos del nodo 2177 son: Ninguno! 
Los hijos del nodo 2178 son: Ninguno! 
Los hijos del nodo 2181 son: 2210 
Los hijos del nodo 2182 son: Ninguno! 
Los hijos del nodo 2188 son: Ninguno! 
Los hijos del nodo 2193 son: 2218 
Los hijos del nodo 2197 son: 2223 2224 
Los hijos del nodo 2205 son: 2230 2231 
Los hijos del nodo 2209 son: Ninguno! 
Los hijos del nodo 2226 son: Ninguno! 
Los hijos del nodo 2240 son: 2265 2266 
Los hijos del nodo 2242 son: 2269 
Los hijos del nodo 2253 son: 2279 
Los hijos del nodo 2262 son: 2288 
Los hijos del nodo 2264 son: 2289 2290 
Los hijos del nodo 2269 son: 2293 2294 
Los hijos del nodo 2277 son: 2301 
Los hijos del nodo 2278 son: 2302 2303 
Los hijos del nodo 2280 son: Ninguno! 
Los hijos del nodo 2281 son: 2305 
Los hijos del nodo 2283 son: 2306 2307 
Los hijos del nodo 2288 son: Ninguno! 
Los hijos del nodo 2290 son: 2311 
Los hijos del nodo 2296 son: 2315 
Los hijos del nodo 2298 son: Ninguno! 
Los hijos del nodo 2299 son: 2316 
Los hijos del nodo 2300 son: Ninguno! 
Los hijos del nodo 2301 son: Ninguno! 
Los hijos del nodo 2302 son: 2317 2318 
Los hijos del nodo 2304 son: 2319 2320 
Los hijos del nodo 2306 son: Ninguno! 
Los hijos del nodo 2308 son: 2325 2326 
Los hijos del nodo 2311 son: 2330 2331 
Los hijos del nodo 2323 son: 2344 2345 
Los hijos del nodo 2334 son: Ninguno! 
Los hijos del nodo 2337 son: 2357 2358 
Los hijos del nodo 2338 son: 2359 2360 
Los hijos del nodo 2344 son: 2368 2369 
Los hijos del nodo 2347 son: 2373 2374 
Los hijos del nodo 2350 son: 2377 
Los hijos del nodo 2359 son: Ninguno! 
Los hijos del nodo 2361 son: Ninguno! 
Los hijos del nodo 2362 son: 2390 2391 
Los hijos del nodo 2369 son: 2397 2398 
Los hijos del nodo 2371 son: Ninguno! 
Los hijos del nodo 2372 son: 2401 2402 
Los hijos del nodo 2377 son: Ninguno! 
Los hijos del nodo 2387 son: 2417 
Los hijos del nodo 2388 son: 2418 2419 
Los hijos del nodo 2390 son: 2421 
Los hijos del nodo 2391 son: Ninguno! 
Los hijos del nodo 2392 son: 2422 2423 
Los hijos del nodo 2403 son: 2436 2437 
Los hijos del nodo 2407 son: 2444 
Los hijos del nodo 2410 son: 2445 
Los hijos del nodo 2415 son: 2451 
Los hijos del nodo 2416 son: 2452 
Los hijos del nodo 2426 son: Ninguno! 
Los hijos del nodo 2431 son: 2460 
Los hijos del nodo 2438 son: Ninguno! 
Los hijos del nodo 2446 son: 2475 
Los hijos del nodo 2450 son: 2477 
Los hijos del nodo 2454 son: Ninguno! 
Los hijos del nodo 2455 son: 2481 2482 
Los hijos del nodo 2460 son: 2488 2489 
Los hijos del nodo 2465 son: 2494 2495 
Los hijos del nodo 2472 son: Ninguno! 
Los hijos del nodo 2476 son: 2504 
Los hijos del nodo 2484 son: Ninguno! 
Los hijos del nodo 2486 son: 2515 
Los hijos del nodo 2487 son: 2516 2517 
Los hijos del nodo 2489 son: 2520 
Los hijos del nodo 2503 son: 2535 2536 
Los hijos del nodo 2504 son: 2537 
Los hijos del nodo 2506 son: 2539 2540 
Los hijos del nodo 2510 son: 2543 2544 
Los hijos del nodo 2511 son: 2545 
Los hijos del nodo 2512 son: Ninguno! 
Los hijos del nodo 2515 son: 2549 
Los hijos del nodo 2522 son: 2556 
Los hijos del nodo 2529 son: Ninguno! 
Los hijos del nodo 2541 son: 2581 2582 
Los hijos del nodo 2548 son: Ninguno! 
Los hijos del nodo 2549 son: Ninguno! 
Los hijos del nodo 2561 son: Ninguno! 
Los hijos del nodo 2563 son: 2599 
Los hijos del nodo 2565 son: 2600 
Los hijos del nodo 2566 son: 2601 2602 
Los hijos del nodo 2567 son: Ninguno! 
Los hijos del nodo 2568 son: 2603 
Los hijos del nodo 2572 son: Ninguno! 
Los hijos del nodo 2573 son: Ninguno! 
Los hijos del nodo 2576 son: Ninguno! 
Los hijos del nodo 2577 son: 2609 2610 
Los hijos del nodo 2586 son: 2620 2621 
Los hijos del nodo 2589 son: Ninguno! 
Los hijos del nodo 2591 son: Ninguno! 
Los hijos del nodo 2598 son: Ninguno! 
Los hijos del nodo 2600 son: Ninguno! 
Los hijos del nodo 2602 son: 2633 2634 
Los hijos del nodo 2604 son: 2637 
Los hijos del nodo 2609 son: 2642 2643 
Los hijos del nodo 2611 son: 2646 2647 
Los hijos del nodo 2612 son: 2648 2649 
Los hijos del nodo 2614 son: 2651 2652 
Los hijos del nodo 2631 son: 2669 2670 
Los hijos del nodo 2640 son: 2683 
Los hijos del nodo 2641 son: Ninguno! 
Los hijos del nodo 2642 son: Ninguno! 
Los hijos del nodo 2653 son: Ninguno! 
Los hijos del nodo 2654 son: 2692 
Los hijos del nodo 2659 son: 2696 
Los hijos del nodo 2670 son: Ninguno! 
Los hijos del nodo 2686 son: 2727 2728 
Los hijos del nodo 2690 son: Ninguno! 
Los hijos del nodo 2691 son: 2733 2734 
Los hijos del nodo 2693 son: 2736 
Los hijos del nodo 2696 son: 2740 2741 
Los hijos del nodo 2697 son: 2742 
Los hijos del nodo 2702 son: 2745 
Los hijos del nodo 2704 son: 2747 
Los hijos del nodo 2706 son: 2750 2751 
Los hijos del nodo 2709 son: 2754 
Los hijos del nodo 2710 son: Ninguno! 
Los hijos del nodo 2715 son: Ninguno! 
Los hijos del nodo 2716 son: Ninguno! 
Los hijos del nodo 2718 son: Ninguno! 
Los hijos del nodo 2722 son: 2761 
Los hijos del nodo 2723 son: 2762 
Los hijos del nodo 2727 son: 2768 
Los hijos del nodo 2738 son: 2784 
Los hijos del nodo 2757 son: Ninguno! 
Los hijos del nodo 2764 son: 2813 2814 
Los hijos del nodo 2769 son: Ninguno! 
Los hijos del nodo 2777 son: 2826 2827 
Los hijos del nodo 2780 son: Ninguno! 
Los hijos del nodo 2783 son: Ninguno! 
Los hijos del nodo 2785 son: Ninguno! 
Los hijos del nodo 2792 son: Ninguno! 
Los hijos del nodo 2797 son: Ninguno! 
Los hijos del nodo 2801 son: 2852 
Los hijos del nodo 2802 son: 2853 
Los hijos del nodo 2806 son: 2860 
Los hijos del nodo 2811 son: Ninguno! 
Los hijos del nodo 2818 son: Ninguno! 
Los hijos del nodo 2819 son: 2874 2875 
Los hijos del nodo 2822 son: Ninguno! 
Los hijos del nodo 2826 son: 2881 2882 
Los hijos del nodo 2841 son: Ninguno! 
Los hijos del nodo 2842 son: 2894 
Los hijos del nodo 2851 son: 2898 2899 
Los hijos del nodo 2853 son: Ninguno! 
Los hijos del nodo 2858 son: 2904 2905 
Los hijos del nodo 2863 son: 2911 
Los hijos del nodo 2867 son: Ninguno! 
Los hijos del nodo 2868 son: Ninguno! 
Los hijos del nodo 2869 son: 2915 
Los hijos del nodo 2871 son: 2918 
Los hijos del nodo 2878 son: 2926 2927 
Los hijos del nodo 2882 son: 2928 2929 
Los hijos del nodo 2885 son: Ninguno! 
Los hijos del nodo 2889 son: 2932 2933 
Los hijos del nodo 2890 son: Ninguno! 
Los hijos del nodo 2891 son: 2934 
Los hijos del nodo 2894 son: 2936 
Los hijos del nodo 2895 son: Ninguno! 
Los hijos del nodo 2900 son: 2938 2939 
Los hijos del nodo 2901 son: 2940 2941 
Los hijos del nodo 2907 son: 2945 
Los hijos del nodo 2908 son: Ninguno! 
Los hijos del nodo 2911 son: 2950 
Los hijos del nodo 2913 son: Ninguno! 
Los hijos del nodo 2921 son: 2956 
Los hijos del nodo 2922 son: 2957 
Los hijos del nodo 2925 son: 2961 
Los hijos del nodo 2927 son: Ninguno! 
Los hijos del nodo 2931 son: 2966 2967 
Los hijos del nodo 2935 son: 2970 
Los hijos del nodo 2936 son: Ninguno! 
Los hijos del nodo 2938 son: Ninguno! 
Los hijos del nodo 2941 son: 2974 2975 
Los hijos del nodo 2946 son: 2981 2982 
Los hijos del nodo 2951 son: Ninguno! 
Los hijos del nodo 2953 son: Ninguno! 
Los hijos del nodo 2959 son: 2997 2998 
Los hijos del nodo 2961 son: 2999 
Los hijos del nodo 2962 son: 3000 
Los hijos del nodo 2964 son: 3003 3004 
Los hijos del nodo 2969 son: 3008 
Los hijos del nodo 2972 son: 3010 3011 
Los hijos del nodo 2973 son: Ninguno! 
Los hijos del nodo 2975 son: 3012 3013 
Los hijos del nodo 2976 son: Ninguno! 
Los hijos del nodo 2986 son: 3023 
Los hijos del nodo 2988 son: 3024 
Los hijos del nodo 2989 son: Ninguno! 
Los hijos del nodo 2993 son: 3029 
Los hijos del nodo 2995 son: Ninguno! 
Los hijos del nodo 2997 son: Ninguno! 
Los hijos del nodo 3005 son: Ninguno! 
Los hijos del nodo 3007 son: 3041 3042 
Los hijos del nodo 3009 son: Ninguno! 
Los hijos del nodo 3010 son: 3045 
Los hijos del nodo 3012 son: 3046 
Los hijos del nodo 3013 son: Ninguno! 
Los hijos del nodo 3015 son: 3048 3049 
Los hijos del nodo 3016 son: Ninguno! 
Los hijos del nodo 3017 son: Ninguno! 
Los hijos del nodo 3024 son: 3059 3060 
Los hijos del nodo 3030 son: 3064 3065 
Los hijos del nodo 3032 son: 3068 3069 
Los hijos del nodo 3033 son: 3070 
Los hijos del nodo 3039 son: 3078 
Los hijos del nodo 3040 son: 3079 
Los hijos del nodo 3041 son: 3080 
Los hijos del nodo 3053 son: 3094 
Los hijos del nodo 3066 son: 3105 3106 
Los hijos del nodo 3067 son: 3107 
Los hijos del nodo 3068 son: 3108 3109 
Los hijos del nodo 3069 son: Ninguno! 
Los hijos del nodo 3072 son: Ninguno! 
Los hijos del nodo 3076 son: Ninguno! 
Los hijos del nodo 3086 son: 3125 
Los hijos del nodo 3088 son: 3126 
Los hijos del nodo 3090 son: Ninguno! 
Los hijos del nodo 3093 son: 3129 3130 
Los hijos del nodo 3096 son: 3133 
Los hijos del nodo 3103 son: 3139 
Los hijos del nodo 3105 son: 3140 3141 
Los hijos del nodo 3116 son: 3154 3155 
Los hijos del nodo 3124 son: Ninguno! 
Los hijos del nodo 3126 son: 3162 
Los hijos del nodo 3133 son: Ninguno! 
Los hijos del nodo 3137 son: 3179 
Los hijos del nodo 3138 son: 3180 3181 
Los hijos del nodo 3142 son: 3183 
Los hijos del nodo 3144 son: Ninguno! 
Los hijos del nodo 3153 son: 3192 
Los hijos del nodo 3160 son: 3194 
Los hijos del nodo 3166 son: 3198 3199 
Los hijos del nodo 3168 son: 3202 3203 
Los hijos del nodo 3171 son: 3206 3207 
Los hijos del nodo 3178 son: 3212 3213 
Los hijos del nodo 3181 son: 3216 3217 
Los hijos del nodo 3188 son: 3225 
Los hijos del nodo 3190 son: Ninguno! 
Los hijos del nodo 3192 son: Ninguno! 
Los hijos del nodo 3198 son: 3236 3237 
Los hijos del nodo 3202 son: Ninguno! 
Los hijos del nodo 3209 son: Ninguno! 
Los hijos del nodo 3216 son: 3258 
Los hijos del nodo 3217 son: 3259 3260 
Los hijos del nodo 3223 son: 3267 3268 
Los hijos del nodo 3236 son: Ninguno! 
Los hijos del nodo 3237 son: 3285 3286 
Los hijos del nodo 3256 son: 3311 
Los hijos del nodo 3259 son: Ninguno! 
Los hijos del nodo 3270 son: 3326 3327 
Los hijos del nodo 3273 son: 3331 3332 
Los hijos del nodo 3276 son: 3333 
Los hijos del nodo 3278 son: Ninguno! 
Los hijos del nodo 3281 son: 3337 
Los hijos del nodo 3284 son: Ninguno! 
Los hijos del nodo 3297 son: Ninguno! 
Los hijos del nodo 3299 son: Ninguno! 
Los hijos del nodo 3300 son: 3355 
Los hijos del nodo 3304 son: 3359 
Los hijos del nodo 3310 son: 3366 
Los hijos del nodo 3319 son: Ninguno! 
Los hijos del nodo 3323 son: 3374 3375 
Los hijos del nodo 3326 son: 3378 3379 
Los hijos del nodo 3327 son: 3380 
Los hijos del nodo 3336 son: 3388 
Los hijos del nodo 3340 son: Ninguno! 
Los hijos del nodo 3346 son: 3395 3396 
Los hijos del nodo 3354 son: Ninguno! 
Los hijos del nodo 3357 son: 3405 3406 
Los hijos del nodo 3359 son: 3407 3408 
Los hijos del nodo 3360 son: Ninguno! 
Los hijos del nodo 3364 son: 3412 3413 
Los hijos del nodo 3379 son: Ninguno! 
Los hijos del nodo 3381 son: Ninguno! 
Los hijos del nodo 3385 son: 3440 3441 
Los hijos del nodo 3387 son: 3443 3444 
Los hijos del nodo 3394 son: 3450 
Los hijos del nodo 3395 son: Ninguno! 
Los hijos del nodo 3397 son: 3451 3452 
Los hijos del nodo 3398 son: 3453 3454 
Los hijos del nodo 3400 son: Ninguno! 
Los hijos del nodo 3402 son: 3457 3458 
Los hijos del nodo 3407 son: Ninguno! 
Los hijos del nodo 3409 son: 3464 
Los hijos del nodo 3413 son: 3466 3467 
Los hijos del nodo 3423 son: 3477 3478 
Los hijos del nodo 3429 son: 3485 
Los hijos del nodo 3430 son: 3486 
Los hijos del nodo 3431 son: 3487 
Los hijos del nodo 3447 son: Ninguno! 
Los hijos del nodo 3452 son: 3510 
Los hijos del nodo 3454 son: 3511 3512 
Los hijos del nodo 3458 son: Ninguno! 
Los hijos del nodo 3463 son: 3522 
Los hijos del nodo 3465 son: 3525 3526 
Los hijos del nodo 3467 son: Ninguno! 
Los hijos del nodo 3469 son: 3528 
Los hijos del nodo 3479 son: Ninguno! 
Los hijos del nodo 3484 son: 3541 
Los hijos del nodo 3486 son: 3543 3544 
Los hijos del nodo 3491 son: 3547 3548 
Los hijos del nodo 3492 son: Ninguno! 
Los hijos del nodo 3497 son: 3556 
Los hijos del nodo 3498 son: 3557 
Los hijos del nodo 3499 son: 3558 
Los hijos del nodo 3500 son: Ninguno! 
Los hijos del nodo 3501 son: Ninguno! 
Los hijos del nodo 3502 son: 3559 3560 
Los hijos del nodo 3505 son: 3561 
Los hijos del nodo 3508 son: 3564 3565 
Los hijos del nodo 3509 son: 3566 
Los hijos del nodo 3511 son: Ninguno! 
Los hijos del nodo 3519 son: Ninguno! 
Los hijos del nodo 3520 son: 3574 3575 
Los hijos del nodo 3526 son: Ninguno! 
Los hijos del nodo 3528 son: 3586 3587 
Los hijos del nodo 3529 son: Ninguno! 
Los hijos del nodo 3536 son: 3594 3595 
Los hijos del nodo 3537 son: 3596 3597 
Los hijos del nodo 3539 son: 3599 
Los hijos del nodo 3541 son: 3600 3601 
Los hijos del nodo 3542 son: 3602 
Los hijos del nodo 3543 son: 3603 
Los hijos del nodo 3547 son: 3606 3607 
Los hijos del nodo 3554 son: 3616 3617 
Los hijos del nodo 3557 son: 3619 
Los hijos del nodo 3562 son: 3623 
Los hijos del nodo 3565 son: 3627 3628 
Los hijos del nodo 3567 son: 3630 
Los hijos del nodo 3574 son: 3634 
Los hijos del nodo 3587 son: 3644 3645 
Los hijos del nodo 3591 son: Ninguno! 
Los hijos del nodo 3595 son: Ninguno! 
Los hijos del nodo 3596 son: 3650 
Los hijos del nodo 3599 son: 3653 3654 
Los hijos del nodo 3604 son: 3661 
Los hijos del nodo 3606 son: 3664 3665 
Los hijos del nodo 3609 son: 3668 3669 
Los hijos del nodo 3612 son: Ninguno! 
Los hijos del nodo 3615 son: Ninguno! 
Los hijos del nodo 3616 son: 3672 3673 
Los hijos del nodo 3617 son: Ninguno! 
Los hijos del nodo 3619 son: Ninguno! 
Los hijos del nodo 3620 son: 3675 3676 
Los hijos del nodo 3629 son: Ninguno! 
Los hijos del nodo 3630 son: 3687 3688 
Los hijos del nodo 3643 son: 3697 
Los hijos del nodo 3650 son: Ninguno! 
Los hijos del nodo 3652 son: 3704 
Los hijos del nodo 3653 son: 3705 3706 
Los hijos del nodo 3661 son: 3713 
Los hijos del nodo 3663 son: 3714 
Los hijos del nodo 3664 son: 3715 3716 
Los hijos del nodo 3666 son: 3717 
Los hijos del nodo 3668 son: 3720 3721 
Los hijos del nodo 3672 son: Ninguno! 
Los hijos del nodo 3674 son: Ninguno! 
Los hijos del nodo 3681 son: 3733 
Los hijos del nodo 3691 son: 3744 3745 
Los hijos del nodo 3693 son: 3746 3747 
Los hijos del nodo 3700 son: 3752 
Los hijos del nodo 3702 son: 3754 
Los hijos del nodo 3711 son: 3760 3761 
Los hijos del nodo 3712 son: 3762 
Los hijos del nodo 3714 son: 3765 3766 
Los hijos del nodo 3715 son: 3767 3768 
Los hijos del nodo 3716 son: Ninguno! 
Los hijos del nodo 3718 son: 3769 
Los hijos del nodo 3728 son: 3773 
Los hijos del nodo 3729 son: 3774 
Los hijos del nodo 3730 son: Ninguno! 
Los hijos del nodo 3733 son: 3779 
Los hijos del nodo 3738 son: Ninguno! 
Los hijos del nodo 3746 son: Ninguno! 
Los hijos del nodo 3756 son: Ninguno! 
Los hijos del nodo 3757 son: Ninguno! 
Los hijos del nodo 3758 son: 3796 3797 
Los hijos del nodo 3764 son: Ninguno! 
Los hijos del nodo 3772 son: 3812 
Los hijos del nodo 3776 son: 3816 
Los hijos del nodo 3777 son: 3817 
Los hijos del nodo 3784 son: 3830 3831 
Los hijos del nodo 3785 son: Ninguno! 
Los hijos del nodo 3792 son: Ninguno! 
Los hijos del nodo 3798 son: 3843 
Los hijos del nodo 3810 son: 3852 3853 
Los hijos del nodo 3811 son: Ninguno! 
Los hijos del nodo 3815 son: Ninguno! 
Los hijos del nodo 3816 son: 3857 
Los hijos del nodo 3826 son: Ninguno! 
Los hijos del nodo 3829 son: Ninguno! 
Los hijos del nodo 3830 son: 3870 3871 
Los hijos del nodo 3845 son: Ninguno! 
Los hijos del nodo 3846 son: 3881 3882 
Los hijos del nodo 3847 son: 3883 3884 
Los hijos del nodo 3849 son: Ninguno! 
Los hijos del nodo 3853 son: 3890 
Los hijos del nodo 3856 son: 3894 
Los hijos del nodo 3858 son: 3896 3897 
Los hijos del nodo 3864 son: 3905 3906 
Los hijos del nodo 3869 son: 3913 
Los hijos del nodo 3871 son: 3914 3915 
Los hijos del nodo 3872 son: 3916 3917 
Los hijos del nodo 3876 son: 3921 
Los hijos del nodo 3878 son: 3924 3925 
Los hijos del nodo 3885 son: Ninguno! 
Los hijos del nodo 3887 son: 3932 3933 
Los hijos del nodo 3891 son: 3934 
Los hijos del nodo 3892 son: 3935 
Los hijos del nodo 3896 son: 3939 
Los hijos del nodo 3901 son: 3943 
Los hijos del nodo 3903 son: Ninguno! 
Los hijos del nodo 3911 son: 3948 
Los hijos del nodo 3912 son: Ninguno! 
Los hijos del nodo 3916 son: 3951 3952 
Los hijos del nodo 3927 son: Ninguno! 
Los hijos del nodo 3928 son: 3965 
Los hijos del nodo 3932 son: 3970 3971 
Los hijos del nodo 3933 son: Ninguno! 
Los hijos del nodo 3935 son: Ninguno! 
Los hijos del nodo 3938 son: 3977 
Los hijos del nodo 3942 son: 3982 3983 
Los hijos del nodo 3943 son: 3984 
Los hijos del nodo 3945 son: 3986 3987 
Los hijos del nodo 3961 son: 4003 
Los hijos del nodo 3963 son: 4005 4006 
Los hijos del nodo 3968 son: 4012 
Los hijos del nodo 3973 son: 4018 
Los hijos del nodo 3975 son: 4020 
Los hijos del nodo 3981 son: 4024 4025 
Los hijos del nodo 3985 son: 4032 
Los hijos del nodo 3999 son: 4046 
Los hijos del nodo 4003 son: Ninguno! 
Los hijos del nodo 4007 son: 4054 
Los hijos del nodo 4011 son: Ninguno! 
Los hijos del nodo 4014 son: Ninguno! 
Los hijos del nodo 4019 son: 4064 
Los hijos del nodo 4025 son: 4069 
Los hijos del nodo 4027 son: 4072 
Los hijos del nodo 4030 son: 4075 4076 
Los hijos del nodo 4036 son: 4083 4084 
Los hijos del nodo 4038 son: 4086 4087 
Los hijos del nodo 4052 son: Ninguno! 
Los hijos del nodo 4054 son: Ninguno! 
Los hijos del nodo 4055 son: Ninguno! 
Los hijos del nodo 4056 son: Ninguno! 
Los hijos del nodo 4058 son: Ninguno! 
Los hijos del nodo 4062 son: Ninguno! 
Los hijos del nodo 4064 son: Ninguno! 
Los hijos del nodo 4078 son: Ninguno! 
Los hijos del nodo 4081 son: Ninguno! 
Los hijos del nodo 4083 son: Ninguno! 
Los hijos del nodo 4084 son: Ninguno! 
Los hijos del nodo 4089 son: Ninguno! 
Los hijos del nodo 4094 son: Ninguno! 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 358.664 ; gain = 90.277
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 18:04:41 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\TFG\cam_binaria_optimizada_4096\solution1\impl\verilog>G:/Vivado/2019.1/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 357.875 ; gain = 64.332
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_4096/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Wrote  : <C:\TFG\cam_binaria_optimizada_4096\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : <C:\TFG\cam_binaria_optimizada_4096\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:44 . Memory (MB): peak = 580.797 ; gain = 54.051
[Thu Oct 15 18:06:33 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Oct 15 18:06:33 2020] Launched synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 583.168 ; gain = 2.371
[Thu Oct 15 18:06:33 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 354.934 ; gain = 53.641
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_4096/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39948 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 831.031 ; gain = 177.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-32868-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-32868-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 896.746 ; gain = 243.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 896.746 ; gain = 243.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 896.746 ; gain = 243.488
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/top_function.xdc]
Parsing XDC File [C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 927.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 939.938 ; gain = 12.211
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 939.938 ; gain = 286.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 939.938 ; gain = 286.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 939.938 ; gain = 286.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 939.938 ; gain = 286.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 939.938 ; gain = 286.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 984.641 ; gain = 331.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 984.641 ; gain = 331.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 994.164 ; gain = 340.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 1009.977 ; gain = 356.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 1009.977 ; gain = 356.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 1009.977 ; gain = 356.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 1009.977 ; gain = 356.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 1009.977 ; gain = 356.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 1009.977 ; gain = 356.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    17|
|2     |  bd_0_i |bd_0   |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 1009.977 ; gain = 356.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1009.977 ; gain = 313.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 1009.977 ; gain = 356.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:44 . Memory (MB): peak = 1025.133 ; gain = 640.441
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.133 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 18:10:43 2020...
[Thu Oct 15 18:11:00 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:27 . Memory (MB): peak = 583.168 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/top_function.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 896.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 896.430 ; gain = 313.262
Running report: report_utilization -file ./report/top_function_utilization_synth.rpt
Contents of report file './report/top_function_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 18:11:44 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  128 |     0 |     53200 |  0.24 |
|   LUT as Logic          |  128 |     0 |     53200 |  0.24 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  120 |     0 |    106400 |  0.11 |
|   Register as Flip Flop |  120 |     0 |    106400 |  0.11 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 118   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    3 |     0 |       140 |  2.14 |
|   RAMB36/FIFO*    |    3 |     0 |       140 |  2.14 |
|     RAMB36E1 only |    3 |       |           |       |
|   RAMB18          |    0 |     0 |       280 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  118 |        Flop & Latch |
| LUT6     |   60 |                 LUT |
| LUT5     |   37 |                 LUT |
| LUT4     |   20 |                 LUT |
| CARRY4   |   12 |          CarryLogic |
| LUT3     |    8 |                 LUT |
| LUT2     |    7 |                 LUT |
| RAMB36E1 |    3 |        Block Memory |
| LUT1     |    3 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1406.531 ; gain = 510.102
Contents of report file './report/top_function_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 18:12:08 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.327        0.000                      0                  284        0.256        0.000                      0                  284        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.327        0.000                      0                  284        0.256        0.000                      0                  284        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 3.759ns (69.358%)  route 1.661ns (30.642%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_1/DOPADOP[0]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[16]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_261_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.351    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_18
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.884 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.893    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry_n_2
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.174 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2_carry__0/CO[0]
                         net (fo=3, unplaced)         0.329     5.503    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_261_p2
                         LUT5 (Prop_lut5_I0_O)        0.367     5.870 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213[12]_i_1/O
                         net (fo=13, unplaced)        0.523     6.393    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2130
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  4.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.262ns (65.874%)  route 0.136ns (34.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_433_reg[10]/Q
                         net (fo=2, unplaced)         0.136     0.710    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/trunc_ln31_reg_414_reg[11]_2[10]
                         LUT5 (Prop_lut5_I4_O)        0.098     0.808 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/trunc_ln31_reg_414[10]_i_1/O
                         net (fo=2, unplaced)         0.000     0.808    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_3
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[10]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_414_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_2/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1406.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Oct 15 18:12:57 2020] Launched impl_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1407.559 ; gain = 1.027
[Thu Oct 15 18:12:57 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 302.207 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1281.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:01:26 . Memory (MB): peak = 1281.484 ; gain = 979.277
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_4096/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1321.977 ; gain = 25.781

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 114c6c8da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 1321.977 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 114c6c8da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1445.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ade319a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1445.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c6ff8557

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1445.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c6ff8557

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1445.754 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c6ff8557

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1445.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c6ff8557

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1445.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1445.754 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1855de63d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1445.754 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.327 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1855de63d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1579.957 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1855de63d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1579.957 ; gain = 134.203

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1855de63d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.957 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.957 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1855de63d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1579.957 ; gain = 290.723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.957 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1579.957 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.957 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eb9124be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1579.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a0c116a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f73626aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f73626aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1579.957 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f73626aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: df65927d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.957 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 23e83f80a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.957 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1f4656427

Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1579.957 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f4656427

Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 238b502fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 229270e0c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a7cea0bc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25297d81e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 222f27bc7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1876cc8d5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 138a38ee7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1579.957 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 138a38ee7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d684133b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: d684133b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.957 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.910. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 138ceac67

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.957 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 138ceac67

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 138ceac67

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 138ceac67

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.957 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.957 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 197959b05

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.957 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 197959b05

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.957 ; gain = 0.000
Ending Placer Task | Checksum: 129e938b2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1579.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.957 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1579.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 1579.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1579.957 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.957 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1579.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2f940a45 ConstDB: 0 ShapeSum: fa552e6d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "result_V_V_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "result_V_V_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fatherSearch" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fatherSearch". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 13495d0b6

Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1601.316 ; gain = 21.359
Post Restoration Checksum: NetGraph: 6ee88c6d NumContArr: c5ad4449 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13495d0b6

Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 1624.121 ; gain = 44.164

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13495d0b6

Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 1624.121 ; gain = 44.164

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13495d0b6

Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 1624.121 ; gain = 44.164
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c1eb8cf7

Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 1624.121 ; gain = 44.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.987  | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 15af32362

Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 1624.121 ; gain = 44.164

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 231
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 231
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20522367b

Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1624.121 ; gain = 44.164

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.782  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cfe86617

Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 1624.121 ; gain = 44.164
Phase 4 Rip-up And Reroute | Checksum: 1cfe86617

Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 1624.121 ; gain = 44.164

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1cfe86617

Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 1624.121 ; gain = 44.164

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cfe86617

Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 1624.121 ; gain = 44.164
Phase 5 Delay and Skew Optimization | Checksum: 1cfe86617

Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 1624.121 ; gain = 44.164

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26283be61

Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 1624.121 ; gain = 44.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.782  | TNS=0.000  | WHS=0.112  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26283be61

Time (s): cpu = 00:00:49 ; elapsed = 00:01:12 . Memory (MB): peak = 1624.121 ; gain = 44.164
Phase 6 Post Hold Fix | Checksum: 26283be61

Time (s): cpu = 00:00:49 ; elapsed = 00:01:12 . Memory (MB): peak = 1624.121 ; gain = 44.164

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0321011 %
  Global Horizontal Routing Utilization  = 0.0347363 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fe36e7bd

Time (s): cpu = 00:00:49 ; elapsed = 00:01:12 . Memory (MB): peak = 1624.121 ; gain = 44.164

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fe36e7bd

Time (s): cpu = 00:00:49 ; elapsed = 00:01:12 . Memory (MB): peak = 1624.121 ; gain = 44.164

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17659d522

Time (s): cpu = 00:00:49 ; elapsed = 00:01:13 . Memory (MB): peak = 1624.121 ; gain = 44.164

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.782  | TNS=0.000  | WHS=0.112  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17659d522

Time (s): cpu = 00:00:49 ; elapsed = 00:01:13 . Memory (MB): peak = 1624.121 ; gain = 44.164
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:01:14 . Memory (MB): peak = 1624.121 ; gain = 44.164

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:52 . Memory (MB): peak = 1624.121 ; gain = 44.164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1624.121 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1625.375 ; gain = 1.254
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/TFG/cam_binaria_optimizada_4096/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 18:17:09 2020...
[Thu Oct 15 18:17:25 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:04:28 . Memory (MB): peak = 1407.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.398 . Memory (MB): peak = 1579.234 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.525 . Memory (MB): peak = 1579.234 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1579.234 ; gain = 171.676
Running report: report_route_status -file ./report/top_function_status_routed.rpt
Contents of report file './report/top_function_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :         338 :
       # of nets not needing routing.......... :         105 :
           # of internally routed nets........ :          69 :
           # of implicitly routed ports....... :          36 :
       # of routable nets..................... :         233 :
           # of fully routed nets............. :         233 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/top_function_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 18:17:31 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 3.754ns (54.188%)  route 3.174ns (45.812%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[2]
                         net (fo=2, routed)           1.640     5.067    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[1]
    SLICE_X53Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.191    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_48
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.723 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry_n_2
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.994 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.707     6.701    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.373     7.074 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218[11]_i_1/O
                         net (fo=12, routed)          0.827     7.901    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X52Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X52Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[11]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 3.754ns (54.188%)  route 3.174ns (45.812%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[2]
                         net (fo=2, routed)           1.640     5.067    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[1]
    SLICE_X53Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.191    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_48
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.723 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry_n_2
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.994 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.707     6.701    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.373     7.074 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218[11]_i_1/O
                         net (fo=12, routed)          0.827     7.901    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X52Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X52Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[1]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 3.754ns (54.188%)  route 3.174ns (45.812%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[2]
                         net (fo=2, routed)           1.640     5.067    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[1]
    SLICE_X53Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.191    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_48
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.723 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry_n_2
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.994 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.707     6.701    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.373     7.074 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218[11]_i_1/O
                         net (fo=12, routed)          0.827     7.901    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X52Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X52Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[4]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 3.754ns (54.188%)  route 3.174ns (45.812%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[2]
                         net (fo=2, routed)           1.640     5.067    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[1]
    SLICE_X53Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.191    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_48
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.723 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry_n_2
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.994 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.707     6.701    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.373     7.074 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218[11]_i_1/O
                         net (fo=12, routed)          0.827     7.901    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X52Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X52Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[8]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 3.754ns (55.313%)  route 3.033ns (44.687%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[2]
                         net (fo=2, routed)           1.640     5.067    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[1]
    SLICE_X53Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.191    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_48
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.723 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry_n_2
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.994 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.707     6.701    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.373     7.074 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218[11]_i_1/O
                         net (fo=12, routed)          0.686     7.760    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y61         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 3.754ns (55.313%)  route 3.033ns (44.687%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[2]
                         net (fo=2, routed)           1.640     5.067    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[1]
    SLICE_X53Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.191    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_48
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.723 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry_n_2
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.994 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.707     6.701    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.373     7.074 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218[11]_i_1/O
                         net (fo=12, routed)          0.686     7.760    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y61         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[10]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 3.754ns (55.313%)  route 3.033ns (44.687%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[2]
                         net (fo=2, routed)           1.640     5.067    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[1]
    SLICE_X53Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.191    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_48
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.723 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry_n_2
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.994 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.707     6.701    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.373     7.074 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218[11]_i_1/O
                         net (fo=12, routed)          0.686     7.760    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y61         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[2]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 3.754ns (55.313%)  route 3.033ns (44.687%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[2]
                         net (fo=2, routed)           1.640     5.067    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[1]
    SLICE_X53Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.191    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_48
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.723 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry_n_2
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.994 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.707     6.701    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.373     7.074 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218[11]_i_1/O
                         net (fo=12, routed)          0.686     7.760    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y61         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[3]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 3.754ns (55.313%)  route 3.033ns (44.687%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[2]
                         net (fo=2, routed)           1.640     5.067    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[1]
    SLICE_X53Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.191    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_48
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.723 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry_n_2
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.994 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.707     6.701    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.373     7.074 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218[11]_i_1/O
                         net (fo=12, routed)          0.686     7.760    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y61         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[5]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 3.754ns (55.313%)  route 3.033ns (44.687%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[2]
                         net (fo=2, routed)           1.640     5.067    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[1]
    SLICE_X53Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.191    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_48
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.723 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry_n_2
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.994 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.707     6.701    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.373     7.074 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218[11]_i_1/O
                         net (fo=12, routed)          0.686     7.760    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y61         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[6]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  2.960    





Running report: report_utilization -file ./report/top_function_utilization_routed.rpt
Contents of report file './report/top_function_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 18:17:31 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  128 |     0 |     53200 |  0.24 |
|   LUT as Logic          |  128 |     0 |     53200 |  0.24 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  120 |     0 |    106400 |  0.11 |
|   Register as Flip Flop |  120 |     0 |    106400 |  0.11 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 118   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   51 |     0 |     13300 |  0.38 |
|   SLICEL                                   |   40 |     0 |           |       |
|   SLICEM                                   |   11 |     0 |           |       |
| LUT as Logic                               |  128 |     0 |     53200 |  0.24 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  121 |       |           |       |
|   using O5 and O6                          |    7 |       |           |       |
| LUT as Memory                              |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  120 |     0 |    106400 |  0.11 |
|   Register driven from within the Slice    |   57 |       |           |       |
|   Register driven from outside the Slice   |   63 |       |           |       |
|     LUT in front of the register is unused |   19 |       |           |       |
|     LUT in front of the register is used   |   44 |       |           |       |
| Unique Control Sets                        |   10 |       |     13300 |  0.08 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    3 |     0 |       140 |  2.14 |
|   RAMB36/FIFO*    |    3 |     0 |       140 |  2.14 |
|     RAMB36E1 only |    3 |       |           |       |
|   RAMB18          |    0 |     0 |       280 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  118 |        Flop & Latch |
| LUT6     |   60 |                 LUT |
| LUT5     |   37 |                 LUT |
| LUT4     |   20 |                 LUT |
| CARRY4   |   12 |          CarryLogic |
| LUT3     |    8 |                 LUT |
| LUT2     |    7 |                 LUT |
| RAMB36E1 |    3 |        Block Memory |
| LUT1     |    3 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Contents of report file './report/top_function_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 18:17:31 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.783        0.000                      0                  284        0.113        0.000                      0                  284        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.783        0.000                      0                  284        0.113        0.000                      0                  284        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 3.754ns (54.188%)  route 3.174ns (45.812%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[2]
                         net (fo=2, routed)           1.640     5.067    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[1]
    SLICE_X53Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_203_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.191    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_48
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.723 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry_n_2
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.994 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.707     6.701    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_203_p2
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.373     7.074 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218[11]_i_1/O
                         net (fo=12, routed)          0.827     7.901    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2180
    SLICE_X52Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X52Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_218_reg[11]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  2.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_reg_401_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i1_0_reg_149_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X59Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_reg_401_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_reg_401_reg[10]/Q
                         net (fo=3, routed)           0.068     0.619    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_1_reg_401[10]
    SLICE_X58Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i1_0_reg_149_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X58Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i1_0_reg_149_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i1_0_reg_149_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_2/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X56Y68  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X56Y68  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=2.783234, worst hold slack (WHS)=0.112652, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (3 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 51 128 120 0 6 0 0 0 0 0
HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_4096/solution1/impl/report/verilog/top_function_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             cam_binaria_optimizada_4096
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Thu Oct 15 18:17:31 +0200 2020

#=== Post-Implementation Resource usage ===
SLICE:           51
LUT:            128
FF:             120
DSP:              0
BRAM:             6
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.673
CP achieved post-implementation:    7.217
Timing met

HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_4096/solution1/impl/report/verilog/top_function_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 18:17:32 2020...
INFO: [HLS 200-10] Creating and opening project 'C:/TFG/cam_binaria_optimizada_8192'.
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.cpp' to the project
INFO: [HLS 200-10] Adding design file './HLS_cams/cam_binaria_optimizada/cam.h' to the project
INFO: [HLS 200-10] Adding design file './Data/data_8192.cpp' to the project
INFO: [HLS 200-10] Adding design file './Results/results_8192.cpp' to the project
INFO: [HLS 200-10] Adding test bench file './HLS_cams/cam_binaria_optimizada/test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/TFG/cam_binaria_optimizada_8192/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp in debug mode
   Compiling ../../../../Results/results_8192.cpp in debug mode
   Compiling ../../../../Data/data_8192.cpp in debug mode
   Compiling ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp in debug mode
   Generating csim.exe
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from C:/TFG/HLS_cams/cam_binaria_optimizada/cam.h:6,
                 from ../../../../HLS_cams/cam_binaria_optimizada/test_bench.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_8192.cpp:1:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../Data/data_8192.cpp:1:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from G:/Vivado/2019.1/include/hls_fpo.h:186,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Vivado/2019.1/include/hls_fpo.h:186:0,
                 from G:/Vivado/2019.1/include/hls_half.h:44,
                 from G:/Vivado/2019.1/include/etc/ap_private.h:90,
                 from G:/Vivado/2019.1/include/ap_common.h:641,
                 from G:/Vivado/2019.1/include/ap_int.h:54,
                 from ../../../../HLS_cams/cam_binaria_optimizada/cam.cpp:2:
G:/Vivado/2019.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Los hijos del nodo 8 son: 13 
Los hijos del nodo 13 son: 22 
Los hijos del nodo 20 son: 33 34 
Los hijos del nodo 23 son: 35 36 37 
Los hijos del nodo 26 son: Ninguno! 
Los hijos del nodo 33 son: 49 
Los hijos del nodo 38 son: 57 58 
Los hijos del nodo 45 son: Ninguno! 
Los hijos del nodo 51 son: 76 77 
Los hijos del nodo 52 son: 78 79 
Los hijos del nodo 57 son: Ninguno! 
Los hijos del nodo 58 son: Ninguno! 
Los hijos del nodo 59 son: 86 87 
Los hijos del nodo 60 son: Ninguno! 
Los hijos del nodo 63 son: Ninguno! 
Los hijos del nodo 65 son: 91 92 
Los hijos del nodo 67 son: 94 
Los hijos del nodo 77 son: 104 
Los hijos del nodo 80 son: 108 
Los hijos del nodo 83 son: Ninguno! 
Los hijos del nodo 87 son: Ninguno! 
Los hijos del nodo 89 son: 115 
Los hijos del nodo 92 son: 118 
Los hijos del nodo 94 son: Ninguno! 
Los hijos del nodo 104 son: 131 132 
Los hijos del nodo 106 son: 135 136 
Los hijos del nodo 116 son: 147 148 
Los hijos del nodo 120 son: 153 154 
Los hijos del nodo 130 son: 166 
Los hijos del nodo 131 son: 167 168 
Los hijos del nodo 137 son: Ninguno! 
Los hijos del nodo 143 son: 176 177 
Los hijos del nodo 146 son: 179 180 
Los hijos del nodo 147 son: 181 182 
Los hijos del nodo 154 son: Ninguno! 
Los hijos del nodo 157 son: 193 
Los hijos del nodo 158 son: 194 
Los hijos del nodo 160 son: 197 
Los hijos del nodo 181 son: Ninguno! 
Los hijos del nodo 191 son: Ninguno! 
Los hijos del nodo 196 son: 236 237 
Los hijos del nodo 198 son: 240 
Los hijos del nodo 199 son: 241 242 243 
Los hijos del nodo 200 son: 244 245 246 
Los hijos del nodo 204 son: 252 
Los hijos del nodo 210 son: Ninguno! 
Los hijos del nodo 211 son: Ninguno! 
Los hijos del nodo 213 son: Ninguno! 
Los hijos del nodo 220 son: 263 264 
Los hijos del nodo 221 son: 265 
Los hijos del nodo 222 son: Ninguno! 
Los hijos del nodo 223 son: 266 
Los hijos del nodo 228 son: Ninguno! 
Los hijos del nodo 229 son: 272 273 
Los hijos del nodo 231 son: 275 276 
Los hijos del nodo 232 son: 277 
Los hijos del nodo 240 son: Ninguno! 
Los hijos del nodo 247 son: 289 
Los hijos del nodo 249 son: 292 293 
Los hijos del nodo 253 son: 296 
Los hijos del nodo 255 son: 297 
Los hijos del nodo 261 son: 302 303 
Los hijos del nodo 262 son: 304 
Los hijos del nodo 264 son: 306 
Los hijos del nodo 266 son: Ninguno! 
Los hijos del nodo 268 son: Ninguno! 
Los hijos del nodo 270 son: Ninguno! 
Los hijos del nodo 271 son: 310 
Los hijos del nodo 282 son: 323 324 
Los hijos del nodo 293 son: 331 
Los hijos del nodo 296 son: 334 
Los hijos del nodo 307 son: Ninguno! 
Los hijos del nodo 311 son: Ninguno! 
Los hijos del nodo 312 son: Ninguno! 
Los hijos del nodo 314 son: 352 353 
Los hijos del nodo 322 son: 357 358 
Los hijos del nodo 324 son: Ninguno! 
Los hijos del nodo 329 son: 363 
Los hijos del nodo 330 son: Ninguno! 
Los hijos del nodo 331 son: 364 365 
Los hijos del nodo 332 son: 366 
Los hijos del nodo 334 son: Ninguno! 
Los hijos del nodo 335 son: Ninguno! 
Los hijos del nodo 336 son: 369 
Los hijos del nodo 342 son: Ninguno! 
Los hijos del nodo 350 son: Ninguno! 
Los hijos del nodo 357 son: 388 
Los hijos del nodo 362 son: 393 394 
Los hijos del nodo 363 son: 395 
Los hijos del nodo 367 son: Ninguno! 
Los hijos del nodo 368 son: 398 399 
Los hijos del nodo 372 son: Ninguno! 
Los hijos del nodo 383 son: Ninguno! 
Los hijos del nodo 385 son: Ninguno! 
Los hijos del nodo 387 son: 415 416 
Los hijos del nodo 388 son: Ninguno! 
Los hijos del nodo 392 son: Ninguno! 
Los hijos del nodo 395 son: 423 
Los hijos del nodo 399 son: Ninguno! 
Los hijos del nodo 400 son: Ninguno! 
Los hijos del nodo 402 son: Ninguno! 
Los hijos del nodo 404 son: Ninguno! 
Los hijos del nodo 413 son: 435 
Los hijos del nodo 415 son: Ninguno! 
Los hijos del nodo 416 son: 438 
Los hijos del nodo 420 son: Ninguno! 
Los hijos del nodo 435 son: Ninguno! 
Los hijos del nodo 439 son: 466 467 
Los hijos del nodo 441 son: 468 469 
Los hijos del nodo 448 son: 476 
Los hijos del nodo 451 son: 480 
Los hijos del nodo 452 son: 481 482 
Los hijos del nodo 455 son: Ninguno! 
Los hijos del nodo 458 son: 485 486 
Los hijos del nodo 465 son: Ninguno! 
Los hijos del nodo 469 son: 495 496 
Los hijos del nodo 471 son: 497 498 
Los hijos del nodo 472 son: 499 500 
Los hijos del nodo 475 son: 503 504 
Los hijos del nodo 484 son: Ninguno! 
Los hijos del nodo 489 son: 516 517 
Los hijos del nodo 492 son: Ninguno! 
Los hijos del nodo 494 son: 522 
Los hijos del nodo 502 son: 532 
Los hijos del nodo 504 son: Ninguno! 
Los hijos del nodo 508 son: 537 
Los hijos del nodo 510 son: 540 541 
Los hijos del nodo 515 son: 548 549 
Los hijos del nodo 516 son: Ninguno! 
Los hijos del nodo 521 son: Ninguno! 
Los hijos del nodo 528 son: 561 
Los hijos del nodo 530 son: 563 
Los hijos del nodo 536 son: 567 568 
Los hijos del nodo 541 son: Ninguno! 
Los hijos del nodo 543 son: 577 
Los hijos del nodo 544 son: 578 
Los hijos del nodo 549 son: 587 588 
Los hijos del nodo 554 son: 590 591 
Los hijos del nodo 560 son: Ninguno! 
Los hijos del nodo 572 son: Ninguno! 
Los hijos del nodo 575 son: 612 613 
Los hijos del nodo 581 son: Ninguno! 
Los hijos del nodo 584 son: Ninguno! 
Los hijos del nodo 587 son: 625 626 
Los hijos del nodo 589 son: 628 
Los hijos del nodo 592 son: Ninguno! 
Los hijos del nodo 593 son: Ninguno! 
Los hijos del nodo 597 son: 632 
Los hijos del nodo 598 son: Ninguno! 
Los hijos del nodo 603 son: Ninguno! 
Los hijos del nodo 609 son: 642 643 
Los hijos del nodo 610 son: 644 645 
Los hijos del nodo 620 son: 656 657 
Los hijos del nodo 621 son: Ninguno! 
Los hijos del nodo 633 son: Ninguno! 
Los hijos del nodo 634 son: Ninguno! 
Los hijos del nodo 636 son: Ninguno! 
Los hijos del nodo 639 son: 677 678 
Los hijos del nodo 642 son: Ninguno! 
Los hijos del nodo 643 son: 681 682 
Los hijos del nodo 656 son: Ninguno! 
Los hijos del nodo 665 son: 700 701 
Los hijos del nodo 669 son: 704 
Los hijos del nodo 671 son: Ninguno! 
Los hijos del nodo 672 son: 707 
Los hijos del nodo 676 son: 713 714 
Los hijos del nodo 679 son: 716 717 
Los hijos del nodo 680 son: 718 
Los hijos del nodo 681 son: 719 
Los hijos del nodo 684 son: 722 723 
Los hijos del nodo 685 son: Ninguno! 
Los hijos del nodo 686 son: 724 
Los hijos del nodo 690 son: 730 
Los hijos del nodo 691 son: 731 
Los hijos del nodo 696 son: 735 
Los hijos del nodo 713 son: 750 751 
Los hijos del nodo 715 son: 753 
Los hijos del nodo 716 son: 754 
Los hijos del nodo 719 son: Ninguno! 
Los hijos del nodo 720 son: Ninguno! 
Los hijos del nodo 722 son: Ninguno! 
Los hijos del nodo 729 son: 764 
Los hijos del nodo 733 son: 769 
Los hijos del nodo 736 son: 773 774 
Los hijos del nodo 743 son: 779 
Los hijos del nodo 745 son: 781 782 
Los hijos del nodo 749 son: Ninguno! 
Los hijos del nodo 750 son: 785 
Los hijos del nodo 754 son: Ninguno! 
Los hijos del nodo 759 son: Ninguno! 
Los hijos del nodo 760 son: Ninguno! 
Los hijos del nodo 764 son: 799 
Los hijos del nodo 767 son: 804 805 
Los hijos del nodo 768 son: 806 
Los hijos del nodo 776 son: 813 
Los hijos del nodo 778 son: 815 
Los hijos del nodo 792 son: Ninguno! 
Los hijos del nodo 793 son: 833 834 
Los hijos del nodo 800 son: Ninguno! 
Los hijos del nodo 814 son: Ninguno! 
Los hijos del nodo 828 son: 866 867 
Los hijos del nodo 831 son: 872 
Los hijos del nodo 834 son: Ninguno! 
Los hijos del nodo 835 son: 874 
Los hijos del nodo 840 son: Ninguno! 
Los hijos del nodo 842 son: 880 881 
Los hijos del nodo 845 son: 886 
Los hijos del nodo 851 son: 892 893 
Los hijos del nodo 852 son: 894 
Los hijos del nodo 853 son: Ninguno! 
Los hijos del nodo 878 son: 917 
Los hijos del nodo 880 son: Ninguno! 
Los hijos del nodo 888 son: 924 
Los hijos del nodo 890 son: 926 927 
Los hijos del nodo 897 son: 935 936 
Los hijos del nodo 898 son: 937 938 
Los hijos del nodo 904 son: Ninguno! 
Los hijos del nodo 909 son: 948 949 
Los hijos del nodo 919 son: 956 
Los hijos del nodo 926 son: Ninguno! 
Los hijos del nodo 930 son: 962 963 
Los hijos del nodo 937 son: 969 
Los hijos del nodo 942 son: Ninguno! 
Los hijos del nodo 945 son: 972 973 
Los hijos del nodo 946 son: 974 
Los hijos del nodo 950 son: Ninguno! 
Los hijos del nodo 954 son: Ninguno! 
Los hijos del nodo 966 son: Ninguno! 
Los hijos del nodo 967 son: Ninguno! 
Los hijos del nodo 969 son: 998 
Los hijos del nodo 970 son: 999 
Los hijos del nodo 973 son: 1000 
Los hijos del nodo 974 son: 1001 1002 
Los hijos del nodo 976 son: 1005 1006 
Los hijos del nodo 979 son: Ninguno! 
Los hijos del nodo 983 son: Ninguno! 
Los hijos del nodo 987 son: Ninguno! 
Los hijos del nodo 998 son: Ninguno! 
Los hijos del nodo 1000 son: Ninguno! 
Los hijos del nodo 1002 son: 1028 
Los hijos del nodo 1003 son: 1029 
Los hijos del nodo 1015 son: 1041 
Los hijos del nodo 1018 son: Ninguno! 
Los hijos del nodo 1022 son: Ninguno! 
Los hijos del nodo 1024 son: 1049 
Los hijos del nodo 1027 son: 1053 1054 
Los hijos del nodo 1029 son: 1056 
Los hijos del nodo 1030 son: 1057 
Los hijos del nodo 1035 son: 1065 1066 
Los hijos del nodo 1038 son: 1069 1070 
Los hijos del nodo 1040 son: 1072 1073 
Los hijos del nodo 1041 son: 1074 
Los hijos del nodo 1044 son: 1078 
Los hijos del nodo 1045 son: 1079 1080 
Los hijos del nodo 1049 son: Ninguno! 
Los hijos del nodo 1053 son: Ninguno! 
Los hijos del nodo 1055 son: 1088 
Los hijos del nodo 1061 son: Ninguno! 
Los hijos del nodo 1064 son: 1099 
Los hijos del nodo 1068 son: 1105 
Los hijos del nodo 1070 son: 1108 
Los hijos del nodo 1075 son: Ninguno! 
Los hijos del nodo 1079 son: 1114 
Los hijos del nodo 1084 son: 1119 1120 
Los hijos del nodo 1087 son: Ninguno! 
Los hijos del nodo 1088 son: 1123 
Los hijos del nodo 1092 son: 1128 
Los hijos del nodo 1096 son: 1131 
Los hijos del nodo 1100 son: 1135 
Los hijos del nodo 1102 son: 1136 1137 
Los hijos del nodo 1108 son: 1143 1144 
Los hijos del nodo 1109 son: 1145 1146 
Los hijos del nodo 1110 son: 1147 
Los hijos del nodo 1112 son: 1149 
Los hijos del nodo 1115 son: 1152 1153 
Los hijos del nodo 1123 son: 1162 
Los hijos del nodo 1129 son: 1167 
Los hijos del nodo 1130 son: Ninguno! 
Los hijos del nodo 1132 son: Ninguno! 
Los hijos del nodo 1144 son: 1180 
Los hijos del nodo 1152 son: 1189 1190 
Los hijos del nodo 1153 son: 1191 1192 
Los hijos del nodo 1154 son: 1193 1194 
Los hijos del nodo 1165 son: 1203 
Los hijos del nodo 1167 son: 1204 
Los hijos del nodo 1169 son: 1206 
Los hijos del nodo 1171 son: Ninguno! 
Los hijos del nodo 1176 son: 1214 
Los hijos del nodo 1189 son: 1226 
Los hijos del nodo 1190 son: 1227 
Los hijos del nodo 1194 son: 1233 
Los hijos del nodo 1199 son: 1238 1239 
Los hijos del nodo 1213 son: Ninguno! 
Los hijos del nodo 1215 son: Ninguno! 
Los hijos del nodo 1218 son: Ninguno! 
Los hijos del nodo 1230 son: Ninguno! 
Los hijos del nodo 1231 son: 1267 1268 
Los hijos del nodo 1233 son: 1270 
Los hijos del nodo 1245 son: 1277 1278 
Los hijos del nodo 1247 son: Ninguno! 
Los hijos del nodo 1251 son: Ninguno! 
Los hijos del nodo 1254 son: 1284 1285 
Los hijos del nodo 1255 son: 1286 
Los hijos del nodo 1257 son: 1287 1288 
Los hijos del nodo 1259 son: 1289 
Los hijos del nodo 1261 son: 1292 
Los hijos del nodo 1266 son: 1296 
Los hijos del nodo 1280 son: Ninguno! 
Los hijos del nodo 1282 son: Ninguno! 
Los hijos del nodo 1284 son: Ninguno! 
Los hijos del nodo 1289 son: 1314 1315 
Los hijos del nodo 1290 son: 1316 1317 
Los hijos del nodo 1291 son: 1318 
Los hijos del nodo 1302 son: Ninguno! 
Los hijos del nodo 1308 son: Ninguno! 
Los hijos del nodo 1315 son: 1346 
Los hijos del nodo 1317 son: 1348 1349 
Los hijos del nodo 1319 son: 1352 1353 
Los hijos del nodo 1320 son: 1354 
Los hijos del nodo 1322 son: 1355 
Los hijos del nodo 1328 son: Ninguno! 
Los hijos del nodo 1329 son: 1360 1361 
Los hijos del nodo 1338 son: 1368 1369 
Los hijos del nodo 1341 son: 1373 
Los hijos del nodo 1342 son: 1374 1375 
Los hijos del nodo 1349 son: 1380 1381 
Los hijos del nodo 1351 son: Ninguno! 
Los hijos del nodo 1363 son: 1393 1394 
Los hijos del nodo 1371 son: 1402 
Los hijos del nodo 1372 son: 1403 
Los hijos del nodo 1374 son: 1406 1407 
Los hijos del nodo 1377 son: 1411 
Los hijos del nodo 1383 son: Ninguno! 
Los hijos del nodo 1387 son: Ninguno! 
Los hijos del nodo 1388 son: 1415 1416 
Los hijos del nodo 1391 son: Ninguno! 
Los hijos del nodo 1402 son: 1431 1432 
Los hijos del nodo 1403 son: Ninguno! 
Los hijos del nodo 1417 son: 1443 
Los hijos del nodo 1424 son: Ninguno! 
Los hijos del nodo 1425 son: 1450 1451 
Los hijos del nodo 1433 son: 1454 
Los hijos del nodo 1435 son: 1455 1456 
Los hijos del nodo 1436 son: 1457 
Los hijos del nodo 1444 son: 1467 1468 
Los hijos del nodo 1446 son: Ninguno! 
Los hijos del nodo 1451 son: 1474 1475 
Los hijos del nodo 1460 son: 1486 1487 
Los hijos del nodo 1464 son: 1493 
Los hijos del nodo 1465 son: 1494 
Los hijos del nodo 1486 son: 1510 1511 
Los hijos del nodo 1487 son: Ninguno! 
Los hijos del nodo 1496 son: 1516 1517 
Los hijos del nodo 1497 son: Ninguno! 
Los hijos del nodo 1500 son: 1520 1521 
Los hijos del nodo 1501 son: 1522 
Los hijos del nodo 1506 son: Ninguno! 
Los hijos del nodo 1513 son: Ninguno! 
Los hijos del nodo 1529 son: 1547 
Los hijos del nodo 1531 son: Ninguno! 
Los hijos del nodo 1537 son: Ninguno! 
Los hijos del nodo 1546 son: 1562 1563 
Los hijos del nodo 1547 son: 1564 1565 
Los hijos del nodo 1556 son: Ninguno! 
Los hijos del nodo 1565 son: 1576 1577 
Los hijos del nodo 1567 son: Ninguno! 
Los hijos del nodo 1568 son: 1578 
Los hijos del nodo 1571 son: 1582 1583 
Los hijos del nodo 1573 son: 1586 1587 
Los hijos del nodo 1574 son: Ninguno! 
Los hijos del nodo 1575 son: 1588 1589 
Los hijos del nodo 1576 son: 1590 
Los hijos del nodo 1582 son: Ninguno! 
Los hijos del nodo 1583 son: 1597 1598 
Los hijos del nodo 1587 son: 1602 1603 
Los hijos del nodo 1591 son: 1608 1609 
Los hijos del nodo 1600 son: 1618 1619 
Los hijos del nodo 1607 son: Ninguno! 
Los hijos del nodo 1610 son: 1630 1631 
Los hijos del nodo 1611 son: 1632 1633 
Los hijos del nodo 1614 son: 1637 1638 
Los hijos del nodo 1615 son: 1639 
Los hijos del nodo 1616 son: Ninguno! 
Los hijos del nodo 1624 son: 1649 
Los hijos del nodo 1625 son: 1650 
Los hijos del nodo 1626 son: 1651 1652 
Los hijos del nodo 1631 son: 1654 1655 
Los hijos del nodo 1632 son: 1656 1657 
Los hijos del nodo 1633 son: 1658 1659 
Los hijos del nodo 1640 son: 1666 1667 
Los hijos del nodo 1649 son: 1674 
Los hijos del nodo 1656 son: 1681 1682 
Los hijos del nodo 1658 son: 1685 1686 
Los hijos del nodo 1669 son: 1696 
Los hijos del nodo 1672 son: 1699 
Los hijos del nodo 1675 son: 1702 1703 
Los hijos del nodo 1677 son: 1706 
Los hijos del nodo 1681 son: 1709 1710 
Los hijos del nodo 1687 son: 1715 1716 
Los hijos del nodo 1695 son: 1722 1723 
Los hijos del nodo 1706 son: Ninguno! 
Los hijos del nodo 1709 son: 1735 
Los hijos del nodo 1714 son: 1740 
Los hijos del nodo 1715 son: Ninguno! 
Los hijos del nodo 1718 son: 1742 1743 
Los hijos del nodo 1720 son: Ninguno! 
Los hijos del nodo 1721 son: Ninguno! 
Los hijos del nodo 1735 son: Ninguno! 
Los hijos del nodo 1739 son: 1765 
Los hijos del nodo 1740 son: 1766 
Los hijos del nodo 1741 son: Ninguno! 
Los hijos del nodo 1746 son: Ninguno! 
Los hijos del nodo 1747 son: 1771 
Los hijos del nodo 1749 son: Ninguno! 
Los hijos del nodo 1754 son: 1780 1781 
Los hijos del nodo 1760 son: Ninguno! 
Los hijos del nodo 1765 son: Ninguno! 
Los hijos del nodo 1766 son: 1796 1797 
Los hijos del nodo 1767 son: 1798 1799 
Los hijos del nodo 1770 son: 1802 1803 
Los hijos del nodo 1771 son: 1804 1805 
Los hijos del nodo 1772 son: 1806 
Los hijos del nodo 1775 son: Ninguno! 
Los hijos del nodo 1778 son: Ninguno! 
Los hijos del nodo 1779 son: 1811 
Los hijos del nodo 1780 son: Ninguno! 
Los hijos del nodo 1785 son: 1817 
Los hijos del nodo 1786 son: Ninguno! 
Los hijos del nodo 1789 son: Ninguno! 
Los hijos del nodo 1791 son: 1823 1824 
Los hijos del nodo 1792 son: Ninguno! 
Los hijos del nodo 1798 son: 1829 1830 
Los hijos del nodo 1799 son: Ninguno! 
Los hijos del nodo 1811 son: 1845 
Los hijos del nodo 1812 son: 1846 1847 
Los hijos del nodo 1816 son: 1852 
Los hijos del nodo 1828 son: 1864 1865 
Los hijos del nodo 1836 son: 1870 1871 
Los hijos del nodo 1839 son: 1873 
Los hijos del nodo 1840 son: Ninguno! 
Los hijos del nodo 1844 son: 1877 
Los hijos del nodo 1865 son: 1902 
Los hijos del nodo 1867 son: 1904 
Los hijos del nodo 1873 son: Ninguno! 
Los hijos del nodo 1876 son: 1912 1913 
Los hijos del nodo 1882 son: 1916 1917 
Los hijos del nodo 1884 son: 1920 
Los hijos del nodo 1888 son: Ninguno! 
Los hijos del nodo 1890 son: 1927 1928 
Los hijos del nodo 1895 son: 1932 
Los hijos del nodo 1896 son: 1933 
Los hijos del nodo 1901 son: Ninguno! 
Los hijos del nodo 1907 son: 1941 
Los hijos del nodo 1911 son: 1945 1946 
Los hijos del nodo 1918 son: 1952 1953 
Los hijos del nodo 1922 son: 1957 1958 
Los hijos del nodo 1929 son: 1965 
Los hijos del nodo 1931 son: 1966 
Los hijos del nodo 1932 son: Ninguno! 
Los hijos del nodo 1933 son: 1967 1968 
Los hijos del nodo 1936 son: 1973 
Los hijos del nodo 1938 son: Ninguno! 
Los hijos del nodo 1940 son: 1974 1975 
Los hijos del nodo 1949 son: 1985 
Los hijos del nodo 1954 son: 1992 
Los hijos del nodo 1956 son: 1995 1996 
Los hijos del nodo 1959 son: 2000 2001 
Los hijos del nodo 1963 son: 2004 
Los hijos del nodo 1964 son: Ninguno! 
Los hijos del nodo 1967 son: 2008 2009 
Los hijos del nodo 1972 son: 2015 
Los hijos del nodo 1974 son: 2018 2019 
Los hijos del nodo 1975 son: 2020 
Los hijos del nodo 1978 son: 2025 
Los hijos del nodo 1983 son: Ninguno! 
Los hijos del nodo 1992 son: Ninguno! 
Los hijos del nodo 1993 son: 2036 2037 
Los hijos del nodo 1995 son: Ninguno! 
Los hijos del nodo 1997 son: Ninguno! 
Los hijos del nodo 2002 son: Ninguno! 
Los hijos del nodo 2007 son: 2043 
Los hijos del nodo 2016 son: 2055 2056 
Los hijos del nodo 2018 son: 2059 2060 
Los hijos del nodo 2021 son: Ninguno! 
Los hijos del nodo 2022 son: 2061 2062 
Los hijos del nodo 2024 son: Ninguno! 
Los hijos del nodo 2027 son: 2064 
Los hijos del nodo 2028 son: 2065 2066 
Los hijos del nodo 2033 son: 2069 
Los hijos del nodo 2040 son: Ninguno! 
Los hijos del nodo 2045 son: 2080 2081 
Los hijos del nodo 2052 son: 2089 
Los hijos del nodo 2056 son: 2094 
Los hijos del nodo 2057 son: 2095 
Los hijos del nodo 2058 son: Ninguno! 
Los hijos del nodo 2059 son: Ninguno! 
Los hijos del nodo 2062 son: 2098 
Los hijos del nodo 2063 son: 2099 2100 
Los hijos del nodo 2068 son: Ninguno! 
Los hijos del nodo 2069 son: 2105 2106 
Los hijos del nodo 2070 son: 2107 
Los hijos del nodo 2071 son: 2108 2109 
Los hijos del nodo 2075 son: 2110 2111 
Los hijos del nodo 2077 son: 2114 
Los hijos del nodo 2078 son: 2115 2116 
Los hijos del nodo 2079 son: Ninguno! 
Los hijos del nodo 2080 son: Ninguno! 
Los hijos del nodo 2081 son: Ninguno! 
Los hijos del nodo 2086 son: 2120 2121 
Los hijos del nodo 2089 son: Ninguno! 
Los hijos del nodo 2092 son: 2130 2131 
Los hijos del nodo 2093 son: 2132 2133 
Los hijos del nodo 2099 son: 2141 2142 
Los hijos del nodo 2104 son: 2146 2147 
Los hijos del nodo 2110 son: 2155 
Los hijos del nodo 2111 son: Ninguno! 
Los hijos del nodo 2116 son: 2160 
Los hijos del nodo 2119 son: 2163 2164 
Los hijos del nodo 2120 son: 2165 
Los hijos del nodo 2129 son: 2177 
Los hijos del nodo 2132 son: 2180 
Los hijos del nodo 2136 son: Ninguno! 
Los hijos del nodo 2138 son: 2184 2185 
Los hijos del nodo 2147 son: Ninguno! 
Los hijos del nodo 2157 son: 2203 
Los hijos del nodo 2165 son: 2212 2213 
Los hijos del nodo 2167 son: 2216 
Los hijos del nodo 2168 son: 2217 2218 
Los hijos del nodo 2169 son: 2219 
Los hijos del nodo 2173 son: Ninguno! 
Los hijos del nodo 2181 son: Ninguno! 
Los hijos del nodo 2188 son: 2237 
Los hijos del nodo 2191 son: Ninguno! 
Los hijos del nodo 2195 son: 2243 
Los hijos del nodo 2198 son: Ninguno! 
Los hijos del nodo 2199 son: 2246 
Los hijos del nodo 2208 son: 2255 2256 
Los hijos del nodo 2211 son: Ninguno! 
Los hijos del nodo 2215 son: 2263 
Los hijos del nodo 2229 son: 2278 
Los hijos del nodo 2231 son: Ninguno! 
Los hijos del nodo 2233 son: Ninguno! 
Los hijos del nodo 2234 son: 2282 
Los hijos del nodo 2239 son: Ninguno! 
Los hijos del nodo 2241 son: Ninguno! 
Los hijos del nodo 2242 son: Ninguno! 
Los hijos del nodo 2244 son: Ninguno! 
Los hijos del nodo 2245 son: Ninguno! 
Los hijos del nodo 2246 son: Ninguno! 
Los hijos del nodo 2247 son: Ninguno! 
Los hijos del nodo 2248 son: 2288 
Los hijos del nodo 2253 son: 2293 2294 
Los hijos del nodo 2256 son: 2298 2299 
Los hijos del nodo 2261 son: Ninguno! 
Los hijos del nodo 2264 son: 2304 2305 
Los hijos del nodo 2268 son: 2312 2313 
Los hijos del nodo 2270 son: 2315 2316 
Los hijos del nodo 2274 son: 2322 2323 
Los hijos del nodo 2280 son: Ninguno! 
Los hijos del nodo 2286 son: Ninguno! 
Los hijos del nodo 2289 son: 2334 
Los hijos del nodo 2297 son: 2341 
Los hijos del nodo 2298 son: Ninguno! 
Los hijos del nodo 2301 son: 2343 2344 
Los hijos del nodo 2304 son: 2347 2348 
Los hijos del nodo 2309 son: Ninguno! 
Los hijos del nodo 2315 son: 2361 2362 
Los hijos del nodo 2316 son: 2363 
Los hijos del nodo 2317 son: 2364 2365 
Los hijos del nodo 2325 son: Ninguno! 
Los hijos del nodo 2326 son: 2376 
Los hijos del nodo 2327 son: Ninguno! 
Los hijos del nodo 2328 son: Ninguno! 
Los hijos del nodo 2331 son: 2380 2381 
Los hijos del nodo 2332 son: 2382 2383 
Los hijos del nodo 2339 son: Ninguno! 
Los hijos del nodo 2341 son: 2390 2391 
Los hijos del nodo 2343 son: Ninguno! 
Los hijos del nodo 2345 son: 2394 2395 
Los hijos del nodo 2346 son: 2396 
Los hijos del nodo 2347 son: Ninguno! 
Los hijos del nodo 2348 son: 2397 
Los hijos del nodo 2350 son: Ninguno! 
Los hijos del nodo 2354 son: 2403 2404 
Los hijos del nodo 2355 son: 2405 2406 
Los hijos del nodo 2357 son: 2408 
Los hijos del nodo 2362 son: Ninguno! 
Los hijos del nodo 2364 son: 2413 2414 
Los hijos del nodo 2367 son: 2415 2416 
Los hijos del nodo 2368 son: 2417 
Los hijos del nodo 2373 son: 2425 
Los hijos del nodo 2386 son: 2437 2438 
Los hijos del nodo 2390 son: Ninguno! 
Los hijos del nodo 2391 son: 2440 
Los hijos del nodo 2392 son: 2441 2442 
Los hijos del nodo 2393 son: 2443 2444 
Los hijos del nodo 2396 son: Ninguno! 
Los hijos del nodo 2405 son: 2456 2457 
Los hijos del nodo 2407 son: 2460 
Los hijos del nodo 2413 son: 2465 
Los hijos del nodo 2426 son: 2475 2476 
Los hijos del nodo 2430 son: Ninguno! 
Los hijos del nodo 2432 son: 2480 2481 
Los hijos del nodo 2439 son: 2489 
Los hijos del nodo 2445 son: 2492 2493 
Los hijos del nodo 2448 son: 2496 
Los hijos del nodo 2449 son: 2497 2498 
Los hijos del nodo 2457 son: 2503 
Los hijos del nodo 2460 son: Ninguno! 
Los hijos del nodo 2463 son: 2506 2507 
Los hijos del nodo 2466 son: 2509 
Los hijos del nodo 2472 son: 2519 
Los hijos del nodo 2474 son: 2521 2522 
Los hijos del nodo 2487 son: 2537 2538 
Los hijos del nodo 2496 son: 2550 2551 
Los hijos del nodo 2504 son: 2559 
Los hijos del nodo 2506 son: 2560 
Los hijos del nodo 2508 son: 2563 
Los hijos del nodo 2509 son: 2564 
Los hijos del nodo 2513 son: 2566 2567 
Los hijos del nodo 2514 son: 2568 2569 
Los hijos del nodo 2515 son: 2570 
Los hijos del nodo 2516 son: 2571 
Los hijos del nodo 2521 son: 2576 2577 
Los hijos del nodo 2523 son: Ninguno! 
Los hijos del nodo 2528 son: 2585 2586 
Los hijos del nodo 2530 son: 2588 
Los hijos del nodo 2531 son: Ninguno! 
Los hijos del nodo 2537 son: 2595 
Los hijos del nodo 2539 son: 2596 2597 
Los hijos del nodo 2541 son: 2599 2600 
Los hijos del nodo 2545 son: 2604 2605 
Los hijos del nodo 2551 son: Ninguno! 
Los hijos del nodo 2556 son: Ninguno! 
Los hijos del nodo 2557 son: Ninguno! 
Los hijos del nodo 2559 son: Ninguno! 
Los hijos del nodo 2561 son: 2620 2621 
Los hijos del nodo 2567 son: 2627 2628 
Los hijos del nodo 2569 son: 2631 
Los hijos del nodo 2581 son: 2641 2642 
Los hijos del nodo 2582 son: 2643 2644 
Los hijos del nodo 2583 son: Ninguno! 
Los hijos del nodo 2586 son: 2648 
Los hijos del nodo 2590 son: 2652 2653 
Los hijos del nodo 2592 son: Ninguno! 
Los hijos del nodo 2597 son: 2661 
Los hijos del nodo 2600 son: Ninguno! 
Los hijos del nodo 2603 son: 2665 
Los hijos del nodo 2605 son: Ninguno! 
Los hijos del nodo 2611 son: 2675 
Los hijos del nodo 2616 son: 2679 
Los hijos del nodo 2624 son: Ninguno! 
Los hijos del nodo 2631 son: 2697 
Los hijos del nodo 2633 son: 2698 2699 
Los hijos del nodo 2645 son: 2709 
Los hijos del nodo 2648 son: Ninguno! 
Los hijos del nodo 2650 son: 2713 
Los hijos del nodo 2651 son: 2714 
Los hijos del nodo 2661 son: Ninguno! 
Los hijos del nodo 2668 son: 2733 
Los hijos del nodo 2669 son: Ninguno! 
Los hijos del nodo 2675 son: 2739 
Los hijos del nodo 2678 son: 2743 2744 
Los hijos del nodo 2682 son: 2747 2748 
Los hijos del nodo 2687 son: Ninguno! 
Los hijos del nodo 2690 son: Ninguno! 
Los hijos del nodo 2692 son: Ninguno! 
Los hijos del nodo 2695 son: 2762 
Los hijos del nodo 2704 son: Ninguno! 
Los hijos del nodo 2707 son: Ninguno! 
Los hijos del nodo 2710 son: 2778 
Los hijos del nodo 2712 son: 2779 
Los hijos del nodo 2713 son: 2780 2781 
Los hijos del nodo 2716 son: 2785 2786 
Los hijos del nodo 2723 son: 2795 2796 
Los hijos del nodo 2727 son: Ninguno! 
Los hijos del nodo 2730 son: Ninguno! 
Los hijos del nodo 2732 son: Ninguno! 
Los hijos del nodo 2737 son: Ninguno! 
Los hijos del nodo 2754 son: Ninguno! 
Los hijos del nodo 2756 son: 2815 2816 
Los hijos del nodo 2757 son: Ninguno! 
Los hijos del nodo 2759 son: Ninguno! 
Los hijos del nodo 2760 son: 2817 
Los hijos del nodo 2761 son: Ninguno! 
Los hijos del nodo 2765 son: Ninguno! 
Los hijos del nodo 2771 son: 2825 2826 
Los hijos del nodo 2782 son: 2838 2839 
Los hijos del nodo 2785 son: Ninguno! 
Los hijos del nodo 2786 son: 2841 
Los hijos del nodo 2792 son: 2843 2844 
Los hijos del nodo 2794 son: Ninguno! 
Los hijos del nodo 2796 son: Ninguno! 
Los hijos del nodo 2798 son: Ninguno! 
Los hijos del nodo 2801 son: 2848 
Los hijos del nodo 2808 son: 2854 2855 
Los hijos del nodo 2814 son: 2858 2859 
Los hijos del nodo 2816 son: Ninguno! 
Los hijos del nodo 2818 son: 2863 
Los hijos del nodo 2823 son: 2869 2870 
Los hijos del nodo 2828 son: 2873 2874 
Los hijos del nodo 2829 son: 2875 2876 
Los hijos del nodo 2830 son: 2877 2878 
Los hijos del nodo 2831 son: 2879 2880 
Los hijos del nodo 2834 son: Ninguno! 
Los hijos del nodo 2836 son: Ninguno! 
Los hijos del nodo 2842 son: 2889 
Los hijos del nodo 2843 son: 2890 2891 
Los hijos del nodo 2844 son: 2892 2893 
Los hijos del nodo 2845 son: Ninguno! 
Los hijos del nodo 2846 son: 2894 
Los hijos del nodo 2849 son: 2896 
Los hijos del nodo 2858 son: 2909 2910 
Los hijos del nodo 2859 son: 2911 2912 
Los hijos del nodo 2863 son: 2914 2915 
Los hijos del nodo 2864 son: Ninguno! 
Los hijos del nodo 2866 son: 2917 2918 
Los hijos del nodo 2867 son: 2919 2920 
Los hijos del nodo 2873 son: Ninguno! 
Los hijos del nodo 2875 son: Ninguno! 
Los hijos del nodo 2880 son: 2931 2932 
Los hijos del nodo 2889 son: 2945 2946 
Los hijos del nodo 2894 son: Ninguno! 
Los hijos del nodo 2898 son: 2957 2958 
Los hijos del nodo 2901 son: 2960 2961 
Los hijos del nodo 2903 son: 2963 
Los hijos del nodo 2908 son: 2970 
Los hijos del nodo 2909 son: Ninguno! 
Los hijos del nodo 2911 son: 2973 
Los hijos del nodo 2913 son: 2974 
Los hijos del nodo 2920 son: 2980 2981 
Los hijos del nodo 2922 son: 2983 2984 
Los hijos del nodo 2927 son: 2989 2990 
Los hijos del nodo 2929 son: Ninguno! 
Los hijos del nodo 2944 son: 3011 3012 
Los hijos del nodo 2951 son: 3019 
Los hijos del nodo 2952 son: 3020 
Los hijos del nodo 2954 son: 3022 3023 
Los hijos del nodo 2956 son: 3026 3027 
Los hijos del nodo 2958 son: Ninguno! 
Los hijos del nodo 2968 son: 3035 
Los hijos del nodo 2970 son: Ninguno! 
Los hijos del nodo 2982 son: 3043 3044 
Los hijos del nodo 2984 son: Ninguno! 
Los hijos del nodo 2987 son: 3045 3046 
Los hijos del nodo 2992 son: 3050 
Los hijos del nodo 2995 son: Ninguno! 
Los hijos del nodo 2996 son: 3053 3054 
Los hijos del nodo 2999 son: Ninguno! 
Los hijos del nodo 3002 son: 3059 3060 
Los hijos del nodo 3007 son: 3064 3065 
Los hijos del nodo 3013 son: 3068 3069 
Los hijos del nodo 3014 son: 3070 3071 
Los hijos del nodo 3016 son: 3073 3074 
Los hijos del nodo 3018 son: Ninguno! 
Los hijos del nodo 3020 son: 3077 
Los hijos del nodo 3024 son: Ninguno! 
Los hijos del nodo 3030 son: Ninguno! 
Los hijos del nodo 3034 son: 3086 
Los hijos del nodo 3036 son: Ninguno! 
Los hijos del nodo 3043 son: 3092 3093 
Los hijos del nodo 3044 son: 3094 3095 
Los hijos del nodo 3045 son: 3096 
Los hijos del nodo 3050 son: 3099 
Los hijos del nodo 3052 son: 3101 
Los hijos del nodo 3056 son: 3105 
Los hijos del nodo 3059 son: Ninguno! 
Los hijos del nodo 3066 son: 3113 3114 
Los hijos del nodo 3067 son: 3115 
Los hijos del nodo 3070 son: 3120 
Los hijos del nodo 3075 son: 3127 3128 
Los hijos del nodo 3085 son: 3138 3139 
Los hijos del nodo 3089 son: 3142 
Los hijos del nodo 3090 son: 3143 3144 
Los hijos del nodo 3095 son: 3150 3151 
Los hijos del nodo 3096 son: Ninguno! 
Los hijos del nodo 3103 son: 3158 3159 
Los hijos del nodo 3107 son: 3164 3165 
Los hijos del nodo 3108 son: Ninguno! 
Los hijos del nodo 3109 son: 3166 3167 
Los hijos del nodo 3119 son: Ninguno! 
Los hijos del nodo 3121 son: 3180 
Los hijos del nodo 3126 son: 3186 
Los hijos del nodo 3129 son: 3190 
Los hijos del nodo 3130 son: 3191 3192 
Los hijos del nodo 3131 son: 3193 3194 
Los hijos del nodo 3133 son: 3197 3198 
Los hijos del nodo 3141 son: 3206 
Los hijos del nodo 3143 son: 3209 3210 
Los hijos del nodo 3146 son: Ninguno! 
Los hijos del nodo 3149 son: 3215 3216 
Los hijos del nodo 3152 son: 3221 
Los hijos del nodo 3159 son: Ninguno! 
Los hijos del nodo 3162 son: 3229 3230 
Los hijos del nodo 3165 son: Ninguno! 
Los hijos del nodo 3167 son: 3234 
Los hijos del nodo 3169 son: Ninguno! 
Los hijos del nodo 3173 son: 3238 3239 
Los hijos del nodo 3181 son: 3247 3248 
Los hijos del nodo 3182 son: 3249 3250 
Los hijos del nodo 3183 son: 3251 3252 
Los hijos del nodo 3185 son: Ninguno! 
Los hijos del nodo 3188 son: 3257 
Los hijos del nodo 3192 son: Ninguno! 
Los hijos del nodo 3194 son: 3259 
Los hijos del nodo 3200 son: Ninguno! 
Los hijos del nodo 3202 son: Ninguno! 
Los hijos del nodo 3209 son: 3269 3270 
Los hijos del nodo 3211 son: Ninguno! 
Los hijos del nodo 3213 son: Ninguno! 
Los hijos del nodo 3217 son: 3276 3277 
Los hijos del nodo 3218 son: 3278 3279 
Los hijos del nodo 3221 son: Ninguno! 
Los hijos del nodo 3222 son: 3284 
Los hijos del nodo 3226 son: 3287 
Los hijos del nodo 3229 son: Ninguno! 
Los hijos del nodo 3233 son: 3291 3292 
Los hijos del nodo 3236 son: 3294 
Los hijos del nodo 3242 son: 3299 
Los hijos del nodo 3249 son: 3309 3310 
Los hijos del nodo 3256 son: 3317 
Los hijos del nodo 3257 son: 3318 3319 
Los hijos del nodo 3263 son: 3326 
Los hijos del nodo 3264 son: 3327 
Los hijos del nodo 3267 son: Ninguno! 
Los hijos del nodo 3273 son: 3336 3337 
Los hijos del nodo 3278 son: Ninguno! 
Los hijos del nodo 3286 son: Ninguno! 
Los hijos del nodo 3292 son: 3350 
Los hijos del nodo 3293 son: Ninguno! 
Los hijos del nodo 3312 son: Ninguno! 
Los hijos del nodo 3314 son: Ninguno! 
Los hijos del nodo 3319 son: Ninguno! 
Los hijos del nodo 3326 son: Ninguno! 
Los hijos del nodo 3327 son: 3377 3378 
Los hijos del nodo 3330 son: 3381 3382 
Los hijos del nodo 3339 son: 3396 
Los hijos del nodo 3340 son: 3397 3398 
Los hijos del nodo 3348 son: 3407 3408 
Los hijos del nodo 3353 son: 3412 3413 
Los hijos del nodo 3357 son: Ninguno! 
Los hijos del nodo 3364 son: 3418 3419 
Los hijos del nodo 3367 son: 3422 3423 
Los hijos del nodo 3370 son: 3425 3426 
Los hijos del nodo 3371 son: Ninguno! 
Los hijos del nodo 3373 son: Ninguno! 
Los hijos del nodo 3375 son: 3430 
Los hijos del nodo 3376 son: 3431 3432 
Los hijos del nodo 3380 son: Ninguno! 
Los hijos del nodo 3384 son: 3440 
Los hijos del nodo 3389 son: 3448 
Los hijos del nodo 3400 son: 3458 
Los hijos del nodo 3403 son: 3463 3464 
Los hijos del nodo 3404 son: Ninguno! 
Los hijos del nodo 3416 son: Ninguno! 
Los hijos del nodo 3418 son: 3478 
Los hijos del nodo 3424 son: Ninguno! 
Los hijos del nodo 3425 son: 3484 3485 
Los hijos del nodo 3436 son: 3491 3492 
Los hijos del nodo 3437 son: 3493 3494 
Los hijos del nodo 3441 son: Ninguno! 
Los hijos del nodo 3442 son: 3497 
Los hijos del nodo 3451 son: Ninguno! 
Los hijos del nodo 3452 son: 3507 
Los hijos del nodo 3459 son: Ninguno! 
Los hijos del nodo 3460 son: 3514 3515 
Los hijos del nodo 3463 son: 3519 
Los hijos del nodo 3470 son: Ninguno! 
Los hijos del nodo 3482 son: 3537 3538 
Los hijos del nodo 3484 son: Ninguno! 
Los hijos del nodo 3486 son: 3543 3544 
Los hijos del nodo 3487 son: Ninguno! 
Los hijos del nodo 3494 son: 3554 3555 
Los hijos del nodo 3498 son: 3559 
Los hijos del nodo 3499 son: 3560 
Los hijos del nodo 3501 son: Ninguno! 
Los hijos del nodo 3510 son: 3570 3571 
Los hijos del nodo 3512 son: 3574 
Los hijos del nodo 3513 son: 3575 
Los hijos del nodo 3515 son: 3577 3578 
Los hijos del nodo 3516 son: Ninguno! 
Los hijos del nodo 3519 son: 3580 
Los hijos del nodo 3521 son: 3583 
Los hijos del nodo 3524 son: 3585 3586 
Los hijos del nodo 3533 son: 3594 3595 
Los hijos del nodo 3539 son: Ninguno! 
Los hijos del nodo 3541 son: Ninguno! 
Los hijos del nodo 3546 son: Ninguno! 
Los hijos del nodo 3548 son: Ninguno! 
Los hijos del nodo 3553 son: Ninguno! 
Los hijos del nodo 3556 son: 3618 3619 
Los hijos del nodo 3559 son: 3622 3623 
Los hijos del nodo 3562 son: 3627 
Los hijos del nodo 3567 son: Ninguno! 
Los hijos del nodo 3568 son: 3631 3632 
Los hijos del nodo 3571 son: 3634 
Los hijos del nodo 3572 son: Ninguno! 
Los hijos del nodo 3574 son: Ninguno! 
Los hijos del nodo 3580 son: 3641 3642 
Los hijos del nodo 3585 son: Ninguno! 
Los hijos del nodo 3588 son: 3647 3648 
Los hijos del nodo 3589 son: 3649 3650 
Los hijos del nodo 3591 son: 3651 3652 
Los hijos del nodo 3606 son: Ninguno! 
Los hijos del nodo 3608 son: 3662 3663 
Los hijos del nodo 3609 son: 3664 3665 
Los hijos del nodo 3610 son: 3666 3667 
Los hijos del nodo 3612 son: 3668 
Los hijos del nodo 3614 son: 3670 3671 
Los hijos del nodo 3615 son: 3672 3673 
Los hijos del nodo 3618 son: 3676 3677 
Los hijos del nodo 3623 son: 3681 3682 
Los hijos del nodo 3631 son: Ninguno! 
Los hijos del nodo 3641 son: 3698 3699 
Los hijos del nodo 3644 son: Ninguno! 
Los hijos del nodo 3651 son: 3707 
Los hijos del nodo 3653 son: 3709 3710 
Los hijos del nodo 3654 son: 3711 
Los hijos del nodo 3658 son: 3714 3715 
Los hijos del nodo 3671 son: 3724 3725 
Los hijos del nodo 3677 son: 3730 3731 
Los hijos del nodo 3679 son: 3732 3733 
Los hijos del nodo 3683 son: 3738 3739 
Los hijos del nodo 3708 son: Ninguno! 
Los hijos del nodo 3710 son: 3770 
Los hijos del nodo 3711 son: 3771 
Los hijos del nodo 3712 son: 3772 
Los hijos del nodo 3713 son: 3773 
Los hijos del nodo 3720 son: 3780 3781 
Los hijos del nodo 3730 son: 3791 3792 
Los hijos del nodo 3744 son: 3806 
Los hijos del nodo 3751 son: 3812 
Los hijos del nodo 3759 son: 3821 3822 
Los hijos del nodo 3761 son: Ninguno! 
Los hijos del nodo 3763 son: 3825 3826 
Los hijos del nodo 3770 son: Ninguno! 
Los hijos del nodo 3776 son: 3839 
Los hijos del nodo 3778 son: 3840 
Los hijos del nodo 3782 son: Ninguno! 
Los hijos del nodo 3784 son: 3845 
Los hijos del nodo 3790 son: 3851 
Los hijos del nodo 3791 son: 3852 3853 
Los hijos del nodo 3793 son: Ninguno! 
Los hijos del nodo 3796 son: 3859 
Los hijos del nodo 3804 son: 3865 3866 
Los hijos del nodo 3808 son: Ninguno! 
Los hijos del nodo 3811 son: 3875 
Los hijos del nodo 3812 son: 3876 3877 
Los hijos del nodo 3813 son: 3878 3879 
Los hijos del nodo 3814 son: 3880 3881 
Los hijos del nodo 3817 son: Ninguno! 
Los hijos del nodo 3820 son: 3885 3886 
Los hijos del nodo 3822 son: Ninguno! 
Los hijos del nodo 3829 son: 3891 3892 
Los hijos del nodo 3830 son: Ninguno! 
Los hijos del nodo 3836 son: 3897 3898 
Los hijos del nodo 3837 son: Ninguno! 
Los hijos del nodo 3839 son: Ninguno! 
Los hijos del nodo 3844 son: 3903 3904 
Los hijos del nodo 3845 son: 3905 
Los hijos del nodo 3850 son: 3911 3912 
Los hijos del nodo 3851 son: 3913 
Los hijos del nodo 3856 son: 3919 
Los hijos del nodo 3857 son: Ninguno! 
Los hijos del nodo 3861 son: 3923 3924 
Los hijos del nodo 3863 son: 3925 3926 
Los hijos del nodo 3864 son: 3927 3928 
Los hijos del nodo 3866 son: 3929 3930 
Los hijos del nodo 3867 son: 3931 3932 
Los hijos del nodo 3869 son: Ninguno! 
Los hijos del nodo 3870 son: 3934 3935 
Los hijos del nodo 3871 son: 3936 
Los hijos del nodo 3872 son: 3937 
Los hijos del nodo 3874 son: Ninguno! 
Los hijos del nodo 3877 son: Ninguno! 
Los hijos del nodo 3882 son: 3947 3948 
Los hijos del nodo 3885 son: Ninguno! 
Los hijos del nodo 3886 son: 3952 3953 
Los hijos del nodo 3887 son: Ninguno! 
Los hijos del nodo 3895 son: 3962 3963 
Los hijos del nodo 3897 son: Ninguno! 
Los hijos del nodo 3901 son: Ninguno! 
Los hijos del nodo 3912 son: 3977 
Los hijos del nodo 3918 son: 3983 3984 
Los hijos del nodo 3929 son: 4001 4002 
Los hijos del nodo 3938 son: Ninguno! 
Los hijos del nodo 3941 son: 4016 4017 
Los hijos del nodo 3945 son: 4021 4022 
Los hijos del nodo 3947 son: 4025 
Los hijos del nodo 3948 son: 4026 
Los hijos del nodo 3950 son: Ninguno! 
Los hijos del nodo 3955 son: 4030 4031 
Los hijos del nodo 3958 son: Ninguno! 
Los hijos del nodo 3959 son: Ninguno! 
Los hijos del nodo 3965 son: 4035 4036 
Los hijos del nodo 3968 son: Ninguno! 
Los hijos del nodo 3970 son: Ninguno! 
Los hijos del nodo 3971 son: 4037 
Los hijos del nodo 3972 son: 4038 
Los hijos del nodo 3979 son: 4042 4043 
Los hijos del nodo 3981 son: 4046 
Los hijos del nodo 3991 son: Ninguno! 
Los hijos del nodo 3997 son: 4069 4070 
Los hijos del nodo 4000 son: 4074 4075 
Los hijos del nodo 4015 son: 4091 4092 
Los hijos del nodo 4021 son: 4101 4102 
Los hijos del nodo 4023 son: 4105 4106 
Los hijos del nodo 4026 son: 4109 4110 
Los hijos del nodo 4029 son: 4114 4115 
Los hijos del nodo 4037 son: Ninguno! 
Los hijos del nodo 4039 son: 4125 4126 
Los hijos del nodo 4042 son: 4129 
Los hijos del nodo 4044 son: 4130 
Los hijos del nodo 4057 son: 4138 
Los hijos del nodo 4069 son: 4152 4153 
Los hijos del nodo 4078 son: 4161 4162 
Los hijos del nodo 4080 son: Ninguno! 
Los hijos del nodo 4087 son: Ninguno! 
Los hijos del nodo 4092 son: 4174 
Los hijos del nodo 4099 son: 4179 4180 
Los hijos del nodo 4101 son: 4182 4183 
Los hijos del nodo 4102 son: 4184 
Los hijos del nodo 4104 son: 4187 
Los hijos del nodo 4108 son: Ninguno! 
Los hijos del nodo 4109 son: Ninguno! 
Los hijos del nodo 4111 son: 4192 
Los hijos del nodo 4116 son: 4195 4196 
Los hijos del nodo 4120 son: 4202 4203 
Los hijos del nodo 4123 son: Ninguno! 
Los hijos del nodo 4124 son: 4206 
Los hijos del nodo 4125 son: 4207 
Los hijos del nodo 4134 son: 4220 
Los hijos del nodo 4148 son: 4238 4239 
Los hijos del nodo 4149 son: 4240 4241 
Los hijos del nodo 4150 son: 4242 4243 
Los hijos del nodo 4151 son: 4244 
Los hijos del nodo 4156 son: 4252 
Los hijos del nodo 4159 son: 4254 4255 
Los hijos del nodo 4163 son: 4258 
Los hijos del nodo 4165 son: 4259 
Los hijos del nodo 4177 son: Ninguno! 
Los hijos del nodo 4178 son: 4269 
Los hijos del nodo 4179 son: 4270 4271 
Los hijos del nodo 4182 son: 4276 
Los hijos del nodo 4184 son: 4278 
Los hijos del nodo 4194 son: 4285 
Los hijos del nodo 4195 son: 4286 4287 
Los hijos del nodo 4196 son: 4288 4289 
Los hijos del nodo 4197 son: Ninguno! 
Los hijos del nodo 4201 son: 4293 4294 
Los hijos del nodo 4202 son: Ninguno! 
Los hijos del nodo 4209 son: 4301 
Los hijos del nodo 4213 son: Ninguno! 
Los hijos del nodo 4215 son: Ninguno! 
Los hijos del nodo 4218 son: Ninguno! 
Los hijos del nodo 4219 son: Ninguno! 
Los hijos del nodo 4223 son: Ninguno! 
Los hijos del nodo 4228 son: Ninguno! 
Los hijos del nodo 4229 son: 4316 4317 
Los hijos del nodo 4232 son: 4320 4321 
Los hijos del nodo 4241 son: 4330 
Los hijos del nodo 4244 son: 4332 
Los hijos del nodo 4246 son: 4334 
Los hijos del nodo 4254 son: 4339 
Los hijos del nodo 4255 son: Ninguno! 
Los hijos del nodo 4257 son: 4340 
Los hijos del nodo 4268 son: Ninguno! 
Los hijos del nodo 4271 son: 4356 
Los hijos del nodo 4281 son: 4368 
Los hijos del nodo 4286 son: 4372 
Los hijos del nodo 4288 son: 4374 4375 
Los hijos del nodo 4293 son: Ninguno! 
Los hijos del nodo 4297 son: 4380 
Los hijos del nodo 4301 son: 4386 
Los hijos del nodo 4302 son: Ninguno! 
Los hijos del nodo 4304 son: Ninguno! 
Los hijos del nodo 4308 son: 4391 
Los hijos del nodo 4311 son: 4394 
Los hijos del nodo 4314 son: Ninguno! 
Los hijos del nodo 4315 son: 4395 
Los hijos del nodo 4316 son: Ninguno! 
Los hijos del nodo 4324 son: 4403 
Los hijos del nodo 4325 son: Ninguno! 
Los hijos del nodo 4330 son: 4406 
Los hijos del nodo 4332 son: 4407 
Los hijos del nodo 4334 son: 4408 
Los hijos del nodo 4348 son: 4421 4422 
Los hijos del nodo 4349 son: 4423 4424 
Los hijos del nodo 4351 son: 4426 4427 
Los hijos del nodo 4353 son: Ninguno! 
Los hijos del nodo 4357 son: 4430 4431 
Los hijos del nodo 4363 son: Ninguno! 
Los hijos del nodo 4367 son: 4439 4440 
Los hijos del nodo 4368 son: 4441 
Los hijos del nodo 4373 son: Ninguno! 
Los hijos del nodo 4374 son: Ninguno! 
Los hijos del nodo 4375 son: 4445 4446 
Los hijos del nodo 4378 son: 4449 4450 
Los hijos del nodo 4390 son: 4462 4463 
Los hijos del nodo 4399 son: 4473 4474 
Los hijos del nodo 4409 son: Ninguno! 
Los hijos del nodo 4418 son: Ninguno! 
Los hijos del nodo 4429 son: 4502 
Los hijos del nodo 4430 son: 4503 
Los hijos del nodo 4439 son: 4513 4514 
Los hijos del nodo 4444 son: 4518 4519 
Los hijos del nodo 4446 son: 4521 
Los hijos del nodo 4448 son: Ninguno! 
Los hijos del nodo 4450 son: 4524 
Los hijos del nodo 4457 son: 4533 
Los hijos del nodo 4466 son: 4538 
Los hijos del nodo 4470 son: 4543 
Los hijos del nodo 4475 son: 4550 4551 
Los hijos del nodo 4477 son: 4554 4555 
Los hijos del nodo 4483 son: 4560 4561 
Los hijos del nodo 4490 son: 4567 4568 
Los hijos del nodo 4495 son: 4571 
Los hijos del nodo 4497 son: 4572 
Los hijos del nodo 4504 son: 4578 4579 
Los hijos del nodo 4509 son: 4585 4586 
Los hijos del nodo 4514 son: 4590 4591 
Los hijos del nodo 4516 son: 4594 4595 
Los hijos del nodo 4520 son: Ninguno! 
Los hijos del nodo 4532 son: 4612 4613 
Los hijos del nodo 4534 son: 4616 
Los hijos del nodo 4546 son: 4626 
Los hijos del nodo 4557 son: Ninguno! 
Los hijos del nodo 4559 son: 4638 4639 
Los hijos del nodo 4561 son: Ninguno! 
Los hijos del nodo 4567 son: 4651 
Los hijos del nodo 4569 son: 4654 
Los hijos del nodo 4570 son: 4655 4656 
Los hijos del nodo 4572 son: 4657 4658 
Los hijos del nodo 4578 son: 4663 
Los hijos del nodo 4584 son: Ninguno! 
Los hijos del nodo 4585 son: 4668 
Los hijos del nodo 4595 son: 4676 4677 
Los hijos del nodo 4614 son: Ninguno! 
Los hijos del nodo 4616 son: Ninguno! 
Los hijos del nodo 4625 son: 4703 4704 
Los hijos del nodo 4627 son: 4706 4707 
Los hijos del nodo 4632 son: Ninguno! 
Los hijos del nodo 4636 son: 4715 
Los hijos del nodo 4637 son: 4716 
Los hijos del nodo 4642 son: Ninguno! 
Los hijos del nodo 4646 son: 4725 4726 
Los hijos del nodo 4649 son: 4729 4730 
Los hijos del nodo 4651 son: 4731 4732 
Los hijos del nodo 4654 son: 4735 
Los hijos del nodo 4658 son: 4741 4742 
Los hijos del nodo 4679 son: 4766 4767 
Los hijos del nodo 4683 son: 4772 
Los hijos del nodo 4686 son: 4775 
Los hijos del nodo 4691 son: Ninguno! 
Los hijos del nodo 4694 son: Ninguno! 
Los hijos del nodo 4695 son: 4780 
Los hijos del nodo 4702 son: 4787 4788 
Los hijos del nodo 4708 son: 4796 
Los hijos del nodo 4711 son: 4799 
Los hijos del nodo 4714 son: Ninguno! 
Los hijos del nodo 4727 son: 4814 4815 
Los hijos del nodo 4733 son: Ninguno! 
Los hijos del nodo 4734 son: 4821 
Los hijos del nodo 4747 son: Ninguno! 
Los hijos del nodo 4753 son: 4838 
Los hijos del nodo 4757 son: Ninguno! 
Los hijos del nodo 4761 son: Ninguno! 
Los hijos del nodo 4762 son: 4846 
Los hijos del nodo 4765 son: 4848 4849 
Los hijos del nodo 4767 son: 4851 
Los hijos del nodo 4768 son: Ninguno! 
Los hijos del nodo 4769 son: 4852 
Los hijos del nodo 4771 son: 4855 4856 
Los hijos del nodo 4775 son: Ninguno! 
Los hijos del nodo 4779 son: 4863 4864 
Los hijos del nodo 4780 son: 4865 
Los hijos del nodo 4784 son: 4870 
Los hijos del nodo 4787 son: 4872 4873 
Los hijos del nodo 4797 son: 4885 4886 
Los hijos del nodo 4799 son: Ninguno! 
Los hijos del nodo 4804 son: 4894 4895 
Los hijos del nodo 4805 son: Ninguno! 
Los hijos del nodo 4806 son: Ninguno! 
Los hijos del nodo 4808 son: Ninguno! 
Los hijos del nodo 4810 son: Ninguno! 
Los hijos del nodo 4811 son: 4896 
Los hijos del nodo 4817 son: 4901 
Los hijos del nodo 4818 son: Ninguno! 
Los hijos del nodo 4823 son: Ninguno! 
Los hijos del nodo 4826 son: 4908 4909 
Los hijos del nodo 4830 son: Ninguno! 
Los hijos del nodo 4833 son: Ninguno! 
Los hijos del nodo 4837 son: 4917 
Los hijos del nodo 4840 son: Ninguno! 
Los hijos del nodo 4841 son: 4919 4920 
Los hijos del nodo 4844 son: Ninguno! 
Los hijos del nodo 4847 son: 4922 
Los hijos del nodo 4848 son: 4923 
Los hijos del nodo 4852 son: 4928 
Los hijos del nodo 4863 son: 4939 
Los hijos del nodo 4864 son: 4940 4941 
Los hijos del nodo 4865 son: Ninguno! 
Los hijos del nodo 4869 son: 4945 4946 
Los hijos del nodo 4873 son: 4950 
Los hijos del nodo 4876 son: 4953 
Los hijos del nodo 4879 son: Ninguno! 
Los hijos del nodo 4885 son: 4965 
Los hijos del nodo 4886 son: 4966 4967 
Los hijos del nodo 4892 son: Ninguno! 
Los hijos del nodo 4893 son: 4974 
Los hijos del nodo 4897 son: Ninguno! 
Los hijos del nodo 4901 son: Ninguno! 
Los hijos del nodo 4908 son: 4983 
Los hijos del nodo 4909 son: Ninguno! 
Los hijos del nodo 4912 son: Ninguno! 
Los hijos del nodo 4915 son: 4986 4987 
Los hijos del nodo 4918 son: 4991 4992 
Los hijos del nodo 4923 son: Ninguno! 
Los hijos del nodo 4925 son: Ninguno! 
Los hijos del nodo 4935 son: 5002 5003 
Los hijos del nodo 4937 son: 5004 5005 
Los hijos del nodo 4938 son: Ninguno! 
Los hijos del nodo 4945 son: 5012 5013 
Los hijos del nodo 4946 son: 5014 5015 
Los hijos del nodo 4947 son: 5016 
Los hijos del nodo 4949 son: 5019 
Los hijos del nodo 4958 son: 5030 5031 
Los hijos del nodo 4959 son: 5032 5033 
Los hijos del nodo 4962 son: 5038 5039 
Los hijos del nodo 4965 son: 5044 
Los hijos del nodo 4973 son: Ninguno! 
Los hijos del nodo 4975 son: Ninguno! 
Los hijos del nodo 4977 son: Ninguno! 
Los hijos del nodo 4981 son: 5054 
Los hijos del nodo 4982 son: 5055 
Los hijos del nodo 4991 son: Ninguno! 
Los hijos del nodo 5002 son: 5071 5072 
Los hijos del nodo 5009 son: Ninguno! 
Los hijos del nodo 5011 son: Ninguno! 
Los hijos del nodo 5017 son: 5087 
Los hijos del nodo 5019 son: 5089 5090 
Los hijos del nodo 5030 son: 5096 
Los hijos del nodo 5034 son: 5102 
Los hijos del nodo 5035 son: Ninguno! 
Los hijos del nodo 5043 son: 5113 
Los hijos del nodo 5044 son: 5114 
Los hijos del nodo 5045 son: Ninguno! 
Los hijos del nodo 5050 son: 5123 
Los hijos del nodo 5053 son: Ninguno! 
Los hijos del nodo 5056 son: 5129 5130 
Los hijos del nodo 5061 son: 5138 5139 
Los hijos del nodo 5065 son: 5143 
Los hijos del nodo 5066 son: 5144 5145 
Los hijos del nodo 5067 son: 5146 
Los hijos del nodo 5068 son: Ninguno! 
Los hijos del nodo 5069 son: 5147 5148 
Los hijos del nodo 5074 son: Ninguno! 
Los hijos del nodo 5075 son: Ninguno! 
Los hijos del nodo 5076 son: Ninguno! 
Los hijos del nodo 5077 son: 5152 
Los hijos del nodo 5079 son: 5154 5155 
Los hijos del nodo 5090 son: Ninguno! 
Los hijos del nodo 5092 son: Ninguno! 
Los hijos del nodo 5093 son: 5166 5167 
Los hijos del nodo 5094 son: 5168 5169 
Los hijos del nodo 5095 son: 5170 
Los hijos del nodo 5096 son: 5171 5172 
Los hijos del nodo 5104 son: 5178 5179 
Los hijos del nodo 5105 son: 5180 5181 
Los hijos del nodo 5108 son: Ninguno! 
Los hijos del nodo 5111 son: Ninguno! 
Los hijos del nodo 5118 son: 5197 
Los hijos del nodo 5119 son: 5198 5199 
Los hijos del nodo 5126 son: Ninguno! 
Los hijos del nodo 5128 son: Ninguno! 
Los hijos del nodo 5130 son: 5205 5206 
Los hijos del nodo 5132 son: 5208 
Los hijos del nodo 5133 son: 5209 
Los hijos del nodo 5135 son: Ninguno! 
Los hijos del nodo 5139 son: Ninguno! 
Los hijos del nodo 5140 son: 5216 5217 
Los hijos del nodo 5144 son: 5220 5221 
Los hijos del nodo 5146 son: Ninguno! 
Los hijos del nodo 5154 son: 5231 
Los hijos del nodo 5156 son: 5233 
Los hijos del nodo 5164 son: 5240 5241 
Los hijos del nodo 5166 son: 5242 
Los hijos del nodo 5170 son: 5244 
Los hijos del nodo 5172 son: 5247 
Los hijos del nodo 5176 son: 5251 
Los hijos del nodo 5178 son: Ninguno! 
Los hijos del nodo 5180 son: Ninguno! 
Los hijos del nodo 5181 son: 5256 
Los hijos del nodo 5183 son: 5258 
Los hijos del nodo 5194 son: Ninguno! 
Los hijos del nodo 5208 son: 5278 
Los hijos del nodo 5210 son: 5281 5282 
Los hijos del nodo 5212 son: 5284 5285 
Los hijos del nodo 5217 son: 5289 5290 
Los hijos del nodo 5220 son: Ninguno! 
Los hijos del nodo 5228 son: 5300 5301 
Los hijos del nodo 5243 son: 5315 
Los hijos del nodo 5246 son: 5317 
Los hijos del nodo 5248 son: 5318 5319 
Los hijos del nodo 5249 son: 5320 
Los hijos del nodo 5251 son: 5321 
Los hijos del nodo 5262 son: 5331 5332 
Los hijos del nodo 5265 son: Ninguno! 
Los hijos del nodo 5269 son: 5340 5341 
Los hijos del nodo 5271 son: 5344 
Los hijos del nodo 5277 son: 5348 5349 
Los hijos del nodo 5279 son: Ninguno! 
Los hijos del nodo 5283 son: 5355 5356 
Los hijos del nodo 5284 son: 5357 
Los hijos del nodo 5289 son: 5364 5365 
Los hijos del nodo 5291 son: 5367 
Los hijos del nodo 5296 son: 5373 5374 
Los hijos del nodo 5298 son: 5376 5377 
Los hijos del nodo 5301 son: 5381 5382 
Los hijos del nodo 5305 son: 5386 
Los hijos del nodo 5307 son: 5388 5389 
Los hijos del nodo 5311 son: Ninguno! 
Los hijos del nodo 5315 son: 5394 
Los hijos del nodo 5321 son: 5403 5404 
Los hijos del nodo 5322 son: 5405 
Los hijos del nodo 5324 son: Ninguno! 
Los hijos del nodo 5328 son: Ninguno! 
Los hijos del nodo 5332 son: 5410 
Los hijos del nodo 5337 son: 5415 
Los hijos del nodo 5340 son: 5418 
Los hijos del nodo 5341 son: 5419 5420 
Los hijos del nodo 5348 son: 5426 
Los hijos del nodo 5354 son: Ninguno! 
Los hijos del nodo 5356 son: 5429 5430 
Los hijos del nodo 5358 son: Ninguno! 
Los hijos del nodo 5361 son: 5435 5436 
Los hijos del nodo 5362 son: 5437 5438 
Los hijos del nodo 5365 son: 5442 5443 
Los hijos del nodo 5366 son: 5444 5445 
Los hijos del nodo 5371 son: Ninguno! 
Los hijos del nodo 5373 son: Ninguno! 
Los hijos del nodo 5374 son: 5454 
Los hijos del nodo 5379 son: Ninguno! 
Los hijos del nodo 5383 son: 5467 5468 
Los hijos del nodo 5400 son: 5485 
Los hijos del nodo 5402 son: 5488 
Los hijos del nodo 5404 son: 5490 
Los hijos del nodo 5409 son: Ninguno! 
Los hijos del nodo 5415 son: 5503 
Los hijos del nodo 5416 son: 5504 5505 
Los hijos del nodo 5419 son: 5508 5509 
Los hijos del nodo 5428 son: 5515 5516 
Los hijos del nodo 5431 son: Ninguno! 
Los hijos del nodo 5433 son: Ninguno! 
Los hijos del nodo 5437 son: Ninguno! 
Los hijos del nodo 5446 son: Ninguno! 
Los hijos del nodo 5450 son: Ninguno! 
Los hijos del nodo 5458 son: 5540 5541 
Los hijos del nodo 5461 son: 5543 5544 
Los hijos del nodo 5463 son: 5547 
Los hijos del nodo 5473 son: 5550 
Los hijos del nodo 5478 son: 5555 
Los hijos del nodo 5479 son: 5556 
Los hijos del nodo 5480 son: 5557 
Los hijos del nodo 5482 son: 5559 5560 
Los hijos del nodo 5483 son: 5561 5562 
Los hijos del nodo 5486 son: 5565 
Los hijos del nodo 5489 son: 5568 5569 
Los hijos del nodo 5492 son: Ninguno! 
Los hijos del nodo 5493 son: 5573 5574 
Los hijos del nodo 5494 son: 5575 
Los hijos del nodo 5495 son: 5576 
Los hijos del nodo 5496 son: 5577 
Los hijos del nodo 5498 son: Ninguno! 
Los hijos del nodo 5511 son: 5593 5594 
Los hijos del nodo 5515 son: 5598 
Los hijos del nodo 5517 son: 5600 5601 
Los hijos del nodo 5522 son: 5608 5609 
Los hijos del nodo 5525 son: 5612 5613 
Los hijos del nodo 5536 son: 5618 5619 
Los hijos del nodo 5541 son: 5624 
Los hijos del nodo 5545 son: 5629 5630 
Los hijos del nodo 5546 son: Ninguno! 
Los hijos del nodo 5551 son: Ninguno! 
Los hijos del nodo 5553 son: 5636 5637 
Los hijos del nodo 5554 son: Ninguno! 
Los hijos del nodo 5556 son: 5639 5640 
Los hijos del nodo 5560 son: 5644 
Los hijos del nodo 5568 son: Ninguno! 
Los hijos del nodo 5570 son: Ninguno! 
Los hijos del nodo 5572 son: 5656 5657 
Los hijos del nodo 5575 son: 5659 
Los hijos del nodo 5583 son: Ninguno! 
Los hijos del nodo 5585 son: 5668 
Los hijos del nodo 5589 son: 5672 5673 
Los hijos del nodo 5593 son: 5677 5678 
Los hijos del nodo 5596 son: 5680 5681 
Los hijos del nodo 5597 son: 5682 5683 
Los hijos del nodo 5600 son: 5687 5688 
Los hijos del nodo 5603 son: 5689 5690 
Los hijos del nodo 5604 son: Ninguno! 
Los hijos del nodo 5620 son: Ninguno! 
Los hijos del nodo 5622 son: Ninguno! 
Los hijos del nodo 5635 son: 5715 
Los hijos del nodo 5636 son: 5716 5717 
Los hijos del nodo 5641 son: 5724 5725 
Los hijos del nodo 5645 son: 5729 
Los hijos del nodo 5646 son: 5730 5731 
Los hijos del nodo 5654 son: Ninguno! 
Los hijos del nodo 5660 son: Ninguno! 
Los hijos del nodo 5661 son: 5749 5750 
Los hijos del nodo 5662 son: 5751 5752 
Los hijos del nodo 5663 son: 5753 5754 
Los hijos del nodo 5680 son: Ninguno! 
Los hijos del nodo 5682 son: 5775 
Los hijos del nodo 5687 son: 5780 5781 
Los hijos del nodo 5700 son: Ninguno! 
Los hijos del nodo 5702 son: Ninguno! 
Los hijos del nodo 5704 son: 5794 5795 
Los hijos del nodo 5706 son: 5798 
Los hijos del nodo 5709 son: 5801 
Los hijos del nodo 5710 son: 5802 
Los hijos del nodo 5711 son: 5803 5804 
Los hijos del nodo 5717 son: 5812 5813 
Los hijos del nodo 5725 son: Ninguno! 
Los hijos del nodo 5730 son: 5828 
Los hijos del nodo 5739 son: Ninguno! 
Los hijos del nodo 5741 son: 5839 5840 
Los hijos del nodo 5742 son: 5841 5842 
Los hijos del nodo 5743 son: 5843 5844 
Los hijos del nodo 5746 son: Ninguno! 
Los hijos del nodo 5747 son: 5845 
Los hijos del nodo 5756 son: Ninguno! 
Los hijos del nodo 5759 son: 5857 5858 
Los hijos del nodo 5760 son: Ninguno! 
Los hijos del nodo 5768 son: 5862 5863 
Los hijos del nodo 5775 son: 5870 5871 
Los hijos del nodo 5779 son: 5873 
Los hijos del nodo 5780 son: Ninguno! 
Los hijos del nodo 5782 son: 5875 5876 
Los hijos del nodo 5783 son: 5877 
Los hijos del nodo 5784 son: 5878 
Los hijos del nodo 5789 son: Ninguno! 
Los hijos del nodo 5795 son: 5889 5890 
Los hijos del nodo 5799 son: 5892 
Los hijos del nodo 5806 son: 5900 
Los hijos del nodo 5811 son: 5903 
Los hijos del nodo 5814 son: 5904 5905 
Los hijos del nodo 5823 son: Ninguno! 
Los hijos del nodo 5827 son: 5916 5917 
Los hijos del nodo 5839 son: 5933 5934 
Los hijos del nodo 5842 son: 5936 
Los hijos del nodo 5849 son: 5944 
Los hijos del nodo 5850 son: 5945 5946 
Los hijos del nodo 5858 son: 5951 5952 
Los hijos del nodo 5865 son: Ninguno! 
Los hijos del nodo 5868 son: 5961 
Los hijos del nodo 5869 son: 5962 
Los hijos del nodo 5880 son: 5979 
Los hijos del nodo 5881 son: Ninguno! 
Los hijos del nodo 5888 son: 5987 5988 
Los hijos del nodo 5894 son: Ninguno! 
Los hijos del nodo 5895 son: 5996 5997 
Los hijos del nodo 5899 son: 6000 6001 
Los hijos del nodo 5906 son: 6005 
Los hijos del nodo 5908 son: 6006 6007 
Los hijos del nodo 5915 son: 6015 
Los hijos del nodo 5919 son: 6018 6019 
Los hijos del nodo 5923 son: 6024 
Los hijos del nodo 5933 son: 6036 
Los hijos del nodo 5936 son: Ninguno! 
Los hijos del nodo 5938 son: 6040 6041 
Los hijos del nodo 5942 son: Ninguno! 
Los hijos del nodo 5943 son: Ninguno! 
Los hijos del nodo 5947 son: 6050 6051 
Los hijos del nodo 5949 son: 6052 6053 
Los hijos del nodo 5951 son: 6056 
Los hijos del nodo 5966 son: Ninguno! 
Los hijos del nodo 5970 son: 6074 
Los hijos del nodo 5971 son: 6075 
Los hijos del nodo 5974 son: 6077 
Los hijos del nodo 5975 son: Ninguno! 
Los hijos del nodo 5989 son: 6095 
Los hijos del nodo 5992 son: Ninguno! 
Los hijos del nodo 6001 son: Ninguno! 
Los hijos del nodo 6004 son: Ninguno! 
Los hijos del nodo 6008 son: Ninguno! 
Los hijos del nodo 6009 son: 6112 6113 
Los hijos del nodo 6011 son: 6116 6117 
Los hijos del nodo 6014 son: Ninguno! 
Los hijos del nodo 6019 son: 6124 
Los hijos del nodo 6035 son: Ninguno! 
Los hijos del nodo 6040 son: Ninguno! 
Los hijos del nodo 6041 son: 6144 6145 
Los hijos del nodo 6058 son: 6158 6159 
Los hijos del nodo 6067 son: 6165 
Los hijos del nodo 6068 son: 6166 
Los hijos del nodo 6073 son: Ninguno! 
Los hijos del nodo 6074 son: 6171 6172 
Los hijos del nodo 6077 son: Ninguno! 
Los hijos del nodo 6085 son: 6180 
Los hijos del nodo 6086 son: Ninguno! 
Los hijos del nodo 6088 son: Ninguno! 
Los hijos del nodo 6093 son: 6184 6185 
Los hijos del nodo 6095 son: Ninguno! 
Los hijos del nodo 6105 son: 6200 
Los hijos del nodo 6106 son: Ninguno! 
Los hijos del nodo 6108 son: 6203 6204 
Los hijos del nodo 6117 son: 6214 6215 
Los hijos del nodo 6119 son: 6216 
Los hijos del nodo 6124 son: 6222 6223 
Los hijos del nodo 6126 son: Ninguno! 
Los hijos del nodo 6136 son: 6235 
Los hijos del nodo 6141 son: 6241 6242 
Los hijos del nodo 6143 son: 6245 
Los hijos del nodo 6150 son: 6253 
Los hijos del nodo 6155 son: Ninguno! 
Los hijos del nodo 6157 son: 6258 6259 
Los hijos del nodo 6158 son: 6260 
Los hijos del nodo 6159 son: 6261 
Los hijos del nodo 6161 son: 6262 
Los hijos del nodo 6162 son: 6263 6264 
Los hijos del nodo 6163 son: 6265 
Los hijos del nodo 6167 son: 6270 
Los hijos del nodo 6169 son: 6271 
Los hijos del nodo 6170 son: 6272 6273 
Los hijos del nodo 6171 son: Ninguno! 
Los hijos del nodo 6172 son: 6274 6275 
Los hijos del nodo 6178 son: 6283 6284 
Los hijos del nodo 6181 son: Ninguno! 
Los hijos del nodo 6182 son: Ninguno! 
Los hijos del nodo 6187 son: 6292 6293 
Los hijos del nodo 6188 son: 6294 6295 
Los hijos del nodo 6189 son: 6296 6297 
Los hijos del nodo 6195 son: 6307 6308 
Los hijos del nodo 6201 son: 6314 6315 
Los hijos del nodo 6202 son: 6316 
Los hijos del nodo 6204 son: Ninguno! 
Los hijos del nodo 6208 son: 6322 
Los hijos del nodo 6209 son: Ninguno! 
Los hijos del nodo 6212 son: Ninguno! 
Los hijos del nodo 6215 son: 6326 6327 
Los hijos del nodo 6217 son: Ninguno! 
Los hijos del nodo 6220 son: 6331 
Los hijos del nodo 6226 son: 6338 6339 
Los hijos del nodo 6228 son: 6340 6341 
Los hijos del nodo 6230 son: 6343 6344 
Los hijos del nodo 6231 son: Ninguno! 
Los hijos del nodo 6237 son: 6351 
Los hijos del nodo 6238 son: 6352 
Los hijos del nodo 6244 son: Ninguno! 
Los hijos del nodo 6246 son: Ninguno! 
Los hijos del nodo 6247 son: Ninguno! 
Los hijos del nodo 6250 son: Ninguno! 
Los hijos del nodo 6251 son: 6358 6359 
Los hijos del nodo 6253 son: Ninguno! 
Los hijos del nodo 6264 son: Ninguno! 
Los hijos del nodo 6269 son: Ninguno! 
Los hijos del nodo 6277 son: Ninguno! 
Los hijos del nodo 6286 son: 6391 
Los hijos del nodo 6291 son: 6393 
Los hijos del nodo 6292 son: 6394 6395 
Los hijos del nodo 6294 son: 6398 6399 
Los hijos del nodo 6300 son: 6405 
Los hijos del nodo 6303 son: 6409 
Los hijos del nodo 6305 son: 6412 6413 
Los hijos del nodo 6307 son: Ninguno! 
Los hijos del nodo 6312 son: 6418 
Los hijos del nodo 6315 son: 6420 6421 
Los hijos del nodo 6318 son: Ninguno! 
Los hijos del nodo 6319 son: Ninguno! 
Los hijos del nodo 6332 son: 6436 
Los hijos del nodo 6335 son: 6439 6440 
Los hijos del nodo 6343 son: 6449 
Los hijos del nodo 6349 son: Ninguno! 
Los hijos del nodo 6350 son: Ninguno! 
Los hijos del nodo 6354 son: 6458 6459 
Los hijos del nodo 6355 son: Ninguno! 
Los hijos del nodo 6365 son: Ninguno! 
Los hijos del nodo 6375 son: 6478 
Los hijos del nodo 6379 son: 6482 6483 
Los hijos del nodo 6380 son: 6484 
Los hijos del nodo 6388 son: 6491 6492 
Los hijos del nodo 6389 son: Ninguno! 
Los hijos del nodo 6390 son: 6493 
Los hijos del nodo 6391 son: 6494 
Los hijos del nodo 6394 son: Ninguno! 
Los hijos del nodo 6406 son: 6503 6504 
Los hijos del nodo 6410 son: 6510 
Los hijos del nodo 6413 son: Ninguno! 
Los hijos del nodo 6414 son: 6513 6514 
Los hijos del nodo 6415 son: 6515 6516 
Los hijos del nodo 6422 son: 6524 
Los hijos del nodo 6424 son: Ninguno! 
Los hijos del nodo 6427 son: 6530 6531 
Los hijos del nodo 6430 son: 6534 
Los hijos del nodo 6433 son: 6538 
Los hijos del nodo 6435 son: Ninguno! 
Los hijos del nodo 6441 son: Ninguno! 
Los hijos del nodo 6443 son: 6545 
Los hijos del nodo 6446 son: Ninguno! 
Los hijos del nodo 6447 son: Ninguno! 
Los hijos del nodo 6450 son: Ninguno! 
Los hijos del nodo 6453 son: Ninguno! 
Los hijos del nodo 6460 son: 6558 
Los hijos del nodo 6461 son: 6559 6560 
Los hijos del nodo 6464 son: Ninguno! 
Los hijos del nodo 6466 son: 6564 6565 
Los hijos del nodo 6467 son: Ninguno! 
Los hijos del nodo 6470 son: Ninguno! 
Los hijos del nodo 6473 son: 6569 6570 
Los hijos del nodo 6480 son: 6576 6577 
Los hijos del nodo 6489 son: 6588 6589 
Los hijos del nodo 6491 son: 6591 
Los hijos del nodo 6494 son: 6593 
Los hijos del nodo 6496 son: 6594 
Los hijos del nodo 6499 son: Ninguno! 
Los hijos del nodo 6507 son: Ninguno! 
Los hijos del nodo 6509 son: 6602 6603 
Los hijos del nodo 6514 son: 6611 
Los hijos del nodo 6516 son: Ninguno! 
Los hijos del nodo 6518 son: Ninguno! 
Los hijos del nodo 6520 son: Ninguno! 
Los hijos del nodo 6525 son: 6617 6618 
Los hijos del nodo 6529 son: 6620 
Los hijos del nodo 6535 son: 6623 6624 
Los hijos del nodo 6538 son: 6628 
Los hijos del nodo 6540 son: 6629 
Los hijos del nodo 6541 son: 6630 6631 
Los hijos del nodo 6543 son: 6634 
Los hijos del nodo 6545 son: 6637 6638 
Los hijos del nodo 6554 son: 6646 
Los hijos del nodo 6557 son: 6648 
Los hijos del nodo 6562 son: 6652 
Los hijos del nodo 6563 son: 6653 
Los hijos del nodo 6567 son: 6658 6659 
Los hijos del nodo 6568 son: Ninguno! 
Los hijos del nodo 6569 son: Ninguno! 
Los hijos del nodo 6574 son: Ninguno! 
Los hijos del nodo 6576 son: 6666 6667 
Los hijos del nodo 6579 son: 6671 
Los hijos del nodo 6580 son: Ninguno! 
Los hijos del nodo 6583 son: 6676 6677 
Los hijos del nodo 6584 son: 6678 6679 
Los hijos del nodo 6592 son: Ninguno! 
Los hijos del nodo 6594 son: Ninguno! 
Los hijos del nodo 6598 son: 6691 6692 
Los hijos del nodo 6599 son: 6693 6694 
Los hijos del nodo 6601 son: 6696 6697 
Los hijos del nodo 6607 son: 6700 6701 
Los hijos del nodo 6608 son: Ninguno! 
Los hijos del nodo 6610 son: 6702 
Los hijos del nodo 6615 son: 6710 
Los hijos del nodo 6619 son: 6714 6715 
Los hijos del nodo 6620 son: 6716 6717 
Los hijos del nodo 6631 son: 6727 6728 
Los hijos del nodo 6637 son: Ninguno! 
Los hijos del nodo 6638 son: 6733 6734 
Los hijos del nodo 6645 son: 6740 6741 
Los hijos del nodo 6653 son: Ninguno! 
Los hijos del nodo 6661 son: 6756 
Los hijos del nodo 6664 son: Ninguno! 
Los hijos del nodo 6665 son: Ninguno! 
Los hijos del nodo 6666 son: Ninguno! 
Los hijos del nodo 6671 son: 6763 6764 
Los hijos del nodo 6675 son: Ninguno! 
Los hijos del nodo 6703 son: Ninguno! 
Los hijos del nodo 6704 son: 6794 6795 
Los hijos del nodo 6705 son: 6796 6797 
Los hijos del nodo 6709 son: Ninguno! 
Los hijos del nodo 6710 son: 6801 
Los hijos del nodo 6725 son: 6815 6816 
Los hijos del nodo 6726 son: 6817 
Los hijos del nodo 6727 son: Ninguno! 
Los hijos del nodo 6736 son: Ninguno! 
Los hijos del nodo 6741 son: 6831 
Los hijos del nodo 6746 son: Ninguno! 
Los hijos del nodo 6748 son: Ninguno! 
Los hijos del nodo 6754 son: 6845 6846 
Los hijos del nodo 6761 son: Ninguno! 
Los hijos del nodo 6766 son: Ninguno! 
Los hijos del nodo 6772 son: Ninguno! 
Los hijos del nodo 6773 son: 6862 6863 
Los hijos del nodo 6775 son: 6865 
Los hijos del nodo 6777 son: 6868 6869 
Los hijos del nodo 6785 son: Ninguno! 
Los hijos del nodo 6791 son: Ninguno! 
Los hijos del nodo 6794 son: 6888 6889 
Los hijos del nodo 6796 son: Ninguno! 
Los hijos del nodo 6799 son: 6891 
Los hijos del nodo 6800 son: 6892 
Los hijos del nodo 6801 son: 6893 6894 
Los hijos del nodo 6804 son: Ninguno! 
Los hijos del nodo 6814 son: Ninguno! 
Los hijos del nodo 6817 son: 6909 
Los hijos del nodo 6821 son: 6913 
Los hijos del nodo 6824 son: Ninguno! 
Los hijos del nodo 6828 son: Ninguno! 
Los hijos del nodo 6830 son: 6920 6921 
Los hijos del nodo 6835 son: 6925 
Los hijos del nodo 6840 son: 6929 
Los hijos del nodo 6843 son: Ninguno! 
Los hijos del nodo 6851 son: 6933 
Los hijos del nodo 6853 son: 6936 6937 
Los hijos del nodo 6858 son: 6943 6944 
Los hijos del nodo 6859 son: 6945 
Los hijos del nodo 6861 son: Ninguno! 
Los hijos del nodo 6865 son: Ninguno! 
Los hijos del nodo 6867 son: 6952 6953 
Los hijos del nodo 6868 son: Ninguno! 
Los hijos del nodo 6870 son: 6954 6955 
Los hijos del nodo 6872 son: 6956 6957 
Los hijos del nodo 6877 son: 6965 6966 
Los hijos del nodo 6888 son: 6981 6982 
Los hijos del nodo 6892 son: Ninguno! 
Los hijos del nodo 6895 son: 6990 
Los hijos del nodo 6898 son: Ninguno! 
Los hijos del nodo 6912 son: Ninguno! 
Los hijos del nodo 6915 son: 7006 7007 
Los hijos del nodo 6916 son: 7008 7009 
Los hijos del nodo 6917 son: Ninguno! 
Los hijos del nodo 6932 son: 7020 7021 
Los hijos del nodo 6945 son: Ninguno! 
Los hijos del nodo 6951 son: Ninguno! 
Los hijos del nodo 6955 son: 7047 7048 
Los hijos del nodo 6956 son: 7049 7050 
Los hijos del nodo 6959 son: 7054 7055 
Los hijos del nodo 6961 son: 7056 7057 
Los hijos del nodo 6964 son: 7059 7060 
Los hijos del nodo 6971 son: 7065 7066 
Los hijos del nodo 6977 son: 7072 
Los hijos del nodo 6981 son: 7078 
Los hijos del nodo 6984 son: 7081 
Los hijos del nodo 6991 son: 7088 
Los hijos del nodo 6994 son: 7091 
Los hijos del nodo 6997 son: 7094 
Los hijos del nodo 6998 son: Ninguno! 
Los hijos del nodo 7003 son: Ninguno! 
Los hijos del nodo 7006 son: 7105 
Los hijos del nodo 7018 son: Ninguno! 
Los hijos del nodo 7020 son: 7120 
Los hijos del nodo 7021 son: Ninguno! 
Los hijos del nodo 7025 son: 7124 
Los hijos del nodo 7027 son: 7127 7128 
Los hijos del nodo 7033 son: 7135 
Los hijos del nodo 7035 son: Ninguno! 
Los hijos del nodo 7036 son: 7137 
Los hijos del nodo 7038 son: Ninguno! 
Los hijos del nodo 7039 son: 7138 7139 
Los hijos del nodo 7041 son: 7142 7143 
Los hijos del nodo 7046 son: 7146 
Los hijos del nodo 7047 son: 7147 7148 
Los hijos del nodo 7048 son: 7149 
Los hijos del nodo 7050 son: Ninguno! 
Los hijos del nodo 7053 son: 7151 7152 
Los hijos del nodo 7056 son: Ninguno! 
Los hijos del nodo 7059 son: 7156 
Los hijos del nodo 7064 son: Ninguno! 
Los hijos del nodo 7065 son: Ninguno! 
Los hijos del nodo 7069 son: 7165 7166 
Los hijos del nodo 7072 son: 7169 7170 
Los hijos del nodo 7079 son: Ninguno! 
Los hijos del nodo 7080 son: 7180 7181 
Los hijos del nodo 7081 son: 7182 7183 
Los hijos del nodo 7082 son: 7184 
Los hijos del nodo 7084 son: 7186 
Los hijos del nodo 7085 son: 7187 7188 
Los hijos del nodo 7089 son: 7193 7194 
Los hijos del nodo 7094 son: Ninguno! 
Los hijos del nodo 7097 son: 7203 
Los hijos del nodo 7098 son: 7204 
Los hijos del nodo 7100 son: 7207 
Los hijos del nodo 7103 son: 7209 7210 
Los hijos del nodo 7105 son: 7212 
Los hijos del nodo 7115 son: 7225 
Los hijos del nodo 7117 son: 7226 
Los hijos del nodo 7130 son: 7239 
Los hijos del nodo 7132 son: 7242 7243 
Los hijos del nodo 7133 son: Ninguno! 
Los hijos del nodo 7135 son: Ninguno! 
Los hijos del nodo 7136 son: 7244 
Los hijos del nodo 7138 son: 7245 7246 
Los hijos del nodo 7140 son: 7248 7249 
Los hijos del nodo 7142 son: Ninguno! 
Los hijos del nodo 7151 son: 7261 
Los hijos del nodo 7166 son: 7277 7278 
Los hijos del nodo 7170 son: Ninguno! 
Los hijos del nodo 7171 son: 7280 
Los hijos del nodo 7178 son: 7288 
Los hijos del nodo 7182 son: 7291 7292 
Los hijos del nodo 7190 son: 7296 
Los hijos del nodo 7191 son: Ninguno! 
Los hijos del nodo 7196 son: 7301 
Los hijos del nodo 7199 son: 7304 7305 
Los hijos del nodo 7203 son: 7312 
Los hijos del nodo 7207 son: Ninguno! 
Los hijos del nodo 7209 son: 7315 7316 
Los hijos del nodo 7212 son: 7319 7320 
Los hijos del nodo 7220 son: 7327 
Los hijos del nodo 7221 son: Ninguno! 
Los hijos del nodo 7222 son: 7328 7329 
Los hijos del nodo 7225 son: 7333 
Los hijos del nodo 7226 son: 7334 
Los hijos del nodo 7233 son: 7342 
Los hijos del nodo 7246 son: 7357 7358 
Los hijos del nodo 7251 son: 7361 
Los hijos del nodo 7253 son: Ninguno! 
Los hijos del nodo 7256 son: Ninguno! 
Los hijos del nodo 7258 son: Ninguno! 
Los hijos del nodo 7262 son: 7369 
Los hijos del nodo 7267 son: 7372 
Los hijos del nodo 7268 son: 7373 7374 
Los hijos del nodo 7271 son: 7376 7377 
Los hijos del nodo 7273 son: Ninguno! 
Los hijos del nodo 7283 son: 7386 
Los hijos del nodo 7285 son: Ninguno! 
Los hijos del nodo 7287 son: 7390 7391 
Los hijos del nodo 7290 son: 7394 7395 
Los hijos del nodo 7294 son: 7401 
Los hijos del nodo 7297 son: 7404 
Los hijos del nodo 7302 son: 7408 7409 
Los hijos del nodo 7303 son: 7410 
Los hijos del nodo 7308 son: 7413 
Los hijos del nodo 7313 son: 7416 
Los hijos del nodo 7328 son: Ninguno! 
Los hijos del nodo 7332 son: 7440 7441 
Los hijos del nodo 7333 son: 7442 
Los hijos del nodo 7334 son: Ninguno! 
Los hijos del nodo 7339 son: 7447 7448 
Los hijos del nodo 7342 son: 7449 
Los hijos del nodo 7344 son: 7451 
Los hijos del nodo 7351 son: 7459 7460 
Los hijos del nodo 7353 son: 7463 
Los hijos del nodo 7357 son: 7465 
Los hijos del nodo 7360 son: 7468 7469 
Los hijos del nodo 7362 son: Ninguno! 
Los hijos del nodo 7369 son: Ninguno! 
Los hijos del nodo 7370 son: Ninguno! 
Los hijos del nodo 7371 son: 7477 7478 
Los hijos del nodo 7373 son: Ninguno! 
Los hijos del nodo 7375 son: 7482 
Los hijos del nodo 7377 son: 7483 
Los hijos del nodo 7378 son: 7484 
Los hijos del nodo 7389 son: Ninguno! 
Los hijos del nodo 7392 son: 7502 7503 
Los hijos del nodo 7404 son: Ninguno! 
Los hijos del nodo 7406 son: 7517 7518 
Los hijos del nodo 7411 son: 7527 7528 
Los hijos del nodo 7416 son: 7532 
Los hijos del nodo 7417 son: 7533 7534 
Los hijos del nodo 7424 son: 7544 7545 
Los hijos del nodo 7430 son: 7553 7554 
Los hijos del nodo 7431 son: 7555 
Los hijos del nodo 7433 son: 7557 
Los hijos del nodo 7439 son: 7565 
Los hijos del nodo 7440 son: 7566 
Los hijos del nodo 7442 son: Ninguno! 
Los hijos del nodo 7446 son: Ninguno! 
Los hijos del nodo 7457 son: 7579 
Los hijos del nodo 7459 son: Ninguno! 
Los hijos del nodo 7462 son: 7583 
Los hijos del nodo 7464 son: 7585 
Los hijos del nodo 7465 son: 7586 7587 
Los hijos del nodo 7475 son: Ninguno! 
Los hijos del nodo 7476 son: 7598 
Los hijos del nodo 7486 son: Ninguno! 
Los hijos del nodo 7501 son: 7621 7622 
Los hijos del nodo 7503 son: 7624 
Los hijos del nodo 7504 son: 7625 
Los hijos del nodo 7506 son: 7626 7627 
Los hijos del nodo 7514 son: 7637 
Los hijos del nodo 7516 son: 7639 7640 
Los hijos del nodo 7519 son: Ninguno! 
Los hijos del nodo 7520 son: 7643 
Los hijos del nodo 7521 son: 7644 
Los hijos del nodo 7523 son: 7646 
Los hijos del nodo 7525 son: Ninguno! 
Los hijos del nodo 7528 son: 7653 
Los hijos del nodo 7529 son: 7654 
Los hijos del nodo 7531 son: Ninguno! 
Los hijos del nodo 7532 son: 7655 7656 
Los hijos del nodo 7537 son: Ninguno! 
Los hijos del nodo 7538 son: 7662 
Los hijos del nodo 7541 son: 7665 7666 
Los hijos del nodo 7542 son: 7667 
Los hijos del nodo 7545 son: 7671 7672 
Los hijos del nodo 7546 son: Ninguno! 
Los hijos del nodo 7549 son: Ninguno! 
Los hijos del nodo 7550 son: 7676 7677 
Los hijos del nodo 7555 son: Ninguno! 
Los hijos del nodo 7557 son: Ninguno! 
Los hijos del nodo 7559 son: 7684 7685 
Los hijos del nodo 7564 son: 7689 7690 
Los hijos del nodo 7566 son: Ninguno! 
Los hijos del nodo 7567 son: 7691 
Los hijos del nodo 7569 son: 7693 
Los hijos del nodo 7570 son: 7694 
Los hijos del nodo 7587 son: 7719 
Los hijos del nodo 7599 son: 7732 7733 
Los hijos del nodo 7602 son: 7738 7739 
Los hijos del nodo 7608 son: 7747 7748 
Los hijos del nodo 7616 son: Ninguno! 
Los hijos del nodo 7621 son: Ninguno! 
Los hijos del nodo 7625 son: 7763 
Los hijos del nodo 7626 son: 7764 7765 
Los hijos del nodo 7627 son: Ninguno! 
Los hijos del nodo 7629 son: 7768 7769 
Los hijos del nodo 7630 son: 7770 7771 
Los hijos del nodo 7637 son: 7776 
Los hijos del nodo 7638 son: 7777 7778 
Los hijos del nodo 7640 son: 7780 7781 
Los hijos del nodo 7645 son: Ninguno! 
Los hijos del nodo 7648 son: 7788 
Los hijos del nodo 7650 son: 7790 
Los hijos del nodo 7654 son: 7795 
Los hijos del nodo 7657 son: 7799 
Los hijos del nodo 7658 son: Ninguno! 
Los hijos del nodo 7660 son: Ninguno! 
Los hijos del nodo 7664 son: 7803 7804 
Los hijos del nodo 7667 son: 7807 
Los hijos del nodo 7669 son: 7809 7810 
Los hijos del nodo 7670 son: 7811 
Los hijos del nodo 7673 son: 7815 
Los hijos del nodo 7679 son: 7822 7823 
Los hijos del nodo 7682 son: 7827 7828 
Los hijos del nodo 7686 son: 7831 
Los hijos del nodo 7694 son: 7842 7843 
Los hijos del nodo 7697 son: 7846 7847 
Los hijos del nodo 7698 son: 7848 
Los hijos del nodo 7699 son: 7849 
Los hijos del nodo 7705 son: 7857 
Los hijos del nodo 7706 son: 7858 
Los hijos del nodo 7710 son: Ninguno! 
Los hijos del nodo 7712 son: Ninguno! 
Los hijos del nodo 7726 son: 7876 
Los hijos del nodo 7727 son: 7877 
Los hijos del nodo 7734 son: Ninguno! 
Los hijos del nodo 7739 son: Ninguno! 
Los hijos del nodo 7741 son: 7890 
Los hijos del nodo 7742 son: 7891 
Los hijos del nodo 7744 son: 7894 
Los hijos del nodo 7754 son: 7903 
Los hijos del nodo 7756 son: Ninguno! 
Los hijos del nodo 7773 son: Ninguno! 
Los hijos del nodo 7777 son: Ninguno! 
Los hijos del nodo 7778 son: Ninguno! 
Los hijos del nodo 7780 son: 7923 
Los hijos del nodo 7783 son: Ninguno! 
Los hijos del nodo 7784 son: 7927 
Los hijos del nodo 7786 son: 7929 
Los hijos del nodo 7790 son: Ninguno! 
Los hijos del nodo 7794 son: 7938 
Los hijos del nodo 7796 son: 7939 
Los hijos del nodo 7799 son: Ninguno! 
Los hijos del nodo 7803 son: Ninguno! 
Los hijos del nodo 7804 son: 7947 
Los hijos del nodo 7805 son: Ninguno! 
Los hijos del nodo 7812 son: 7954 
Los hijos del nodo 7819 son: 7961 
Los hijos del nodo 7830 son: 7974 
Los hijos del nodo 7831 son: Ninguno! 
Los hijos del nodo 7832 son: 7975 
Los hijos del nodo 7835 son: 7977 
Los hijos del nodo 7837 son: 7980 
Los hijos del nodo 7838 son: 7981 7982 
Los hijos del nodo 7857 son: 7996 
Los hijos del nodo 7858 son: Ninguno! 
Los hijos del nodo 7860 son: Ninguno! 
Los hijos del nodo 7861 son: Ninguno! 
Los hijos del nodo 7863 son: 8001 
Los hijos del nodo 7869 son: 8008 8009 
Los hijos del nodo 7877 son: 8024 
Los hijos del nodo 7879 son: Ninguno! 
Los hijos del nodo 7880 son: 8027 8028 
Los hijos del nodo 7887 son: Ninguno! 
Los hijos del nodo 7888 son: 8035 
Los hijos del nodo 7890 son: Ninguno! 
Los hijos del nodo 7891 son: 8036 
Los hijos del nodo 7892 son: 8037 8038 
Los hijos del nodo 7897 son: Ninguno! 
Los hijos del nodo 7898 son: 8045 
Los hijos del nodo 7900 son: 8048 
Los hijos del nodo 7905 son: 8052 8053 
Los hijos del nodo 7906 son: Ninguno! 
Los hijos del nodo 7907 son: 8054 
Los hijos del nodo 7908 son: 8055 8056 
Los hijos del nodo 7915 son: Ninguno! 
Los hijos del nodo 7918 son: Ninguno! 
Los hijos del nodo 7922 son: 8071 
Los hijos del nodo 7925 son: 8073 8074 
Los hijos del nodo 7926 son: Ninguno! 
Los hijos del nodo 7927 son: 8075 8076 
Los hijos del nodo 7937 son: Ninguno! 
Los hijos del nodo 7938 son: Ninguno! 
Los hijos del nodo 7942 son: Ninguno! 
Los hijos del nodo 7947 son: 8096 8097 
Los hijos del nodo 7959 son: Ninguno! 
Los hijos del nodo 7964 son: Ninguno! 
Los hijos del nodo 7971 son: 8120 8121 
Los hijos del nodo 7977 son: 8128 
Los hijos del nodo 7978 son: Ninguno! 
Los hijos del nodo 7988 son: 8140 8141 
Los hijos del nodo 7993 son: 8144 
Los hijos del nodo 7996 son: Ninguno! 
Los hijos del nodo 8000 son: Ninguno! 
Los hijos del nodo 8002 son: 8150 
Los hijos del nodo 8004 son: 8153 8154 
Los hijos del nodo 8005 son: 8155 8156 
Los hijos del nodo 8011 son: 8166 
Los hijos del nodo 8018 son: 8173 
Los hijos del nodo 8021 son: 8174 
Los hijos del nodo 8022 son: Ninguno! 
Los hijos del nodo 8025 son: Ninguno! 
Los hijos del nodo 8029 son: 8183 
Los hijos del nodo 8031 son: 8185 8186 
Los hijos del nodo 8037 son: 8192 
Los hijos del nodo 8038 son: Ninguno! 
Los hijos del nodo 8045 son: Ninguno! 
Los hijos del nodo 8050 son: Ninguno! 
Los hijos del nodo 8052 son: Ninguno! 
Los hijos del nodo 8054 son: Ninguno! 
Los hijos del nodo 8060 son: Ninguno! 
Los hijos del nodo 8063 son: Ninguno! 
Los hijos del nodo 8076 son: Ninguno! 
Los hijos del nodo 8079 son: Ninguno! 
Los hijos del nodo 8084 son: Ninguno! 
Los hijos del nodo 8091 son: Ninguno! 
Los hijos del nodo 8092 son: Ninguno! 
Los hijos del nodo 8097 son: Ninguno! 
Los hijos del nodo 8106 son: Ninguno! 
Los hijos del nodo 8115 son: Ninguno! 
Los hijos del nodo 8120 son: Ninguno! 
Los hijos del nodo 8121 son: Ninguno! 
Los hijos del nodo 8123 son: Ninguno! 
Los hijos del nodo 8125 son: Ninguno! 
Los hijos del nodo 8127 son: Ninguno! 
Los hijos del nodo 8131 son: Ninguno! 
Los hijos del nodo 8140 son: Ninguno! 
Los hijos del nodo 8142 son: Ninguno! 
Los hijos del nodo 8154 son: Ninguno! 
Los hijos del nodo 8155 son: Ninguno! 
Los hijos del nodo 8158 son: Ninguno! 
Los hijos del nodo 8166 son: Ninguno! 
Los hijos del nodo 8174 son: Ninguno! 
Los hijos del nodo 8175 son: Ninguno! 
Los hijos del nodo 8181 son: Ninguno! 
Los hijos del nodo 8186 son: Ninguno! 
Los hijos del nodo 8190 son: Ninguno! 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './Results/results_8192.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './Data/data_8192.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './HLS_cams/cam_binaria_optimizada/cam.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 01:38:36 . Memory (MB): peak = 275.457 ; gain = 185.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 01:38:36 . Memory (MB): peak = 275.457 ; gain = 185.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:48 ; elapsed = 01:38:37 . Memory (MB): peak = 275.457 ; gain = 185.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:48 ; elapsed = 01:38:37 . Memory (MB): peak = 275.457 ; gain = 185.082
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 01:38:38 . Memory (MB): peak = 287.059 ; gain = 196.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 01:38:38 . Memory (MB): peak = 288.355 ; gain = 197.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:50) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:45).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'busqueda_cam' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:38) and fifo write on port 'result_V_V' (./HLS_cams/cam_binaria_optimizada/cam.cpp:35).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1196.18 seconds; current allocated memory: 214.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 214.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 214.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 214.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'busqueda_cam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'busqueda_cam_bfstree_V' to 'busqueda_cam_bfstbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'busqueda_cam'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 215.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/nodo_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/relationship_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/fatherSearch' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/result_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_function' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 215.612 MB.
INFO: [RTMG 210-279] Implementing memory 'busqueda_cam_bfstbkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 01:38:41 . Memory (MB): peak = 295.352 ; gain = 204.977
INFO: [VHDL 208-304] Generating VHDL RTL for top_function.
INFO: [VLOG 209-307] Generating Verilog RTL for top_function.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Vivado/2019.1/msys64/mingw64/bin/g++"
   Compiling cam.cpp_pre.cpp.tb.cpp
   Compiling results_8192.cpp_pre.cpp.tb.cpp
   Compiling test_bench.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_function.cpp
   Compiling data_8192.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Los hijos del nodo 8 son: 13 
Los hijos del nodo 13 son: 22 
Los hijos del nodo 20 son: 33 34 
Los hijos del nodo 23 son: 35 36 37 
Los hijos del nodo 26 son: Ninguno! 
Los hijos del nodo 33 son: 49 
Los hijos del nodo 38 son: 57 58 
Los hijos del nodo 45 son: Ninguno! 
Los hijos del nodo 51 son: 76 77 
Los hijos del nodo 52 son: 78 79 
Los hijos del nodo 57 son: Ninguno! 
Los hijos del nodo 58 son: Ninguno! 
Los hijos del nodo 59 son: 86 87 
Los hijos del nodo 60 son: Ninguno! 
Los hijos del nodo 63 son: Ninguno! 
Los hijos del nodo 65 son: 91 92 
Los hijos del nodo 67 son: 94 
Los hijos del nodo 77 son: 104 
Los hijos del nodo 80 son: 108 
Los hijos del nodo 83 son: Ninguno! 
Los hijos del nodo 87 son: Ninguno! 
Los hijos del nodo 89 son: 115 
Los hijos del nodo 92 son: 118 
Los hijos del nodo 94 son: Ninguno! 
Los hijos del nodo 104 son: 131 132 
Los hijos del nodo 106 son: 135 136 
Los hijos del nodo 116 son: 147 148 
Los hijos del nodo 120 son: 153 154 
Los hijos del nodo 130 son: 166 
Los hijos del nodo 131 son: 167 168 
Los hijos del nodo 137 son: Ninguno! 
Los hijos del nodo 143 son: 176 177 
Los hijos del nodo 146 son: 179 180 
Los hijos del nodo 147 son: 181 182 
Los hijos del nodo 154 son: Ninguno! 
Los hijos del nodo 157 son: 193 
Los hijos del nodo 158 son: 194 
Los hijos del nodo 160 son: 197 
Los hijos del nodo 181 son: Ninguno! 
Los hijos del nodo 191 son: Ninguno! 
Los hijos del nodo 196 son: 236 237 
Los hijos del nodo 198 son: 240 
Los hijos del nodo 199 son: 241 242 243 
Los hijos del nodo 200 son: 244 245 246 
Los hijos del nodo 204 son: 252 
Los hijos del nodo 210 son: Ninguno! 
Los hijos del nodo 211 son: Ninguno! 
Los hijos del nodo 213 son: Ninguno! 
Los hijos del nodo 220 son: 263 264 
Los hijos del nodo 221 son: 265 
Los hijos del nodo 222 son: Ninguno! 
Los hijos del nodo 223 son: 266 
Los hijos del nodo 228 son: Ninguno! 
Los hijos del nodo 229 son: 272 273 
Los hijos del nodo 231 son: 275 276 
Los hijos del nodo 232 son: 277 
Los hijos del nodo 240 son: Ninguno! 
Los hijos del nodo 247 son: 289 
Los hijos del nodo 249 son: 292 293 
Los hijos del nodo 253 son: 296 
Los hijos del nodo 255 son: 297 
Los hijos del nodo 261 son: 302 303 
Los hijos del nodo 262 son: 304 
Los hijos del nodo 264 son: 306 
Los hijos del nodo 266 son: Ninguno! 
Los hijos del nodo 268 son: Ninguno! 
Los hijos del nodo 270 son: Ninguno! 
Los hijos del nodo 271 son: 310 
Los hijos del nodo 282 son: 323 324 
Los hijos del nodo 293 son: 331 
Los hijos del nodo 296 son: 334 
Los hijos del nodo 307 son: Ninguno! 
Los hijos del nodo 311 son: Ninguno! 
Los hijos del nodo 312 son: Ninguno! 
Los hijos del nodo 314 son: 352 353 
Los hijos del nodo 322 son: 357 358 
Los hijos del nodo 324 son: Ninguno! 
Los hijos del nodo 329 son: 363 
Los hijos del nodo 330 son: Ninguno! 
Los hijos del nodo 331 son: 364 365 
Los hijos del nodo 332 son: 366 
Los hijos del nodo 334 son: Ninguno! 
Los hijos del nodo 335 son: Ninguno! 
Los hijos del nodo 336 son: 369 
Los hijos del nodo 342 son: Ninguno! 
Los hijos del nodo 350 son: Ninguno! 
Los hijos del nodo 357 son: 388 
Los hijos del nodo 362 son: 393 394 
Los hijos del nodo 363 son: 395 
Los hijos del nodo 367 son: Ninguno! 
Los hijos del nodo 368 son: 398 399 
Los hijos del nodo 372 son: Ninguno! 
Los hijos del nodo 383 son: Ninguno! 
Los hijos del nodo 385 son: Ninguno! 
Los hijos del nodo 387 son: 415 416 
Los hijos del nodo 388 son: Ninguno! 
Los hijos del nodo 392 son: Ninguno! 
Los hijos del nodo 395 son: 423 
Los hijos del nodo 399 son: Ninguno! 
Los hijos del nodo 400 son: Ninguno! 
Los hijos del nodo 402 son: Ninguno! 
Los hijos del nodo 404 son: Ninguno! 
Los hijos del nodo 413 son: 435 
Los hijos del nodo 415 son: Ninguno! 
Los hijos del nodo 416 son: 438 
Los hijos del nodo 420 son: Ninguno! 
Los hijos del nodo 435 son: Ninguno! 
Los hijos del nodo 439 son: 466 467 
Los hijos del nodo 441 son: 468 469 
Los hijos del nodo 448 son: 476 
Los hijos del nodo 451 son: 480 
Los hijos del nodo 452 son: 481 482 
Los hijos del nodo 455 son: Ninguno! 
Los hijos del nodo 458 son: 485 486 
Los hijos del nodo 465 son: Ninguno! 
Los hijos del nodo 469 son: 495 496 
Los hijos del nodo 471 son: 497 498 
Los hijos del nodo 472 son: 499 500 
Los hijos del nodo 475 son: 503 504 
Los hijos del nodo 484 son: Ninguno! 
Los hijos del nodo 489 son: 516 517 
Los hijos del nodo 492 son: Ninguno! 
Los hijos del nodo 494 son: 522 
Los hijos del nodo 502 son: 532 
Los hijos del nodo 504 son: Ninguno! 
Los hijos del nodo 508 son: 537 
Los hijos del nodo 510 son: 540 541 
Los hijos del nodo 515 son: 548 549 
Los hijos del nodo 516 son: Ninguno! 
Los hijos del nodo 521 son: Ninguno! 
Los hijos del nodo 528 son: 561 
Los hijos del nodo 530 son: 563 
Los hijos del nodo 536 son: 567 568 
Los hijos del nodo 541 son: Ninguno! 
Los hijos del nodo 543 son: 577 
Los hijos del nodo 544 son: 578 
Los hijos del nodo 549 son: 587 588 
Los hijos del nodo 554 son: 590 591 
Los hijos del nodo 560 son: Ninguno! 
Los hijos del nodo 572 son: Ninguno! 
Los hijos del nodo 575 son: 612 613 
Los hijos del nodo 581 son: Ninguno! 
Los hijos del nodo 584 son: Ninguno! 
Los hijos del nodo 587 son: 625 626 
Los hijos del nodo 589 son: 628 
Los hijos del nodo 592 son: Ninguno! 
Los hijos del nodo 593 son: Ninguno! 
Los hijos del nodo 597 son: 632 
Los hijos del nodo 598 son: Ninguno! 
Los hijos del nodo 603 son: Ninguno! 
Los hijos del nodo 609 son: 642 643 
Los hijos del nodo 610 son: 644 645 
Los hijos del nodo 620 son: 656 657 
Los hijos del nodo 621 son: Ninguno! 
Los hijos del nodo 633 son: Ninguno! 
Los hijos del nodo 634 son: Ninguno! 
Los hijos del nodo 636 son: Ninguno! 
Los hijos del nodo 639 son: 677 678 
Los hijos del nodo 642 son: Ninguno! 
Los hijos del nodo 643 son: 681 682 
Los hijos del nodo 656 son: Ninguno! 
Los hijos del nodo 665 son: 700 701 
Los hijos del nodo 669 son: 704 
Los hijos del nodo 671 son: Ninguno! 
Los hijos del nodo 672 son: 707 
Los hijos del nodo 676 son: 713 714 
Los hijos del nodo 679 son: 716 717 
Los hijos del nodo 680 son: 718 
Los hijos del nodo 681 son: 719 
Los hijos del nodo 684 son: 722 723 
Los hijos del nodo 685 son: Ninguno! 
Los hijos del nodo 686 son: 724 
Los hijos del nodo 690 son: 730 
Los hijos del nodo 691 son: 731 
Los hijos del nodo 696 son: 735 
Los hijos del nodo 713 son: 750 751 
Los hijos del nodo 715 son: 753 
Los hijos del nodo 716 son: 754 
Los hijos del nodo 719 son: Ninguno! 
Los hijos del nodo 720 son: Ninguno! 
Los hijos del nodo 722 son: Ninguno! 
Los hijos del nodo 729 son: 764 
Los hijos del nodo 733 son: 769 
Los hijos del nodo 736 son: 773 774 
Los hijos del nodo 743 son: 779 
Los hijos del nodo 745 son: 781 782 
Los hijos del nodo 749 son: Ninguno! 
Los hijos del nodo 750 son: 785 
Los hijos del nodo 754 son: Ninguno! 
Los hijos del nodo 759 son: Ninguno! 
Los hijos del nodo 760 son: Ninguno! 
Los hijos del nodo 764 son: 799 
Los hijos del nodo 767 son: 804 805 
Los hijos del nodo 768 son: 806 
Los hijos del nodo 776 son: 813 
Los hijos del nodo 778 son: 815 
Los hijos del nodo 792 son: Ninguno! 
Los hijos del nodo 793 son: 833 834 
Los hijos del nodo 800 son: Ninguno! 
Los hijos del nodo 814 son: Ninguno! 
Los hijos del nodo 828 son: 866 867 
Los hijos del nodo 831 son: 872 
Los hijos del nodo 834 son: Ninguno! 
Los hijos del nodo 835 son: 874 
Los hijos del nodo 840 son: Ninguno! 
Los hijos del nodo 842 son: 880 881 
Los hijos del nodo 845 son: 886 
Los hijos del nodo 851 son: 892 893 
Los hijos del nodo 852 son: 894 
Los hijos del nodo 853 son: Ninguno! 
Los hijos del nodo 878 son: 917 
Los hijos del nodo 880 son: Ninguno! 
Los hijos del nodo 888 son: 924 
Los hijos del nodo 890 son: 926 927 
Los hijos del nodo 897 son: 935 936 
Los hijos del nodo 898 son: 937 938 
Los hijos del nodo 904 son: Ninguno! 
Los hijos del nodo 909 son: 948 949 
Los hijos del nodo 919 son: 956 
Los hijos del nodo 926 son: Ninguno! 
Los hijos del nodo 930 son: 962 963 
Los hijos del nodo 937 son: 969 
Los hijos del nodo 942 son: Ninguno! 
Los hijos del nodo 945 son: 972 973 
Los hijos del nodo 946 son: 974 
Los hijos del nodo 950 son: Ninguno! 
Los hijos del nodo 954 son: Ninguno! 
Los hijos del nodo 966 son: Ninguno! 
Los hijos del nodo 967 son: Ninguno! 
Los hijos del nodo 969 son: 998 
Los hijos del nodo 970 son: 999 
Los hijos del nodo 973 son: 1000 
Los hijos del nodo 974 son: 1001 1002 
Los hijos del nodo 976 son: 1005 1006 
Los hijos del nodo 979 son: Ninguno! 
Los hijos del nodo 983 son: Ninguno! 
Los hijos del nodo 987 son: Ninguno! 
Los hijos del nodo 998 son: Ninguno! 
Los hijos del nodo 1000 son: Ninguno! 
Los hijos del nodo 1002 son: 1028 
Los hijos del nodo 1003 son: 1029 
Los hijos del nodo 1015 son: 1041 
Los hijos del nodo 1018 son: Ninguno! 
Los hijos del nodo 1022 son: Ninguno! 
Los hijos del nodo 1024 son: 1049 
Los hijos del nodo 1027 son: 1053 1054 
Los hijos del nodo 1029 son: 1056 
Los hijos del nodo 1030 son: 1057 
Los hijos del nodo 1035 son: 1065 1066 
Los hijos del nodo 1038 son: 1069 1070 
Los hijos del nodo 1040 son: 1072 1073 
Los hijos del nodo 1041 son: 1074 
Los hijos del nodo 1044 son: 1078 
Los hijos del nodo 1045 son: 1079 1080 
Los hijos del nodo 1049 son: Ninguno! 
Los hijos del nodo 1053 son: Ninguno! 
Los hijos del nodo 1055 son: 1088 
Los hijos del nodo 1061 son: Ninguno! 
Los hijos del nodo 1064 son: 1099 
Los hijos del nodo 1068 son: 1105 
Los hijos del nodo 1070 son: 1108 
Los hijos del nodo 1075 son: Ninguno! 
Los hijos del nodo 1079 son: 1114 
Los hijos del nodo 1084 son: 1119 1120 
Los hijos del nodo 1087 son: Ninguno! 
Los hijos del nodo 1088 son: 1123 
Los hijos del nodo 1092 son: 1128 
Los hijos del nodo 1096 son: 1131 
Los hijos del nodo 1100 son: 1135 
Los hijos del nodo 1102 son: 1136 1137 
Los hijos del nodo 1108 son: 1143 1144 
Los hijos del nodo 1109 son: 1145 1146 
Los hijos del nodo 1110 son: 1147 
Los hijos del nodo 1112 son: 1149 
Los hijos del nodo 1115 son: 1152 1153 
Los hijos del nodo 1123 son: 1162 
Los hijos del nodo 1129 son: 1167 
Los hijos del nodo 1130 son: Ninguno! 
Los hijos del nodo 1132 son: Ninguno! 
Los hijos del nodo 1144 son: 1180 
Los hijos del nodo 1152 son: 1189 1190 
Los hijos del nodo 1153 son: 1191 1192 
Los hijos del nodo 1154 son: 1193 1194 
Los hijos del nodo 1165 son: 1203 
Los hijos del nodo 1167 son: 1204 
Los hijos del nodo 1169 son: 1206 
Los hijos del nodo 1171 son: Ninguno! 
Los hijos del nodo 1176 son: 1214 
Los hijos del nodo 1189 son: 1226 
Los hijos del nodo 1190 son: 1227 
Los hijos del nodo 1194 son: 1233 
Los hijos del nodo 1199 son: 1238 1239 
Los hijos del nodo 1213 son: Ninguno! 
Los hijos del nodo 1215 son: Ninguno! 
Los hijos del nodo 1218 son: Ninguno! 
Los hijos del nodo 1230 son: Ninguno! 
Los hijos del nodo 1231 son: 1267 1268 
Los hijos del nodo 1233 son: 1270 
Los hijos del nodo 1245 son: 1277 1278 
Los hijos del nodo 1247 son: Ninguno! 
Los hijos del nodo 1251 son: Ninguno! 
Los hijos del nodo 1254 son: 1284 1285 
Los hijos del nodo 1255 son: 1286 
Los hijos del nodo 1257 son: 1287 1288 
Los hijos del nodo 1259 son: 1289 
Los hijos del nodo 1261 son: 1292 
Los hijos del nodo 1266 son: 1296 
Los hijos del nodo 1280 son: Ninguno! 
Los hijos del nodo 1282 son: Ninguno! 
Los hijos del nodo 1284 son: Ninguno! 
Los hijos del nodo 1289 son: 1314 1315 
Los hijos del nodo 1290 son: 1316 1317 
Los hijos del nodo 1291 son: 1318 
Los hijos del nodo 1302 son: Ninguno! 
Los hijos del nodo 1308 son: Ninguno! 
Los hijos del nodo 1315 son: 1346 
Los hijos del nodo 1317 son: 1348 1349 
Los hijos del nodo 1319 son: 1352 1353 
Los hijos del nodo 1320 son: 1354 
Los hijos del nodo 1322 son: 1355 
Los hijos del nodo 1328 son: Ninguno! 
Los hijos del nodo 1329 son: 1360 1361 
Los hijos del nodo 1338 son: 1368 1369 
Los hijos del nodo 1341 son: 1373 
Los hijos del nodo 1342 son: 1374 1375 
Los hijos del nodo 1349 son: 1380 1381 
Los hijos del nodo 1351 son: Ninguno! 
Los hijos del nodo 1363 son: 1393 1394 
Los hijos del nodo 1371 son: 1402 
Los hijos del nodo 1372 son: 1403 
Los hijos del nodo 1374 son: 1406 1407 
Los hijos del nodo 1377 son: 1411 
Los hijos del nodo 1383 son: Ninguno! 
Los hijos del nodo 1387 son: Ninguno! 
Los hijos del nodo 1388 son: 1415 1416 
Los hijos del nodo 1391 son: Ninguno! 
Los hijos del nodo 1402 son: 1431 1432 
Los hijos del nodo 1403 son: Ninguno! 
Los hijos del nodo 1417 son: 1443 
Los hijos del nodo 1424 son: Ninguno! 
Los hijos del nodo 1425 son: 1450 1451 
Los hijos del nodo 1433 son: 1454 
Los hijos del nodo 1435 son: 1455 1456 
Los hijos del nodo 1436 son: 1457 
Los hijos del nodo 1444 son: 1467 1468 
Los hijos del nodo 1446 son: Ninguno! 
Los hijos del nodo 1451 son: 1474 1475 
Los hijos del nodo 1460 son: 1486 1487 
Los hijos del nodo 1464 son: 1493 
Los hijos del nodo 1465 son: 1494 
Los hijos del nodo 1486 son: 1510 1511 
Los hijos del nodo 1487 son: Ninguno! 
Los hijos del nodo 1496 son: 1516 1517 
Los hijos del nodo 1497 son: Ninguno! 
Los hijos del nodo 1500 son: 1520 1521 
Los hijos del nodo 1501 son: 1522 
Los hijos del nodo 1506 son: Ninguno! 
Los hijos del nodo 1513 son: Ninguno! 
Los hijos del nodo 1529 son: 1547 
Los hijos del nodo 1531 son: Ninguno! 
Los hijos del nodo 1537 son: Ninguno! 
Los hijos del nodo 1546 son: 1562 1563 
Los hijos del nodo 1547 son: 1564 1565 
Los hijos del nodo 1556 son: Ninguno! 
Los hijos del nodo 1565 son: 1576 1577 
Los hijos del nodo 1567 son: Ninguno! 
Los hijos del nodo 1568 son: 1578 
Los hijos del nodo 1571 son: 1582 1583 
Los hijos del nodo 1573 son: 1586 1587 
Los hijos del nodo 1574 son: Ninguno! 
Los hijos del nodo 1575 son: 1588 1589 
Los hijos del nodo 1576 son: 1590 
Los hijos del nodo 1582 son: Ninguno! 
Los hijos del nodo 1583 son: 1597 1598 
Los hijos del nodo 1587 son: 1602 1603 
Los hijos del nodo 1591 son: 1608 1609 
Los hijos del nodo 1600 son: 1618 1619 
Los hijos del nodo 1607 son: Ninguno! 
Los hijos del nodo 1610 son: 1630 1631 
Los hijos del nodo 1611 son: 1632 1633 
Los hijos del nodo 1614 son: 1637 1638 
Los hijos del nodo 1615 son: 1639 
Los hijos del nodo 1616 son: Ninguno! 
Los hijos del nodo 1624 son: 1649 
Los hijos del nodo 1625 son: 1650 
Los hijos del nodo 1626 son: 1651 1652 
Los hijos del nodo 1631 son: 1654 1655 
Los hijos del nodo 1632 son: 1656 1657 
Los hijos del nodo 1633 son: 1658 1659 
Los hijos del nodo 1640 son: 1666 1667 
Los hijos del nodo 1649 son: 1674 
Los hijos del nodo 1656 son: 1681 1682 
Los hijos del nodo 1658 son: 1685 1686 
Los hijos del nodo 1669 son: 1696 
Los hijos del nodo 1672 son: 1699 
Los hijos del nodo 1675 son: 1702 1703 
Los hijos del nodo 1677 son: 1706 
Los hijos del nodo 1681 son: 1709 1710 
Los hijos del nodo 1687 son: 1715 1716 
Los hijos del nodo 1695 son: 1722 1723 
Los hijos del nodo 1706 son: Ninguno! 
Los hijos del nodo 1709 son: 1735 
Los hijos del nodo 1714 son: 1740 
Los hijos del nodo 1715 son: Ninguno! 
Los hijos del nodo 1718 son: 1742 1743 
Los hijos del nodo 1720 son: Ninguno! 
Los hijos del nodo 1721 son: Ninguno! 
Los hijos del nodo 1735 son: Ninguno! 
Los hijos del nodo 1739 son: 1765 
Los hijos del nodo 1740 son: 1766 
Los hijos del nodo 1741 son: Ninguno! 
Los hijos del nodo 1746 son: Ninguno! 
Los hijos del nodo 1747 son: 1771 
Los hijos del nodo 1749 son: Ninguno! 
Los hijos del nodo 1754 son: 1780 1781 
Los hijos del nodo 1760 son: Ninguno! 
Los hijos del nodo 1765 son: Ninguno! 
Los hijos del nodo 1766 son: 1796 1797 
Los hijos del nodo 1767 son: 1798 1799 
Los hijos del nodo 1770 son: 1802 1803 
Los hijos del nodo 1771 son: 1804 1805 
Los hijos del nodo 1772 son: 1806 
Los hijos del nodo 1775 son: Ninguno! 
Los hijos del nodo 1778 son: Ninguno! 
Los hijos del nodo 1779 son: 1811 
Los hijos del nodo 1780 son: Ninguno! 
Los hijos del nodo 1785 son: 1817 
Los hijos del nodo 1786 son: Ninguno! 
Los hijos del nodo 1789 son: Ninguno! 
Los hijos del nodo 1791 son: 1823 1824 
Los hijos del nodo 1792 son: Ninguno! 
Los hijos del nodo 1798 son: 1829 1830 
Los hijos del nodo 1799 son: Ninguno! 
Los hijos del nodo 1811 son: 1845 
Los hijos del nodo 1812 son: 1846 1847 
Los hijos del nodo 1816 son: 1852 
Los hijos del nodo 1828 son: 1864 1865 
Los hijos del nodo 1836 son: 1870 1871 
Los hijos del nodo 1839 son: 1873 
Los hijos del nodo 1840 son: Ninguno! 
Los hijos del nodo 1844 son: 1877 
Los hijos del nodo 1865 son: 1902 
Los hijos del nodo 1867 son: 1904 
Los hijos del nodo 1873 son: Ninguno! 
Los hijos del nodo 1876 son: 1912 1913 
Los hijos del nodo 1882 son: 1916 1917 
Los hijos del nodo 1884 son: 1920 
Los hijos del nodo 1888 son: Ninguno! 
Los hijos del nodo 1890 son: 1927 1928 
Los hijos del nodo 1895 son: 1932 
Los hijos del nodo 1896 son: 1933 
Los hijos del nodo 1901 son: Ninguno! 
Los hijos del nodo 1907 son: 1941 
Los hijos del nodo 1911 son: 1945 1946 
Los hijos del nodo 1918 son: 1952 1953 
Los hijos del nodo 1922 son: 1957 1958 
Los hijos del nodo 1929 son: 1965 
Los hijos del nodo 1931 son: 1966 
Los hijos del nodo 1932 son: Ninguno! 
Los hijos del nodo 1933 son: 1967 1968 
Los hijos del nodo 1936 son: 1973 
Los hijos del nodo 1938 son: Ninguno! 
Los hijos del nodo 1940 son: 1974 1975 
Los hijos del nodo 1949 son: 1985 
Los hijos del nodo 1954 son: 1992 
Los hijos del nodo 1956 son: 1995 1996 
Los hijos del nodo 1959 son: 2000 2001 
Los hijos del nodo 1963 son: 2004 
Los hijos del nodo 1964 son: Ninguno! 
Los hijos del nodo 1967 son: 2008 2009 
Los hijos del nodo 1972 son: 2015 
Los hijos del nodo 1974 son: 2018 2019 
Los hijos del nodo 1975 son: 2020 
Los hijos del nodo 1978 son: 2025 
Los hijos del nodo 1983 son: Ninguno! 
Los hijos del nodo 1992 son: Ninguno! 
Los hijos del nodo 1993 son: 2036 2037 
Los hijos del nodo 1995 son: Ninguno! 
Los hijos del nodo 1997 son: Ninguno! 
Los hijos del nodo 2002 son: Ninguno! 
Los hijos del nodo 2007 son: 2043 
Los hijos del nodo 2016 son: 2055 2056 
Los hijos del nodo 2018 son: 2059 2060 
Los hijos del nodo 2021 son: Ninguno! 
Los hijos del nodo 2022 son: 2061 2062 
Los hijos del nodo 2024 son: Ninguno! 
Los hijos del nodo 2027 son: 2064 
Los hijos del nodo 2028 son: 2065 2066 
Los hijos del nodo 2033 son: 2069 
Los hijos del nodo 2040 son: Ninguno! 
Los hijos del nodo 2045 son: 2080 2081 
Los hijos del nodo 2052 son: 2089 
Los hijos del nodo 2056 son: 2094 
Los hijos del nodo 2057 son: 2095 
Los hijos del nodo 2058 son: Ninguno! 
Los hijos del nodo 2059 son: Ninguno! 
Los hijos del nodo 2062 son: 2098 
Los hijos del nodo 2063 son: 2099 2100 
Los hijos del nodo 2068 son: Ninguno! 
Los hijos del nodo 2069 son: 2105 2106 
Los hijos del nodo 2070 son: 2107 
Los hijos del nodo 2071 son: 2108 2109 
Los hijos del nodo 2075 son: 2110 2111 
Los hijos del nodo 2077 son: 2114 
Los hijos del nodo 2078 son: 2115 2116 
Los hijos del nodo 2079 son: Ninguno! 
Los hijos del nodo 2080 son: Ninguno! 
Los hijos del nodo 2081 son: Ninguno! 
Los hijos del nodo 2086 son: 2120 2121 
Los hijos del nodo 2089 son: Ninguno! 
Los hijos del nodo 2092 son: 2130 2131 
Los hijos del nodo 2093 son: 2132 2133 
Los hijos del nodo 2099 son: 2141 2142 
Los hijos del nodo 2104 son: 2146 2147 
Los hijos del nodo 2110 son: 2155 
Los hijos del nodo 2111 son: Ninguno! 
Los hijos del nodo 2116 son: 2160 
Los hijos del nodo 2119 son: 2163 2164 
Los hijos del nodo 2120 son: 2165 
Los hijos del nodo 2129 son: 2177 
Los hijos del nodo 2132 son: 2180 
Los hijos del nodo 2136 son: Ninguno! 
Los hijos del nodo 2138 son: 2184 2185 
Los hijos del nodo 2147 son: Ninguno! 
Los hijos del nodo 2157 son: 2203 
Los hijos del nodo 2165 son: 2212 2213 
Los hijos del nodo 2167 son: 2216 
Los hijos del nodo 2168 son: 2217 2218 
Los hijos del nodo 2169 son: 2219 
Los hijos del nodo 2173 son: Ninguno! 
Los hijos del nodo 2181 son: Ninguno! 
Los hijos del nodo 2188 son: 2237 
Los hijos del nodo 2191 son: Ninguno! 
Los hijos del nodo 2195 son: 2243 
Los hijos del nodo 2198 son: Ninguno! 
Los hijos del nodo 2199 son: 2246 
Los hijos del nodo 2208 son: 2255 2256 
Los hijos del nodo 2211 son: Ninguno! 
Los hijos del nodo 2215 son: 2263 
Los hijos del nodo 2229 son: 2278 
Los hijos del nodo 2231 son: Ninguno! 
Los hijos del nodo 2233 son: Ninguno! 
Los hijos del nodo 2234 son: 2282 
Los hijos del nodo 2239 son: Ninguno! 
Los hijos del nodo 2241 son: Ninguno! 
Los hijos del nodo 2242 son: Ninguno! 
Los hijos del nodo 2244 son: Ninguno! 
Los hijos del nodo 2245 son: Ninguno! 
Los hijos del nodo 2246 son: Ninguno! 
Los hijos del nodo 2247 son: Ninguno! 
Los hijos del nodo 2248 son: 2288 
Los hijos del nodo 2253 son: 2293 2294 
Los hijos del nodo 2256 son: 2298 2299 
Los hijos del nodo 2261 son: Ninguno! 
Los hijos del nodo 2264 son: 2304 2305 
Los hijos del nodo 2268 son: 2312 2313 
Los hijos del nodo 2270 son: 2315 2316 
Los hijos del nodo 2274 son: 2322 2323 
Los hijos del nodo 2280 son: Ninguno! 
Los hijos del nodo 2286 son: Ninguno! 
Los hijos del nodo 2289 son: 2334 
Los hijos del nodo 2297 son: 2341 
Los hijos del nodo 2298 son: Ninguno! 
Los hijos del nodo 2301 son: 2343 2344 
Los hijos del nodo 2304 son: 2347 2348 
Los hijos del nodo 2309 son: Ninguno! 
Los hijos del nodo 2315 son: 2361 2362 
Los hijos del nodo 2316 son: 2363 
Los hijos del nodo 2317 son: 2364 2365 
Los hijos del nodo 2325 son: Ninguno! 
Los hijos del nodo 2326 son: 2376 
Los hijos del nodo 2327 son: Ninguno! 
Los hijos del nodo 2328 son: Ninguno! 
Los hijos del nodo 2331 son: 2380 2381 
Los hijos del nodo 2332 son: 2382 2383 
Los hijos del nodo 2339 son: Ninguno! 
Los hijos del nodo 2341 son: 2390 2391 
Los hijos del nodo 2343 son: Ninguno! 
Los hijos del nodo 2345 son: 2394 2395 
Los hijos del nodo 2346 son: 2396 
Los hijos del nodo 2347 son: Ninguno! 
Los hijos del nodo 2348 son: 2397 
Los hijos del nodo 2350 son: Ninguno! 
Los hijos del nodo 2354 son: 2403 2404 
Los hijos del nodo 2355 son: 2405 2406 
Los hijos del nodo 2357 son: 2408 
Los hijos del nodo 2362 son: Ninguno! 
Los hijos del nodo 2364 son: 2413 2414 
Los hijos del nodo 2367 son: 2415 2416 
Los hijos del nodo 2368 son: 2417 
Los hijos del nodo 2373 son: 2425 
Los hijos del nodo 2386 son: 2437 2438 
Los hijos del nodo 2390 son: Ninguno! 
Los hijos del nodo 2391 son: 2440 
Los hijos del nodo 2392 son: 2441 2442 
Los hijos del nodo 2393 son: 2443 2444 
Los hijos del nodo 2396 son: Ninguno! 
Los hijos del nodo 2405 son: 2456 2457 
Los hijos del nodo 2407 son: 2460 
Los hijos del nodo 2413 son: 2465 
Los hijos del nodo 2426 son: 2475 2476 
Los hijos del nodo 2430 son: Ninguno! 
Los hijos del nodo 2432 son: 2480 2481 
Los hijos del nodo 2439 son: 2489 
Los hijos del nodo 2445 son: 2492 2493 
Los hijos del nodo 2448 son: 2496 
Los hijos del nodo 2449 son: 2497 2498 
Los hijos del nodo 2457 son: 2503 
Los hijos del nodo 2460 son: Ninguno! 
Los hijos del nodo 2463 son: 2506 2507 
Los hijos del nodo 2466 son: 2509 
Los hijos del nodo 2472 son: 2519 
Los hijos del nodo 2474 son: 2521 2522 
Los hijos del nodo 2487 son: 2537 2538 
Los hijos del nodo 2496 son: 2550 2551 
Los hijos del nodo 2504 son: 2559 
Los hijos del nodo 2506 son: 2560 
Los hijos del nodo 2508 son: 2563 
Los hijos del nodo 2509 son: 2564 
Los hijos del nodo 2513 son: 2566 2567 
Los hijos del nodo 2514 son: 2568 2569 
Los hijos del nodo 2515 son: 2570 
Los hijos del nodo 2516 son: 2571 
Los hijos del nodo 2521 son: 2576 2577 
Los hijos del nodo 2523 son: Ninguno! 
Los hijos del nodo 2528 son: 2585 2586 
Los hijos del nodo 2530 son: 2588 
Los hijos del nodo 2531 son: Ninguno! 
Los hijos del nodo 2537 son: 2595 
Los hijos del nodo 2539 son: 2596 2597 
Los hijos del nodo 2541 son: 2599 2600 
Los hijos del nodo 2545 son: 2604 2605 
Los hijos del nodo 2551 son: Ninguno! 
Los hijos del nodo 2556 son: Ninguno! 
Los hijos del nodo 2557 son: Ninguno! 
Los hijos del nodo 2559 son: Ninguno! 
Los hijos del nodo 2561 son: 2620 2621 
Los hijos del nodo 2567 son: 2627 2628 
Los hijos del nodo 2569 son: 2631 
Los hijos del nodo 2581 son: 2641 2642 
Los hijos del nodo 2582 son: 2643 2644 
Los hijos del nodo 2583 son: Ninguno! 
Los hijos del nodo 2586 son: 2648 
Los hijos del nodo 2590 son: 2652 2653 
Los hijos del nodo 2592 son: Ninguno! 
Los hijos del nodo 2597 son: 2661 
Los hijos del nodo 2600 son: Ninguno! 
Los hijos del nodo 2603 son: 2665 
Los hijos del nodo 2605 son: Ninguno! 
Los hijos del nodo 2611 son: 2675 
Los hijos del nodo 2616 son: 2679 
Los hijos del nodo 2624 son: Ninguno! 
Los hijos del nodo 2631 son: 2697 
Los hijos del nodo 2633 son: 2698 2699 
Los hijos del nodo 2645 son: 2709 
Los hijos del nodo 2648 son: Ninguno! 
Los hijos del nodo 2650 son: 2713 
Los hijos del nodo 2651 son: 2714 
Los hijos del nodo 2661 son: Ninguno! 
Los hijos del nodo 2668 son: 2733 
Los hijos del nodo 2669 son: Ninguno! 
Los hijos del nodo 2675 son: 2739 
Los hijos del nodo 2678 son: 2743 2744 
Los hijos del nodo 2682 son: 2747 2748 
Los hijos del nodo 2687 son: Ninguno! 
Los hijos del nodo 2690 son: Ninguno! 
Los hijos del nodo 2692 son: Ninguno! 
Los hijos del nodo 2695 son: 2762 
Los hijos del nodo 2704 son: Ninguno! 
Los hijos del nodo 2707 son: Ninguno! 
Los hijos del nodo 2710 son: 2778 
Los hijos del nodo 2712 son: 2779 
Los hijos del nodo 2713 son: 2780 2781 
Los hijos del nodo 2716 son: 2785 2786 
Los hijos del nodo 2723 son: 2795 2796 
Los hijos del nodo 2727 son: Ninguno! 
Los hijos del nodo 2730 son: Ninguno! 
Los hijos del nodo 2732 son: Ninguno! 
Los hijos del nodo 2737 son: Ninguno! 
Los hijos del nodo 2754 son: Ninguno! 
Los hijos del nodo 2756 son: 2815 2816 
Los hijos del nodo 2757 son: Ninguno! 
Los hijos del nodo 2759 son: Ninguno! 
Los hijos del nodo 2760 son: 2817 
Los hijos del nodo 2761 son: Ninguno! 
Los hijos del nodo 2765 son: Ninguno! 
Los hijos del nodo 2771 son: 2825 2826 
Los hijos del nodo 2782 son: 2838 2839 
Los hijos del nodo 2785 son: Ninguno! 
Los hijos del nodo 2786 son: 2841 
Los hijos del nodo 2792 son: 2843 2844 
Los hijos del nodo 2794 son: Ninguno! 
Los hijos del nodo 2796 son: Ninguno! 
Los hijos del nodo 2798 son: Ninguno! 
Los hijos del nodo 2801 son: 2848 
Los hijos del nodo 2808 son: 2854 2855 
Los hijos del nodo 2814 son: 2858 2859 
Los hijos del nodo 2816 son: Ninguno! 
Los hijos del nodo 2818 son: 2863 
Los hijos del nodo 2823 son: 2869 2870 
Los hijos del nodo 2828 son: 2873 2874 
Los hijos del nodo 2829 son: 2875 2876 
Los hijos del nodo 2830 son: 2877 2878 
Los hijos del nodo 2831 son: 2879 2880 
Los hijos del nodo 2834 son: Ninguno! 
Los hijos del nodo 2836 son: Ninguno! 
Los hijos del nodo 2842 son: 2889 
Los hijos del nodo 2843 son: 2890 2891 
Los hijos del nodo 2844 son: 2892 2893 
Los hijos del nodo 2845 son: Ninguno! 
Los hijos del nodo 2846 son: 2894 
Los hijos del nodo 2849 son: 2896 
Los hijos del nodo 2858 son: 2909 2910 
Los hijos del nodo 2859 son: 2911 2912 
Los hijos del nodo 2863 son: 2914 2915 
Los hijos del nodo 2864 son: Ninguno! 
Los hijos del nodo 2866 son: 2917 2918 
Los hijos del nodo 2867 son: 2919 2920 
Los hijos del nodo 2873 son: Ninguno! 
Los hijos del nodo 2875 son: Ninguno! 
Los hijos del nodo 2880 son: 2931 2932 
Los hijos del nodo 2889 son: 2945 2946 
Los hijos del nodo 2894 son: Ninguno! 
Los hijos del nodo 2898 son: 2957 2958 
Los hijos del nodo 2901 son: 2960 2961 
Los hijos del nodo 2903 son: 2963 
Los hijos del nodo 2908 son: 2970 
Los hijos del nodo 2909 son: Ninguno! 
Los hijos del nodo 2911 son: 2973 
Los hijos del nodo 2913 son: 2974 
Los hijos del nodo 2920 son: 2980 2981 
Los hijos del nodo 2922 son: 2983 2984 
Los hijos del nodo 2927 son: 2989 2990 
Los hijos del nodo 2929 son: Ninguno! 
Los hijos del nodo 2944 son: 3011 3012 
Los hijos del nodo 2951 son: 3019 
Los hijos del nodo 2952 son: 3020 
Los hijos del nodo 2954 son: 3022 3023 
Los hijos del nodo 2956 son: 3026 3027 
Los hijos del nodo 2958 son: Ninguno! 
Los hijos del nodo 2968 son: 3035 
Los hijos del nodo 2970 son: Ninguno! 
Los hijos del nodo 2982 son: 3043 3044 
Los hijos del nodo 2984 son: Ninguno! 
Los hijos del nodo 2987 son: 3045 3046 
Los hijos del nodo 2992 son: 3050 
Los hijos del nodo 2995 son: Ninguno! 
Los hijos del nodo 2996 son: 3053 3054 
Los hijos del nodo 2999 son: Ninguno! 
Los hijos del nodo 3002 son: 3059 3060 
Los hijos del nodo 3007 son: 3064 3065 
Los hijos del nodo 3013 son: 3068 3069 
Los hijos del nodo 3014 son: 3070 3071 
Los hijos del nodo 3016 son: 3073 3074 
Los hijos del nodo 3018 son: Ninguno! 
Los hijos del nodo 3020 son: 3077 
Los hijos del nodo 3024 son: Ninguno! 
Los hijos del nodo 3030 son: Ninguno! 
Los hijos del nodo 3034 son: 3086 
Los hijos del nodo 3036 son: Ninguno! 
Los hijos del nodo 3043 son: 3092 3093 
Los hijos del nodo 3044 son: 3094 3095 
Los hijos del nodo 3045 son: 3096 
Los hijos del nodo 3050 son: 3099 
Los hijos del nodo 3052 son: 3101 
Los hijos del nodo 3056 son: 3105 
Los hijos del nodo 3059 son: Ninguno! 
Los hijos del nodo 3066 son: 3113 3114 
Los hijos del nodo 3067 son: 3115 
Los hijos del nodo 3070 son: 3120 
Los hijos del nodo 3075 son: 3127 3128 
Los hijos del nodo 3085 son: 3138 3139 
Los hijos del nodo 3089 son: 3142 
Los hijos del nodo 3090 son: 3143 3144 
Los hijos del nodo 3095 son: 3150 3151 
Los hijos del nodo 3096 son: Ninguno! 
Los hijos del nodo 3103 son: 3158 3159 
Los hijos del nodo 3107 son: 3164 3165 
Los hijos del nodo 3108 son: Ninguno! 
Los hijos del nodo 3109 son: 3166 3167 
Los hijos del nodo 3119 son: Ninguno! 
Los hijos del nodo 3121 son: 3180 
Los hijos del nodo 3126 son: 3186 
Los hijos del nodo 3129 son: 3190 
Los hijos del nodo 3130 son: 3191 3192 
Los hijos del nodo 3131 son: 3193 3194 
Los hijos del nodo 3133 son: 3197 3198 
Los hijos del nodo 3141 son: 3206 
Los hijos del nodo 3143 son: 3209 3210 
Los hijos del nodo 3146 son: Ninguno! 
Los hijos del nodo 3149 son: 3215 3216 
Los hijos del nodo 3152 son: 3221 
Los hijos del nodo 3159 son: Ninguno! 
Los hijos del nodo 3162 son: 3229 3230 
Los hijos del nodo 3165 son: Ninguno! 
Los hijos del nodo 3167 son: 3234 
Los hijos del nodo 3169 son: Ninguno! 
Los hijos del nodo 3173 son: 3238 3239 
Los hijos del nodo 3181 son: 3247 3248 
Los hijos del nodo 3182 son: 3249 3250 
Los hijos del nodo 3183 son: 3251 3252 
Los hijos del nodo 3185 son: Ninguno! 
Los hijos del nodo 3188 son: 3257 
Los hijos del nodo 3192 son: Ninguno! 
Los hijos del nodo 3194 son: 3259 
Los hijos del nodo 3200 son: Ninguno! 
Los hijos del nodo 3202 son: Ninguno! 
Los hijos del nodo 3209 son: 3269 3270 
Los hijos del nodo 3211 son: Ninguno! 
Los hijos del nodo 3213 son: Ninguno! 
Los hijos del nodo 3217 son: 3276 3277 
Los hijos del nodo 3218 son: 3278 3279 
Los hijos del nodo 3221 son: Ninguno! 
Los hijos del nodo 3222 son: 3284 
Los hijos del nodo 3226 son: 3287 
Los hijos del nodo 3229 son: Ninguno! 
Los hijos del nodo 3233 son: 3291 3292 
Los hijos del nodo 3236 son: 3294 
Los hijos del nodo 3242 son: 3299 
Los hijos del nodo 3249 son: 3309 3310 
Los hijos del nodo 3256 son: 3317 
Los hijos del nodo 3257 son: 3318 3319 
Los hijos del nodo 3263 son: 3326 
Los hijos del nodo 3264 son: 3327 
Los hijos del nodo 3267 son: Ninguno! 
Los hijos del nodo 3273 son: 3336 3337 
Los hijos del nodo 3278 son: Ninguno! 
Los hijos del nodo 3286 son: Ninguno! 
Los hijos del nodo 3292 son: 3350 
Los hijos del nodo 3293 son: Ninguno! 
Los hijos del nodo 3312 son: Ninguno! 
Los hijos del nodo 3314 son: Ninguno! 
Los hijos del nodo 3319 son: Ninguno! 
Los hijos del nodo 3326 son: Ninguno! 
Los hijos del nodo 3327 son: 3377 3378 
Los hijos del nodo 3330 son: 3381 3382 
Los hijos del nodo 3339 son: 3396 
Los hijos del nodo 3340 son: 3397 3398 
Los hijos del nodo 3348 son: 3407 3408 
Los hijos del nodo 3353 son: 3412 3413 
Los hijos del nodo 3357 son: Ninguno! 
Los hijos del nodo 3364 son: 3418 3419 
Los hijos del nodo 3367 son: 3422 3423 
Los hijos del nodo 3370 son: 3425 3426 
Los hijos del nodo 3371 son: Ninguno! 
Los hijos del nodo 3373 son: Ninguno! 
Los hijos del nodo 3375 son: 3430 
Los hijos del nodo 3376 son: 3431 3432 
Los hijos del nodo 3380 son: Ninguno! 
Los hijos del nodo 3384 son: 3440 
Los hijos del nodo 3389 son: 3448 
Los hijos del nodo 3400 son: 3458 
Los hijos del nodo 3403 son: 3463 3464 
Los hijos del nodo 3404 son: Ninguno! 
Los hijos del nodo 3416 son: Ninguno! 
Los hijos del nodo 3418 son: 3478 
Los hijos del nodo 3424 son: Ninguno! 
Los hijos del nodo 3425 son: 3484 3485 
Los hijos del nodo 3436 son: 3491 3492 
Los hijos del nodo 3437 son: 3493 3494 
Los hijos del nodo 3441 son: Ninguno! 
Los hijos del nodo 3442 son: 3497 
Los hijos del nodo 3451 son: Ninguno! 
Los hijos del nodo 3452 son: 3507 
Los hijos del nodo 3459 son: Ninguno! 
Los hijos del nodo 3460 son: 3514 3515 
Los hijos del nodo 3463 son: 3519 
Los hijos del nodo 3470 son: Ninguno! 
Los hijos del nodo 3482 son: 3537 3538 
Los hijos del nodo 3484 son: Ninguno! 
Los hijos del nodo 3486 son: 3543 3544 
Los hijos del nodo 3487 son: Ninguno! 
Los hijos del nodo 3494 son: 3554 3555 
Los hijos del nodo 3498 son: 3559 
Los hijos del nodo 3499 son: 3560 
Los hijos del nodo 3501 son: Ninguno! 
Los hijos del nodo 3510 son: 3570 3571 
Los hijos del nodo 3512 son: 3574 
Los hijos del nodo 3513 son: 3575 
Los hijos del nodo 3515 son: 3577 3578 
Los hijos del nodo 3516 son: Ninguno! 
Los hijos del nodo 3519 son: 3580 
Los hijos del nodo 3521 son: 3583 
Los hijos del nodo 3524 son: 3585 3586 
Los hijos del nodo 3533 son: 3594 3595 
Los hijos del nodo 3539 son: Ninguno! 
Los hijos del nodo 3541 son: Ninguno! 
Los hijos del nodo 3546 son: Ninguno! 
Los hijos del nodo 3548 son: Ninguno! 
Los hijos del nodo 3553 son: Ninguno! 
Los hijos del nodo 3556 son: 3618 3619 
Los hijos del nodo 3559 son: 3622 3623 
Los hijos del nodo 3562 son: 3627 
Los hijos del nodo 3567 son: Ninguno! 
Los hijos del nodo 3568 son: 3631 3632 
Los hijos del nodo 3571 son: 3634 
Los hijos del nodo 3572 son: Ninguno! 
Los hijos del nodo 3574 son: Ninguno! 
Los hijos del nodo 3580 son: 3641 3642 
Los hijos del nodo 3585 son: Ninguno! 
Los hijos del nodo 3588 son: 3647 3648 
Los hijos del nodo 3589 son: 3649 3650 
Los hijos del nodo 3591 son: 3651 3652 
Los hijos del nodo 3606 son: Ninguno! 
Los hijos del nodo 3608 son: 3662 3663 
Los hijos del nodo 3609 son: 3664 3665 
Los hijos del nodo 3610 son: 3666 3667 
Los hijos del nodo 3612 son: 3668 
Los hijos del nodo 3614 son: 3670 3671 
Los hijos del nodo 3615 son: 3672 3673 
Los hijos del nodo 3618 son: 3676 3677 
Los hijos del nodo 3623 son: 3681 3682 
Los hijos del nodo 3631 son: Ninguno! 
Los hijos del nodo 3641 son: 3698 3699 
Los hijos del nodo 3644 son: Ninguno! 
Los hijos del nodo 3651 son: 3707 
Los hijos del nodo 3653 son: 3709 3710 
Los hijos del nodo 3654 son: 3711 
Los hijos del nodo 3658 son: 3714 3715 
Los hijos del nodo 3671 son: 3724 3725 
Los hijos del nodo 3677 son: 3730 3731 
Los hijos del nodo 3679 son: 3732 3733 
Los hijos del nodo 3683 son: 3738 3739 
Los hijos del nodo 3708 son: Ninguno! 
Los hijos del nodo 3710 son: 3770 
Los hijos del nodo 3711 son: 3771 
Los hijos del nodo 3712 son: 3772 
Los hijos del nodo 3713 son: 3773 
Los hijos del nodo 3720 son: 3780 3781 
Los hijos del nodo 3730 son: 3791 3792 
Los hijos del nodo 3744 son: 3806 
Los hijos del nodo 3751 son: 3812 
Los hijos del nodo 3759 son: 3821 3822 
Los hijos del nodo 3761 son: Ninguno! 
Los hijos del nodo 3763 son: 3825 3826 
Los hijos del nodo 3770 son: Ninguno! 
Los hijos del nodo 3776 son: 3839 
Los hijos del nodo 3778 son: 3840 
Los hijos del nodo 3782 son: Ninguno! 
Los hijos del nodo 3784 son: 3845 
Los hijos del nodo 3790 son: 3851 
Los hijos del nodo 3791 son: 3852 3853 
Los hijos del nodo 3793 son: Ninguno! 
Los hijos del nodo 3796 son: 3859 
Los hijos del nodo 3804 son: 3865 3866 
Los hijos del nodo 3808 son: Ninguno! 
Los hijos del nodo 3811 son: 3875 
Los hijos del nodo 3812 son: 3876 3877 
Los hijos del nodo 3813 son: 3878 3879 
Los hijos del nodo 3814 son: 3880 3881 
Los hijos del nodo 3817 son: Ninguno! 
Los hijos del nodo 3820 son: 3885 3886 
Los hijos del nodo 3822 son: Ninguno! 
Los hijos del nodo 3829 son: 3891 3892 
Los hijos del nodo 3830 son: Ninguno! 
Los hijos del nodo 3836 son: 3897 3898 
Los hijos del nodo 3837 son: Ninguno! 
Los hijos del nodo 3839 son: Ninguno! 
Los hijos del nodo 3844 son: 3903 3904 
Los hijos del nodo 3845 son: 3905 
Los hijos del nodo 3850 son: 3911 3912 
Los hijos del nodo 3851 son: 3913 
Los hijos del nodo 3856 son: 3919 
Los hijos del nodo 3857 son: Ninguno! 
Los hijos del nodo 3861 son: 3923 3924 
Los hijos del nodo 3863 son: 3925 3926 
Los hijos del nodo 3864 son: 3927 3928 
Los hijos del nodo 3866 son: 3929 3930 
Los hijos del nodo 3867 son: 3931 3932 
Los hijos del nodo 3869 son: Ninguno! 
Los hijos del nodo 3870 son: 3934 3935 
Los hijos del nodo 3871 son: 3936 
Los hijos del nodo 3872 son: 3937 
Los hijos del nodo 3874 son: Ninguno! 
Los hijos del nodo 3877 son: Ninguno! 
Los hijos del nodo 3882 son: 3947 3948 
Los hijos del nodo 3885 son: Ninguno! 
Los hijos del nodo 3886 son: 3952 3953 
Los hijos del nodo 3887 son: Ninguno! 
Los hijos del nodo 3895 son: 3962 3963 
Los hijos del nodo 3897 son: Ninguno! 
Los hijos del nodo 3901 son: Ninguno! 
Los hijos del nodo 3912 son: 3977 
Los hijos del nodo 3918 son: 3983 3984 
Los hijos del nodo 3929 son: 4001 4002 
Los hijos del nodo 3938 son: Ninguno! 
Los hijos del nodo 3941 son: 4016 4017 
Los hijos del nodo 3945 son: 4021 4022 
Los hijos del nodo 3947 son: 4025 
Los hijos del nodo 3948 son: 4026 
Los hijos del nodo 3950 son: Ninguno! 
Los hijos del nodo 3955 son: 4030 4031 
Los hijos del nodo 3958 son: Ninguno! 
Los hijos del nodo 3959 son: Ninguno! 
Los hijos del nodo 3965 son: 4035 4036 
Los hijos del nodo 3968 son: Ninguno! 
Los hijos del nodo 3970 son: Ninguno! 
Los hijos del nodo 3971 son: 4037 
Los hijos del nodo 3972 son: 4038 
Los hijos del nodo 3979 son: 4042 4043 
Los hijos del nodo 3981 son: 4046 
Los hijos del nodo 3991 son: Ninguno! 
Los hijos del nodo 3997 son: 4069 4070 
Los hijos del nodo 4000 son: 4074 4075 
Los hijos del nodo 4015 son: 4091 4092 
Los hijos del nodo 4021 son: 4101 4102 
Los hijos del nodo 4023 son: 4105 4106 
Los hijos del nodo 4026 son: 4109 4110 
Los hijos del nodo 4029 son: 4114 4115 
Los hijos del nodo 4037 son: Ninguno! 
Los hijos del nodo 4039 son: 4125 4126 
Los hijos del nodo 4042 son: 4129 
Los hijos del nodo 4044 son: 4130 
Los hijos del nodo 4057 son: 4138 
Los hijos del nodo 4069 son: 4152 4153 
Los hijos del nodo 4078 son: 4161 4162 
Los hijos del nodo 4080 son: Ninguno! 
Los hijos del nodo 4087 son: Ninguno! 
Los hijos del nodo 4092 son: 4174 
Los hijos del nodo 4099 son: 4179 4180 
Los hijos del nodo 4101 son: 4182 4183 
Los hijos del nodo 4102 son: 4184 
Los hijos del nodo 4104 son: 4187 
Los hijos del nodo 4108 son: Ninguno! 
Los hijos del nodo 4109 son: Ninguno! 
Los hijos del nodo 4111 son: 4192 
Los hijos del nodo 4116 son: 4195 4196 
Los hijos del nodo 4120 son: 4202 4203 
Los hijos del nodo 4123 son: Ninguno! 
Los hijos del nodo 4124 son: 4206 
Los hijos del nodo 4125 son: 4207 
Los hijos del nodo 4134 son: 4220 
Los hijos del nodo 4148 son: 4238 4239 
Los hijos del nodo 4149 son: 4240 4241 
Los hijos del nodo 4150 son: 4242 4243 
Los hijos del nodo 4151 son: 4244 
Los hijos del nodo 4156 son: 4252 
Los hijos del nodo 4159 son: 4254 4255 
Los hijos del nodo 4163 son: 4258 
Los hijos del nodo 4165 son: 4259 
Los hijos del nodo 4177 son: Ninguno! 
Los hijos del nodo 4178 son: 4269 
Los hijos del nodo 4179 son: 4270 4271 
Los hijos del nodo 4182 son: 4276 
Los hijos del nodo 4184 son: 4278 
Los hijos del nodo 4194 son: 4285 
Los hijos del nodo 4195 son: 4286 4287 
Los hijos del nodo 4196 son: 4288 4289 
Los hijos del nodo 4197 son: Ninguno! 
Los hijos del nodo 4201 son: 4293 4294 
Los hijos del nodo 4202 son: Ninguno! 
Los hijos del nodo 4209 son: 4301 
Los hijos del nodo 4213 son: Ninguno! 
Los hijos del nodo 4215 son: Ninguno! 
Los hijos del nodo 4218 son: Ninguno! 
Los hijos del nodo 4219 son: Ninguno! 
Los hijos del nodo 4223 son: Ninguno! 
Los hijos del nodo 4228 son: Ninguno! 
Los hijos del nodo 4229 son: 4316 4317 
Los hijos del nodo 4232 son: 4320 4321 
Los hijos del nodo 4241 son: 4330 
Los hijos del nodo 4244 son: 4332 
Los hijos del nodo 4246 son: 4334 
Los hijos del nodo 4254 son: 4339 
Los hijos del nodo 4255 son: Ninguno! 
Los hijos del nodo 4257 son: 4340 
Los hijos del nodo 4268 son: Ninguno! 
Los hijos del nodo 4271 son: 4356 
Los hijos del nodo 4281 son: 4368 
Los hijos del nodo 4286 son: 4372 
Los hijos del nodo 4288 son: 4374 4375 
Los hijos del nodo 4293 son: Ninguno! 
Los hijos del nodo 4297 son: 4380 
Los hijos del nodo 4301 son: 4386 
Los hijos del nodo 4302 son: Ninguno! 
Los hijos del nodo 4304 son: Ninguno! 
Los hijos del nodo 4308 son: 4391 
Los hijos del nodo 4311 son: 4394 
Los hijos del nodo 4314 son: Ninguno! 
Los hijos del nodo 4315 son: 4395 
Los hijos del nodo 4316 son: Ninguno! 
Los hijos del nodo 4324 son: 4403 
Los hijos del nodo 4325 son: Ninguno! 
Los hijos del nodo 4330 son: 4406 
Los hijos del nodo 4332 son: 4407 
Los hijos del nodo 4334 son: 4408 
Los hijos del nodo 4348 son: 4421 4422 
Los hijos del nodo 4349 son: 4423 4424 
Los hijos del nodo 4351 son: 4426 4427 
Los hijos del nodo 4353 son: Ninguno! 
Los hijos del nodo 4357 son: 4430 4431 
Los hijos del nodo 4363 son: Ninguno! 
Los hijos del nodo 4367 son: 4439 4440 
Los hijos del nodo 4368 son: 4441 
Los hijos del nodo 4373 son: Ninguno! 
Los hijos del nodo 4374 son: Ninguno! 
Los hijos del nodo 4375 son: 4445 4446 
Los hijos del nodo 4378 son: 4449 4450 
Los hijos del nodo 4390 son: 4462 4463 
Los hijos del nodo 4399 son: 4473 4474 
Los hijos del nodo 4409 son: Ninguno! 
Los hijos del nodo 4418 son: Ninguno! 
Los hijos del nodo 4429 son: 4502 
Los hijos del nodo 4430 son: 4503 
Los hijos del nodo 4439 son: 4513 4514 
Los hijos del nodo 4444 son: 4518 4519 
Los hijos del nodo 4446 son: 4521 
Los hijos del nodo 4448 son: Ninguno! 
Los hijos del nodo 4450 son: 4524 
Los hijos del nodo 4457 son: 4533 
Los hijos del nodo 4466 son: 4538 
Los hijos del nodo 4470 son: 4543 
Los hijos del nodo 4475 son: 4550 4551 
Los hijos del nodo 4477 son: 4554 4555 
Los hijos del nodo 4483 son: 4560 4561 
Los hijos del nodo 4490 son: 4567 4568 
Los hijos del nodo 4495 son: 4571 
Los hijos del nodo 4497 son: 4572 
Los hijos del nodo 4504 son: 4578 4579 
Los hijos del nodo 4509 son: 4585 4586 
Los hijos del nodo 4514 son: 4590 4591 
Los hijos del nodo 4516 son: 4594 4595 
Los hijos del nodo 4520 son: Ninguno! 
Los hijos del nodo 4532 son: 4612 4613 
Los hijos del nodo 4534 son: 4616 
Los hijos del nodo 4546 son: 4626 
Los hijos del nodo 4557 son: Ninguno! 
Los hijos del nodo 4559 son: 4638 4639 
Los hijos del nodo 4561 son: Ninguno! 
Los hijos del nodo 4567 son: 4651 
Los hijos del nodo 4569 son: 4654 
Los hijos del nodo 4570 son: 4655 4656 
Los hijos del nodo 4572 son: 4657 4658 
Los hijos del nodo 4578 son: 4663 
Los hijos del nodo 4584 son: Ninguno! 
Los hijos del nodo 4585 son: 4668 
Los hijos del nodo 4595 son: 4676 4677 
Los hijos del nodo 4614 son: Ninguno! 
Los hijos del nodo 4616 son: Ninguno! 
Los hijos del nodo 4625 son: 4703 4704 
Los hijos del nodo 4627 son: 4706 4707 
Los hijos del nodo 4632 son: Ninguno! 
Los hijos del nodo 4636 son: 4715 
Los hijos del nodo 4637 son: 4716 
Los hijos del nodo 4642 son: Ninguno! 
Los hijos del nodo 4646 son: 4725 4726 
Los hijos del nodo 4649 son: 4729 4730 
Los hijos del nodo 4651 son: 4731 4732 
Los hijos del nodo 4654 son: 4735 
Los hijos del nodo 4658 son: 4741 4742 
Los hijos del nodo 4679 son: 4766 4767 
Los hijos del nodo 4683 son: 4772 
Los hijos del nodo 4686 son: 4775 
Los hijos del nodo 4691 son: Ninguno! 
Los hijos del nodo 4694 son: Ninguno! 
Los hijos del nodo 4695 son: 4780 
Los hijos del nodo 4702 son: 4787 4788 
Los hijos del nodo 4708 son: 4796 
Los hijos del nodo 4711 son: 4799 
Los hijos del nodo 4714 son: Ninguno! 
Los hijos del nodo 4727 son: 4814 4815 
Los hijos del nodo 4733 son: Ninguno! 
Los hijos del nodo 4734 son: 4821 
Los hijos del nodo 4747 son: Ninguno! 
Los hijos del nodo 4753 son: 4838 
Los hijos del nodo 4757 son: Ninguno! 
Los hijos del nodo 4761 son: Ninguno! 
Los hijos del nodo 4762 son: 4846 
Los hijos del nodo 4765 son: 4848 4849 
Los hijos del nodo 4767 son: 4851 
Los hijos del nodo 4768 son: Ninguno! 
Los hijos del nodo 4769 son: 4852 
Los hijos del nodo 4771 son: 4855 4856 
Los hijos del nodo 4775 son: Ninguno! 
Los hijos del nodo 4779 son: 4863 4864 
Los hijos del nodo 4780 son: 4865 
Los hijos del nodo 4784 son: 4870 
Los hijos del nodo 4787 son: 4872 4873 
Los hijos del nodo 4797 son: 4885 4886 
Los hijos del nodo 4799 son: Ninguno! 
Los hijos del nodo 4804 son: 4894 4895 
Los hijos del nodo 4805 son: Ninguno! 
Los hijos del nodo 4806 son: Ninguno! 
Los hijos del nodo 4808 son: Ninguno! 
Los hijos del nodo 4810 son: Ninguno! 
Los hijos del nodo 4811 son: 4896 
Los hijos del nodo 4817 son: 4901 
Los hijos del nodo 4818 son: Ninguno! 
Los hijos del nodo 4823 son: Ninguno! 
Los hijos del nodo 4826 son: 4908 4909 
Los hijos del nodo 4830 son: Ninguno! 
Los hijos del nodo 4833 son: Ninguno! 
Los hijos del nodo 4837 son: 4917 
Los hijos del nodo 4840 son: Ninguno! 
Los hijos del nodo 4841 son: 4919 4920 
Los hijos del nodo 4844 son: Ninguno! 
Los hijos del nodo 4847 son: 4922 
Los hijos del nodo 4848 son: 4923 
Los hijos del nodo 4852 son: 4928 
Los hijos del nodo 4863 son: 4939 
Los hijos del nodo 4864 son: 4940 4941 
Los hijos del nodo 4865 son: Ninguno! 
Los hijos del nodo 4869 son: 4945 4946 
Los hijos del nodo 4873 son: 4950 
Los hijos del nodo 4876 son: 4953 
Los hijos del nodo 4879 son: Ninguno! 
Los hijos del nodo 4885 son: 4965 
Los hijos del nodo 4886 son: 4966 4967 
Los hijos del nodo 4892 son: Ninguno! 
Los hijos del nodo 4893 son: 4974 
Los hijos del nodo 4897 son: Ninguno! 
Los hijos del nodo 4901 son: Ninguno! 
Los hijos del nodo 4908 son: 4983 
Los hijos del nodo 4909 son: Ninguno! 
Los hijos del nodo 4912 son: Ninguno! 
Los hijos del nodo 4915 son: 4986 4987 
Los hijos del nodo 4918 son: 4991 4992 
Los hijos del nodo 4923 son: Ninguno! 
Los hijos del nodo 4925 son: Ninguno! 
Los hijos del nodo 4935 son: 5002 5003 
Los hijos del nodo 4937 son: 5004 5005 
Los hijos del nodo 4938 son: Ninguno! 
Los hijos del nodo 4945 son: 5012 5013 
Los hijos del nodo 4946 son: 5014 5015 
Los hijos del nodo 4947 son: 5016 
Los hijos del nodo 4949 son: 5019 
Los hijos del nodo 4958 son: 5030 5031 
Los hijos del nodo 4959 son: 5032 5033 
Los hijos del nodo 4962 son: 5038 5039 
Los hijos del nodo 4965 son: 5044 
Los hijos del nodo 4973 son: Ninguno! 
Los hijos del nodo 4975 son: Ninguno! 
Los hijos del nodo 4977 son: Ninguno! 
Los hijos del nodo 4981 son: 5054 
Los hijos del nodo 4982 son: 5055 
Los hijos del nodo 4991 son: Ninguno! 
Los hijos del nodo 5002 son: 5071 5072 
Los hijos del nodo 5009 son: Ninguno! 
Los hijos del nodo 5011 son: Ninguno! 
Los hijos del nodo 5017 son: 5087 
Los hijos del nodo 5019 son: 5089 5090 
Los hijos del nodo 5030 son: 5096 
Los hijos del nodo 5034 son: 5102 
Los hijos del nodo 5035 son: Ninguno! 
Los hijos del nodo 5043 son: 5113 
Los hijos del nodo 5044 son: 5114 
Los hijos del nodo 5045 son: Ninguno! 
Los hijos del nodo 5050 son: 5123 
Los hijos del nodo 5053 son: Ninguno! 
Los hijos del nodo 5056 son: 5129 5130 
Los hijos del nodo 5061 son: 5138 5139 
Los hijos del nodo 5065 son: 5143 
Los hijos del nodo 5066 son: 5144 5145 
Los hijos del nodo 5067 son: 5146 
Los hijos del nodo 5068 son: Ninguno! 
Los hijos del nodo 5069 son: 5147 5148 
Los hijos del nodo 5074 son: Ninguno! 
Los hijos del nodo 5075 son: Ninguno! 
Los hijos del nodo 5076 son: Ninguno! 
Los hijos del nodo 5077 son: 5152 
Los hijos del nodo 5079 son: 5154 5155 
Los hijos del nodo 5090 son: Ninguno! 
Los hijos del nodo 5092 son: Ninguno! 
Los hijos del nodo 5093 son: 5166 5167 
Los hijos del nodo 5094 son: 5168 5169 
Los hijos del nodo 5095 son: 5170 
Los hijos del nodo 5096 son: 5171 5172 
Los hijos del nodo 5104 son: 5178 5179 
Los hijos del nodo 5105 son: 5180 5181 
Los hijos del nodo 5108 son: Ninguno! 
Los hijos del nodo 5111 son: Ninguno! 
Los hijos del nodo 5118 son: 5197 
Los hijos del nodo 5119 son: 5198 5199 
Los hijos del nodo 5126 son: Ninguno! 
Los hijos del nodo 5128 son: Ninguno! 
Los hijos del nodo 5130 son: 5205 5206 
Los hijos del nodo 5132 son: 5208 
Los hijos del nodo 5133 son: 5209 
Los hijos del nodo 5135 son: Ninguno! 
Los hijos del nodo 5139 son: Ninguno! 
Los hijos del nodo 5140 son: 5216 5217 
Los hijos del nodo 5144 son: 5220 5221 
Los hijos del nodo 5146 son: Ninguno! 
Los hijos del nodo 5154 son: 5231 
Los hijos del nodo 5156 son: 5233 
Los hijos del nodo 5164 son: 5240 5241 
Los hijos del nodo 5166 son: 5242 
Los hijos del nodo 5170 son: 5244 
Los hijos del nodo 5172 son: 5247 
Los hijos del nodo 5176 son: 5251 
Los hijos del nodo 5178 son: Ninguno! 
Los hijos del nodo 5180 son: Ninguno! 
Los hijos del nodo 5181 son: 5256 
Los hijos del nodo 5183 son: 5258 
Los hijos del nodo 5194 son: Ninguno! 
Los hijos del nodo 5208 son: 5278 
Los hijos del nodo 5210 son: 5281 5282 
Los hijos del nodo 5212 son: 5284 5285 
Los hijos del nodo 5217 son: 5289 5290 
Los hijos del nodo 5220 son: Ninguno! 
Los hijos del nodo 5228 son: 5300 5301 
Los hijos del nodo 5243 son: 5315 
Los hijos del nodo 5246 son: 5317 
Los hijos del nodo 5248 son: 5318 5319 
Los hijos del nodo 5249 son: 5320 
Los hijos del nodo 5251 son: 5321 
Los hijos del nodo 5262 son: 5331 5332 
Los hijos del nodo 5265 son: Ninguno! 
Los hijos del nodo 5269 son: 5340 5341 
Los hijos del nodo 5271 son: 5344 
Los hijos del nodo 5277 son: 5348 5349 
Los hijos del nodo 5279 son: Ninguno! 
Los hijos del nodo 5283 son: 5355 5356 
Los hijos del nodo 5284 son: 5357 
Los hijos del nodo 5289 son: 5364 5365 
Los hijos del nodo 5291 son: 5367 
Los hijos del nodo 5296 son: 5373 5374 
Los hijos del nodo 5298 son: 5376 5377 
Los hijos del nodo 5301 son: 5381 5382 
Los hijos del nodo 5305 son: 5386 
Los hijos del nodo 5307 son: 5388 5389 
Los hijos del nodo 5311 son: Ninguno! 
Los hijos del nodo 5315 son: 5394 
Los hijos del nodo 5321 son: 5403 5404 
Los hijos del nodo 5322 son: 5405 
Los hijos del nodo 5324 son: Ninguno! 
Los hijos del nodo 5328 son: Ninguno! 
Los hijos del nodo 5332 son: 5410 
Los hijos del nodo 5337 son: 5415 
Los hijos del nodo 5340 son: 5418 
Los hijos del nodo 5341 son: 5419 5420 
Los hijos del nodo 5348 son: 5426 
Los hijos del nodo 5354 son: Ninguno! 
Los hijos del nodo 5356 son: 5429 5430 
Los hijos del nodo 5358 son: Ninguno! 
Los hijos del nodo 5361 son: 5435 5436 
Los hijos del nodo 5362 son: 5437 5438 
Los hijos del nodo 5365 son: 5442 5443 
Los hijos del nodo 5366 son: 5444 5445 
Los hijos del nodo 5371 son: Ninguno! 
Los hijos del nodo 5373 son: Ninguno! 
Los hijos del nodo 5374 son: 5454 
Los hijos del nodo 5379 son: Ninguno! 
Los hijos del nodo 5383 son: 5467 5468 
Los hijos del nodo 5400 son: 5485 
Los hijos del nodo 5402 son: 5488 
Los hijos del nodo 5404 son: 5490 
Los hijos del nodo 5409 son: Ninguno! 
Los hijos del nodo 5415 son: 5503 
Los hijos del nodo 5416 son: 5504 5505 
Los hijos del nodo 5419 son: 5508 5509 
Los hijos del nodo 5428 son: 5515 5516 
Los hijos del nodo 5431 son: Ninguno! 
Los hijos del nodo 5433 son: Ninguno! 
Los hijos del nodo 5437 son: Ninguno! 
Los hijos del nodo 5446 son: Ninguno! 
Los hijos del nodo 5450 son: Ninguno! 
Los hijos del nodo 5458 son: 5540 5541 
Los hijos del nodo 5461 son: 5543 5544 
Los hijos del nodo 5463 son: 5547 
Los hijos del nodo 5473 son: 5550 
Los hijos del nodo 5478 son: 5555 
Los hijos del nodo 5479 son: 5556 
Los hijos del nodo 5480 son: 5557 
Los hijos del nodo 5482 son: 5559 5560 
Los hijos del nodo 5483 son: 5561 5562 
Los hijos del nodo 5486 son: 5565 
Los hijos del nodo 5489 son: 5568 5569 
Los hijos del nodo 5492 son: Ninguno! 
Los hijos del nodo 5493 son: 5573 5574 
Los hijos del nodo 5494 son: 5575 
Los hijos del nodo 5495 son: 5576 
Los hijos del nodo 5496 son: 5577 
Los hijos del nodo 5498 son: Ninguno! 
Los hijos del nodo 5511 son: 5593 5594 
Los hijos del nodo 5515 son: 5598 
Los hijos del nodo 5517 son: 5600 5601 
Los hijos del nodo 5522 son: 5608 5609 
Los hijos del nodo 5525 son: 5612 5613 
Los hijos del nodo 5536 son: 5618 5619 
Los hijos del nodo 5541 son: 5624 
Los hijos del nodo 5545 son: 5629 5630 
Los hijos del nodo 5546 son: Ninguno! 
Los hijos del nodo 5551 son: Ninguno! 
Los hijos del nodo 5553 son: 5636 5637 
Los hijos del nodo 5554 son: Ninguno! 
Los hijos del nodo 5556 son: 5639 5640 
Los hijos del nodo 5560 son: 5644 
Los hijos del nodo 5568 son: Ninguno! 
Los hijos del nodo 5570 son: Ninguno! 
Los hijos del nodo 5572 son: 5656 5657 
Los hijos del nodo 5575 son: 5659 
Los hijos del nodo 5583 son: Ninguno! 
Los hijos del nodo 5585 son: 5668 
Los hijos del nodo 5589 son: 5672 5673 
Los hijos del nodo 5593 son: 5677 5678 
Los hijos del nodo 5596 son: 5680 5681 
Los hijos del nodo 5597 son: 5682 5683 
Los hijos del nodo 5600 son: 5687 5688 
Los hijos del nodo 5603 son: 5689 5690 
Los hijos del nodo 5604 son: Ninguno! 
Los hijos del nodo 5620 son: Ninguno! 
Los hijos del nodo 5622 son: Ninguno! 
Los hijos del nodo 5635 son: 5715 
Los hijos del nodo 5636 son: 5716 5717 
Los hijos del nodo 5641 son: 5724 5725 
Los hijos del nodo 5645 son: 5729 
Los hijos del nodo 5646 son: 5730 5731 
Los hijos del nodo 5654 son: Ninguno! 
Los hijos del nodo 5660 son: Ninguno! 
Los hijos del nodo 5661 son: 5749 5750 
Los hijos del nodo 5662 son: 5751 5752 
Los hijos del nodo 5663 son: 5753 5754 
Los hijos del nodo 5680 son: Ninguno! 
Los hijos del nodo 5682 son: 5775 
Los hijos del nodo 5687 son: 5780 5781 
Los hijos del nodo 5700 son: Ninguno! 
Los hijos del nodo 5702 son: Ninguno! 
Los hijos del nodo 5704 son: 5794 5795 
Los hijos del nodo 5706 son: 5798 
Los hijos del nodo 5709 son: 5801 
Los hijos del nodo 5710 son: 5802 
Los hijos del nodo 5711 son: 5803 5804 
Los hijos del nodo 5717 son: 5812 5813 
Los hijos del nodo 5725 son: Ninguno! 
Los hijos del nodo 5730 son: 5828 
Los hijos del nodo 5739 son: Ninguno! 
Los hijos del nodo 5741 son: 5839 5840 
Los hijos del nodo 5742 son: 5841 5842 
Los hijos del nodo 5743 son: 5843 5844 
Los hijos del nodo 5746 son: Ninguno! 
Los hijos del nodo 5747 son: 5845 
Los hijos del nodo 5756 son: Ninguno! 
Los hijos del nodo 5759 son: 5857 5858 
Los hijos del nodo 5760 son: Ninguno! 
Los hijos del nodo 5768 son: 5862 5863 
Los hijos del nodo 5775 son: 5870 5871 
Los hijos del nodo 5779 son: 5873 
Los hijos del nodo 5780 son: Ninguno! 
Los hijos del nodo 5782 son: 5875 5876 
Los hijos del nodo 5783 son: 5877 
Los hijos del nodo 5784 son: 5878 
Los hijos del nodo 5789 son: Ninguno! 
Los hijos del nodo 5795 son: 5889 5890 
Los hijos del nodo 5799 son: 5892 
Los hijos del nodo 5806 son: 5900 
Los hijos del nodo 5811 son: 5903 
Los hijos del nodo 5814 son: 5904 5905 
Los hijos del nodo 5823 son: Ninguno! 
Los hijos del nodo 5827 son: 5916 5917 
Los hijos del nodo 5839 son: 5933 5934 
Los hijos del nodo 5842 son: 5936 
Los hijos del nodo 5849 son: 5944 
Los hijos del nodo 5850 son: 5945 5946 
Los hijos del nodo 5858 son: 5951 5952 
Los hijos del nodo 5865 son: Ninguno! 
Los hijos del nodo 5868 son: 5961 
Los hijos del nodo 5869 son: 5962 
Los hijos del nodo 5880 son: 5979 
Los hijos del nodo 5881 son: Ninguno! 
Los hijos del nodo 5888 son: 5987 5988 
Los hijos del nodo 5894 son: Ninguno! 
Los hijos del nodo 5895 son: 5996 5997 
Los hijos del nodo 5899 son: 6000 6001 
Los hijos del nodo 5906 son: 6005 
Los hijos del nodo 5908 son: 6006 6007 
Los hijos del nodo 5915 son: 6015 
Los hijos del nodo 5919 son: 6018 6019 
Los hijos del nodo 5923 son: 6024 
Los hijos del nodo 5933 son: 6036 
Los hijos del nodo 5936 son: Ninguno! 
Los hijos del nodo 5938 son: 6040 6041 
Los hijos del nodo 5942 son: Ninguno! 
Los hijos del nodo 5943 son: Ninguno! 
Los hijos del nodo 5947 son: 6050 6051 
Los hijos del nodo 5949 son: 6052 6053 
Los hijos del nodo 5951 son: 6056 
Los hijos del nodo 5966 son: Ninguno! 
Los hijos del nodo 5970 son: 6074 
Los hijos del nodo 5971 son: 6075 
Los hijos del nodo 5974 son: 6077 
Los hijos del nodo 5975 son: Ninguno! 
Los hijos del nodo 5989 son: 6095 
Los hijos del nodo 5992 son: Ninguno! 
Los hijos del nodo 6001 son: Ninguno! 
Los hijos del nodo 6004 son: Ninguno! 
Los hijos del nodo 6008 son: Ninguno! 
Los hijos del nodo 6009 son: 6112 6113 
Los hijos del nodo 6011 son: 6116 6117 
Los hijos del nodo 6014 son: Ninguno! 
Los hijos del nodo 6019 son: 6124 
Los hijos del nodo 6035 son: Ninguno! 
Los hijos del nodo 6040 son: Ninguno! 
Los hijos del nodo 6041 son: 6144 6145 
Los hijos del nodo 6058 son: 6158 6159 
Los hijos del nodo 6067 son: 6165 
Los hijos del nodo 6068 son: 6166 
Los hijos del nodo 6073 son: Ninguno! 
Los hijos del nodo 6074 son: 6171 6172 
Los hijos del nodo 6077 son: Ninguno! 
Los hijos del nodo 6085 son: 6180 
Los hijos del nodo 6086 son: Ninguno! 
Los hijos del nodo 6088 son: Ninguno! 
Los hijos del nodo 6093 son: 6184 6185 
Los hijos del nodo 6095 son: Ninguno! 
Los hijos del nodo 6105 son: 6200 
Los hijos del nodo 6106 son: Ninguno! 
Los hijos del nodo 6108 son: 6203 6204 
Los hijos del nodo 6117 son: 6214 6215 
Los hijos del nodo 6119 son: 6216 
Los hijos del nodo 6124 son: 6222 6223 
Los hijos del nodo 6126 son: Ninguno! 
Los hijos del nodo 6136 son: 6235 
Los hijos del nodo 6141 son: 6241 6242 
Los hijos del nodo 6143 son: 6245 
Los hijos del nodo 6150 son: 6253 
Los hijos del nodo 6155 son: Ninguno! 
Los hijos del nodo 6157 son: 6258 6259 
Los hijos del nodo 6158 son: 6260 
Los hijos del nodo 6159 son: 6261 
Los hijos del nodo 6161 son: 6262 
Los hijos del nodo 6162 son: 6263 6264 
Los hijos del nodo 6163 son: 6265 
Los hijos del nodo 6167 son: 6270 
Los hijos del nodo 6169 son: 6271 
Los hijos del nodo 6170 son: 6272 6273 
Los hijos del nodo 6171 son: Ninguno! 
Los hijos del nodo 6172 son: 6274 6275 
Los hijos del nodo 6178 son: 6283 6284 
Los hijos del nodo 6181 son: Ninguno! 
Los hijos del nodo 6182 son: Ninguno! 
Los hijos del nodo 6187 son: 6292 6293 
Los hijos del nodo 6188 son: 6294 6295 
Los hijos del nodo 6189 son: 6296 6297 
Los hijos del nodo 6195 son: 6307 6308 
Los hijos del nodo 6201 son: 6314 6315 
Los hijos del nodo 6202 son: 6316 
Los hijos del nodo 6204 son: Ninguno! 
Los hijos del nodo 6208 son: 6322 
Los hijos del nodo 6209 son: Ninguno! 
Los hijos del nodo 6212 son: Ninguno! 
Los hijos del nodo 6215 son: 6326 6327 
Los hijos del nodo 6217 son: Ninguno! 
Los hijos del nodo 6220 son: 6331 
Los hijos del nodo 6226 son: 6338 6339 
Los hijos del nodo 6228 son: 6340 6341 
Los hijos del nodo 6230 son: 6343 6344 
Los hijos del nodo 6231 son: Ninguno! 
Los hijos del nodo 6237 son: 6351 
Los hijos del nodo 6238 son: 6352 
Los hijos del nodo 6244 son: Ninguno! 
Los hijos del nodo 6246 son: Ninguno! 
Los hijos del nodo 6247 son: Ninguno! 
Los hijos del nodo 6250 son: Ninguno! 
Los hijos del nodo 6251 son: 6358 6359 
Los hijos del nodo 6253 son: Ninguno! 
Los hijos del nodo 6264 son: Ninguno! 
Los hijos del nodo 6269 son: Ninguno! 
Los hijos del nodo 6277 son: Ninguno! 
Los hijos del nodo 6286 son: 6391 
Los hijos del nodo 6291 son: 6393 
Los hijos del nodo 6292 son: 6394 6395 
Los hijos del nodo 6294 son: 6398 6399 
Los hijos del nodo 6300 son: 6405 
Los hijos del nodo 6303 son: 6409 
Los hijos del nodo 6305 son: 6412 6413 
Los hijos del nodo 6307 son: Ninguno! 
Los hijos del nodo 6312 son: 6418 
Los hijos del nodo 6315 son: 6420 6421 
Los hijos del nodo 6318 son: Ninguno! 
Los hijos del nodo 6319 son: Ninguno! 
Los hijos del nodo 6332 son: 6436 
Los hijos del nodo 6335 son: 6439 6440 
Los hijos del nodo 6343 son: 6449 
Los hijos del nodo 6349 son: Ninguno! 
Los hijos del nodo 6350 son: Ninguno! 
Los hijos del nodo 6354 son: 6458 6459 
Los hijos del nodo 6355 son: Ninguno! 
Los hijos del nodo 6365 son: Ninguno! 
Los hijos del nodo 6375 son: 6478 
Los hijos del nodo 6379 son: 6482 6483 
Los hijos del nodo 6380 son: 6484 
Los hijos del nodo 6388 son: 6491 6492 
Los hijos del nodo 6389 son: Ninguno! 
Los hijos del nodo 6390 son: 6493 
Los hijos del nodo 6391 son: 6494 
Los hijos del nodo 6394 son: Ninguno! 
Los hijos del nodo 6406 son: 6503 6504 
Los hijos del nodo 6410 son: 6510 
Los hijos del nodo 6413 son: Ninguno! 
Los hijos del nodo 6414 son: 6513 6514 
Los hijos del nodo 6415 son: 6515 6516 
Los hijos del nodo 6422 son: 6524 
Los hijos del nodo 6424 son: Ninguno! 
Los hijos del nodo 6427 son: 6530 6531 
Los hijos del nodo 6430 son: 6534 
Los hijos del nodo 6433 son: 6538 
Los hijos del nodo 6435 son: Ninguno! 
Los hijos del nodo 6441 son: Ninguno! 
Los hijos del nodo 6443 son: 6545 
Los hijos del nodo 6446 son: Ninguno! 
Los hijos del nodo 6447 son: Ninguno! 
Los hijos del nodo 6450 son: Ninguno! 
Los hijos del nodo 6453 son: Ninguno! 
Los hijos del nodo 6460 son: 6558 
Los hijos del nodo 6461 son: 6559 6560 
Los hijos del nodo 6464 son: Ninguno! 
Los hijos del nodo 6466 son: 6564 6565 
Los hijos del nodo 6467 son: Ninguno! 
Los hijos del nodo 6470 son: Ninguno! 
Los hijos del nodo 6473 son: 6569 6570 
Los hijos del nodo 6480 son: 6576 6577 
Los hijos del nodo 6489 son: 6588 6589 
Los hijos del nodo 6491 son: 6591 
Los hijos del nodo 6494 son: 6593 
Los hijos del nodo 6496 son: 6594 
Los hijos del nodo 6499 son: Ninguno! 
Los hijos del nodo 6507 son: Ninguno! 
Los hijos del nodo 6509 son: 6602 6603 
Los hijos del nodo 6514 son: 6611 
Los hijos del nodo 6516 son: Ninguno! 
Los hijos del nodo 6518 son: Ninguno! 
Los hijos del nodo 6520 son: Ninguno! 
Los hijos del nodo 6525 son: 6617 6618 
Los hijos del nodo 6529 son: 6620 
Los hijos del nodo 6535 son: 6623 6624 
Los hijos del nodo 6538 son: 6628 
Los hijos del nodo 6540 son: 6629 
Los hijos del nodo 6541 son: 6630 6631 
Los hijos del nodo 6543 son: 6634 
Los hijos del nodo 6545 son: 6637 6638 
Los hijos del nodo 6554 son: 6646 
Los hijos del nodo 6557 son: 6648 
Los hijos del nodo 6562 son: 6652 
Los hijos del nodo 6563 son: 6653 
Los hijos del nodo 6567 son: 6658 6659 
Los hijos del nodo 6568 son: Ninguno! 
Los hijos del nodo 6569 son: Ninguno! 
Los hijos del nodo 6574 son: Ninguno! 
Los hijos del nodo 6576 son: 6666 6667 
Los hijos del nodo 6579 son: 6671 
Los hijos del nodo 6580 son: Ninguno! 
Los hijos del nodo 6583 son: 6676 6677 
Los hijos del nodo 6584 son: 6678 6679 
Los hijos del nodo 6592 son: Ninguno! 
Los hijos del nodo 6594 son: Ninguno! 
Los hijos del nodo 6598 son: 6691 6692 
Los hijos del nodo 6599 son: 6693 6694 
Los hijos del nodo 6601 son: 6696 6697 
Los hijos del nodo 6607 son: 6700 6701 
Los hijos del nodo 6608 son: Ninguno! 
Los hijos del nodo 6610 son: 6702 
Los hijos del nodo 6615 son: 6710 
Los hijos del nodo 6619 son: 6714 6715 
Los hijos del nodo 6620 son: 6716 6717 
Los hijos del nodo 6631 son: 6727 6728 
Los hijos del nodo 6637 son: Ninguno! 
Los hijos del nodo 6638 son: 6733 6734 
Los hijos del nodo 6645 son: 6740 6741 
Los hijos del nodo 6653 son: Ninguno! 
Los hijos del nodo 6661 son: 6756 
Los hijos del nodo 6664 son: Ninguno! 
Los hijos del nodo 6665 son: Ninguno! 
Los hijos del nodo 6666 son: Ninguno! 
Los hijos del nodo 6671 son: 6763 6764 
Los hijos del nodo 6675 son: Ninguno! 
Los hijos del nodo 6703 son: Ninguno! 
Los hijos del nodo 6704 son: 6794 6795 
Los hijos del nodo 6705 son: 6796 6797 
Los hijos del nodo 6709 son: Ninguno! 
Los hijos del nodo 6710 son: 6801 
Los hijos del nodo 6725 son: 6815 6816 
Los hijos del nodo 6726 son: 6817 
Los hijos del nodo 6727 son: Ninguno! 
Los hijos del nodo 6736 son: Ninguno! 
Los hijos del nodo 6741 son: 6831 
Los hijos del nodo 6746 son: Ninguno! 
Los hijos del nodo 6748 son: Ninguno! 
Los hijos del nodo 6754 son: 6845 6846 
Los hijos del nodo 6761 son: Ninguno! 
Los hijos del nodo 6766 son: Ninguno! 
Los hijos del nodo 6772 son: Ninguno! 
Los hijos del nodo 6773 son: 6862 6863 
Los hijos del nodo 6775 son: 6865 
Los hijos del nodo 6777 son: 6868 6869 
Los hijos del nodo 6785 son: Ninguno! 
Los hijos del nodo 6791 son: Ninguno! 
Los hijos del nodo 6794 son: 6888 6889 
Los hijos del nodo 6796 son: Ninguno! 
Los hijos del nodo 6799 son: 6891 
Los hijos del nodo 6800 son: 6892 
Los hijos del nodo 6801 son: 6893 6894 
Los hijos del nodo 6804 son: Ninguno! 
Los hijos del nodo 6814 son: Ninguno! 
Los hijos del nodo 6817 son: 6909 
Los hijos del nodo 6821 son: 6913 
Los hijos del nodo 6824 son: Ninguno! 
Los hijos del nodo 6828 son: Ninguno! 
Los hijos del nodo 6830 son: 6920 6921 
Los hijos del nodo 6835 son: 6925 
Los hijos del nodo 6840 son: 6929 
Los hijos del nodo 6843 son: Ninguno! 
Los hijos del nodo 6851 son: 6933 
Los hijos del nodo 6853 son: 6936 6937 
Los hijos del nodo 6858 son: 6943 6944 
Los hijos del nodo 6859 son: 6945 
Los hijos del nodo 6861 son: Ninguno! 
Los hijos del nodo 6865 son: Ninguno! 
Los hijos del nodo 6867 son: 6952 6953 
Los hijos del nodo 6868 son: Ninguno! 
Los hijos del nodo 6870 son: 6954 6955 
Los hijos del nodo 6872 son: 6956 6957 
Los hijos del nodo 6877 son: 6965 6966 
Los hijos del nodo 6888 son: 6981 6982 
Los hijos del nodo 6892 son: Ninguno! 
Los hijos del nodo 6895 son: 6990 
Los hijos del nodo 6898 son: Ninguno! 
Los hijos del nodo 6912 son: Ninguno! 
Los hijos del nodo 6915 son: 7006 7007 
Los hijos del nodo 6916 son: 7008 7009 
Los hijos del nodo 6917 son: Ninguno! 
Los hijos del nodo 6932 son: 7020 7021 
Los hijos del nodo 6945 son: Ninguno! 
Los hijos del nodo 6951 son: Ninguno! 
Los hijos del nodo 6955 son: 7047 7048 
Los hijos del nodo 6956 son: 7049 7050 
Los hijos del nodo 6959 son: 7054 7055 
Los hijos del nodo 6961 son: 7056 7057 
Los hijos del nodo 6964 son: 7059 7060 
Los hijos del nodo 6971 son: 7065 7066 
Los hijos del nodo 6977 son: 7072 
Los hijos del nodo 6981 son: 7078 
Los hijos del nodo 6984 son: 7081 
Los hijos del nodo 6991 son: 7088 
Los hijos del nodo 6994 son: 7091 
Los hijos del nodo 6997 son: 7094 
Los hijos del nodo 6998 son: Ninguno! 
Los hijos del nodo 7003 son: Ninguno! 
Los hijos del nodo 7006 son: 7105 
Los hijos del nodo 7018 son: Ninguno! 
Los hijos del nodo 7020 son: 7120 
Los hijos del nodo 7021 son: Ninguno! 
Los hijos del nodo 7025 son: 7124 
Los hijos del nodo 7027 son: 7127 7128 
Los hijos del nodo 7033 son: 7135 
Los hijos del nodo 7035 son: Ninguno! 
Los hijos del nodo 7036 son: 7137 
Los hijos del nodo 7038 son: Ninguno! 
Los hijos del nodo 7039 son: 7138 7139 
Los hijos del nodo 7041 son: 7142 7143 
Los hijos del nodo 7046 son: 7146 
Los hijos del nodo 7047 son: 7147 7148 
Los hijos del nodo 7048 son: 7149 
Los hijos del nodo 7050 son: Ninguno! 
Los hijos del nodo 7053 son: 7151 7152 
Los hijos del nodo 7056 son: Ninguno! 
Los hijos del nodo 7059 son: 7156 
Los hijos del nodo 7064 son: Ninguno! 
Los hijos del nodo 7065 son: Ninguno! 
Los hijos del nodo 7069 son: 7165 7166 
Los hijos del nodo 7072 son: 7169 7170 
Los hijos del nodo 7079 son: Ninguno! 
Los hijos del nodo 7080 son: 7180 7181 
Los hijos del nodo 7081 son: 7182 7183 
Los hijos del nodo 7082 son: 7184 
Los hijos del nodo 7084 son: 7186 
Los hijos del nodo 7085 son: 7187 7188 
Los hijos del nodo 7089 son: 7193 7194 
Los hijos del nodo 7094 son: Ninguno! 
Los hijos del nodo 7097 son: 7203 
Los hijos del nodo 7098 son: 7204 
Los hijos del nodo 7100 son: 7207 
Los hijos del nodo 7103 son: 7209 7210 
Los hijos del nodo 7105 son: 7212 
Los hijos del nodo 7115 son: 7225 
Los hijos del nodo 7117 son: 7226 
Los hijos del nodo 7130 son: 7239 
Los hijos del nodo 7132 son: 7242 7243 
Los hijos del nodo 7133 son: Ninguno! 
Los hijos del nodo 7135 son: Ninguno! 
Los hijos del nodo 7136 son: 7244 
Los hijos del nodo 7138 son: 7245 7246 
Los hijos del nodo 7140 son: 7248 7249 
Los hijos del nodo 7142 son: Ninguno! 
Los hijos del nodo 7151 son: 7261 
Los hijos del nodo 7166 son: 7277 7278 
Los hijos del nodo 7170 son: Ninguno! 
Los hijos del nodo 7171 son: 7280 
Los hijos del nodo 7178 son: 7288 
Los hijos del nodo 7182 son: 7291 7292 
Los hijos del nodo 7190 son: 7296 
Los hijos del nodo 7191 son: Ninguno! 
Los hijos del nodo 7196 son: 7301 
Los hijos del nodo 7199 son: 7304 7305 
Los hijos del nodo 7203 son: 7312 
Los hijos del nodo 7207 son: Ninguno! 
Los hijos del nodo 7209 son: 7315 7316 
Los hijos del nodo 7212 son: 7319 7320 
Los hijos del nodo 7220 son: 7327 
Los hijos del nodo 7221 son: Ninguno! 
Los hijos del nodo 7222 son: 7328 7329 
Los hijos del nodo 7225 son: 7333 
Los hijos del nodo 7226 son: 7334 
Los hijos del nodo 7233 son: 7342 
Los hijos del nodo 7246 son: 7357 7358 
Los hijos del nodo 7251 son: 7361 
Los hijos del nodo 7253 son: Ninguno! 
Los hijos del nodo 7256 son: Ninguno! 
Los hijos del nodo 7258 son: Ninguno! 
Los hijos del nodo 7262 son: 7369 
Los hijos del nodo 7267 son: 7372 
Los hijos del nodo 7268 son: 7373 7374 
Los hijos del nodo 7271 son: 7376 7377 
Los hijos del nodo 7273 son: Ninguno! 
Los hijos del nodo 7283 son: 7386 
Los hijos del nodo 7285 son: Ninguno! 
Los hijos del nodo 7287 son: 7390 7391 
Los hijos del nodo 7290 son: 7394 7395 
Los hijos del nodo 7294 son: 7401 
Los hijos del nodo 7297 son: 7404 
Los hijos del nodo 7302 son: 7408 7409 
Los hijos del nodo 7303 son: 7410 
Los hijos del nodo 7308 son: 7413 
Los hijos del nodo 7313 son: 7416 
Los hijos del nodo 7328 son: Ninguno! 
Los hijos del nodo 7332 son: 7440 7441 
Los hijos del nodo 7333 son: 7442 
Los hijos del nodo 7334 son: Ninguno! 
Los hijos del nodo 7339 son: 7447 7448 
Los hijos del nodo 7342 son: 7449 
Los hijos del nodo 7344 son: 7451 
Los hijos del nodo 7351 son: 7459 7460 
Los hijos del nodo 7353 son: 7463 
Los hijos del nodo 7357 son: 7465 
Los hijos del nodo 7360 son: 7468 7469 
Los hijos del nodo 7362 son: Ninguno! 
Los hijos del nodo 7369 son: Ninguno! 
Los hijos del nodo 7370 son: Ninguno! 
Los hijos del nodo 7371 son: 7477 7478 
Los hijos del nodo 7373 son: Ninguno! 
Los hijos del nodo 7375 son: 7482 
Los hijos del nodo 7377 son: 7483 
Los hijos del nodo 7378 son: 7484 
Los hijos del nodo 7389 son: Ninguno! 
Los hijos del nodo 7392 son: 7502 7503 
Los hijos del nodo 7404 son: Ninguno! 
Los hijos del nodo 7406 son: 7517 7518 
Los hijos del nodo 7411 son: 7527 7528 
Los hijos del nodo 7416 son: 7532 
Los hijos del nodo 7417 son: 7533 7534 
Los hijos del nodo 7424 son: 7544 7545 
Los hijos del nodo 7430 son: 7553 7554 
Los hijos del nodo 7431 son: 7555 
Los hijos del nodo 7433 son: 7557 
Los hijos del nodo 7439 son: 7565 
Los hijos del nodo 7440 son: 7566 
Los hijos del nodo 7442 son: Ninguno! 
Los hijos del nodo 7446 son: Ninguno! 
Los hijos del nodo 7457 son: 7579 
Los hijos del nodo 7459 son: Ninguno! 
Los hijos del nodo 7462 son: 7583 
Los hijos del nodo 7464 son: 7585 
Los hijos del nodo 7465 son: 7586 7587 
Los hijos del nodo 7475 son: Ninguno! 
Los hijos del nodo 7476 son: 7598 
Los hijos del nodo 7486 son: Ninguno! 
Los hijos del nodo 7501 son: 7621 7622 
Los hijos del nodo 7503 son: 7624 
Los hijos del nodo 7504 son: 7625 
Los hijos del nodo 7506 son: 7626 7627 
Los hijos del nodo 7514 son: 7637 
Los hijos del nodo 7516 son: 7639 7640 
Los hijos del nodo 7519 son: Ninguno! 
Los hijos del nodo 7520 son: 7643 
Los hijos del nodo 7521 son: 7644 
Los hijos del nodo 7523 son: 7646 
Los hijos del nodo 7525 son: Ninguno! 
Los hijos del nodo 7528 son: 7653 
Los hijos del nodo 7529 son: 7654 
Los hijos del nodo 7531 son: Ninguno! 
Los hijos del nodo 7532 son: 7655 7656 
Los hijos del nodo 7537 son: Ninguno! 
Los hijos del nodo 7538 son: 7662 
Los hijos del nodo 7541 son: 7665 7666 
Los hijos del nodo 7542 son: 7667 
Los hijos del nodo 7545 son: 7671 7672 
Los hijos del nodo 7546 son: Ninguno! 
Los hijos del nodo 7549 son: Ninguno! 
Los hijos del nodo 7550 son: 7676 7677 
Los hijos del nodo 7555 son: Ninguno! 
Los hijos del nodo 7557 son: Ninguno! 
Los hijos del nodo 7559 son: 7684 7685 
Los hijos del nodo 7564 son: 7689 7690 
Los hijos del nodo 7566 son: Ninguno! 
Los hijos del nodo 7567 son: 7691 
Los hijos del nodo 7569 son: 7693 
Los hijos del nodo 7570 son: 7694 
Los hijos del nodo 7587 son: 7719 
Los hijos del nodo 7599 son: 7732 7733 
Los hijos del nodo 7602 son: 7738 7739 
Los hijos del nodo 7608 son: 7747 7748 
Los hijos del nodo 7616 son: Ninguno! 
Los hijos del nodo 7621 son: Ninguno! 
Los hijos del nodo 7625 son: 7763 
Los hijos del nodo 7626 son: 7764 7765 
Los hijos del nodo 7627 son: Ninguno! 
Los hijos del nodo 7629 son: 7768 7769 
Los hijos del nodo 7630 son: 7770 7771 
Los hijos del nodo 7637 son: 7776 
Los hijos del nodo 7638 son: 7777 7778 
Los hijos del nodo 7640 son: 7780 7781 
Los hijos del nodo 7645 son: Ninguno! 
Los hijos del nodo 7648 son: 7788 
Los hijos del nodo 7650 son: 7790 
Los hijos del nodo 7654 son: 7795 
Los hijos del nodo 7657 son: 7799 
Los hijos del nodo 7658 son: Ninguno! 
Los hijos del nodo 7660 son: Ninguno! 
Los hijos del nodo 7664 son: 7803 7804 
Los hijos del nodo 7667 son: 7807 
Los hijos del nodo 7669 son: 7809 7810 
Los hijos del nodo 7670 son: 7811 
Los hijos del nodo 7673 son: 7815 
Los hijos del nodo 7679 son: 7822 7823 
Los hijos del nodo 7682 son: 7827 7828 
Los hijos del nodo 7686 son: 7831 
Los hijos del nodo 7694 son: 7842 7843 
Los hijos del nodo 7697 son: 7846 7847 
Los hijos del nodo 7698 son: 7848 
Los hijos del nodo 7699 son: 7849 
Los hijos del nodo 7705 son: 7857 
Los hijos del nodo 7706 son: 7858 
Los hijos del nodo 7710 son: Ninguno! 
Los hijos del nodo 7712 son: Ninguno! 
Los hijos del nodo 7726 son: 7876 
Los hijos del nodo 7727 son: 7877 
Los hijos del nodo 7734 son: Ninguno! 
Los hijos del nodo 7739 son: Ninguno! 
Los hijos del nodo 7741 son: 7890 
Los hijos del nodo 7742 son: 7891 
Los hijos del nodo 7744 son: 7894 
Los hijos del nodo 7754 son: 7903 
Los hijos del nodo 7756 son: Ninguno! 
Los hijos del nodo 7773 son: Ninguno! 
Los hijos del nodo 7777 son: Ninguno! 
Los hijos del nodo 7778 son: Ninguno! 
Los hijos del nodo 7780 son: 7923 
Los hijos del nodo 7783 son: Ninguno! 
Los hijos del nodo 7784 son: 7927 
Los hijos del nodo 7786 son: 7929 
Los hijos del nodo 7790 son: Ninguno! 
Los hijos del nodo 7794 son: 7938 
Los hijos del nodo 7796 son: 7939 
Los hijos del nodo 7799 son: Ninguno! 
Los hijos del nodo 7803 son: Ninguno! 
Los hijos del nodo 7804 son: 7947 
Los hijos del nodo 7805 son: Ninguno! 
Los hijos del nodo 7812 son: 7954 
Los hijos del nodo 7819 son: 7961 
Los hijos del nodo 7830 son: 7974 
Los hijos del nodo 7831 son: Ninguno! 
Los hijos del nodo 7832 son: 7975 
Los hijos del nodo 7835 son: 7977 
Los hijos del nodo 7837 son: 7980 
Los hijos del nodo 7838 son: 7981 7982 
Los hijos del nodo 7857 son: 7996 
Los hijos del nodo 7858 son: Ninguno! 
Los hijos del nodo 7860 son: Ninguno! 
Los hijos del nodo 7861 son: Ninguno! 
Los hijos del nodo 7863 son: 8001 
Los hijos del nodo 7869 son: 8008 8009 
Los hijos del nodo 7877 son: 8024 
Los hijos del nodo 7879 son: Ninguno! 
Los hijos del nodo 7880 son: 8027 8028 
Los hijos del nodo 7887 son: Ninguno! 
Los hijos del nodo 7888 son: 8035 
Los hijos del nodo 7890 son: Ninguno! 
Los hijos del nodo 7891 son: 8036 
Los hijos del nodo 7892 son: 8037 8038 
Los hijos del nodo 7897 son: Ninguno! 
Los hijos del nodo 7898 son: 8045 
Los hijos del nodo 7900 son: 8048 
Los hijos del nodo 7905 son: 8052 8053 
Los hijos del nodo 7906 son: Ninguno! 
Los hijos del nodo 7907 son: 8054 
Los hijos del nodo 7908 son: 8055 8056 
Los hijos del nodo 7915 son: Ninguno! 
Los hijos del nodo 7918 son: Ninguno! 
Los hijos del nodo 7922 son: 8071 
Los hijos del nodo 7925 son: 8073 8074 
Los hijos del nodo 7926 son: Ninguno! 
Los hijos del nodo 7927 son: 8075 8076 
Los hijos del nodo 7937 son: Ninguno! 
Los hijos del nodo 7938 son: Ninguno! 
Los hijos del nodo 7942 son: Ninguno! 
Los hijos del nodo 7947 son: 8096 8097 
Los hijos del nodo 7959 son: Ninguno! 
Los hijos del nodo 7964 son: Ninguno! 
Los hijos del nodo 7971 son: 8120 8121 
Los hijos del nodo 7977 son: 8128 
Los hijos del nodo 7978 son: Ninguno! 
Los hijos del nodo 7988 son: 8140 8141 
Los hijos del nodo 7993 son: 8144 
Los hijos del nodo 7996 son: Ninguno! 
Los hijos del nodo 8000 son: Ninguno! 
Los hijos del nodo 8002 son: 8150 
Los hijos del nodo 8004 son: 8153 8154 
Los hijos del nodo 8005 son: 8155 8156 
Los hijos del nodo 8011 son: 8166 
Los hijos del nodo 8018 son: 8173 
Los hijos del nodo 8021 son: 8174 
Los hijos del nodo 8022 son: Ninguno! 
Los hijos del nodo 8025 son: Ninguno! 
Los hijos del nodo 8029 son: 8183 
Los hijos del nodo 8031 son: 8185 8186 
Los hijos del nodo 8037 son: 8192 
Los hijos del nodo 8038 son: Ninguno! 
Los hijos del nodo 8045 son: Ninguno! 
Los hijos del nodo 8050 son: Ninguno! 
Los hijos del nodo 8052 son: Ninguno! 
Los hijos del nodo 8054 son: Ninguno! 
Los hijos del nodo 8060 son: Ninguno! 
Los hijos del nodo 8063 son: Ninguno! 
Los hijos del nodo 8076 son: Ninguno! 
Los hijos del nodo 8079 son: Ninguno! 
Los hijos del nodo 8084 son: Ninguno! 
Los hijos del nodo 8091 son: Ninguno! 
Los hijos del nodo 8092 son: Ninguno! 
Los hijos del nodo 8097 son: Ninguno! 
Los hijos del nodo 8106 son: Ninguno! 
Los hijos del nodo 8115 son: Ninguno! 
Los hijos del nodo 8120 son: Ninguno! 
Los hijos del nodo 8121 son: Ninguno! 
Los hijos del nodo 8123 son: Ninguno! 
Los hijos del nodo 8125 son: Ninguno! 
Los hijos del nodo 8127 son: Ninguno! 
Los hijos del nodo 8131 son: Ninguno! 
Los hijos del nodo 8140 son: Ninguno! 
Los hijos del nodo 8142 son: Ninguno! 
Los hijos del nodo 8154 son: Ninguno! 
Los hijos del nodo 8155 son: Ninguno! 
Los hijos del nodo 8158 son: Ninguno! 
Los hijos del nodo 8166 son: Ninguno! 
Los hijos del nodo 8174 son: Ninguno! 
Los hijos del nodo 8175 son: Ninguno! 
Los hijos del nodo 8181 son: Ninguno! 
Los hijos del nodo 8186 son: Ninguno! 
Los hijos del nodo 8190 son: Ninguno! 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\TFG\cam_binaria_optimizada_8192\solution1\sim\verilog>set PATH= 

C:\TFG\cam_binaria_optimizada_8192\solution1\sim\verilog>call G:/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s top_function  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s top_function 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_8192/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_8192/solution1/sim/verilog/AESL_autofifo_result_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_result_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_8192/solution1/sim/verilog/busqueda_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_8192/solution1/sim/verilog/busqueda_cam_bfstbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb_rom
INFO: [VRFC 10-311] analyzing module busqueda_cam_bfstbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_8192/solution1/sim/verilog/top_function.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_function_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TFG/cam_binaria_optimizada_8192/solution1/sim/verilog/top_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.busqueda_cam_bfstbkb_rom
Compiling module xil_defaultlib.busqueda_cam_bfstbkb(DataWidth=2...
Compiling module xil_defaultlib.busqueda_cam
Compiling module xil_defaultlib.top_function
Compiling module xil_defaultlib.AESL_autofifo_result_V_V
Compiling module xil_defaultlib.apatb_top_function_top
Compiling module work.glbl
Built simulation snapshot top_function

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/TFG/cam_binaria_optimizada_8192/solution1/sim/verilog/xsim.dir/top_function/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/TFG/cam_binaria_optimizada_8192/solution1/sim/verilog/xsim.dir/top_function/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 15 18:20:33 2020. For additional details about this file, please refer to the WebTalk help file at G:/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 18:20:33 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top_function/xsim_script.tcl
# xsim {top_function} -autoloadwcfg -tclbatch {top_function.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source top_function.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4096 [0.00%] @ "125000"
// RTL Simulation : 1 / 4096 [100.00%] @ "82105000"
// RTL Simulation : 2 / 4096 [100.00%] @ "164075000"
// RTL Simulation : 3 / 4096 [100.00%] @ "246045000"
// RTL Simulation : 4 / 4096 [100.00%] @ "328015000"
// RTL Simulation : 5 / 4096 [100.00%] @ "409985000"
// RTL Simulation : 6 / 4096 [100.00%] @ "491955000"
// RTL Simulation : 7 / 4096 [100.00%] @ "573925000"
// RTL Simulation : 8 / 4096 [100.00%] @ "655895000"
// RTL Simulation : 9 / 4096 [100.00%] @ "737865000"
// RTL Simulation : 10 / 4096 [100.00%] @ "819835000"
// RTL Simulation : 11 / 4096 [100.00%] @ "901805000"
// RTL Simulation : 12 / 4096 [100.00%] @ "983775000"
// RTL Simulation : 13 / 4096 [100.00%] @ "1065745000"
// RTL Simulation : 14 / 4096 [100.00%] @ "1147715000"
// RTL Simulation : 15 / 4096 [100.00%] @ "1229685000"
// RTL Simulation : 16 / 4096 [100.00%] @ "1311655000"
// RTL Simulation : 17 / 4096 [100.00%] @ "1393625000"
// RTL Simulation : 18 / 4096 [100.00%] @ "1475595000"
// RTL Simulation : 19 / 4096 [100.00%] @ "1557565000"
// RTL Simulation : 20 / 4096 [100.00%] @ "1639535000"
// RTL Simulation : 21 / 4096 [100.00%] @ "1721505000"
// RTL Simulation : 22 / 4096 [100.00%] @ "1803475000"
// RTL Simulation : 23 / 4096 [100.00%] @ "1885445000"
// RTL Simulation : 24 / 4096 [100.00%] @ "1967415000"
// RTL Simulation : 25 / 4096 [100.00%] @ "2049385000"
// RTL Simulation : 26 / 4096 [100.00%] @ "2131355000"
// RTL Simulation : 27 / 4096 [100.00%] @ "2213325000"
// RTL Simulation : 28 / 4096 [100.00%] @ "2295295000"
// RTL Simulation : 29 / 4096 [100.00%] @ "2377265000"
// RTL Simulation : 30 / 4096 [100.00%] @ "2459235000"
// RTL Simulation : 31 / 4096 [100.00%] @ "2541205000"
// RTL Simulation : 32 / 4096 [100.00%] @ "2623175000"
// RTL Simulation : 33 / 4096 [100.00%] @ "2705145000"
// RTL Simulation : 34 / 4096 [100.00%] @ "2787115000"
// RTL Simulation : 35 / 4096 [100.00%] @ "2869085000"
// RTL Simulation : 36 / 4096 [100.00%] @ "2951055000"
// RTL Simulation : 37 / 4096 [100.00%] @ "3033025000"
// RTL Simulation : 38 / 4096 [100.00%] @ "3114995000"
// RTL Simulation : 39 / 4096 [100.00%] @ "3196965000"
// RTL Simulation : 40 / 4096 [100.00%] @ "3278935000"
// RTL Simulation : 41 / 4096 [100.00%] @ "3360905000"
// RTL Simulation : 42 / 4096 [100.00%] @ "3442875000"
// RTL Simulation : 43 / 4096 [100.00%] @ "3524845000"
// RTL Simulation : 44 / 4096 [100.00%] @ "3606815000"
// RTL Simulation : 45 / 4096 [100.00%] @ "3688785000"
// RTL Simulation : 46 / 4096 [100.00%] @ "3770755000"
// RTL Simulation : 47 / 4096 [100.00%] @ "3852725000"
// RTL Simulation : 48 / 4096 [100.00%] @ "3934695000"
// RTL Simulation : 49 / 4096 [100.00%] @ "4016665000"
// RTL Simulation : 50 / 4096 [100.00%] @ "4098635000"
// RTL Simulation : 51 / 4096 [100.00%] @ "4180605000"
// RTL Simulation : 52 / 4096 [100.00%] @ "4262575000"
// RTL Simulation : 53 / 4096 [100.00%] @ "4344545000"
// RTL Simulation : 54 / 4096 [100.00%] @ "4426515000"
// RTL Simulation : 55 / 4096 [100.00%] @ "4508485000"
// RTL Simulation : 56 / 4096 [100.00%] @ "4590455000"
// RTL Simulation : 57 / 4096 [100.00%] @ "4672425000"
// RTL Simulation : 58 / 4096 [100.00%] @ "4754395000"
// RTL Simulation : 59 / 4096 [100.00%] @ "4836365000"
// RTL Simulation : 60 / 4096 [100.00%] @ "4918335000"
// RTL Simulation : 61 / 4096 [100.00%] @ "5000305000"
// RTL Simulation : 62 / 4096 [100.00%] @ "5082275000"
// RTL Simulation : 63 / 4096 [100.00%] @ "5164245000"
// RTL Simulation : 64 / 4096 [100.00%] @ "5246215000"
// RTL Simulation : 65 / 4096 [100.00%] @ "5328185000"
// RTL Simulation : 66 / 4096 [100.00%] @ "5410155000"
// RTL Simulation : 67 / 4096 [100.00%] @ "5492125000"
// RTL Simulation : 68 / 4096 [100.00%] @ "5574095000"
// RTL Simulation : 69 / 4096 [100.00%] @ "5656065000"
// RTL Simulation : 70 / 4096 [100.00%] @ "5738035000"
// RTL Simulation : 71 / 4096 [100.00%] @ "5820005000"
// RTL Simulation : 72 / 4096 [100.00%] @ "5901975000"
// RTL Simulation : 73 / 4096 [100.00%] @ "5983945000"
// RTL Simulation : 74 / 4096 [100.00%] @ "6065915000"
// RTL Simulation : 75 / 4096 [100.00%] @ "6147885000"
// RTL Simulation : 76 / 4096 [100.00%] @ "6229855000"
// RTL Simulation : 77 / 4096 [100.00%] @ "6311825000"
// RTL Simulation : 78 / 4096 [100.00%] @ "6393795000"
// RTL Simulation : 79 / 4096 [100.00%] @ "6475765000"
// RTL Simulation : 80 / 4096 [100.00%] @ "6557735000"
// RTL Simulation : 81 / 4096 [100.00%] @ "6639705000"
// RTL Simulation : 82 / 4096 [100.00%] @ "6721675000"
// RTL Simulation : 83 / 4096 [100.00%] @ "6803645000"
// RTL Simulation : 84 / 4096 [100.00%] @ "6885615000"
// RTL Simulation : 85 / 4096 [100.00%] @ "6967585000"
// RTL Simulation : 86 / 4096 [100.00%] @ "7049555000"
// RTL Simulation : 87 / 4096 [100.00%] @ "7131525000"
// RTL Simulation : 88 / 4096 [100.00%] @ "7213495000"
// RTL Simulation : 89 / 4096 [100.00%] @ "7295465000"
// RTL Simulation : 90 / 4096 [100.00%] @ "7377435000"
// RTL Simulation : 91 / 4096 [100.00%] @ "7459405000"
// RTL Simulation : 92 / 4096 [100.00%] @ "7541375000"
// RTL Simulation : 93 / 4096 [100.00%] @ "7623345000"
// RTL Simulation : 94 / 4096 [100.00%] @ "7705315000"
// RTL Simulation : 95 / 4096 [100.00%] @ "7787285000"
// RTL Simulation : 96 / 4096 [100.00%] @ "7869255000"
// RTL Simulation : 97 / 4096 [100.00%] @ "7951225000"
// RTL Simulation : 98 / 4096 [100.00%] @ "8033195000"
// RTL Simulation : 99 / 4096 [100.00%] @ "8115165000"
// RTL Simulation : 100 / 4096 [100.00%] @ "8197135000"
// RTL Simulation : 101 / 4096 [100.00%] @ "8279105000"
// RTL Simulation : 102 / 4096 [100.00%] @ "8361075000"
// RTL Simulation : 103 / 4096 [100.00%] @ "8443045000"
// RTL Simulation : 104 / 4096 [100.00%] @ "8525015000"
// RTL Simulation : 105 / 4096 [100.00%] @ "8606985000"
// RTL Simulation : 106 / 4096 [100.00%] @ "8688955000"
// RTL Simulation : 107 / 4096 [100.00%] @ "8770925000"
// RTL Simulation : 108 / 4096 [100.00%] @ "8852895000"
// RTL Simulation : 109 / 4096 [100.00%] @ "8934865000"
// RTL Simulation : 110 / 4096 [100.00%] @ "9016835000"
// RTL Simulation : 111 / 4096 [100.00%] @ "9098805000"
// RTL Simulation : 112 / 4096 [100.00%] @ "9180775000"
// RTL Simulation : 113 / 4096 [100.00%] @ "9262745000"
// RTL Simulation : 114 / 4096 [100.00%] @ "9344715000"
// RTL Simulation : 115 / 4096 [100.00%] @ "9426685000"
// RTL Simulation : 116 / 4096 [100.00%] @ "9508655000"
// RTL Simulation : 117 / 4096 [100.00%] @ "9590625000"
// RTL Simulation : 118 / 4096 [100.00%] @ "9672595000"
// RTL Simulation : 119 / 4096 [100.00%] @ "9754565000"
// RTL Simulation : 120 / 4096 [100.00%] @ "9836535000"
// RTL Simulation : 121 / 4096 [100.00%] @ "9918505000"
// RTL Simulation : 122 / 4096 [100.00%] @ "10000475000"
// RTL Simulation : 123 / 4096 [100.00%] @ "10082445000"
// RTL Simulation : 124 / 4096 [100.00%] @ "10164415000"
// RTL Simulation : 125 / 4096 [100.00%] @ "10246385000"
// RTL Simulation : 126 / 4096 [100.00%] @ "10328355000"
// RTL Simulation : 127 / 4096 [100.00%] @ "10410325000"
// RTL Simulation : 128 / 4096 [100.00%] @ "10492295000"
// RTL Simulation : 129 / 4096 [100.00%] @ "10574265000"
// RTL Simulation : 130 / 4096 [100.00%] @ "10656235000"
// RTL Simulation : 131 / 4096 [100.00%] @ "10738205000"
// RTL Simulation : 132 / 4096 [100.00%] @ "10820175000"
// RTL Simulation : 133 / 4096 [100.00%] @ "10902145000"
// RTL Simulation : 134 / 4096 [100.00%] @ "10984115000"
// RTL Simulation : 135 / 4096 [100.00%] @ "11066085000"
// RTL Simulation : 136 / 4096 [100.00%] @ "11148055000"
// RTL Simulation : 137 / 4096 [100.00%] @ "11230025000"
// RTL Simulation : 138 / 4096 [100.00%] @ "11311995000"
// RTL Simulation : 139 / 4096 [100.00%] @ "11393965000"
// RTL Simulation : 140 / 4096 [100.00%] @ "11475935000"
// RTL Simulation : 141 / 4096 [100.00%] @ "11557905000"
// RTL Simulation : 142 / 4096 [100.00%] @ "11639875000"
// RTL Simulation : 143 / 4096 [100.00%] @ "11721845000"
// RTL Simulation : 144 / 4096 [100.00%] @ "11803815000"
// RTL Simulation : 145 / 4096 [100.00%] @ "11885785000"
// RTL Simulation : 146 / 4096 [100.00%] @ "11967755000"
// RTL Simulation : 147 / 4096 [100.00%] @ "12049725000"
// RTL Simulation : 148 / 4096 [100.00%] @ "12131695000"
// RTL Simulation : 149 / 4096 [100.00%] @ "12213665000"
// RTL Simulation : 150 / 4096 [100.00%] @ "12295635000"
// RTL Simulation : 151 / 4096 [100.00%] @ "12377605000"
// RTL Simulation : 152 / 4096 [100.00%] @ "12459575000"
// RTL Simulation : 153 / 4096 [100.00%] @ "12541545000"
// RTL Simulation : 154 / 4096 [100.00%] @ "12623515000"
// RTL Simulation : 155 / 4096 [100.00%] @ "12705485000"
// RTL Simulation : 156 / 4096 [100.00%] @ "12787455000"
// RTL Simulation : 157 / 4096 [100.00%] @ "12869425000"
// RTL Simulation : 158 / 4096 [100.00%] @ "12951395000"
// RTL Simulation : 159 / 4096 [100.00%] @ "13033365000"
// RTL Simulation : 160 / 4096 [100.00%] @ "13115335000"
// RTL Simulation : 161 / 4096 [100.00%] @ "13197305000"
// RTL Simulation : 162 / 4096 [100.00%] @ "13279275000"
// RTL Simulation : 163 / 4096 [100.00%] @ "13361245000"
// RTL Simulation : 164 / 4096 [100.00%] @ "13443215000"
// RTL Simulation : 165 / 4096 [100.00%] @ "13525185000"
// RTL Simulation : 166 / 4096 [100.00%] @ "13607155000"
// RTL Simulation : 167 / 4096 [100.00%] @ "13689125000"
// RTL Simulation : 168 / 4096 [100.00%] @ "13771095000"
// RTL Simulation : 169 / 4096 [100.00%] @ "13853065000"
// RTL Simulation : 170 / 4096 [100.00%] @ "13935035000"
// RTL Simulation : 171 / 4096 [100.00%] @ "14017005000"
// RTL Simulation : 172 / 4096 [100.00%] @ "14098975000"
// RTL Simulation : 173 / 4096 [100.00%] @ "14180945000"
// RTL Simulation : 174 / 4096 [100.00%] @ "14262915000"
// RTL Simulation : 175 / 4096 [100.00%] @ "14344885000"
// RTL Simulation : 176 / 4096 [100.00%] @ "14426855000"
// RTL Simulation : 177 / 4096 [100.00%] @ "14508825000"
// RTL Simulation : 178 / 4096 [100.00%] @ "14590795000"
// RTL Simulation : 179 / 4096 [100.00%] @ "14672765000"
// RTL Simulation : 180 / 4096 [100.00%] @ "14754735000"
// RTL Simulation : 181 / 4096 [100.00%] @ "14836705000"
// RTL Simulation : 182 / 4096 [100.00%] @ "14918675000"
// RTL Simulation : 183 / 4096 [100.00%] @ "15000645000"
// RTL Simulation : 184 / 4096 [100.00%] @ "15082615000"
// RTL Simulation : 185 / 4096 [100.00%] @ "15164585000"
// RTL Simulation : 186 / 4096 [100.00%] @ "15246555000"
// RTL Simulation : 187 / 4096 [100.00%] @ "15328525000"
// RTL Simulation : 188 / 4096 [100.00%] @ "15410495000"
// RTL Simulation : 189 / 4096 [100.00%] @ "15492465000"
// RTL Simulation : 190 / 4096 [100.00%] @ "15574435000"
// RTL Simulation : 191 / 4096 [100.00%] @ "15656405000"
// RTL Simulation : 192 / 4096 [100.00%] @ "15738375000"
// RTL Simulation : 193 / 4096 [100.00%] @ "15820345000"
// RTL Simulation : 194 / 4096 [100.00%] @ "15902315000"
// RTL Simulation : 195 / 4096 [100.00%] @ "15984285000"
// RTL Simulation : 196 / 4096 [100.00%] @ "16066255000"
// RTL Simulation : 197 / 4096 [100.00%] @ "16148225000"
// RTL Simulation : 198 / 4096 [100.00%] @ "16230195000"
// RTL Simulation : 199 / 4096 [100.00%] @ "16312165000"
// RTL Simulation : 200 / 4096 [100.00%] @ "16394135000"
// RTL Simulation : 201 / 4096 [100.00%] @ "16476105000"
// RTL Simulation : 202 / 4096 [100.00%] @ "16558075000"
// RTL Simulation : 203 / 4096 [100.00%] @ "16640045000"
// RTL Simulation : 204 / 4096 [100.00%] @ "16722015000"
// RTL Simulation : 205 / 4096 [100.00%] @ "16803985000"
// RTL Simulation : 206 / 4096 [100.00%] @ "16885955000"
// RTL Simulation : 207 / 4096 [100.00%] @ "16967925000"
// RTL Simulation : 208 / 4096 [100.00%] @ "17049895000"
// RTL Simulation : 209 / 4096 [100.00%] @ "17131865000"
// RTL Simulation : 210 / 4096 [100.00%] @ "17213835000"
// RTL Simulation : 211 / 4096 [100.00%] @ "17295805000"
// RTL Simulation : 212 / 4096 [100.00%] @ "17377775000"
// RTL Simulation : 213 / 4096 [100.00%] @ "17459745000"
// RTL Simulation : 214 / 4096 [100.00%] @ "17541715000"
// RTL Simulation : 215 / 4096 [100.00%] @ "17623685000"
// RTL Simulation : 216 / 4096 [100.00%] @ "17705655000"
// RTL Simulation : 217 / 4096 [100.00%] @ "17787625000"
// RTL Simulation : 218 / 4096 [100.00%] @ "17869595000"
// RTL Simulation : 219 / 4096 [100.00%] @ "17951565000"
// RTL Simulation : 220 / 4096 [100.00%] @ "18033535000"
// RTL Simulation : 221 / 4096 [100.00%] @ "18115505000"
// RTL Simulation : 222 / 4096 [100.00%] @ "18197475000"
// RTL Simulation : 223 / 4096 [100.00%] @ "18279445000"
// RTL Simulation : 224 / 4096 [100.00%] @ "18361415000"
// RTL Simulation : 225 / 4096 [100.00%] @ "18443385000"
// RTL Simulation : 226 / 4096 [100.00%] @ "18525355000"
// RTL Simulation : 227 / 4096 [100.00%] @ "18607325000"
// RTL Simulation : 228 / 4096 [100.00%] @ "18689295000"
// RTL Simulation : 229 / 4096 [100.00%] @ "18771265000"
// RTL Simulation : 230 / 4096 [100.00%] @ "18853235000"
// RTL Simulation : 231 / 4096 [100.00%] @ "18935205000"
// RTL Simulation : 232 / 4096 [100.00%] @ "19017175000"
// RTL Simulation : 233 / 4096 [100.00%] @ "19099145000"
// RTL Simulation : 234 / 4096 [100.00%] @ "19181115000"
// RTL Simulation : 235 / 4096 [100.00%] @ "19263085000"
// RTL Simulation : 236 / 4096 [100.00%] @ "19345055000"
// RTL Simulation : 237 / 4096 [100.00%] @ "19427025000"
// RTL Simulation : 238 / 4096 [100.00%] @ "19508995000"
// RTL Simulation : 239 / 4096 [100.00%] @ "19590965000"
// RTL Simulation : 240 / 4096 [100.00%] @ "19672935000"
// RTL Simulation : 241 / 4096 [100.00%] @ "19754905000"
// RTL Simulation : 242 / 4096 [100.00%] @ "19836875000"
// RTL Simulation : 243 / 4096 [100.00%] @ "19918845000"
// RTL Simulation : 244 / 4096 [100.00%] @ "20000815000"
// RTL Simulation : 245 / 4096 [100.00%] @ "20082785000"
// RTL Simulation : 246 / 4096 [100.00%] @ "20164755000"
// RTL Simulation : 247 / 4096 [100.00%] @ "20246725000"
// RTL Simulation : 248 / 4096 [100.00%] @ "20328695000"
// RTL Simulation : 249 / 4096 [100.00%] @ "20410665000"
// RTL Simulation : 250 / 4096 [100.00%] @ "20492635000"
// RTL Simulation : 251 / 4096 [100.00%] @ "20574605000"
// RTL Simulation : 252 / 4096 [100.00%] @ "20656575000"
// RTL Simulation : 253 / 4096 [100.00%] @ "20738545000"
// RTL Simulation : 254 / 4096 [100.00%] @ "20820515000"
// RTL Simulation : 255 / 4096 [100.00%] @ "20902485000"
// RTL Simulation : 256 / 4096 [100.00%] @ "20984455000"
// RTL Simulation : 257 / 4096 [100.00%] @ "21066425000"
// RTL Simulation : 258 / 4096 [100.00%] @ "21148395000"
// RTL Simulation : 259 / 4096 [100.00%] @ "21230365000"
// RTL Simulation : 260 / 4096 [100.00%] @ "21312335000"
// RTL Simulation : 261 / 4096 [100.00%] @ "21394305000"
// RTL Simulation : 262 / 4096 [100.00%] @ "21476275000"
// RTL Simulation : 263 / 4096 [100.00%] @ "21558245000"
// RTL Simulation : 264 / 4096 [100.00%] @ "21640215000"
// RTL Simulation : 265 / 4096 [100.00%] @ "21722185000"
// RTL Simulation : 266 / 4096 [100.00%] @ "21804155000"
// RTL Simulation : 267 / 4096 [100.00%] @ "21886125000"
// RTL Simulation : 268 / 4096 [100.00%] @ "21968095000"
// RTL Simulation : 269 / 4096 [100.00%] @ "22050065000"
// RTL Simulation : 270 / 4096 [100.00%] @ "22132035000"
// RTL Simulation : 271 / 4096 [100.00%] @ "22214005000"
// RTL Simulation : 272 / 4096 [100.00%] @ "22295975000"
// RTL Simulation : 273 / 4096 [100.00%] @ "22377945000"
// RTL Simulation : 274 / 4096 [100.00%] @ "22459915000"
// RTL Simulation : 275 / 4096 [100.00%] @ "22541885000"
// RTL Simulation : 276 / 4096 [100.00%] @ "22623855000"
// RTL Simulation : 277 / 4096 [100.00%] @ "22705825000"
// RTL Simulation : 278 / 4096 [100.00%] @ "22787795000"
// RTL Simulation : 279 / 4096 [100.00%] @ "22869765000"
// RTL Simulation : 280 / 4096 [100.00%] @ "22951735000"
// RTL Simulation : 281 / 4096 [100.00%] @ "23033705000"
// RTL Simulation : 282 / 4096 [100.00%] @ "23115675000"
// RTL Simulation : 283 / 4096 [100.00%] @ "23197645000"
// RTL Simulation : 284 / 4096 [100.00%] @ "23279615000"
// RTL Simulation : 285 / 4096 [100.00%] @ "23361585000"
// RTL Simulation : 286 / 4096 [100.00%] @ "23443555000"
// RTL Simulation : 287 / 4096 [100.00%] @ "23525525000"
// RTL Simulation : 288 / 4096 [100.00%] @ "23607495000"
// RTL Simulation : 289 / 4096 [100.00%] @ "23689465000"
// RTL Simulation : 290 / 4096 [100.00%] @ "23771435000"
// RTL Simulation : 291 / 4096 [100.00%] @ "23853405000"
// RTL Simulation : 292 / 4096 [100.00%] @ "23935375000"
// RTL Simulation : 293 / 4096 [100.00%] @ "24017345000"
// RTL Simulation : 294 / 4096 [100.00%] @ "24099315000"
// RTL Simulation : 295 / 4096 [100.00%] @ "24181285000"
// RTL Simulation : 296 / 4096 [100.00%] @ "24263255000"
// RTL Simulation : 297 / 4096 [100.00%] @ "24345225000"
// RTL Simulation : 298 / 4096 [100.00%] @ "24427195000"
// RTL Simulation : 299 / 4096 [100.00%] @ "24509165000"
// RTL Simulation : 300 / 4096 [100.00%] @ "24591135000"
// RTL Simulation : 301 / 4096 [100.00%] @ "24673105000"
// RTL Simulation : 302 / 4096 [100.00%] @ "24755075000"
// RTL Simulation : 303 / 4096 [100.00%] @ "24837045000"
// RTL Simulation : 304 / 4096 [100.00%] @ "24919015000"
// RTL Simulation : 305 / 4096 [100.00%] @ "25000985000"
// RTL Simulation : 306 / 4096 [100.00%] @ "25082955000"
// RTL Simulation : 307 / 4096 [100.00%] @ "25164925000"
// RTL Simulation : 308 / 4096 [100.00%] @ "25246895000"
// RTL Simulation : 309 / 4096 [100.00%] @ "25328865000"
// RTL Simulation : 310 / 4096 [100.00%] @ "25410835000"
// RTL Simulation : 311 / 4096 [100.00%] @ "25492805000"
// RTL Simulation : 312 / 4096 [100.00%] @ "25574775000"
// RTL Simulation : 313 / 4096 [100.00%] @ "25656745000"
// RTL Simulation : 314 / 4096 [100.00%] @ "25738715000"
// RTL Simulation : 315 / 4096 [100.00%] @ "25820685000"
// RTL Simulation : 316 / 4096 [100.00%] @ "25902655000"
// RTL Simulation : 317 / 4096 [100.00%] @ "25984625000"
// RTL Simulation : 318 / 4096 [100.00%] @ "26066595000"
// RTL Simulation : 319 / 4096 [100.00%] @ "26148565000"
// RTL Simulation : 320 / 4096 [100.00%] @ "26230535000"
// RTL Simulation : 321 / 4096 [100.00%] @ "26312505000"
// RTL Simulation : 322 / 4096 [100.00%] @ "26394475000"
// RTL Simulation : 323 / 4096 [100.00%] @ "26476445000"
// RTL Simulation : 324 / 4096 [100.00%] @ "26558415000"
// RTL Simulation : 325 / 4096 [100.00%] @ "26640385000"
// RTL Simulation : 326 / 4096 [100.00%] @ "26722355000"
// RTL Simulation : 327 / 4096 [100.00%] @ "26804325000"
// RTL Simulation : 328 / 4096 [100.00%] @ "26886295000"
// RTL Simulation : 329 / 4096 [100.00%] @ "26968265000"
// RTL Simulation : 330 / 4096 [100.00%] @ "27050235000"
// RTL Simulation : 331 / 4096 [100.00%] @ "27132205000"
// RTL Simulation : 332 / 4096 [100.00%] @ "27214175000"
// RTL Simulation : 333 / 4096 [100.00%] @ "27296145000"
// RTL Simulation : 334 / 4096 [100.00%] @ "27378115000"
// RTL Simulation : 335 / 4096 [100.00%] @ "27460085000"
// RTL Simulation : 336 / 4096 [100.00%] @ "27542055000"
// RTL Simulation : 337 / 4096 [100.00%] @ "27624025000"
// RTL Simulation : 338 / 4096 [100.00%] @ "27705995000"
// RTL Simulation : 339 / 4096 [100.00%] @ "27787965000"
// RTL Simulation : 340 / 4096 [100.00%] @ "27869935000"
// RTL Simulation : 341 / 4096 [100.00%] @ "27951905000"
// RTL Simulation : 342 / 4096 [100.00%] @ "28033875000"
// RTL Simulation : 343 / 4096 [100.00%] @ "28115845000"
// RTL Simulation : 344 / 4096 [100.00%] @ "28197815000"
// RTL Simulation : 345 / 4096 [100.00%] @ "28279785000"
// RTL Simulation : 346 / 4096 [100.00%] @ "28361755000"
// RTL Simulation : 347 / 4096 [100.00%] @ "28443725000"
// RTL Simulation : 348 / 4096 [100.00%] @ "28525695000"
// RTL Simulation : 349 / 4096 [100.00%] @ "28607665000"
// RTL Simulation : 350 / 4096 [100.00%] @ "28689635000"
// RTL Simulation : 351 / 4096 [100.00%] @ "28771605000"
// RTL Simulation : 352 / 4096 [100.00%] @ "28853575000"
// RTL Simulation : 353 / 4096 [100.00%] @ "28935545000"
// RTL Simulation : 354 / 4096 [100.00%] @ "29017515000"
// RTL Simulation : 355 / 4096 [100.00%] @ "29099485000"
// RTL Simulation : 356 / 4096 [100.00%] @ "29181455000"
// RTL Simulation : 357 / 4096 [100.00%] @ "29263425000"
// RTL Simulation : 358 / 4096 [100.00%] @ "29345395000"
// RTL Simulation : 359 / 4096 [100.00%] @ "29427365000"
// RTL Simulation : 360 / 4096 [100.00%] @ "29509335000"
// RTL Simulation : 361 / 4096 [100.00%] @ "29591305000"
// RTL Simulation : 362 / 4096 [100.00%] @ "29673275000"
// RTL Simulation : 363 / 4096 [100.00%] @ "29755245000"
// RTL Simulation : 364 / 4096 [100.00%] @ "29837215000"
// RTL Simulation : 365 / 4096 [100.00%] @ "29919185000"
// RTL Simulation : 366 / 4096 [100.00%] @ "30001155000"
// RTL Simulation : 367 / 4096 [100.00%] @ "30083125000"
// RTL Simulation : 368 / 4096 [100.00%] @ "30165095000"
// RTL Simulation : 369 / 4096 [100.00%] @ "30247065000"
// RTL Simulation : 370 / 4096 [100.00%] @ "30329035000"
// RTL Simulation : 371 / 4096 [100.00%] @ "30411005000"
// RTL Simulation : 372 / 4096 [100.00%] @ "30492975000"
// RTL Simulation : 373 / 4096 [100.00%] @ "30574945000"
// RTL Simulation : 374 / 4096 [100.00%] @ "30656915000"
// RTL Simulation : 375 / 4096 [100.00%] @ "30738885000"
// RTL Simulation : 376 / 4096 [100.00%] @ "30820855000"
// RTL Simulation : 377 / 4096 [100.00%] @ "30902825000"
// RTL Simulation : 378 / 4096 [100.00%] @ "30984795000"
// RTL Simulation : 379 / 4096 [100.00%] @ "31066765000"
// RTL Simulation : 380 / 4096 [100.00%] @ "31148735000"
// RTL Simulation : 381 / 4096 [100.00%] @ "31230705000"
// RTL Simulation : 382 / 4096 [100.00%] @ "31312675000"
// RTL Simulation : 383 / 4096 [100.00%] @ "31394645000"
// RTL Simulation : 384 / 4096 [100.00%] @ "31476615000"
// RTL Simulation : 385 / 4096 [100.00%] @ "31558585000"
// RTL Simulation : 386 / 4096 [100.00%] @ "31640555000"
// RTL Simulation : 387 / 4096 [100.00%] @ "31722525000"
// RTL Simulation : 388 / 4096 [100.00%] @ "31804495000"
// RTL Simulation : 389 / 4096 [100.00%] @ "31886465000"
// RTL Simulation : 390 / 4096 [100.00%] @ "31968435000"
// RTL Simulation : 391 / 4096 [100.00%] @ "32050405000"
// RTL Simulation : 392 / 4096 [100.00%] @ "32132375000"
// RTL Simulation : 393 / 4096 [100.00%] @ "32214345000"
// RTL Simulation : 394 / 4096 [100.00%] @ "32296315000"
// RTL Simulation : 395 / 4096 [100.00%] @ "32378285000"
// RTL Simulation : 396 / 4096 [100.00%] @ "32460255000"
// RTL Simulation : 397 / 4096 [100.00%] @ "32542225000"
// RTL Simulation : 398 / 4096 [100.00%] @ "32624195000"
// RTL Simulation : 399 / 4096 [100.00%] @ "32706165000"
// RTL Simulation : 400 / 4096 [100.00%] @ "32788135000"
// RTL Simulation : 401 / 4096 [100.00%] @ "32870105000"
// RTL Simulation : 402 / 4096 [100.00%] @ "32952075000"
// RTL Simulation : 403 / 4096 [100.00%] @ "33034045000"
// RTL Simulation : 404 / 4096 [100.00%] @ "33116015000"
// RTL Simulation : 405 / 4096 [100.00%] @ "33197985000"
// RTL Simulation : 406 / 4096 [100.00%] @ "33279955000"
// RTL Simulation : 407 / 4096 [100.00%] @ "33361925000"
// RTL Simulation : 408 / 4096 [100.00%] @ "33443895000"
// RTL Simulation : 409 / 4096 [100.00%] @ "33525865000"
// RTL Simulation : 410 / 4096 [100.00%] @ "33607835000"
// RTL Simulation : 411 / 4096 [100.00%] @ "33689805000"
// RTL Simulation : 412 / 4096 [100.00%] @ "33771775000"
// RTL Simulation : 413 / 4096 [100.00%] @ "33853745000"
// RTL Simulation : 414 / 4096 [100.00%] @ "33935715000"
// RTL Simulation : 415 / 4096 [100.00%] @ "34017685000"
// RTL Simulation : 416 / 4096 [100.00%] @ "34099655000"
// RTL Simulation : 417 / 4096 [100.00%] @ "34181625000"
// RTL Simulation : 418 / 4096 [100.00%] @ "34263595000"
// RTL Simulation : 419 / 4096 [100.00%] @ "34345565000"
// RTL Simulation : 420 / 4096 [100.00%] @ "34427535000"
// RTL Simulation : 421 / 4096 [100.00%] @ "34509505000"
// RTL Simulation : 422 / 4096 [100.00%] @ "34591475000"
// RTL Simulation : 423 / 4096 [100.00%] @ "34673445000"
// RTL Simulation : 424 / 4096 [100.00%] @ "34755415000"
// RTL Simulation : 425 / 4096 [100.00%] @ "34837385000"
// RTL Simulation : 426 / 4096 [100.00%] @ "34919355000"
// RTL Simulation : 427 / 4096 [100.00%] @ "35001325000"
// RTL Simulation : 428 / 4096 [100.00%] @ "35083295000"
// RTL Simulation : 429 / 4096 [100.00%] @ "35165265000"
// RTL Simulation : 430 / 4096 [100.00%] @ "35247235000"
// RTL Simulation : 431 / 4096 [100.00%] @ "35329205000"
// RTL Simulation : 432 / 4096 [100.00%] @ "35411175000"
// RTL Simulation : 433 / 4096 [100.00%] @ "35493145000"
// RTL Simulation : 434 / 4096 [100.00%] @ "35575115000"
// RTL Simulation : 435 / 4096 [100.00%] @ "35657085000"
// RTL Simulation : 436 / 4096 [100.00%] @ "35739055000"
// RTL Simulation : 437 / 4096 [100.00%] @ "35821025000"
// RTL Simulation : 438 / 4096 [100.00%] @ "35902995000"
// RTL Simulation : 439 / 4096 [100.00%] @ "35984965000"
// RTL Simulation : 440 / 4096 [100.00%] @ "36066935000"
// RTL Simulation : 441 / 4096 [100.00%] @ "36148905000"
// RTL Simulation : 442 / 4096 [100.00%] @ "36230875000"
// RTL Simulation : 443 / 4096 [100.00%] @ "36312845000"
// RTL Simulation : 444 / 4096 [100.00%] @ "36394815000"
// RTL Simulation : 445 / 4096 [100.00%] @ "36476785000"
// RTL Simulation : 446 / 4096 [100.00%] @ "36558755000"
// RTL Simulation : 447 / 4096 [100.00%] @ "36640725000"
// RTL Simulation : 448 / 4096 [100.00%] @ "36722695000"
// RTL Simulation : 449 / 4096 [100.00%] @ "36804665000"
// RTL Simulation : 450 / 4096 [100.00%] @ "36886635000"
// RTL Simulation : 451 / 4096 [100.00%] @ "36968605000"
// RTL Simulation : 452 / 4096 [100.00%] @ "37050575000"
// RTL Simulation : 453 / 4096 [100.00%] @ "37132545000"
// RTL Simulation : 454 / 4096 [100.00%] @ "37214515000"
// RTL Simulation : 455 / 4096 [100.00%] @ "37296485000"
// RTL Simulation : 456 / 4096 [100.00%] @ "37378455000"
// RTL Simulation : 457 / 4096 [100.00%] @ "37460425000"
// RTL Simulation : 458 / 4096 [100.00%] @ "37542395000"
// RTL Simulation : 459 / 4096 [100.00%] @ "37624365000"
// RTL Simulation : 460 / 4096 [100.00%] @ "37706335000"
// RTL Simulation : 461 / 4096 [100.00%] @ "37788305000"
// RTL Simulation : 462 / 4096 [100.00%] @ "37870275000"
// RTL Simulation : 463 / 4096 [100.00%] @ "37952245000"
// RTL Simulation : 464 / 4096 [100.00%] @ "38034215000"
// RTL Simulation : 465 / 4096 [100.00%] @ "38116185000"
// RTL Simulation : 466 / 4096 [100.00%] @ "38198155000"
// RTL Simulation : 467 / 4096 [100.00%] @ "38280125000"
// RTL Simulation : 468 / 4096 [100.00%] @ "38362095000"
// RTL Simulation : 469 / 4096 [100.00%] @ "38444065000"
// RTL Simulation : 470 / 4096 [100.00%] @ "38526035000"
// RTL Simulation : 471 / 4096 [100.00%] @ "38608005000"
// RTL Simulation : 472 / 4096 [100.00%] @ "38689975000"
// RTL Simulation : 473 / 4096 [100.00%] @ "38771945000"
// RTL Simulation : 474 / 4096 [100.00%] @ "38853915000"
// RTL Simulation : 475 / 4096 [100.00%] @ "38935885000"
// RTL Simulation : 476 / 4096 [100.00%] @ "39017855000"
// RTL Simulation : 477 / 4096 [100.00%] @ "39099825000"
// RTL Simulation : 478 / 4096 [100.00%] @ "39181795000"
// RTL Simulation : 479 / 4096 [100.00%] @ "39263765000"
// RTL Simulation : 480 / 4096 [100.00%] @ "39345735000"
// RTL Simulation : 481 / 4096 [100.00%] @ "39427705000"
// RTL Simulation : 482 / 4096 [100.00%] @ "39509675000"
// RTL Simulation : 483 / 4096 [100.00%] @ "39591645000"
// RTL Simulation : 484 / 4096 [100.00%] @ "39673615000"
// RTL Simulation : 485 / 4096 [100.00%] @ "39755585000"
// RTL Simulation : 486 / 4096 [100.00%] @ "39837555000"
// RTL Simulation : 487 / 4096 [100.00%] @ "39919525000"
// RTL Simulation : 488 / 4096 [100.00%] @ "40001495000"
// RTL Simulation : 489 / 4096 [100.00%] @ "40083465000"
// RTL Simulation : 490 / 4096 [100.00%] @ "40165435000"
// RTL Simulation : 491 / 4096 [100.00%] @ "40247405000"
// RTL Simulation : 492 / 4096 [100.00%] @ "40329375000"
// RTL Simulation : 493 / 4096 [100.00%] @ "40411345000"
// RTL Simulation : 494 / 4096 [100.00%] @ "40493315000"
// RTL Simulation : 495 / 4096 [100.00%] @ "40575285000"
// RTL Simulation : 496 / 4096 [100.00%] @ "40657255000"
// RTL Simulation : 497 / 4096 [100.00%] @ "40739225000"
// RTL Simulation : 498 / 4096 [100.00%] @ "40821195000"
// RTL Simulation : 499 / 4096 [100.00%] @ "40903165000"
// RTL Simulation : 500 / 4096 [100.00%] @ "40985135000"
// RTL Simulation : 501 / 4096 [100.00%] @ "41067105000"
// RTL Simulation : 502 / 4096 [100.00%] @ "41149075000"
// RTL Simulation : 503 / 4096 [100.00%] @ "41231045000"
// RTL Simulation : 504 / 4096 [100.00%] @ "41313015000"
// RTL Simulation : 505 / 4096 [100.00%] @ "41394985000"
// RTL Simulation : 506 / 4096 [100.00%] @ "41476955000"
// RTL Simulation : 507 / 4096 [100.00%] @ "41558925000"
// RTL Simulation : 508 / 4096 [100.00%] @ "41640895000"
// RTL Simulation : 509 / 4096 [100.00%] @ "41722865000"
// RTL Simulation : 510 / 4096 [100.00%] @ "41804835000"
// RTL Simulation : 511 / 4096 [100.00%] @ "41886805000"
// RTL Simulation : 512 / 4096 [100.00%] @ "41968775000"
// RTL Simulation : 513 / 4096 [100.00%] @ "42050745000"
// RTL Simulation : 514 / 4096 [100.00%] @ "42132715000"
// RTL Simulation : 515 / 4096 [100.00%] @ "42214685000"
// RTL Simulation : 516 / 4096 [100.00%] @ "42296655000"
// RTL Simulation : 517 / 4096 [100.00%] @ "42378625000"
// RTL Simulation : 518 / 4096 [100.00%] @ "42460595000"
// RTL Simulation : 519 / 4096 [100.00%] @ "42542565000"
// RTL Simulation : 520 / 4096 [100.00%] @ "42624535000"
// RTL Simulation : 521 / 4096 [100.00%] @ "42706505000"
// RTL Simulation : 522 / 4096 [100.00%] @ "42788475000"
// RTL Simulation : 523 / 4096 [100.00%] @ "42870445000"
// RTL Simulation : 524 / 4096 [100.00%] @ "42952415000"
// RTL Simulation : 525 / 4096 [100.00%] @ "43034385000"
// RTL Simulation : 526 / 4096 [100.00%] @ "43116355000"
// RTL Simulation : 527 / 4096 [100.00%] @ "43198325000"
// RTL Simulation : 528 / 4096 [100.00%] @ "43280295000"
// RTL Simulation : 529 / 4096 [100.00%] @ "43362265000"
// RTL Simulation : 530 / 4096 [100.00%] @ "43444235000"
// RTL Simulation : 531 / 4096 [100.00%] @ "43526205000"
// RTL Simulation : 532 / 4096 [100.00%] @ "43608175000"
// RTL Simulation : 533 / 4096 [100.00%] @ "43690145000"
// RTL Simulation : 534 / 4096 [100.00%] @ "43772115000"
// RTL Simulation : 535 / 4096 [100.00%] @ "43854085000"
// RTL Simulation : 536 / 4096 [100.00%] @ "43936055000"
// RTL Simulation : 537 / 4096 [100.00%] @ "44018025000"
// RTL Simulation : 538 / 4096 [100.00%] @ "44099995000"
// RTL Simulation : 539 / 4096 [100.00%] @ "44181965000"
// RTL Simulation : 540 / 4096 [100.00%] @ "44263935000"
// RTL Simulation : 541 / 4096 [100.00%] @ "44345905000"
// RTL Simulation : 542 / 4096 [100.00%] @ "44427875000"
// RTL Simulation : 543 / 4096 [100.00%] @ "44509845000"
// RTL Simulation : 544 / 4096 [100.00%] @ "44591815000"
// RTL Simulation : 545 / 4096 [100.00%] @ "44673785000"
// RTL Simulation : 546 / 4096 [100.00%] @ "44755755000"
// RTL Simulation : 547 / 4096 [100.00%] @ "44837725000"
// RTL Simulation : 548 / 4096 [100.00%] @ "44919695000"
// RTL Simulation : 549 / 4096 [100.00%] @ "45001665000"
// RTL Simulation : 550 / 4096 [100.00%] @ "45083635000"
// RTL Simulation : 551 / 4096 [100.00%] @ "45165605000"
// RTL Simulation : 552 / 4096 [100.00%] @ "45247575000"
// RTL Simulation : 553 / 4096 [100.00%] @ "45329545000"
// RTL Simulation : 554 / 4096 [100.00%] @ "45411515000"
// RTL Simulation : 555 / 4096 [100.00%] @ "45493485000"
// RTL Simulation : 556 / 4096 [100.00%] @ "45575455000"
// RTL Simulation : 557 / 4096 [100.00%] @ "45657425000"
// RTL Simulation : 558 / 4096 [100.00%] @ "45739395000"
// RTL Simulation : 559 / 4096 [100.00%] @ "45821365000"
// RTL Simulation : 560 / 4096 [100.00%] @ "45903335000"
// RTL Simulation : 561 / 4096 [100.00%] @ "45985305000"
// RTL Simulation : 562 / 4096 [100.00%] @ "46067275000"
// RTL Simulation : 563 / 4096 [100.00%] @ "46149245000"
// RTL Simulation : 564 / 4096 [100.00%] @ "46231215000"
// RTL Simulation : 565 / 4096 [100.00%] @ "46313185000"
// RTL Simulation : 566 / 4096 [100.00%] @ "46395155000"
// RTL Simulation : 567 / 4096 [100.00%] @ "46477125000"
// RTL Simulation : 568 / 4096 [100.00%] @ "46559095000"
// RTL Simulation : 569 / 4096 [100.00%] @ "46641065000"
// RTL Simulation : 570 / 4096 [100.00%] @ "46723035000"
// RTL Simulation : 571 / 4096 [100.00%] @ "46805005000"
// RTL Simulation : 572 / 4096 [100.00%] @ "46886975000"
// RTL Simulation : 573 / 4096 [100.00%] @ "46968945000"
// RTL Simulation : 574 / 4096 [100.00%] @ "47050915000"
// RTL Simulation : 575 / 4096 [100.00%] @ "47132885000"
// RTL Simulation : 576 / 4096 [100.00%] @ "47214855000"
// RTL Simulation : 577 / 4096 [100.00%] @ "47296825000"
// RTL Simulation : 578 / 4096 [100.00%] @ "47378795000"
// RTL Simulation : 579 / 4096 [100.00%] @ "47460765000"
// RTL Simulation : 580 / 4096 [100.00%] @ "47542735000"
// RTL Simulation : 581 / 4096 [100.00%] @ "47624705000"
// RTL Simulation : 582 / 4096 [100.00%] @ "47706675000"
// RTL Simulation : 583 / 4096 [100.00%] @ "47788645000"
// RTL Simulation : 584 / 4096 [100.00%] @ "47870615000"
// RTL Simulation : 585 / 4096 [100.00%] @ "47952585000"
// RTL Simulation : 586 / 4096 [100.00%] @ "48034555000"
// RTL Simulation : 587 / 4096 [100.00%] @ "48116525000"
// RTL Simulation : 588 / 4096 [100.00%] @ "48198495000"
// RTL Simulation : 589 / 4096 [100.00%] @ "48280465000"
// RTL Simulation : 590 / 4096 [100.00%] @ "48362435000"
// RTL Simulation : 591 / 4096 [100.00%] @ "48444405000"
// RTL Simulation : 592 / 4096 [100.00%] @ "48526375000"
// RTL Simulation : 593 / 4096 [100.00%] @ "48608345000"
// RTL Simulation : 594 / 4096 [100.00%] @ "48690315000"
// RTL Simulation : 595 / 4096 [100.00%] @ "48772285000"
// RTL Simulation : 596 / 4096 [100.00%] @ "48854255000"
// RTL Simulation : 597 / 4096 [100.00%] @ "48936225000"
// RTL Simulation : 598 / 4096 [100.00%] @ "49018195000"
// RTL Simulation : 599 / 4096 [100.00%] @ "49100165000"
// RTL Simulation : 600 / 4096 [100.00%] @ "49182135000"
// RTL Simulation : 601 / 4096 [100.00%] @ "49264105000"
// RTL Simulation : 602 / 4096 [100.00%] @ "49346075000"
// RTL Simulation : 603 / 4096 [100.00%] @ "49428045000"
// RTL Simulation : 604 / 4096 [100.00%] @ "49510015000"
// RTL Simulation : 605 / 4096 [100.00%] @ "49591985000"
// RTL Simulation : 606 / 4096 [100.00%] @ "49673955000"
// RTL Simulation : 607 / 4096 [100.00%] @ "49755925000"
// RTL Simulation : 608 / 4096 [100.00%] @ "49837895000"
// RTL Simulation : 609 / 4096 [100.00%] @ "49919865000"
// RTL Simulation : 610 / 4096 [100.00%] @ "50001835000"
// RTL Simulation : 611 / 4096 [100.00%] @ "50083805000"
// RTL Simulation : 612 / 4096 [100.00%] @ "50165775000"
// RTL Simulation : 613 / 4096 [100.00%] @ "50247745000"
// RTL Simulation : 614 / 4096 [100.00%] @ "50329715000"
// RTL Simulation : 615 / 4096 [100.00%] @ "50411685000"
// RTL Simulation : 616 / 4096 [100.00%] @ "50493655000"
// RTL Simulation : 617 / 4096 [100.00%] @ "50575625000"
// RTL Simulation : 618 / 4096 [100.00%] @ "50657595000"
// RTL Simulation : 619 / 4096 [100.00%] @ "50739565000"
// RTL Simulation : 620 / 4096 [100.00%] @ "50821535000"
// RTL Simulation : 621 / 4096 [100.00%] @ "50903505000"
// RTL Simulation : 622 / 4096 [100.00%] @ "50985475000"
// RTL Simulation : 623 / 4096 [100.00%] @ "51067445000"
// RTL Simulation : 624 / 4096 [100.00%] @ "51149415000"
// RTL Simulation : 625 / 4096 [100.00%] @ "51231385000"
// RTL Simulation : 626 / 4096 [100.00%] @ "51313355000"
// RTL Simulation : 627 / 4096 [100.00%] @ "51395325000"
// RTL Simulation : 628 / 4096 [100.00%] @ "51477295000"
// RTL Simulation : 629 / 4096 [100.00%] @ "51559265000"
// RTL Simulation : 630 / 4096 [100.00%] @ "51641235000"
// RTL Simulation : 631 / 4096 [100.00%] @ "51723205000"
// RTL Simulation : 632 / 4096 [100.00%] @ "51805175000"
// RTL Simulation : 633 / 4096 [100.00%] @ "51887145000"
// RTL Simulation : 634 / 4096 [100.00%] @ "51969115000"
// RTL Simulation : 635 / 4096 [100.00%] @ "52051085000"
// RTL Simulation : 636 / 4096 [100.00%] @ "52133055000"
// RTL Simulation : 637 / 4096 [100.00%] @ "52215025000"
// RTL Simulation : 638 / 4096 [100.00%] @ "52296995000"
// RTL Simulation : 639 / 4096 [100.00%] @ "52378965000"
// RTL Simulation : 640 / 4096 [100.00%] @ "52460935000"
// RTL Simulation : 641 / 4096 [100.00%] @ "52542905000"
// RTL Simulation : 642 / 4096 [100.00%] @ "52624875000"
// RTL Simulation : 643 / 4096 [100.00%] @ "52706845000"
// RTL Simulation : 644 / 4096 [100.00%] @ "52788815000"
// RTL Simulation : 645 / 4096 [100.00%] @ "52870785000"
// RTL Simulation : 646 / 4096 [100.00%] @ "52952755000"
// RTL Simulation : 647 / 4096 [100.00%] @ "53034725000"
// RTL Simulation : 648 / 4096 [100.00%] @ "53116695000"
// RTL Simulation : 649 / 4096 [100.00%] @ "53198665000"
// RTL Simulation : 650 / 4096 [100.00%] @ "53280635000"
// RTL Simulation : 651 / 4096 [100.00%] @ "53362605000"
// RTL Simulation : 652 / 4096 [100.00%] @ "53444575000"
// RTL Simulation : 653 / 4096 [100.00%] @ "53526545000"
// RTL Simulation : 654 / 4096 [100.00%] @ "53608515000"
// RTL Simulation : 655 / 4096 [100.00%] @ "53690485000"
// RTL Simulation : 656 / 4096 [100.00%] @ "53772455000"
// RTL Simulation : 657 / 4096 [100.00%] @ "53854425000"
// RTL Simulation : 658 / 4096 [100.00%] @ "53936395000"
// RTL Simulation : 659 / 4096 [100.00%] @ "54018365000"
// RTL Simulation : 660 / 4096 [100.00%] @ "54100335000"
// RTL Simulation : 661 / 4096 [100.00%] @ "54182305000"
// RTL Simulation : 662 / 4096 [100.00%] @ "54264275000"
// RTL Simulation : 663 / 4096 [100.00%] @ "54346245000"
// RTL Simulation : 664 / 4096 [100.00%] @ "54428215000"
// RTL Simulation : 665 / 4096 [100.00%] @ "54510185000"
// RTL Simulation : 666 / 4096 [100.00%] @ "54592155000"
// RTL Simulation : 667 / 4096 [100.00%] @ "54674125000"
// RTL Simulation : 668 / 4096 [100.00%] @ "54756095000"
// RTL Simulation : 669 / 4096 [100.00%] @ "54838065000"
// RTL Simulation : 670 / 4096 [100.00%] @ "54920035000"
// RTL Simulation : 671 / 4096 [100.00%] @ "55002005000"
// RTL Simulation : 672 / 4096 [100.00%] @ "55083975000"
// RTL Simulation : 673 / 4096 [100.00%] @ "55165945000"
// RTL Simulation : 674 / 4096 [100.00%] @ "55247915000"
// RTL Simulation : 675 / 4096 [100.00%] @ "55329885000"
// RTL Simulation : 676 / 4096 [100.00%] @ "55411855000"
// RTL Simulation : 677 / 4096 [100.00%] @ "55493825000"
// RTL Simulation : 678 / 4096 [100.00%] @ "55575795000"
// RTL Simulation : 679 / 4096 [100.00%] @ "55657765000"
// RTL Simulation : 680 / 4096 [100.00%] @ "55739735000"
// RTL Simulation : 681 / 4096 [100.00%] @ "55821705000"
// RTL Simulation : 682 / 4096 [100.00%] @ "55903675000"
// RTL Simulation : 683 / 4096 [100.00%] @ "55985645000"
// RTL Simulation : 684 / 4096 [100.00%] @ "56067615000"
// RTL Simulation : 685 / 4096 [100.00%] @ "56149585000"
// RTL Simulation : 686 / 4096 [100.00%] @ "56231555000"
// RTL Simulation : 687 / 4096 [100.00%] @ "56313525000"
// RTL Simulation : 688 / 4096 [100.00%] @ "56395495000"
// RTL Simulation : 689 / 4096 [100.00%] @ "56477465000"
// RTL Simulation : 690 / 4096 [100.00%] @ "56559435000"
// RTL Simulation : 691 / 4096 [100.00%] @ "56641405000"
// RTL Simulation : 692 / 4096 [100.00%] @ "56723375000"
// RTL Simulation : 693 / 4096 [100.00%] @ "56805345000"
// RTL Simulation : 694 / 4096 [100.00%] @ "56887315000"
// RTL Simulation : 695 / 4096 [100.00%] @ "56969285000"
// RTL Simulation : 696 / 4096 [100.00%] @ "57051255000"
// RTL Simulation : 697 / 4096 [100.00%] @ "57133225000"
// RTL Simulation : 698 / 4096 [100.00%] @ "57215195000"
// RTL Simulation : 699 / 4096 [100.00%] @ "57297165000"
// RTL Simulation : 700 / 4096 [100.00%] @ "57379135000"
// RTL Simulation : 701 / 4096 [100.00%] @ "57461105000"
// RTL Simulation : 702 / 4096 [100.00%] @ "57543075000"
// RTL Simulation : 703 / 4096 [100.00%] @ "57625045000"
// RTL Simulation : 704 / 4096 [100.00%] @ "57707015000"
// RTL Simulation : 705 / 4096 [100.00%] @ "57788985000"
// RTL Simulation : 706 / 4096 [100.00%] @ "57870955000"
// RTL Simulation : 707 / 4096 [100.00%] @ "57952925000"
// RTL Simulation : 708 / 4096 [100.00%] @ "58034895000"
// RTL Simulation : 709 / 4096 [100.00%] @ "58116865000"
// RTL Simulation : 710 / 4096 [100.00%] @ "58198835000"
// RTL Simulation : 711 / 4096 [100.00%] @ "58280805000"
// RTL Simulation : 712 / 4096 [100.00%] @ "58362775000"
// RTL Simulation : 713 / 4096 [100.00%] @ "58444745000"
// RTL Simulation : 714 / 4096 [100.00%] @ "58526715000"
// RTL Simulation : 715 / 4096 [100.00%] @ "58608685000"
// RTL Simulation : 716 / 4096 [100.00%] @ "58690655000"
// RTL Simulation : 717 / 4096 [100.00%] @ "58772625000"
// RTL Simulation : 718 / 4096 [100.00%] @ "58854595000"
// RTL Simulation : 719 / 4096 [100.00%] @ "58936565000"
// RTL Simulation : 720 / 4096 [100.00%] @ "59018535000"
// RTL Simulation : 721 / 4096 [100.00%] @ "59100505000"
// RTL Simulation : 722 / 4096 [100.00%] @ "59182475000"
// RTL Simulation : 723 / 4096 [100.00%] @ "59264445000"
// RTL Simulation : 724 / 4096 [100.00%] @ "59346415000"
// RTL Simulation : 725 / 4096 [100.00%] @ "59428385000"
// RTL Simulation : 726 / 4096 [100.00%] @ "59510355000"
// RTL Simulation : 727 / 4096 [100.00%] @ "59592325000"
// RTL Simulation : 728 / 4096 [100.00%] @ "59674295000"
// RTL Simulation : 729 / 4096 [100.00%] @ "59756265000"
// RTL Simulation : 730 / 4096 [100.00%] @ "59838235000"
// RTL Simulation : 731 / 4096 [100.00%] @ "59920205000"
// RTL Simulation : 732 / 4096 [100.00%] @ "60002175000"
// RTL Simulation : 733 / 4096 [100.00%] @ "60084145000"
// RTL Simulation : 734 / 4096 [100.00%] @ "60166115000"
// RTL Simulation : 735 / 4096 [100.00%] @ "60248085000"
// RTL Simulation : 736 / 4096 [100.00%] @ "60330055000"
// RTL Simulation : 737 / 4096 [100.00%] @ "60412025000"
// RTL Simulation : 738 / 4096 [100.00%] @ "60493995000"
// RTL Simulation : 739 / 4096 [100.00%] @ "60575965000"
// RTL Simulation : 740 / 4096 [100.00%] @ "60657935000"
// RTL Simulation : 741 / 4096 [100.00%] @ "60739905000"
// RTL Simulation : 742 / 4096 [100.00%] @ "60821875000"
// RTL Simulation : 743 / 4096 [100.00%] @ "60903845000"
// RTL Simulation : 744 / 4096 [100.00%] @ "60985815000"
// RTL Simulation : 745 / 4096 [100.00%] @ "61067785000"
// RTL Simulation : 746 / 4096 [100.00%] @ "61149755000"
// RTL Simulation : 747 / 4096 [100.00%] @ "61231725000"
// RTL Simulation : 748 / 4096 [100.00%] @ "61313695000"
// RTL Simulation : 749 / 4096 [100.00%] @ "61395665000"
// RTL Simulation : 750 / 4096 [100.00%] @ "61477635000"
// RTL Simulation : 751 / 4096 [100.00%] @ "61559605000"
// RTL Simulation : 752 / 4096 [100.00%] @ "61641575000"
// RTL Simulation : 753 / 4096 [100.00%] @ "61723545000"
// RTL Simulation : 754 / 4096 [100.00%] @ "61805515000"
// RTL Simulation : 755 / 4096 [100.00%] @ "61887485000"
// RTL Simulation : 756 / 4096 [100.00%] @ "61969455000"
// RTL Simulation : 757 / 4096 [100.00%] @ "62051425000"
// RTL Simulation : 758 / 4096 [100.00%] @ "62133395000"
// RTL Simulation : 759 / 4096 [100.00%] @ "62215365000"
// RTL Simulation : 760 / 4096 [100.00%] @ "62297335000"
// RTL Simulation : 761 / 4096 [100.00%] @ "62379305000"
// RTL Simulation : 762 / 4096 [100.00%] @ "62461275000"
// RTL Simulation : 763 / 4096 [100.00%] @ "62543245000"
// RTL Simulation : 764 / 4096 [100.00%] @ "62625215000"
// RTL Simulation : 765 / 4096 [100.00%] @ "62707185000"
// RTL Simulation : 766 / 4096 [100.00%] @ "62789155000"
// RTL Simulation : 767 / 4096 [100.00%] @ "62871125000"
// RTL Simulation : 768 / 4096 [100.00%] @ "62953095000"
// RTL Simulation : 769 / 4096 [100.00%] @ "63035065000"
// RTL Simulation : 770 / 4096 [100.00%] @ "63117035000"
// RTL Simulation : 771 / 4096 [100.00%] @ "63199005000"
// RTL Simulation : 772 / 4096 [100.00%] @ "63280975000"
// RTL Simulation : 773 / 4096 [100.00%] @ "63362945000"
// RTL Simulation : 774 / 4096 [100.00%] @ "63444915000"
// RTL Simulation : 775 / 4096 [100.00%] @ "63526885000"
// RTL Simulation : 776 / 4096 [100.00%] @ "63608855000"
// RTL Simulation : 777 / 4096 [100.00%] @ "63690825000"
// RTL Simulation : 778 / 4096 [100.00%] @ "63772795000"
// RTL Simulation : 779 / 4096 [100.00%] @ "63854765000"
// RTL Simulation : 780 / 4096 [100.00%] @ "63936735000"
// RTL Simulation : 781 / 4096 [100.00%] @ "64018705000"
// RTL Simulation : 782 / 4096 [100.00%] @ "64100675000"
// RTL Simulation : 783 / 4096 [100.00%] @ "64182645000"
// RTL Simulation : 784 / 4096 [100.00%] @ "64264615000"
// RTL Simulation : 785 / 4096 [100.00%] @ "64346585000"
// RTL Simulation : 786 / 4096 [100.00%] @ "64428555000"
// RTL Simulation : 787 / 4096 [100.00%] @ "64510525000"
// RTL Simulation : 788 / 4096 [100.00%] @ "64592495000"
// RTL Simulation : 789 / 4096 [100.00%] @ "64674465000"
// RTL Simulation : 790 / 4096 [100.00%] @ "64756435000"
// RTL Simulation : 791 / 4096 [100.00%] @ "64838405000"
// RTL Simulation : 792 / 4096 [100.00%] @ "64920375000"
// RTL Simulation : 793 / 4096 [100.00%] @ "65002345000"
// RTL Simulation : 794 / 4096 [100.00%] @ "65084315000"
// RTL Simulation : 795 / 4096 [100.00%] @ "65166285000"
// RTL Simulation : 796 / 4096 [100.00%] @ "65248255000"
// RTL Simulation : 797 / 4096 [100.00%] @ "65330225000"
// RTL Simulation : 798 / 4096 [100.00%] @ "65412195000"
// RTL Simulation : 799 / 4096 [100.00%] @ "65494165000"
// RTL Simulation : 800 / 4096 [100.00%] @ "65576135000"
// RTL Simulation : 801 / 4096 [100.00%] @ "65658105000"
// RTL Simulation : 802 / 4096 [100.00%] @ "65740075000"
// RTL Simulation : 803 / 4096 [100.00%] @ "65822045000"
// RTL Simulation : 804 / 4096 [100.00%] @ "65904015000"
// RTL Simulation : 805 / 4096 [100.00%] @ "65985985000"
// RTL Simulation : 806 / 4096 [100.00%] @ "66067955000"
// RTL Simulation : 807 / 4096 [100.00%] @ "66149925000"
// RTL Simulation : 808 / 4096 [100.00%] @ "66231895000"
// RTL Simulation : 809 / 4096 [100.00%] @ "66313865000"
// RTL Simulation : 810 / 4096 [100.00%] @ "66395835000"
// RTL Simulation : 811 / 4096 [100.00%] @ "66477805000"
// RTL Simulation : 812 / 4096 [100.00%] @ "66559775000"
// RTL Simulation : 813 / 4096 [100.00%] @ "66641745000"
// RTL Simulation : 814 / 4096 [100.00%] @ "66723715000"
// RTL Simulation : 815 / 4096 [100.00%] @ "66805685000"
// RTL Simulation : 816 / 4096 [100.00%] @ "66887655000"
// RTL Simulation : 817 / 4096 [100.00%] @ "66969625000"
// RTL Simulation : 818 / 4096 [100.00%] @ "67051595000"
// RTL Simulation : 819 / 4096 [100.00%] @ "67133565000"
// RTL Simulation : 820 / 4096 [100.00%] @ "67215535000"
// RTL Simulation : 821 / 4096 [100.00%] @ "67297505000"
// RTL Simulation : 822 / 4096 [100.00%] @ "67379475000"
// RTL Simulation : 823 / 4096 [100.00%] @ "67461445000"
// RTL Simulation : 824 / 4096 [100.00%] @ "67543415000"
// RTL Simulation : 825 / 4096 [100.00%] @ "67625385000"
// RTL Simulation : 826 / 4096 [100.00%] @ "67707355000"
// RTL Simulation : 827 / 4096 [100.00%] @ "67789325000"
// RTL Simulation : 828 / 4096 [100.00%] @ "67871295000"
// RTL Simulation : 829 / 4096 [100.00%] @ "67953265000"
// RTL Simulation : 830 / 4096 [100.00%] @ "68035235000"
// RTL Simulation : 831 / 4096 [100.00%] @ "68117205000"
// RTL Simulation : 832 / 4096 [100.00%] @ "68199175000"
// RTL Simulation : 833 / 4096 [100.00%] @ "68281145000"
// RTL Simulation : 834 / 4096 [100.00%] @ "68363115000"
// RTL Simulation : 835 / 4096 [100.00%] @ "68445085000"
// RTL Simulation : 836 / 4096 [100.00%] @ "68527055000"
// RTL Simulation : 837 / 4096 [100.00%] @ "68609025000"
// RTL Simulation : 838 / 4096 [100.00%] @ "68690995000"
// RTL Simulation : 839 / 4096 [100.00%] @ "68772965000"
// RTL Simulation : 840 / 4096 [100.00%] @ "68854935000"
// RTL Simulation : 841 / 4096 [100.00%] @ "68936905000"
// RTL Simulation : 842 / 4096 [100.00%] @ "69018875000"
// RTL Simulation : 843 / 4096 [100.00%] @ "69100845000"
// RTL Simulation : 844 / 4096 [100.00%] @ "69182815000"
// RTL Simulation : 845 / 4096 [100.00%] @ "69264785000"
// RTL Simulation : 846 / 4096 [100.00%] @ "69346755000"
// RTL Simulation : 847 / 4096 [100.00%] @ "69428725000"
// RTL Simulation : 848 / 4096 [100.00%] @ "69510695000"
// RTL Simulation : 849 / 4096 [100.00%] @ "69592665000"
// RTL Simulation : 850 / 4096 [100.00%] @ "69674635000"
// RTL Simulation : 851 / 4096 [100.00%] @ "69756605000"
// RTL Simulation : 852 / 4096 [100.00%] @ "69838575000"
// RTL Simulation : 853 / 4096 [100.00%] @ "69920545000"
// RTL Simulation : 854 / 4096 [100.00%] @ "70002515000"
// RTL Simulation : 855 / 4096 [100.00%] @ "70084485000"
// RTL Simulation : 856 / 4096 [100.00%] @ "70166455000"
// RTL Simulation : 857 / 4096 [100.00%] @ "70248425000"
// RTL Simulation : 858 / 4096 [100.00%] @ "70330395000"
// RTL Simulation : 859 / 4096 [100.00%] @ "70412365000"
// RTL Simulation : 860 / 4096 [100.00%] @ "70494335000"
// RTL Simulation : 861 / 4096 [100.00%] @ "70576305000"
// RTL Simulation : 862 / 4096 [100.00%] @ "70658275000"
// RTL Simulation : 863 / 4096 [100.00%] @ "70740245000"
// RTL Simulation : 864 / 4096 [100.00%] @ "70822215000"
// RTL Simulation : 865 / 4096 [100.00%] @ "70904185000"
// RTL Simulation : 866 / 4096 [100.00%] @ "70986155000"
// RTL Simulation : 867 / 4096 [100.00%] @ "71068125000"
// RTL Simulation : 868 / 4096 [100.00%] @ "71150095000"
// RTL Simulation : 869 / 4096 [100.00%] @ "71232065000"
// RTL Simulation : 870 / 4096 [100.00%] @ "71314035000"
// RTL Simulation : 871 / 4096 [100.00%] @ "71396005000"
// RTL Simulation : 872 / 4096 [100.00%] @ "71477975000"
// RTL Simulation : 873 / 4096 [100.00%] @ "71559945000"
// RTL Simulation : 874 / 4096 [100.00%] @ "71641915000"
// RTL Simulation : 875 / 4096 [100.00%] @ "71723885000"
// RTL Simulation : 876 / 4096 [100.00%] @ "71805855000"
// RTL Simulation : 877 / 4096 [100.00%] @ "71887825000"
// RTL Simulation : 878 / 4096 [100.00%] @ "71969795000"
// RTL Simulation : 879 / 4096 [100.00%] @ "72051765000"
// RTL Simulation : 880 / 4096 [100.00%] @ "72133735000"
// RTL Simulation : 881 / 4096 [100.00%] @ "72215705000"
// RTL Simulation : 882 / 4096 [100.00%] @ "72297675000"
// RTL Simulation : 883 / 4096 [100.00%] @ "72379645000"
// RTL Simulation : 884 / 4096 [100.00%] @ "72461615000"
// RTL Simulation : 885 / 4096 [100.00%] @ "72543585000"
// RTL Simulation : 886 / 4096 [100.00%] @ "72625555000"
// RTL Simulation : 887 / 4096 [100.00%] @ "72707525000"
// RTL Simulation : 888 / 4096 [100.00%] @ "72789495000"
// RTL Simulation : 889 / 4096 [100.00%] @ "72871465000"
// RTL Simulation : 890 / 4096 [100.00%] @ "72953435000"
// RTL Simulation : 891 / 4096 [100.00%] @ "73035405000"
// RTL Simulation : 892 / 4096 [100.00%] @ "73117375000"
// RTL Simulation : 893 / 4096 [100.00%] @ "73199345000"
// RTL Simulation : 894 / 4096 [100.00%] @ "73281315000"
// RTL Simulation : 895 / 4096 [100.00%] @ "73363285000"
// RTL Simulation : 896 / 4096 [100.00%] @ "73445255000"
// RTL Simulation : 897 / 4096 [100.00%] @ "73527225000"
// RTL Simulation : 898 / 4096 [100.00%] @ "73609195000"
// RTL Simulation : 899 / 4096 [100.00%] @ "73691165000"
// RTL Simulation : 900 / 4096 [100.00%] @ "73773135000"
// RTL Simulation : 901 / 4096 [100.00%] @ "73855105000"
// RTL Simulation : 902 / 4096 [100.00%] @ "73937075000"
// RTL Simulation : 903 / 4096 [100.00%] @ "74019045000"
// RTL Simulation : 904 / 4096 [100.00%] @ "74101015000"
// RTL Simulation : 905 / 4096 [100.00%] @ "74182985000"
// RTL Simulation : 906 / 4096 [100.00%] @ "74264955000"
// RTL Simulation : 907 / 4096 [100.00%] @ "74346925000"
// RTL Simulation : 908 / 4096 [100.00%] @ "74428895000"
// RTL Simulation : 909 / 4096 [100.00%] @ "74510865000"
// RTL Simulation : 910 / 4096 [100.00%] @ "74592835000"
// RTL Simulation : 911 / 4096 [100.00%] @ "74674805000"
// RTL Simulation : 912 / 4096 [100.00%] @ "74756775000"
// RTL Simulation : 913 / 4096 [100.00%] @ "74838745000"
// RTL Simulation : 914 / 4096 [100.00%] @ "74920715000"
// RTL Simulation : 915 / 4096 [100.00%] @ "75002685000"
// RTL Simulation : 916 / 4096 [100.00%] @ "75084655000"
// RTL Simulation : 917 / 4096 [100.00%] @ "75166625000"
// RTL Simulation : 918 / 4096 [100.00%] @ "75248595000"
// RTL Simulation : 919 / 4096 [100.00%] @ "75330565000"
// RTL Simulation : 920 / 4096 [100.00%] @ "75412535000"
// RTL Simulation : 921 / 4096 [100.00%] @ "75494505000"
// RTL Simulation : 922 / 4096 [100.00%] @ "75576475000"
// RTL Simulation : 923 / 4096 [100.00%] @ "75658445000"
// RTL Simulation : 924 / 4096 [100.00%] @ "75740415000"
// RTL Simulation : 925 / 4096 [100.00%] @ "75822385000"
// RTL Simulation : 926 / 4096 [100.00%] @ "75904355000"
// RTL Simulation : 927 / 4096 [100.00%] @ "75986325000"
// RTL Simulation : 928 / 4096 [100.00%] @ "76068295000"
// RTL Simulation : 929 / 4096 [100.00%] @ "76150265000"
// RTL Simulation : 930 / 4096 [100.00%] @ "76232235000"
// RTL Simulation : 931 / 4096 [100.00%] @ "76314205000"
// RTL Simulation : 932 / 4096 [100.00%] @ "76396175000"
// RTL Simulation : 933 / 4096 [100.00%] @ "76478145000"
// RTL Simulation : 934 / 4096 [100.00%] @ "76560115000"
// RTL Simulation : 935 / 4096 [100.00%] @ "76642085000"
// RTL Simulation : 936 / 4096 [100.00%] @ "76724055000"
// RTL Simulation : 937 / 4096 [100.00%] @ "76806025000"
// RTL Simulation : 938 / 4096 [100.00%] @ "76887995000"
// RTL Simulation : 939 / 4096 [100.00%] @ "76969965000"
// RTL Simulation : 940 / 4096 [100.00%] @ "77051935000"
// RTL Simulation : 941 / 4096 [100.00%] @ "77133905000"
// RTL Simulation : 942 / 4096 [100.00%] @ "77215875000"
// RTL Simulation : 943 / 4096 [100.00%] @ "77297845000"
// RTL Simulation : 944 / 4096 [100.00%] @ "77379815000"
// RTL Simulation : 945 / 4096 [100.00%] @ "77461785000"
// RTL Simulation : 946 / 4096 [100.00%] @ "77543755000"
// RTL Simulation : 947 / 4096 [100.00%] @ "77625725000"
// RTL Simulation : 948 / 4096 [100.00%] @ "77707695000"
// RTL Simulation : 949 / 4096 [100.00%] @ "77789665000"
// RTL Simulation : 950 / 4096 [100.00%] @ "77871635000"
// RTL Simulation : 951 / 4096 [100.00%] @ "77953605000"
// RTL Simulation : 952 / 4096 [100.00%] @ "78035575000"
// RTL Simulation : 953 / 4096 [100.00%] @ "78117545000"
// RTL Simulation : 954 / 4096 [100.00%] @ "78199515000"
// RTL Simulation : 955 / 4096 [100.00%] @ "78281485000"
// RTL Simulation : 956 / 4096 [100.00%] @ "78363455000"
// RTL Simulation : 957 / 4096 [100.00%] @ "78445425000"
// RTL Simulation : 958 / 4096 [100.00%] @ "78527395000"
// RTL Simulation : 959 / 4096 [100.00%] @ "78609365000"
// RTL Simulation : 960 / 4096 [100.00%] @ "78691335000"
// RTL Simulation : 961 / 4096 [100.00%] @ "78773305000"
// RTL Simulation : 962 / 4096 [100.00%] @ "78855275000"
// RTL Simulation : 963 / 4096 [100.00%] @ "78937245000"
// RTL Simulation : 964 / 4096 [100.00%] @ "79019215000"
// RTL Simulation : 965 / 4096 [100.00%] @ "79101185000"
// RTL Simulation : 966 / 4096 [100.00%] @ "79183155000"
// RTL Simulation : 967 / 4096 [100.00%] @ "79265125000"
// RTL Simulation : 968 / 4096 [100.00%] @ "79347095000"
// RTL Simulation : 969 / 4096 [100.00%] @ "79429065000"
// RTL Simulation : 970 / 4096 [100.00%] @ "79511035000"
// RTL Simulation : 971 / 4096 [100.00%] @ "79593005000"
// RTL Simulation : 972 / 4096 [100.00%] @ "79674975000"
// RTL Simulation : 973 / 4096 [100.00%] @ "79756945000"
// RTL Simulation : 974 / 4096 [100.00%] @ "79838915000"
// RTL Simulation : 975 / 4096 [100.00%] @ "79920885000"
// RTL Simulation : 976 / 4096 [100.00%] @ "80002855000"
// RTL Simulation : 977 / 4096 [100.00%] @ "80084825000"
// RTL Simulation : 978 / 4096 [100.00%] @ "80166795000"
// RTL Simulation : 979 / 4096 [100.00%] @ "80248765000"
// RTL Simulation : 980 / 4096 [100.00%] @ "80330735000"
// RTL Simulation : 981 / 4096 [100.00%] @ "80412705000"
// RTL Simulation : 982 / 4096 [100.00%] @ "80494675000"
// RTL Simulation : 983 / 4096 [100.00%] @ "80576645000"
// RTL Simulation : 984 / 4096 [100.00%] @ "80658615000"
// RTL Simulation : 985 / 4096 [100.00%] @ "80740585000"
// RTL Simulation : 986 / 4096 [100.00%] @ "80822555000"
// RTL Simulation : 987 / 4096 [100.00%] @ "80904525000"
// RTL Simulation : 988 / 4096 [100.00%] @ "80986495000"
// RTL Simulation : 989 / 4096 [100.00%] @ "81068465000"
// RTL Simulation : 990 / 4096 [100.00%] @ "81150435000"
// RTL Simulation : 991 / 4096 [100.00%] @ "81232405000"
// RTL Simulation : 992 / 4096 [100.00%] @ "81314375000"
// RTL Simulation : 993 / 4096 [100.00%] @ "81396345000"
// RTL Simulation : 994 / 4096 [100.00%] @ "81478315000"
// RTL Simulation : 995 / 4096 [100.00%] @ "81560285000"
// RTL Simulation : 996 / 4096 [100.00%] @ "81642255000"
// RTL Simulation : 997 / 4096 [100.00%] @ "81724225000"
// RTL Simulation : 998 / 4096 [100.00%] @ "81806195000"
// RTL Simulation : 999 / 4096 [100.00%] @ "81888165000"
// RTL Simulation : 1000 / 4096 [100.00%] @ "81970135000"
// RTL Simulation : 1001 / 4096 [100.00%] @ "82052105000"
// RTL Simulation : 1002 / 4096 [100.00%] @ "82134075000"
// RTL Simulation : 1003 / 4096 [100.00%] @ "82216045000"
// RTL Simulation : 1004 / 4096 [100.00%] @ "82298015000"
// RTL Simulation : 1005 / 4096 [100.00%] @ "82379985000"
// RTL Simulation : 1006 / 4096 [100.00%] @ "82461955000"
// RTL Simulation : 1007 / 4096 [100.00%] @ "82543925000"
// RTL Simulation : 1008 / 4096 [100.00%] @ "82625895000"
// RTL Simulation : 1009 / 4096 [100.00%] @ "82707865000"
// RTL Simulation : 1010 / 4096 [100.00%] @ "82789835000"
// RTL Simulation : 1011 / 4096 [100.00%] @ "82871805000"
// RTL Simulation : 1012 / 4096 [100.00%] @ "82953775000"
// RTL Simulation : 1013 / 4096 [100.00%] @ "83035745000"
// RTL Simulation : 1014 / 4096 [100.00%] @ "83117715000"
// RTL Simulation : 1015 / 4096 [100.00%] @ "83199685000"
// RTL Simulation : 1016 / 4096 [100.00%] @ "83281655000"
// RTL Simulation : 1017 / 4096 [100.00%] @ "83363625000"
// RTL Simulation : 1018 / 4096 [100.00%] @ "83445595000"
// RTL Simulation : 1019 / 4096 [100.00%] @ "83527565000"
// RTL Simulation : 1020 / 4096 [100.00%] @ "83609535000"
// RTL Simulation : 1021 / 4096 [100.00%] @ "83691505000"
// RTL Simulation : 1022 / 4096 [100.00%] @ "83773475000"
// RTL Simulation : 1023 / 4096 [100.00%] @ "83855445000"
// RTL Simulation : 1024 / 4096 [100.00%] @ "83937415000"
// RTL Simulation : 1025 / 4096 [100.00%] @ "84019385000"
// RTL Simulation : 1026 / 4096 [100.00%] @ "84101355000"
// RTL Simulation : 1027 / 4096 [100.00%] @ "84183325000"
// RTL Simulation : 1028 / 4096 [100.00%] @ "84265295000"
// RTL Simulation : 1029 / 4096 [100.00%] @ "84347265000"
// RTL Simulation : 1030 / 4096 [100.00%] @ "84429235000"
// RTL Simulation : 1031 / 4096 [100.00%] @ "84511205000"
// RTL Simulation : 1032 / 4096 [100.00%] @ "84593175000"
// RTL Simulation : 1033 / 4096 [100.00%] @ "84675145000"
// RTL Simulation : 1034 / 4096 [100.00%] @ "84757115000"
// RTL Simulation : 1035 / 4096 [100.00%] @ "84839085000"
// RTL Simulation : 1036 / 4096 [100.00%] @ "84921055000"
// RTL Simulation : 1037 / 4096 [100.00%] @ "85003025000"
// RTL Simulation : 1038 / 4096 [100.00%] @ "85084995000"
// RTL Simulation : 1039 / 4096 [100.00%] @ "85166965000"
// RTL Simulation : 1040 / 4096 [100.00%] @ "85248935000"
// RTL Simulation : 1041 / 4096 [100.00%] @ "85330905000"
// RTL Simulation : 1042 / 4096 [100.00%] @ "85412875000"
// RTL Simulation : 1043 / 4096 [100.00%] @ "85494845000"
// RTL Simulation : 1044 / 4096 [100.00%] @ "85576815000"
// RTL Simulation : 1045 / 4096 [100.00%] @ "85658785000"
// RTL Simulation : 1046 / 4096 [100.00%] @ "85740755000"
// RTL Simulation : 1047 / 4096 [100.00%] @ "85822725000"
// RTL Simulation : 1048 / 4096 [100.00%] @ "85904695000"
// RTL Simulation : 1049 / 4096 [100.00%] @ "85986665000"
// RTL Simulation : 1050 / 4096 [100.00%] @ "86068635000"
// RTL Simulation : 1051 / 4096 [100.00%] @ "86150605000"
// RTL Simulation : 1052 / 4096 [100.00%] @ "86232575000"
// RTL Simulation : 1053 / 4096 [100.00%] @ "86314545000"
// RTL Simulation : 1054 / 4096 [100.00%] @ "86396515000"
// RTL Simulation : 1055 / 4096 [100.00%] @ "86478485000"
// RTL Simulation : 1056 / 4096 [100.00%] @ "86560455000"
// RTL Simulation : 1057 / 4096 [100.00%] @ "86642425000"
// RTL Simulation : 1058 / 4096 [100.00%] @ "86724395000"
// RTL Simulation : 1059 / 4096 [100.00%] @ "86806365000"
// RTL Simulation : 1060 / 4096 [100.00%] @ "86888335000"
// RTL Simulation : 1061 / 4096 [100.00%] @ "86970305000"
// RTL Simulation : 1062 / 4096 [100.00%] @ "87052275000"
// RTL Simulation : 1063 / 4096 [100.00%] @ "87134245000"
// RTL Simulation : 1064 / 4096 [100.00%] @ "87216215000"
// RTL Simulation : 1065 / 4096 [100.00%] @ "87298185000"
// RTL Simulation : 1066 / 4096 [100.00%] @ "87380155000"
// RTL Simulation : 1067 / 4096 [100.00%] @ "87462125000"
// RTL Simulation : 1068 / 4096 [100.00%] @ "87544095000"
// RTL Simulation : 1069 / 4096 [100.00%] @ "87626065000"
// RTL Simulation : 1070 / 4096 [100.00%] @ "87708035000"
// RTL Simulation : 1071 / 4096 [100.00%] @ "87790005000"
// RTL Simulation : 1072 / 4096 [100.00%] @ "87871975000"
// RTL Simulation : 1073 / 4096 [100.00%] @ "87953945000"
// RTL Simulation : 1074 / 4096 [100.00%] @ "88035915000"
// RTL Simulation : 1075 / 4096 [100.00%] @ "88117885000"
// RTL Simulation : 1076 / 4096 [100.00%] @ "88199855000"
// RTL Simulation : 1077 / 4096 [100.00%] @ "88281825000"
// RTL Simulation : 1078 / 4096 [100.00%] @ "88363795000"
// RTL Simulation : 1079 / 4096 [100.00%] @ "88445765000"
// RTL Simulation : 1080 / 4096 [100.00%] @ "88527735000"
// RTL Simulation : 1081 / 4096 [100.00%] @ "88609705000"
// RTL Simulation : 1082 / 4096 [100.00%] @ "88691675000"
// RTL Simulation : 1083 / 4096 [100.00%] @ "88773645000"
// RTL Simulation : 1084 / 4096 [100.00%] @ "88855615000"
// RTL Simulation : 1085 / 4096 [100.00%] @ "88937585000"
// RTL Simulation : 1086 / 4096 [100.00%] @ "89019555000"
// RTL Simulation : 1087 / 4096 [100.00%] @ "89101525000"
// RTL Simulation : 1088 / 4096 [100.00%] @ "89183495000"
// RTL Simulation : 1089 / 4096 [100.00%] @ "89265465000"
// RTL Simulation : 1090 / 4096 [100.00%] @ "89347435000"
// RTL Simulation : 1091 / 4096 [100.00%] @ "89429405000"
// RTL Simulation : 1092 / 4096 [100.00%] @ "89511375000"
// RTL Simulation : 1093 / 4096 [100.00%] @ "89593345000"
// RTL Simulation : 1094 / 4096 [100.00%] @ "89675315000"
// RTL Simulation : 1095 / 4096 [100.00%] @ "89757285000"
// RTL Simulation : 1096 / 4096 [100.00%] @ "89839255000"
// RTL Simulation : 1097 / 4096 [100.00%] @ "89921225000"
// RTL Simulation : 1098 / 4096 [100.00%] @ "90003195000"
// RTL Simulation : 1099 / 4096 [100.00%] @ "90085165000"
// RTL Simulation : 1100 / 4096 [100.00%] @ "90167135000"
// RTL Simulation : 1101 / 4096 [100.00%] @ "90249105000"
// RTL Simulation : 1102 / 4096 [100.00%] @ "90331075000"
// RTL Simulation : 1103 / 4096 [100.00%] @ "90413045000"
// RTL Simulation : 1104 / 4096 [100.00%] @ "90495015000"
// RTL Simulation : 1105 / 4096 [100.00%] @ "90576985000"
// RTL Simulation : 1106 / 4096 [100.00%] @ "90658955000"
// RTL Simulation : 1107 / 4096 [100.00%] @ "90740925000"
// RTL Simulation : 1108 / 4096 [100.00%] @ "90822895000"
// RTL Simulation : 1109 / 4096 [100.00%] @ "90904865000"
// RTL Simulation : 1110 / 4096 [100.00%] @ "90986835000"
// RTL Simulation : 1111 / 4096 [100.00%] @ "91068805000"
// RTL Simulation : 1112 / 4096 [100.00%] @ "91150775000"
// RTL Simulation : 1113 / 4096 [100.00%] @ "91232745000"
// RTL Simulation : 1114 / 4096 [100.00%] @ "91314715000"
// RTL Simulation : 1115 / 4096 [100.00%] @ "91396685000"
// RTL Simulation : 1116 / 4096 [100.00%] @ "91478655000"
// RTL Simulation : 1117 / 4096 [100.00%] @ "91560625000"
// RTL Simulation : 1118 / 4096 [100.00%] @ "91642595000"
// RTL Simulation : 1119 / 4096 [100.00%] @ "91724565000"
// RTL Simulation : 1120 / 4096 [100.00%] @ "91806535000"
// RTL Simulation : 1121 / 4096 [100.00%] @ "91888505000"
// RTL Simulation : 1122 / 4096 [100.00%] @ "91970475000"
// RTL Simulation : 1123 / 4096 [100.00%] @ "92052445000"
// RTL Simulation : 1124 / 4096 [100.00%] @ "92134415000"
// RTL Simulation : 1125 / 4096 [100.00%] @ "92216385000"
// RTL Simulation : 1126 / 4096 [100.00%] @ "92298355000"
// RTL Simulation : 1127 / 4096 [100.00%] @ "92380325000"
// RTL Simulation : 1128 / 4096 [100.00%] @ "92462295000"
// RTL Simulation : 1129 / 4096 [100.00%] @ "92544265000"
// RTL Simulation : 1130 / 4096 [100.00%] @ "92626235000"
// RTL Simulation : 1131 / 4096 [100.00%] @ "92708205000"
// RTL Simulation : 1132 / 4096 [100.00%] @ "92790175000"
// RTL Simulation : 1133 / 4096 [100.00%] @ "92872145000"
// RTL Simulation : 1134 / 4096 [100.00%] @ "92954115000"
// RTL Simulation : 1135 / 4096 [100.00%] @ "93036085000"
// RTL Simulation : 1136 / 4096 [100.00%] @ "93118055000"
// RTL Simulation : 1137 / 4096 [100.00%] @ "93200025000"
// RTL Simulation : 1138 / 4096 [100.00%] @ "93281995000"
// RTL Simulation : 1139 / 4096 [100.00%] @ "93363965000"
// RTL Simulation : 1140 / 4096 [100.00%] @ "93445935000"
// RTL Simulation : 1141 / 4096 [100.00%] @ "93527905000"
// RTL Simulation : 1142 / 4096 [100.00%] @ "93609875000"
// RTL Simulation : 1143 / 4096 [100.00%] @ "93691845000"
// RTL Simulation : 1144 / 4096 [100.00%] @ "93773815000"
// RTL Simulation : 1145 / 4096 [100.00%] @ "93855785000"
// RTL Simulation : 1146 / 4096 [100.00%] @ "93937755000"
// RTL Simulation : 1147 / 4096 [100.00%] @ "94019725000"
// RTL Simulation : 1148 / 4096 [100.00%] @ "94101695000"
// RTL Simulation : 1149 / 4096 [100.00%] @ "94183665000"
// RTL Simulation : 1150 / 4096 [100.00%] @ "94265635000"
// RTL Simulation : 1151 / 4096 [100.00%] @ "94347605000"
// RTL Simulation : 1152 / 4096 [100.00%] @ "94429575000"
// RTL Simulation : 1153 / 4096 [100.00%] @ "94511545000"
// RTL Simulation : 1154 / 4096 [100.00%] @ "94593515000"
// RTL Simulation : 1155 / 4096 [100.00%] @ "94675485000"
// RTL Simulation : 1156 / 4096 [100.00%] @ "94757455000"
// RTL Simulation : 1157 / 4096 [100.00%] @ "94839425000"
// RTL Simulation : 1158 / 4096 [100.00%] @ "94921395000"
// RTL Simulation : 1159 / 4096 [100.00%] @ "95003365000"
// RTL Simulation : 1160 / 4096 [100.00%] @ "95085335000"
// RTL Simulation : 1161 / 4096 [100.00%] @ "95167305000"
// RTL Simulation : 1162 / 4096 [100.00%] @ "95249275000"
// RTL Simulation : 1163 / 4096 [100.00%] @ "95331245000"
// RTL Simulation : 1164 / 4096 [100.00%] @ "95413215000"
// RTL Simulation : 1165 / 4096 [100.00%] @ "95495185000"
// RTL Simulation : 1166 / 4096 [100.00%] @ "95577155000"
// RTL Simulation : 1167 / 4096 [100.00%] @ "95659125000"
// RTL Simulation : 1168 / 4096 [100.00%] @ "95741095000"
// RTL Simulation : 1169 / 4096 [100.00%] @ "95823065000"
// RTL Simulation : 1170 / 4096 [100.00%] @ "95905035000"
// RTL Simulation : 1171 / 4096 [100.00%] @ "95987005000"
// RTL Simulation : 1172 / 4096 [100.00%] @ "96068975000"
// RTL Simulation : 1173 / 4096 [100.00%] @ "96150945000"
// RTL Simulation : 1174 / 4096 [100.00%] @ "96232915000"
// RTL Simulation : 1175 / 4096 [100.00%] @ "96314885000"
// RTL Simulation : 1176 / 4096 [100.00%] @ "96396855000"
// RTL Simulation : 1177 / 4096 [100.00%] @ "96478825000"
// RTL Simulation : 1178 / 4096 [100.00%] @ "96560795000"
// RTL Simulation : 1179 / 4096 [100.00%] @ "96642765000"
// RTL Simulation : 1180 / 4096 [100.00%] @ "96724735000"
// RTL Simulation : 1181 / 4096 [100.00%] @ "96806705000"
// RTL Simulation : 1182 / 4096 [100.00%] @ "96888675000"
// RTL Simulation : 1183 / 4096 [100.00%] @ "96970645000"
// RTL Simulation : 1184 / 4096 [100.00%] @ "97052615000"
// RTL Simulation : 1185 / 4096 [100.00%] @ "97134585000"
// RTL Simulation : 1186 / 4096 [100.00%] @ "97216555000"
// RTL Simulation : 1187 / 4096 [100.00%] @ "97298525000"
// RTL Simulation : 1188 / 4096 [100.00%] @ "97380495000"
// RTL Simulation : 1189 / 4096 [100.00%] @ "97462465000"
// RTL Simulation : 1190 / 4096 [100.00%] @ "97544435000"
// RTL Simulation : 1191 / 4096 [100.00%] @ "97626405000"
// RTL Simulation : 1192 / 4096 [100.00%] @ "97708375000"
// RTL Simulation : 1193 / 4096 [100.00%] @ "97790345000"
// RTL Simulation : 1194 / 4096 [100.00%] @ "97872315000"
// RTL Simulation : 1195 / 4096 [100.00%] @ "97954285000"
// RTL Simulation : 1196 / 4096 [100.00%] @ "98036255000"
// RTL Simulation : 1197 / 4096 [100.00%] @ "98118225000"
// RTL Simulation : 1198 / 4096 [100.00%] @ "98200195000"
// RTL Simulation : 1199 / 4096 [100.00%] @ "98282165000"
// RTL Simulation : 1200 / 4096 [100.00%] @ "98364135000"
// RTL Simulation : 1201 / 4096 [100.00%] @ "98446105000"
// RTL Simulation : 1202 / 4096 [100.00%] @ "98528075000"
// RTL Simulation : 1203 / 4096 [100.00%] @ "98610045000"
// RTL Simulation : 1204 / 4096 [100.00%] @ "98692015000"
// RTL Simulation : 1205 / 4096 [100.00%] @ "98773985000"
// RTL Simulation : 1206 / 4096 [100.00%] @ "98855955000"
// RTL Simulation : 1207 / 4096 [100.00%] @ "98937925000"
// RTL Simulation : 1208 / 4096 [100.00%] @ "99019895000"
// RTL Simulation : 1209 / 4096 [100.00%] @ "99101865000"
// RTL Simulation : 1210 / 4096 [100.00%] @ "99183835000"
// RTL Simulation : 1211 / 4096 [100.00%] @ "99265805000"
// RTL Simulation : 1212 / 4096 [100.00%] @ "99347775000"
// RTL Simulation : 1213 / 4096 [100.00%] @ "99429745000"
// RTL Simulation : 1214 / 4096 [100.00%] @ "99511715000"
// RTL Simulation : 1215 / 4096 [100.00%] @ "99593685000"
// RTL Simulation : 1216 / 4096 [100.00%] @ "99675655000"
// RTL Simulation : 1217 / 4096 [100.00%] @ "99757625000"
// RTL Simulation : 1218 / 4096 [100.00%] @ "99839595000"
// RTL Simulation : 1219 / 4096 [100.00%] @ "99921565000"
// RTL Simulation : 1220 / 4096 [100.00%] @ "100003535000"
// RTL Simulation : 1221 / 4096 [100.00%] @ "100085505000"
// RTL Simulation : 1222 / 4096 [100.00%] @ "100167475000"
// RTL Simulation : 1223 / 4096 [100.00%] @ "100249445000"
// RTL Simulation : 1224 / 4096 [100.00%] @ "100331415000"
// RTL Simulation : 1225 / 4096 [100.00%] @ "100413385000"
// RTL Simulation : 1226 / 4096 [100.00%] @ "100495355000"
// RTL Simulation : 1227 / 4096 [100.00%] @ "100577325000"
// RTL Simulation : 1228 / 4096 [100.00%] @ "100659295000"
// RTL Simulation : 1229 / 4096 [100.00%] @ "100741265000"
// RTL Simulation : 1230 / 4096 [100.00%] @ "100823235000"
// RTL Simulation : 1231 / 4096 [100.00%] @ "100905205000"
// RTL Simulation : 1232 / 4096 [100.00%] @ "100987175000"
// RTL Simulation : 1233 / 4096 [100.00%] @ "101069145000"
// RTL Simulation : 1234 / 4096 [100.00%] @ "101151115000"
// RTL Simulation : 1235 / 4096 [100.00%] @ "101233085000"
// RTL Simulation : 1236 / 4096 [100.00%] @ "101315055000"
// RTL Simulation : 1237 / 4096 [100.00%] @ "101397025000"
// RTL Simulation : 1238 / 4096 [100.00%] @ "101478995000"
// RTL Simulation : 1239 / 4096 [100.00%] @ "101560965000"
// RTL Simulation : 1240 / 4096 [100.00%] @ "101642935000"
// RTL Simulation : 1241 / 4096 [100.00%] @ "101724905000"
// RTL Simulation : 1242 / 4096 [100.00%] @ "101806875000"
// RTL Simulation : 1243 / 4096 [100.00%] @ "101888845000"
// RTL Simulation : 1244 / 4096 [100.00%] @ "101970815000"
// RTL Simulation : 1245 / 4096 [100.00%] @ "102052785000"
// RTL Simulation : 1246 / 4096 [100.00%] @ "102134755000"
// RTL Simulation : 1247 / 4096 [100.00%] @ "102216725000"
// RTL Simulation : 1248 / 4096 [100.00%] @ "102298695000"
// RTL Simulation : 1249 / 4096 [100.00%] @ "102380665000"
// RTL Simulation : 1250 / 4096 [100.00%] @ "102462635000"
// RTL Simulation : 1251 / 4096 [100.00%] @ "102544605000"
// RTL Simulation : 1252 / 4096 [100.00%] @ "102626575000"
// RTL Simulation : 1253 / 4096 [100.00%] @ "102708545000"
// RTL Simulation : 1254 / 4096 [100.00%] @ "102790515000"
// RTL Simulation : 1255 / 4096 [100.00%] @ "102872485000"
// RTL Simulation : 1256 / 4096 [100.00%] @ "102954455000"
// RTL Simulation : 1257 / 4096 [100.00%] @ "103036425000"
// RTL Simulation : 1258 / 4096 [100.00%] @ "103118395000"
// RTL Simulation : 1259 / 4096 [100.00%] @ "103200365000"
// RTL Simulation : 1260 / 4096 [100.00%] @ "103282335000"
// RTL Simulation : 1261 / 4096 [100.00%] @ "103364305000"
// RTL Simulation : 1262 / 4096 [100.00%] @ "103446275000"
// RTL Simulation : 1263 / 4096 [100.00%] @ "103528245000"
// RTL Simulation : 1264 / 4096 [100.00%] @ "103610215000"
// RTL Simulation : 1265 / 4096 [100.00%] @ "103692185000"
// RTL Simulation : 1266 / 4096 [100.00%] @ "103774155000"
// RTL Simulation : 1267 / 4096 [100.00%] @ "103856125000"
// RTL Simulation : 1268 / 4096 [100.00%] @ "103938095000"
// RTL Simulation : 1269 / 4096 [100.00%] @ "104020065000"
// RTL Simulation : 1270 / 4096 [100.00%] @ "104102035000"
// RTL Simulation : 1271 / 4096 [100.00%] @ "104184005000"
// RTL Simulation : 1272 / 4096 [100.00%] @ "104265975000"
// RTL Simulation : 1273 / 4096 [100.00%] @ "104347945000"
// RTL Simulation : 1274 / 4096 [100.00%] @ "104429915000"
// RTL Simulation : 1275 / 4096 [100.00%] @ "104511885000"
// RTL Simulation : 1276 / 4096 [100.00%] @ "104593855000"
// RTL Simulation : 1277 / 4096 [100.00%] @ "104675825000"
// RTL Simulation : 1278 / 4096 [100.00%] @ "104757795000"
// RTL Simulation : 1279 / 4096 [100.00%] @ "104839765000"
// RTL Simulation : 1280 / 4096 [100.00%] @ "104921735000"
// RTL Simulation : 1281 / 4096 [100.00%] @ "105003705000"
// RTL Simulation : 1282 / 4096 [100.00%] @ "105085675000"
// RTL Simulation : 1283 / 4096 [100.00%] @ "105167645000"
// RTL Simulation : 1284 / 4096 [100.00%] @ "105249615000"
// RTL Simulation : 1285 / 4096 [100.00%] @ "105331585000"
// RTL Simulation : 1286 / 4096 [100.00%] @ "105413555000"
// RTL Simulation : 1287 / 4096 [100.00%] @ "105495525000"
// RTL Simulation : 1288 / 4096 [100.00%] @ "105577495000"
// RTL Simulation : 1289 / 4096 [100.00%] @ "105659465000"
// RTL Simulation : 1290 / 4096 [100.00%] @ "105741435000"
// RTL Simulation : 1291 / 4096 [100.00%] @ "105823405000"
// RTL Simulation : 1292 / 4096 [100.00%] @ "105905375000"
// RTL Simulation : 1293 / 4096 [100.00%] @ "105987345000"
// RTL Simulation : 1294 / 4096 [100.00%] @ "106069315000"
// RTL Simulation : 1295 / 4096 [100.00%] @ "106151285000"
// RTL Simulation : 1296 / 4096 [100.00%] @ "106233255000"
// RTL Simulation : 1297 / 4096 [100.00%] @ "106315225000"
// RTL Simulation : 1298 / 4096 [100.00%] @ "106397195000"
// RTL Simulation : 1299 / 4096 [100.00%] @ "106479165000"
// RTL Simulation : 1300 / 4096 [100.00%] @ "106561135000"
// RTL Simulation : 1301 / 4096 [100.00%] @ "106643105000"
// RTL Simulation : 1302 / 4096 [100.00%] @ "106725075000"
// RTL Simulation : 1303 / 4096 [100.00%] @ "106807045000"
// RTL Simulation : 1304 / 4096 [100.00%] @ "106889015000"
// RTL Simulation : 1305 / 4096 [100.00%] @ "106970985000"
// RTL Simulation : 1306 / 4096 [100.00%] @ "107052955000"
// RTL Simulation : 1307 / 4096 [100.00%] @ "107134925000"
// RTL Simulation : 1308 / 4096 [100.00%] @ "107216895000"
// RTL Simulation : 1309 / 4096 [100.00%] @ "107298865000"
// RTL Simulation : 1310 / 4096 [100.00%] @ "107380835000"
// RTL Simulation : 1311 / 4096 [100.00%] @ "107462805000"
// RTL Simulation : 1312 / 4096 [100.00%] @ "107544775000"
// RTL Simulation : 1313 / 4096 [100.00%] @ "107626745000"
// RTL Simulation : 1314 / 4096 [100.00%] @ "107708715000"
// RTL Simulation : 1315 / 4096 [100.00%] @ "107790685000"
// RTL Simulation : 1316 / 4096 [100.00%] @ "107872655000"
// RTL Simulation : 1317 / 4096 [100.00%] @ "107954625000"
// RTL Simulation : 1318 / 4096 [100.00%] @ "108036595000"
// RTL Simulation : 1319 / 4096 [100.00%] @ "108118565000"
// RTL Simulation : 1320 / 4096 [100.00%] @ "108200535000"
// RTL Simulation : 1321 / 4096 [100.00%] @ "108282505000"
// RTL Simulation : 1322 / 4096 [100.00%] @ "108364475000"
// RTL Simulation : 1323 / 4096 [100.00%] @ "108446445000"
// RTL Simulation : 1324 / 4096 [100.00%] @ "108528415000"
// RTL Simulation : 1325 / 4096 [100.00%] @ "108610385000"
// RTL Simulation : 1326 / 4096 [100.00%] @ "108692355000"
// RTL Simulation : 1327 / 4096 [100.00%] @ "108774325000"
// RTL Simulation : 1328 / 4096 [100.00%] @ "108856295000"
// RTL Simulation : 1329 / 4096 [100.00%] @ "108938265000"
// RTL Simulation : 1330 / 4096 [100.00%] @ "109020235000"
// RTL Simulation : 1331 / 4096 [100.00%] @ "109102205000"
// RTL Simulation : 1332 / 4096 [100.00%] @ "109184175000"
// RTL Simulation : 1333 / 4096 [100.00%] @ "109266145000"
// RTL Simulation : 1334 / 4096 [100.00%] @ "109348115000"
// RTL Simulation : 1335 / 4096 [100.00%] @ "109430085000"
// RTL Simulation : 1336 / 4096 [100.00%] @ "109512055000"
// RTL Simulation : 1337 / 4096 [100.00%] @ "109594025000"
// RTL Simulation : 1338 / 4096 [100.00%] @ "109675995000"
// RTL Simulation : 1339 / 4096 [100.00%] @ "109757965000"
// RTL Simulation : 1340 / 4096 [100.00%] @ "109839935000"
// RTL Simulation : 1341 / 4096 [100.00%] @ "109921905000"
// RTL Simulation : 1342 / 4096 [100.00%] @ "110003875000"
// RTL Simulation : 1343 / 4096 [100.00%] @ "110085845000"
// RTL Simulation : 1344 / 4096 [100.00%] @ "110167815000"
// RTL Simulation : 1345 / 4096 [100.00%] @ "110249785000"
// RTL Simulation : 1346 / 4096 [100.00%] @ "110331755000"
// RTL Simulation : 1347 / 4096 [100.00%] @ "110413725000"
// RTL Simulation : 1348 / 4096 [100.00%] @ "110495695000"
// RTL Simulation : 1349 / 4096 [100.00%] @ "110577665000"
// RTL Simulation : 1350 / 4096 [100.00%] @ "110659635000"
// RTL Simulation : 1351 / 4096 [100.00%] @ "110741605000"
// RTL Simulation : 1352 / 4096 [100.00%] @ "110823575000"
// RTL Simulation : 1353 / 4096 [100.00%] @ "110905545000"
// RTL Simulation : 1354 / 4096 [100.00%] @ "110987515000"
// RTL Simulation : 1355 / 4096 [100.00%] @ "111069485000"
// RTL Simulation : 1356 / 4096 [100.00%] @ "111151455000"
// RTL Simulation : 1357 / 4096 [100.00%] @ "111233425000"
// RTL Simulation : 1358 / 4096 [100.00%] @ "111315395000"
// RTL Simulation : 1359 / 4096 [100.00%] @ "111397365000"
// RTL Simulation : 1360 / 4096 [100.00%] @ "111479335000"
// RTL Simulation : 1361 / 4096 [100.00%] @ "111561305000"
// RTL Simulation : 1362 / 4096 [100.00%] @ "111643275000"
// RTL Simulation : 1363 / 4096 [100.00%] @ "111725245000"
// RTL Simulation : 1364 / 4096 [100.00%] @ "111807215000"
// RTL Simulation : 1365 / 4096 [100.00%] @ "111889185000"
// RTL Simulation : 1366 / 4096 [100.00%] @ "111971155000"
// RTL Simulation : 1367 / 4096 [100.00%] @ "112053125000"
// RTL Simulation : 1368 / 4096 [100.00%] @ "112135095000"
// RTL Simulation : 1369 / 4096 [100.00%] @ "112217065000"
// RTL Simulation : 1370 / 4096 [100.00%] @ "112299035000"
// RTL Simulation : 1371 / 4096 [100.00%] @ "112381005000"
// RTL Simulation : 1372 / 4096 [100.00%] @ "112462975000"
// RTL Simulation : 1373 / 4096 [100.00%] @ "112544945000"
// RTL Simulation : 1374 / 4096 [100.00%] @ "112626915000"
// RTL Simulation : 1375 / 4096 [100.00%] @ "112708885000"
// RTL Simulation : 1376 / 4096 [100.00%] @ "112790855000"
// RTL Simulation : 1377 / 4096 [100.00%] @ "112872825000"
// RTL Simulation : 1378 / 4096 [100.00%] @ "112954795000"
// RTL Simulation : 1379 / 4096 [100.00%] @ "113036765000"
// RTL Simulation : 1380 / 4096 [100.00%] @ "113118735000"
// RTL Simulation : 1381 / 4096 [100.00%] @ "113200705000"
// RTL Simulation : 1382 / 4096 [100.00%] @ "113282675000"
// RTL Simulation : 1383 / 4096 [100.00%] @ "113364645000"
// RTL Simulation : 1384 / 4096 [100.00%] @ "113446615000"
// RTL Simulation : 1385 / 4096 [100.00%] @ "113528585000"
// RTL Simulation : 1386 / 4096 [100.00%] @ "113610555000"
// RTL Simulation : 1387 / 4096 [100.00%] @ "113692525000"
// RTL Simulation : 1388 / 4096 [100.00%] @ "113774495000"
// RTL Simulation : 1389 / 4096 [100.00%] @ "113856465000"
// RTL Simulation : 1390 / 4096 [100.00%] @ "113938435000"
// RTL Simulation : 1391 / 4096 [100.00%] @ "114020405000"
// RTL Simulation : 1392 / 4096 [100.00%] @ "114102375000"
// RTL Simulation : 1393 / 4096 [100.00%] @ "114184345000"
// RTL Simulation : 1394 / 4096 [100.00%] @ "114266315000"
// RTL Simulation : 1395 / 4096 [100.00%] @ "114348285000"
// RTL Simulation : 1396 / 4096 [100.00%] @ "114430255000"
// RTL Simulation : 1397 / 4096 [100.00%] @ "114512225000"
// RTL Simulation : 1398 / 4096 [100.00%] @ "114594195000"
// RTL Simulation : 1399 / 4096 [100.00%] @ "114676165000"
// RTL Simulation : 1400 / 4096 [100.00%] @ "114758135000"
// RTL Simulation : 1401 / 4096 [100.00%] @ "114840105000"
// RTL Simulation : 1402 / 4096 [100.00%] @ "114922075000"
// RTL Simulation : 1403 / 4096 [100.00%] @ "115004045000"
// RTL Simulation : 1404 / 4096 [100.00%] @ "115086015000"
// RTL Simulation : 1405 / 4096 [100.00%] @ "115167985000"
// RTL Simulation : 1406 / 4096 [100.00%] @ "115249955000"
// RTL Simulation : 1407 / 4096 [100.00%] @ "115331925000"
// RTL Simulation : 1408 / 4096 [100.00%] @ "115413895000"
// RTL Simulation : 1409 / 4096 [100.00%] @ "115495865000"
// RTL Simulation : 1410 / 4096 [100.00%] @ "115577835000"
// RTL Simulation : 1411 / 4096 [100.00%] @ "115659805000"
// RTL Simulation : 1412 / 4096 [100.00%] @ "115741775000"
// RTL Simulation : 1413 / 4096 [100.00%] @ "115823745000"
// RTL Simulation : 1414 / 4096 [100.00%] @ "115905715000"
// RTL Simulation : 1415 / 4096 [100.00%] @ "115987685000"
// RTL Simulation : 1416 / 4096 [100.00%] @ "116069655000"
// RTL Simulation : 1417 / 4096 [100.00%] @ "116151625000"
// RTL Simulation : 1418 / 4096 [100.00%] @ "116233595000"
// RTL Simulation : 1419 / 4096 [100.00%] @ "116315565000"
// RTL Simulation : 1420 / 4096 [100.00%] @ "116397535000"
// RTL Simulation : 1421 / 4096 [100.00%] @ "116479505000"
// RTL Simulation : 1422 / 4096 [100.00%] @ "116561475000"
// RTL Simulation : 1423 / 4096 [100.00%] @ "116643445000"
// RTL Simulation : 1424 / 4096 [100.00%] @ "116725415000"
// RTL Simulation : 1425 / 4096 [100.00%] @ "116807385000"
// RTL Simulation : 1426 / 4096 [100.00%] @ "116889355000"
// RTL Simulation : 1427 / 4096 [100.00%] @ "116971325000"
// RTL Simulation : 1428 / 4096 [100.00%] @ "117053295000"
// RTL Simulation : 1429 / 4096 [100.00%] @ "117135265000"
// RTL Simulation : 1430 / 4096 [100.00%] @ "117217235000"
// RTL Simulation : 1431 / 4096 [100.00%] @ "117299205000"
// RTL Simulation : 1432 / 4096 [100.00%] @ "117381175000"
// RTL Simulation : 1433 / 4096 [100.00%] @ "117463145000"
// RTL Simulation : 1434 / 4096 [100.00%] @ "117545115000"
// RTL Simulation : 1435 / 4096 [100.00%] @ "117627085000"
// RTL Simulation : 1436 / 4096 [100.00%] @ "117709055000"
// RTL Simulation : 1437 / 4096 [100.00%] @ "117791025000"
// RTL Simulation : 1438 / 4096 [100.00%] @ "117872995000"
// RTL Simulation : 1439 / 4096 [100.00%] @ "117954965000"
// RTL Simulation : 1440 / 4096 [100.00%] @ "118036935000"
// RTL Simulation : 1441 / 4096 [100.00%] @ "118118905000"
// RTL Simulation : 1442 / 4096 [100.00%] @ "118200875000"
// RTL Simulation : 1443 / 4096 [100.00%] @ "118282845000"
// RTL Simulation : 1444 / 4096 [100.00%] @ "118364815000"
// RTL Simulation : 1445 / 4096 [100.00%] @ "118446785000"
// RTL Simulation : 1446 / 4096 [100.00%] @ "118528755000"
// RTL Simulation : 1447 / 4096 [100.00%] @ "118610725000"
// RTL Simulation : 1448 / 4096 [100.00%] @ "118692695000"
// RTL Simulation : 1449 / 4096 [100.00%] @ "118774665000"
// RTL Simulation : 1450 / 4096 [100.00%] @ "118856635000"
// RTL Simulation : 1451 / 4096 [100.00%] @ "118938605000"
// RTL Simulation : 1452 / 4096 [100.00%] @ "119020575000"
// RTL Simulation : 1453 / 4096 [100.00%] @ "119102545000"
// RTL Simulation : 1454 / 4096 [100.00%] @ "119184515000"
// RTL Simulation : 1455 / 4096 [100.00%] @ "119266485000"
// RTL Simulation : 1456 / 4096 [100.00%] @ "119348455000"
// RTL Simulation : 1457 / 4096 [100.00%] @ "119430425000"
// RTL Simulation : 1458 / 4096 [100.00%] @ "119512395000"
// RTL Simulation : 1459 / 4096 [100.00%] @ "119594365000"
// RTL Simulation : 1460 / 4096 [100.00%] @ "119676335000"
// RTL Simulation : 1461 / 4096 [100.00%] @ "119758305000"
// RTL Simulation : 1462 / 4096 [100.00%] @ "119840275000"
// RTL Simulation : 1463 / 4096 [100.00%] @ "119922245000"
// RTL Simulation : 1464 / 4096 [100.00%] @ "120004215000"
// RTL Simulation : 1465 / 4096 [100.00%] @ "120086185000"
// RTL Simulation : 1466 / 4096 [100.00%] @ "120168155000"
// RTL Simulation : 1467 / 4096 [100.00%] @ "120250125000"
// RTL Simulation : 1468 / 4096 [100.00%] @ "120332095000"
// RTL Simulation : 1469 / 4096 [100.00%] @ "120414065000"
// RTL Simulation : 1470 / 4096 [100.00%] @ "120496035000"
// RTL Simulation : 1471 / 4096 [100.00%] @ "120578005000"
// RTL Simulation : 1472 / 4096 [100.00%] @ "120659975000"
// RTL Simulation : 1473 / 4096 [100.00%] @ "120741945000"
// RTL Simulation : 1474 / 4096 [100.00%] @ "120823915000"
// RTL Simulation : 1475 / 4096 [100.00%] @ "120905885000"
// RTL Simulation : 1476 / 4096 [100.00%] @ "120987855000"
// RTL Simulation : 1477 / 4096 [100.00%] @ "121069825000"
// RTL Simulation : 1478 / 4096 [100.00%] @ "121151795000"
// RTL Simulation : 1479 / 4096 [100.00%] @ "121233765000"
// RTL Simulation : 1480 / 4096 [100.00%] @ "121315735000"
// RTL Simulation : 1481 / 4096 [100.00%] @ "121397705000"
// RTL Simulation : 1482 / 4096 [100.00%] @ "121479675000"
// RTL Simulation : 1483 / 4096 [100.00%] @ "121561645000"
// RTL Simulation : 1484 / 4096 [100.00%] @ "121643615000"
// RTL Simulation : 1485 / 4096 [100.00%] @ "121725585000"
// RTL Simulation : 1486 / 4096 [100.00%] @ "121807555000"
// RTL Simulation : 1487 / 4096 [100.00%] @ "121889525000"
// RTL Simulation : 1488 / 4096 [100.00%] @ "121971495000"
// RTL Simulation : 1489 / 4096 [100.00%] @ "122053465000"
// RTL Simulation : 1490 / 4096 [100.00%] @ "122135435000"
// RTL Simulation : 1491 / 4096 [100.00%] @ "122217405000"
// RTL Simulation : 1492 / 4096 [100.00%] @ "122299375000"
// RTL Simulation : 1493 / 4096 [100.00%] @ "122381345000"
// RTL Simulation : 1494 / 4096 [100.00%] @ "122463315000"
// RTL Simulation : 1495 / 4096 [100.00%] @ "122545285000"
// RTL Simulation : 1496 / 4096 [100.00%] @ "122627255000"
// RTL Simulation : 1497 / 4096 [100.00%] @ "122709225000"
// RTL Simulation : 1498 / 4096 [100.00%] @ "122791195000"
// RTL Simulation : 1499 / 4096 [100.00%] @ "122873165000"
// RTL Simulation : 1500 / 4096 [100.00%] @ "122955135000"
// RTL Simulation : 1501 / 4096 [100.00%] @ "123037105000"
// RTL Simulation : 1502 / 4096 [100.00%] @ "123119075000"
// RTL Simulation : 1503 / 4096 [100.00%] @ "123201045000"
// RTL Simulation : 1504 / 4096 [100.00%] @ "123283015000"
// RTL Simulation : 1505 / 4096 [100.00%] @ "123364985000"
// RTL Simulation : 1506 / 4096 [100.00%] @ "123446955000"
// RTL Simulation : 1507 / 4096 [100.00%] @ "123528925000"
// RTL Simulation : 1508 / 4096 [100.00%] @ "123610895000"
// RTL Simulation : 1509 / 4096 [100.00%] @ "123692865000"
// RTL Simulation : 1510 / 4096 [100.00%] @ "123774835000"
// RTL Simulation : 1511 / 4096 [100.00%] @ "123856805000"
// RTL Simulation : 1512 / 4096 [100.00%] @ "123938775000"
// RTL Simulation : 1513 / 4096 [100.00%] @ "124020745000"
// RTL Simulation : 1514 / 4096 [100.00%] @ "124102715000"
// RTL Simulation : 1515 / 4096 [100.00%] @ "124184685000"
// RTL Simulation : 1516 / 4096 [100.00%] @ "124266655000"
// RTL Simulation : 1517 / 4096 [100.00%] @ "124348625000"
// RTL Simulation : 1518 / 4096 [100.00%] @ "124430595000"
// RTL Simulation : 1519 / 4096 [100.00%] @ "124512565000"
// RTL Simulation : 1520 / 4096 [100.00%] @ "124594535000"
// RTL Simulation : 1521 / 4096 [100.00%] @ "124676505000"
// RTL Simulation : 1522 / 4096 [100.00%] @ "124758475000"
// RTL Simulation : 1523 / 4096 [100.00%] @ "124840445000"
// RTL Simulation : 1524 / 4096 [100.00%] @ "124922415000"
// RTL Simulation : 1525 / 4096 [100.00%] @ "125004385000"
// RTL Simulation : 1526 / 4096 [100.00%] @ "125086355000"
// RTL Simulation : 1527 / 4096 [100.00%] @ "125168325000"
// RTL Simulation : 1528 / 4096 [100.00%] @ "125250295000"
// RTL Simulation : 1529 / 4096 [100.00%] @ "125332265000"
// RTL Simulation : 1530 / 4096 [100.00%] @ "125414235000"
// RTL Simulation : 1531 / 4096 [100.00%] @ "125496205000"
// RTL Simulation : 1532 / 4096 [100.00%] @ "125578175000"
// RTL Simulation : 1533 / 4096 [100.00%] @ "125660145000"
// RTL Simulation : 1534 / 4096 [100.00%] @ "125742115000"
// RTL Simulation : 1535 / 4096 [100.00%] @ "125824085000"
// RTL Simulation : 1536 / 4096 [100.00%] @ "125906055000"
// RTL Simulation : 1537 / 4096 [100.00%] @ "125988025000"
// RTL Simulation : 1538 / 4096 [100.00%] @ "126069995000"
// RTL Simulation : 1539 / 4096 [100.00%] @ "126151965000"
// RTL Simulation : 1540 / 4096 [100.00%] @ "126233935000"
// RTL Simulation : 1541 / 4096 [100.00%] @ "126315905000"
// RTL Simulation : 1542 / 4096 [100.00%] @ "126397875000"
// RTL Simulation : 1543 / 4096 [100.00%] @ "126479845000"
// RTL Simulation : 1544 / 4096 [100.00%] @ "126561815000"
// RTL Simulation : 1545 / 4096 [100.00%] @ "126643785000"
// RTL Simulation : 1546 / 4096 [100.00%] @ "126725755000"
// RTL Simulation : 1547 / 4096 [100.00%] @ "126807725000"
// RTL Simulation : 1548 / 4096 [100.00%] @ "126889695000"
// RTL Simulation : 1549 / 4096 [100.00%] @ "126971665000"
// RTL Simulation : 1550 / 4096 [100.00%] @ "127053635000"
// RTL Simulation : 1551 / 4096 [100.00%] @ "127135605000"
// RTL Simulation : 1552 / 4096 [100.00%] @ "127217575000"
// RTL Simulation : 1553 / 4096 [100.00%] @ "127299545000"
// RTL Simulation : 1554 / 4096 [100.00%] @ "127381515000"
// RTL Simulation : 1555 / 4096 [100.00%] @ "127463485000"
// RTL Simulation : 1556 / 4096 [100.00%] @ "127545455000"
// RTL Simulation : 1557 / 4096 [100.00%] @ "127627425000"
// RTL Simulation : 1558 / 4096 [100.00%] @ "127709395000"
// RTL Simulation : 1559 / 4096 [100.00%] @ "127791365000"
// RTL Simulation : 1560 / 4096 [100.00%] @ "127873335000"
// RTL Simulation : 1561 / 4096 [100.00%] @ "127955305000"
// RTL Simulation : 1562 / 4096 [100.00%] @ "128037275000"
// RTL Simulation : 1563 / 4096 [100.00%] @ "128119245000"
// RTL Simulation : 1564 / 4096 [100.00%] @ "128201215000"
// RTL Simulation : 1565 / 4096 [100.00%] @ "128283185000"
// RTL Simulation : 1566 / 4096 [100.00%] @ "128365155000"
// RTL Simulation : 1567 / 4096 [100.00%] @ "128447125000"
// RTL Simulation : 1568 / 4096 [100.00%] @ "128529095000"
// RTL Simulation : 1569 / 4096 [100.00%] @ "128611065000"
// RTL Simulation : 1570 / 4096 [100.00%] @ "128693035000"
// RTL Simulation : 1571 / 4096 [100.00%] @ "128775005000"
// RTL Simulation : 1572 / 4096 [100.00%] @ "128856975000"
// RTL Simulation : 1573 / 4096 [100.00%] @ "128938945000"
// RTL Simulation : 1574 / 4096 [100.00%] @ "129020915000"
// RTL Simulation : 1575 / 4096 [100.00%] @ "129102885000"
// RTL Simulation : 1576 / 4096 [100.00%] @ "129184855000"
// RTL Simulation : 1577 / 4096 [100.00%] @ "129266825000"
// RTL Simulation : 1578 / 4096 [100.00%] @ "129348795000"
// RTL Simulation : 1579 / 4096 [100.00%] @ "129430765000"
// RTL Simulation : 1580 / 4096 [100.00%] @ "129512735000"
// RTL Simulation : 1581 / 4096 [100.00%] @ "129594705000"
// RTL Simulation : 1582 / 4096 [100.00%] @ "129676675000"
// RTL Simulation : 1583 / 4096 [100.00%] @ "129758645000"
// RTL Simulation : 1584 / 4096 [100.00%] @ "129840615000"
// RTL Simulation : 1585 / 4096 [100.00%] @ "129922585000"
// RTL Simulation : 1586 / 4096 [100.00%] @ "130004555000"
// RTL Simulation : 1587 / 4096 [100.00%] @ "130086525000"
// RTL Simulation : 1588 / 4096 [100.00%] @ "130168495000"
// RTL Simulation : 1589 / 4096 [100.00%] @ "130250465000"
// RTL Simulation : 1590 / 4096 [100.00%] @ "130332435000"
// RTL Simulation : 1591 / 4096 [100.00%] @ "130414405000"
// RTL Simulation : 1592 / 4096 [100.00%] @ "130496375000"
// RTL Simulation : 1593 / 4096 [100.00%] @ "130578345000"
// RTL Simulation : 1594 / 4096 [100.00%] @ "130660315000"
// RTL Simulation : 1595 / 4096 [100.00%] @ "130742285000"
// RTL Simulation : 1596 / 4096 [100.00%] @ "130824255000"
// RTL Simulation : 1597 / 4096 [100.00%] @ "130906225000"
// RTL Simulation : 1598 / 4096 [100.00%] @ "130988195000"
// RTL Simulation : 1599 / 4096 [100.00%] @ "131070165000"
// RTL Simulation : 1600 / 4096 [100.00%] @ "131152135000"
// RTL Simulation : 1601 / 4096 [100.00%] @ "131234105000"
// RTL Simulation : 1602 / 4096 [100.00%] @ "131316075000"
// RTL Simulation : 1603 / 4096 [100.00%] @ "131398045000"
// RTL Simulation : 1604 / 4096 [100.00%] @ "131480015000"
// RTL Simulation : 1605 / 4096 [100.00%] @ "131561985000"
// RTL Simulation : 1606 / 4096 [100.00%] @ "131643955000"
// RTL Simulation : 1607 / 4096 [100.00%] @ "131725925000"
// RTL Simulation : 1608 / 4096 [100.00%] @ "131807895000"
// RTL Simulation : 1609 / 4096 [100.00%] @ "131889865000"
// RTL Simulation : 1610 / 4096 [100.00%] @ "131971835000"
// RTL Simulation : 1611 / 4096 [100.00%] @ "132053805000"
// RTL Simulation : 1612 / 4096 [100.00%] @ "132135775000"
// RTL Simulation : 1613 / 4096 [100.00%] @ "132217745000"
// RTL Simulation : 1614 / 4096 [100.00%] @ "132299715000"
// RTL Simulation : 1615 / 4096 [100.00%] @ "132381685000"
// RTL Simulation : 1616 / 4096 [100.00%] @ "132463655000"
// RTL Simulation : 1617 / 4096 [100.00%] @ "132545625000"
// RTL Simulation : 1618 / 4096 [100.00%] @ "132627595000"
// RTL Simulation : 1619 / 4096 [100.00%] @ "132709565000"
// RTL Simulation : 1620 / 4096 [100.00%] @ "132791535000"
// RTL Simulation : 1621 / 4096 [100.00%] @ "132873505000"
// RTL Simulation : 1622 / 4096 [100.00%] @ "132955475000"
// RTL Simulation : 1623 / 4096 [100.00%] @ "133037445000"
// RTL Simulation : 1624 / 4096 [100.00%] @ "133119415000"
// RTL Simulation : 1625 / 4096 [100.00%] @ "133201385000"
// RTL Simulation : 1626 / 4096 [100.00%] @ "133283355000"
// RTL Simulation : 1627 / 4096 [100.00%] @ "133365325000"
// RTL Simulation : 1628 / 4096 [100.00%] @ "133447295000"
// RTL Simulation : 1629 / 4096 [100.00%] @ "133529265000"
// RTL Simulation : 1630 / 4096 [100.00%] @ "133611235000"
// RTL Simulation : 1631 / 4096 [100.00%] @ "133693205000"
// RTL Simulation : 1632 / 4096 [100.00%] @ "133775175000"
// RTL Simulation : 1633 / 4096 [100.00%] @ "133857145000"
// RTL Simulation : 1634 / 4096 [100.00%] @ "133939115000"
// RTL Simulation : 1635 / 4096 [100.00%] @ "134021085000"
// RTL Simulation : 1636 / 4096 [100.00%] @ "134103055000"
// RTL Simulation : 1637 / 4096 [100.00%] @ "134185025000"
// RTL Simulation : 1638 / 4096 [100.00%] @ "134266995000"
// RTL Simulation : 1639 / 4096 [100.00%] @ "134348965000"
// RTL Simulation : 1640 / 4096 [100.00%] @ "134430935000"
// RTL Simulation : 1641 / 4096 [100.00%] @ "134512905000"
// RTL Simulation : 1642 / 4096 [100.00%] @ "134594875000"
// RTL Simulation : 1643 / 4096 [100.00%] @ "134676845000"
// RTL Simulation : 1644 / 4096 [100.00%] @ "134758815000"
// RTL Simulation : 1645 / 4096 [100.00%] @ "134840785000"
// RTL Simulation : 1646 / 4096 [100.00%] @ "134922755000"
// RTL Simulation : 1647 / 4096 [100.00%] @ "135004725000"
// RTL Simulation : 1648 / 4096 [100.00%] @ "135086695000"
// RTL Simulation : 1649 / 4096 [100.00%] @ "135168665000"
// RTL Simulation : 1650 / 4096 [100.00%] @ "135250635000"
// RTL Simulation : 1651 / 4096 [100.00%] @ "135332605000"
// RTL Simulation : 1652 / 4096 [100.00%] @ "135414575000"
// RTL Simulation : 1653 / 4096 [100.00%] @ "135496545000"
// RTL Simulation : 1654 / 4096 [100.00%] @ "135578515000"
// RTL Simulation : 1655 / 4096 [100.00%] @ "135660485000"
// RTL Simulation : 1656 / 4096 [100.00%] @ "135742455000"
// RTL Simulation : 1657 / 4096 [100.00%] @ "135824425000"
// RTL Simulation : 1658 / 4096 [100.00%] @ "135906395000"
// RTL Simulation : 1659 / 4096 [100.00%] @ "135988365000"
// RTL Simulation : 1660 / 4096 [100.00%] @ "136070335000"
// RTL Simulation : 1661 / 4096 [100.00%] @ "136152305000"
// RTL Simulation : 1662 / 4096 [100.00%] @ "136234275000"
// RTL Simulation : 1663 / 4096 [100.00%] @ "136316245000"
// RTL Simulation : 1664 / 4096 [100.00%] @ "136398215000"
// RTL Simulation : 1665 / 4096 [100.00%] @ "136480185000"
// RTL Simulation : 1666 / 4096 [100.00%] @ "136562155000"
// RTL Simulation : 1667 / 4096 [100.00%] @ "136644125000"
// RTL Simulation : 1668 / 4096 [100.00%] @ "136726095000"
// RTL Simulation : 1669 / 4096 [100.00%] @ "136808065000"
// RTL Simulation : 1670 / 4096 [100.00%] @ "136890035000"
// RTL Simulation : 1671 / 4096 [100.00%] @ "136972005000"
// RTL Simulation : 1672 / 4096 [100.00%] @ "137053975000"
// RTL Simulation : 1673 / 4096 [100.00%] @ "137135945000"
// RTL Simulation : 1674 / 4096 [100.00%] @ "137217915000"
// RTL Simulation : 1675 / 4096 [100.00%] @ "137299885000"
// RTL Simulation : 1676 / 4096 [100.00%] @ "137381855000"
// RTL Simulation : 1677 / 4096 [100.00%] @ "137463825000"
// RTL Simulation : 1678 / 4096 [100.00%] @ "137545795000"
// RTL Simulation : 1679 / 4096 [100.00%] @ "137627765000"
// RTL Simulation : 1680 / 4096 [100.00%] @ "137709735000"
// RTL Simulation : 1681 / 4096 [100.00%] @ "137791705000"
// RTL Simulation : 1682 / 4096 [100.00%] @ "137873675000"
// RTL Simulation : 1683 / 4096 [100.00%] @ "137955645000"
// RTL Simulation : 1684 / 4096 [100.00%] @ "138037615000"
// RTL Simulation : 1685 / 4096 [100.00%] @ "138119585000"
// RTL Simulation : 1686 / 4096 [100.00%] @ "138201555000"
// RTL Simulation : 1687 / 4096 [100.00%] @ "138283525000"
// RTL Simulation : 1688 / 4096 [100.00%] @ "138365495000"
// RTL Simulation : 1689 / 4096 [100.00%] @ "138447465000"
// RTL Simulation : 1690 / 4096 [100.00%] @ "138529435000"
// RTL Simulation : 1691 / 4096 [100.00%] @ "138611405000"
// RTL Simulation : 1692 / 4096 [100.00%] @ "138693375000"
// RTL Simulation : 1693 / 4096 [100.00%] @ "138775345000"
// RTL Simulation : 1694 / 4096 [100.00%] @ "138857315000"
// RTL Simulation : 1695 / 4096 [100.00%] @ "138939285000"
// RTL Simulation : 1696 / 4096 [100.00%] @ "139021255000"
// RTL Simulation : 1697 / 4096 [100.00%] @ "139103225000"
// RTL Simulation : 1698 / 4096 [100.00%] @ "139185195000"
// RTL Simulation : 1699 / 4096 [100.00%] @ "139267165000"
// RTL Simulation : 1700 / 4096 [100.00%] @ "139349135000"
// RTL Simulation : 1701 / 4096 [100.00%] @ "139431105000"
// RTL Simulation : 1702 / 4096 [100.00%] @ "139513075000"
// RTL Simulation : 1703 / 4096 [100.00%] @ "139595045000"
// RTL Simulation : 1704 / 4096 [100.00%] @ "139677015000"
// RTL Simulation : 1705 / 4096 [100.00%] @ "139758985000"
// RTL Simulation : 1706 / 4096 [100.00%] @ "139840955000"
// RTL Simulation : 1707 / 4096 [100.00%] @ "139922925000"
// RTL Simulation : 1708 / 4096 [100.00%] @ "140004895000"
// RTL Simulation : 1709 / 4096 [100.00%] @ "140086865000"
// RTL Simulation : 1710 / 4096 [100.00%] @ "140168835000"
// RTL Simulation : 1711 / 4096 [100.00%] @ "140250805000"
// RTL Simulation : 1712 / 4096 [100.00%] @ "140332775000"
// RTL Simulation : 1713 / 4096 [100.00%] @ "140414745000"
// RTL Simulation : 1714 / 4096 [100.00%] @ "140496715000"
// RTL Simulation : 1715 / 4096 [100.00%] @ "140578685000"
// RTL Simulation : 1716 / 4096 [100.00%] @ "140660655000"
// RTL Simulation : 1717 / 4096 [100.00%] @ "140742625000"
// RTL Simulation : 1718 / 4096 [100.00%] @ "140824595000"
// RTL Simulation : 1719 / 4096 [100.00%] @ "140906565000"
// RTL Simulation : 1720 / 4096 [100.00%] @ "140988535000"
// RTL Simulation : 1721 / 4096 [100.00%] @ "141070505000"
// RTL Simulation : 1722 / 4096 [100.00%] @ "141152475000"
// RTL Simulation : 1723 / 4096 [100.00%] @ "141234445000"
// RTL Simulation : 1724 / 4096 [100.00%] @ "141316415000"
// RTL Simulation : 1725 / 4096 [100.00%] @ "141398385000"
// RTL Simulation : 1726 / 4096 [100.00%] @ "141480355000"
// RTL Simulation : 1727 / 4096 [100.00%] @ "141562325000"
// RTL Simulation : 1728 / 4096 [100.00%] @ "141644295000"
// RTL Simulation : 1729 / 4096 [100.00%] @ "141726265000"
// RTL Simulation : 1730 / 4096 [100.00%] @ "141808235000"
// RTL Simulation : 1731 / 4096 [100.00%] @ "141890205000"
// RTL Simulation : 1732 / 4096 [100.00%] @ "141972175000"
// RTL Simulation : 1733 / 4096 [100.00%] @ "142054145000"
// RTL Simulation : 1734 / 4096 [100.00%] @ "142136115000"
// RTL Simulation : 1735 / 4096 [100.00%] @ "142218085000"
// RTL Simulation : 1736 / 4096 [100.00%] @ "142300055000"
// RTL Simulation : 1737 / 4096 [100.00%] @ "142382025000"
// RTL Simulation : 1738 / 4096 [100.00%] @ "142463995000"
// RTL Simulation : 1739 / 4096 [100.00%] @ "142545965000"
// RTL Simulation : 1740 / 4096 [100.00%] @ "142627935000"
// RTL Simulation : 1741 / 4096 [100.00%] @ "142709905000"
// RTL Simulation : 1742 / 4096 [100.00%] @ "142791875000"
// RTL Simulation : 1743 / 4096 [100.00%] @ "142873845000"
// RTL Simulation : 1744 / 4096 [100.00%] @ "142955815000"
// RTL Simulation : 1745 / 4096 [100.00%] @ "143037785000"
// RTL Simulation : 1746 / 4096 [100.00%] @ "143119755000"
// RTL Simulation : 1747 / 4096 [100.00%] @ "143201725000"
// RTL Simulation : 1748 / 4096 [100.00%] @ "143283695000"
// RTL Simulation : 1749 / 4096 [100.00%] @ "143365665000"
// RTL Simulation : 1750 / 4096 [100.00%] @ "143447635000"
// RTL Simulation : 1751 / 4096 [100.00%] @ "143529605000"
// RTL Simulation : 1752 / 4096 [100.00%] @ "143611575000"
// RTL Simulation : 1753 / 4096 [100.00%] @ "143693545000"
// RTL Simulation : 1754 / 4096 [100.00%] @ "143775515000"
// RTL Simulation : 1755 / 4096 [100.00%] @ "143857485000"
// RTL Simulation : 1756 / 4096 [100.00%] @ "143939455000"
// RTL Simulation : 1757 / 4096 [100.00%] @ "144021425000"
// RTL Simulation : 1758 / 4096 [100.00%] @ "144103395000"
// RTL Simulation : 1759 / 4096 [100.00%] @ "144185365000"
// RTL Simulation : 1760 / 4096 [100.00%] @ "144267335000"
// RTL Simulation : 1761 / 4096 [100.00%] @ "144349305000"
// RTL Simulation : 1762 / 4096 [100.00%] @ "144431275000"
// RTL Simulation : 1763 / 4096 [100.00%] @ "144513245000"
// RTL Simulation : 1764 / 4096 [100.00%] @ "144595215000"
// RTL Simulation : 1765 / 4096 [100.00%] @ "144677185000"
// RTL Simulation : 1766 / 4096 [100.00%] @ "144759155000"
// RTL Simulation : 1767 / 4096 [100.00%] @ "144841125000"
// RTL Simulation : 1768 / 4096 [100.00%] @ "144923095000"
// RTL Simulation : 1769 / 4096 [100.00%] @ "145005065000"
// RTL Simulation : 1770 / 4096 [100.00%] @ "145087035000"
// RTL Simulation : 1771 / 4096 [100.00%] @ "145169005000"
// RTL Simulation : 1772 / 4096 [100.00%] @ "145250975000"
// RTL Simulation : 1773 / 4096 [100.00%] @ "145332945000"
// RTL Simulation : 1774 / 4096 [100.00%] @ "145414915000"
// RTL Simulation : 1775 / 4096 [100.00%] @ "145496885000"
// RTL Simulation : 1776 / 4096 [100.00%] @ "145578855000"
// RTL Simulation : 1777 / 4096 [100.00%] @ "145660825000"
// RTL Simulation : 1778 / 4096 [100.00%] @ "145742795000"
// RTL Simulation : 1779 / 4096 [100.00%] @ "145824765000"
// RTL Simulation : 1780 / 4096 [100.00%] @ "145906735000"
// RTL Simulation : 1781 / 4096 [100.00%] @ "145988705000"
// RTL Simulation : 1782 / 4096 [100.00%] @ "146070675000"
// RTL Simulation : 1783 / 4096 [100.00%] @ "146152645000"
// RTL Simulation : 1784 / 4096 [100.00%] @ "146234615000"
// RTL Simulation : 1785 / 4096 [100.00%] @ "146316585000"
// RTL Simulation : 1786 / 4096 [100.00%] @ "146398555000"
// RTL Simulation : 1787 / 4096 [100.00%] @ "146480525000"
// RTL Simulation : 1788 / 4096 [100.00%] @ "146562495000"
// RTL Simulation : 1789 / 4096 [100.00%] @ "146644465000"
// RTL Simulation : 1790 / 4096 [100.00%] @ "146726435000"
// RTL Simulation : 1791 / 4096 [100.00%] @ "146808405000"
// RTL Simulation : 1792 / 4096 [100.00%] @ "146890375000"
// RTL Simulation : 1793 / 4096 [100.00%] @ "146972345000"
// RTL Simulation : 1794 / 4096 [100.00%] @ "147054315000"
// RTL Simulation : 1795 / 4096 [100.00%] @ "147136285000"
// RTL Simulation : 1796 / 4096 [100.00%] @ "147218255000"
// RTL Simulation : 1797 / 4096 [100.00%] @ "147300225000"
// RTL Simulation : 1798 / 4096 [100.00%] @ "147382195000"
// RTL Simulation : 1799 / 4096 [100.00%] @ "147464165000"
// RTL Simulation : 1800 / 4096 [100.00%] @ "147546135000"
// RTL Simulation : 1801 / 4096 [100.00%] @ "147628105000"
// RTL Simulation : 1802 / 4096 [100.00%] @ "147710075000"
// RTL Simulation : 1803 / 4096 [100.00%] @ "147792045000"
// RTL Simulation : 1804 / 4096 [100.00%] @ "147874015000"
// RTL Simulation : 1805 / 4096 [100.00%] @ "147955985000"
// RTL Simulation : 1806 / 4096 [100.00%] @ "148037955000"
// RTL Simulation : 1807 / 4096 [100.00%] @ "148119925000"
// RTL Simulation : 1808 / 4096 [100.00%] @ "148201895000"
// RTL Simulation : 1809 / 4096 [100.00%] @ "148283865000"
// RTL Simulation : 1810 / 4096 [100.00%] @ "148365835000"
// RTL Simulation : 1811 / 4096 [100.00%] @ "148447805000"
// RTL Simulation : 1812 / 4096 [100.00%] @ "148529775000"
// RTL Simulation : 1813 / 4096 [100.00%] @ "148611745000"
// RTL Simulation : 1814 / 4096 [100.00%] @ "148693715000"
// RTL Simulation : 1815 / 4096 [100.00%] @ "148775685000"
// RTL Simulation : 1816 / 4096 [100.00%] @ "148857655000"
// RTL Simulation : 1817 / 4096 [100.00%] @ "148939625000"
// RTL Simulation : 1818 / 4096 [100.00%] @ "149021595000"
// RTL Simulation : 1819 / 4096 [100.00%] @ "149103565000"
// RTL Simulation : 1820 / 4096 [100.00%] @ "149185535000"
// RTL Simulation : 1821 / 4096 [100.00%] @ "149267505000"
// RTL Simulation : 1822 / 4096 [100.00%] @ "149349475000"
// RTL Simulation : 1823 / 4096 [100.00%] @ "149431445000"
// RTL Simulation : 1824 / 4096 [100.00%] @ "149513415000"
// RTL Simulation : 1825 / 4096 [100.00%] @ "149595385000"
// RTL Simulation : 1826 / 4096 [100.00%] @ "149677355000"
// RTL Simulation : 1827 / 4096 [100.00%] @ "149759325000"
// RTL Simulation : 1828 / 4096 [100.00%] @ "149841295000"
// RTL Simulation : 1829 / 4096 [100.00%] @ "149923265000"
// RTL Simulation : 1830 / 4096 [100.00%] @ "150005235000"
// RTL Simulation : 1831 / 4096 [100.00%] @ "150087205000"
// RTL Simulation : 1832 / 4096 [100.00%] @ "150169175000"
// RTL Simulation : 1833 / 4096 [100.00%] @ "150251145000"
// RTL Simulation : 1834 / 4096 [100.00%] @ "150333115000"
// RTL Simulation : 1835 / 4096 [100.00%] @ "150415085000"
// RTL Simulation : 1836 / 4096 [100.00%] @ "150497055000"
// RTL Simulation : 1837 / 4096 [100.00%] @ "150579025000"
// RTL Simulation : 1838 / 4096 [100.00%] @ "150660995000"
// RTL Simulation : 1839 / 4096 [100.00%] @ "150742965000"
// RTL Simulation : 1840 / 4096 [100.00%] @ "150824935000"
// RTL Simulation : 1841 / 4096 [100.00%] @ "150906905000"
// RTL Simulation : 1842 / 4096 [100.00%] @ "150988875000"
// RTL Simulation : 1843 / 4096 [100.00%] @ "151070845000"
// RTL Simulation : 1844 / 4096 [100.00%] @ "151152815000"
// RTL Simulation : 1845 / 4096 [100.00%] @ "151234785000"
// RTL Simulation : 1846 / 4096 [100.00%] @ "151316755000"
// RTL Simulation : 1847 / 4096 [100.00%] @ "151398725000"
// RTL Simulation : 1848 / 4096 [100.00%] @ "151480695000"
// RTL Simulation : 1849 / 4096 [100.00%] @ "151562665000"
// RTL Simulation : 1850 / 4096 [100.00%] @ "151644635000"
// RTL Simulation : 1851 / 4096 [100.00%] @ "151726605000"
// RTL Simulation : 1852 / 4096 [100.00%] @ "151808575000"
// RTL Simulation : 1853 / 4096 [100.00%] @ "151890545000"
// RTL Simulation : 1854 / 4096 [100.00%] @ "151972515000"
// RTL Simulation : 1855 / 4096 [100.00%] @ "152054485000"
// RTL Simulation : 1856 / 4096 [100.00%] @ "152136455000"
// RTL Simulation : 1857 / 4096 [100.00%] @ "152218425000"
// RTL Simulation : 1858 / 4096 [100.00%] @ "152300395000"
// RTL Simulation : 1859 / 4096 [100.00%] @ "152382365000"
// RTL Simulation : 1860 / 4096 [100.00%] @ "152464335000"
// RTL Simulation : 1861 / 4096 [100.00%] @ "152546305000"
// RTL Simulation : 1862 / 4096 [100.00%] @ "152628275000"
// RTL Simulation : 1863 / 4096 [100.00%] @ "152710245000"
// RTL Simulation : 1864 / 4096 [100.00%] @ "152792215000"
// RTL Simulation : 1865 / 4096 [100.00%] @ "152874185000"
// RTL Simulation : 1866 / 4096 [100.00%] @ "152956155000"
// RTL Simulation : 1867 / 4096 [100.00%] @ "153038125000"
// RTL Simulation : 1868 / 4096 [100.00%] @ "153120095000"
// RTL Simulation : 1869 / 4096 [100.00%] @ "153202065000"
// RTL Simulation : 1870 / 4096 [100.00%] @ "153284035000"
// RTL Simulation : 1871 / 4096 [100.00%] @ "153366005000"
// RTL Simulation : 1872 / 4096 [100.00%] @ "153447975000"
// RTL Simulation : 1873 / 4096 [100.00%] @ "153529945000"
// RTL Simulation : 1874 / 4096 [100.00%] @ "153611915000"
// RTL Simulation : 1875 / 4096 [100.00%] @ "153693885000"
// RTL Simulation : 1876 / 4096 [100.00%] @ "153775855000"
// RTL Simulation : 1877 / 4096 [100.00%] @ "153857825000"
// RTL Simulation : 1878 / 4096 [100.00%] @ "153939795000"
// RTL Simulation : 1879 / 4096 [100.00%] @ "154021765000"
// RTL Simulation : 1880 / 4096 [100.00%] @ "154103735000"
// RTL Simulation : 1881 / 4096 [100.00%] @ "154185705000"
// RTL Simulation : 1882 / 4096 [100.00%] @ "154267675000"
// RTL Simulation : 1883 / 4096 [100.00%] @ "154349645000"
// RTL Simulation : 1884 / 4096 [100.00%] @ "154431615000"
// RTL Simulation : 1885 / 4096 [100.00%] @ "154513585000"
// RTL Simulation : 1886 / 4096 [100.00%] @ "154595555000"
// RTL Simulation : 1887 / 4096 [100.00%] @ "154677525000"
// RTL Simulation : 1888 / 4096 [100.00%] @ "154759495000"
// RTL Simulation : 1889 / 4096 [100.00%] @ "154841465000"
// RTL Simulation : 1890 / 4096 [100.00%] @ "154923435000"
// RTL Simulation : 1891 / 4096 [100.00%] @ "155005405000"
// RTL Simulation : 1892 / 4096 [100.00%] @ "155087375000"
// RTL Simulation : 1893 / 4096 [100.00%] @ "155169345000"
// RTL Simulation : 1894 / 4096 [100.00%] @ "155251315000"
// RTL Simulation : 1895 / 4096 [100.00%] @ "155333285000"
// RTL Simulation : 1896 / 4096 [100.00%] @ "155415255000"
// RTL Simulation : 1897 / 4096 [100.00%] @ "155497225000"
// RTL Simulation : 1898 / 4096 [100.00%] @ "155579195000"
// RTL Simulation : 1899 / 4096 [100.00%] @ "155661165000"
// RTL Simulation : 1900 / 4096 [100.00%] @ "155743135000"
// RTL Simulation : 1901 / 4096 [100.00%] @ "155825105000"
// RTL Simulation : 1902 / 4096 [100.00%] @ "155907075000"
// RTL Simulation : 1903 / 4096 [100.00%] @ "155989045000"
// RTL Simulation : 1904 / 4096 [100.00%] @ "156071015000"
// RTL Simulation : 1905 / 4096 [100.00%] @ "156152985000"
// RTL Simulation : 1906 / 4096 [100.00%] @ "156234955000"
// RTL Simulation : 1907 / 4096 [100.00%] @ "156316925000"
// RTL Simulation : 1908 / 4096 [100.00%] @ "156398895000"
// RTL Simulation : 1909 / 4096 [100.00%] @ "156480865000"
// RTL Simulation : 1910 / 4096 [100.00%] @ "156562835000"
// RTL Simulation : 1911 / 4096 [100.00%] @ "156644805000"
// RTL Simulation : 1912 / 4096 [100.00%] @ "156726775000"
// RTL Simulation : 1913 / 4096 [100.00%] @ "156808745000"
// RTL Simulation : 1914 / 4096 [100.00%] @ "156890715000"
// RTL Simulation : 1915 / 4096 [100.00%] @ "156972685000"
// RTL Simulation : 1916 / 4096 [100.00%] @ "157054655000"
// RTL Simulation : 1917 / 4096 [100.00%] @ "157136625000"
// RTL Simulation : 1918 / 4096 [100.00%] @ "157218595000"
// RTL Simulation : 1919 / 4096 [100.00%] @ "157300565000"
// RTL Simulation : 1920 / 4096 [100.00%] @ "157382535000"
// RTL Simulation : 1921 / 4096 [100.00%] @ "157464505000"
// RTL Simulation : 1922 / 4096 [100.00%] @ "157546475000"
// RTL Simulation : 1923 / 4096 [100.00%] @ "157628445000"
// RTL Simulation : 1924 / 4096 [100.00%] @ "157710415000"
// RTL Simulation : 1925 / 4096 [100.00%] @ "157792385000"
// RTL Simulation : 1926 / 4096 [100.00%] @ "157874355000"
// RTL Simulation : 1927 / 4096 [100.00%] @ "157956325000"
// RTL Simulation : 1928 / 4096 [100.00%] @ "158038295000"
// RTL Simulation : 1929 / 4096 [100.00%] @ "158120265000"
// RTL Simulation : 1930 / 4096 [100.00%] @ "158202235000"
// RTL Simulation : 1931 / 4096 [100.00%] @ "158284205000"
// RTL Simulation : 1932 / 4096 [100.00%] @ "158366175000"
// RTL Simulation : 1933 / 4096 [100.00%] @ "158448145000"
// RTL Simulation : 1934 / 4096 [100.00%] @ "158530115000"
// RTL Simulation : 1935 / 4096 [100.00%] @ "158612085000"
// RTL Simulation : 1936 / 4096 [100.00%] @ "158694055000"
// RTL Simulation : 1937 / 4096 [100.00%] @ "158776025000"
// RTL Simulation : 1938 / 4096 [100.00%] @ "158857995000"
// RTL Simulation : 1939 / 4096 [100.00%] @ "158939965000"
// RTL Simulation : 1940 / 4096 [100.00%] @ "159021935000"
// RTL Simulation : 1941 / 4096 [100.00%] @ "159103905000"
// RTL Simulation : 1942 / 4096 [100.00%] @ "159185875000"
// RTL Simulation : 1943 / 4096 [100.00%] @ "159267845000"
// RTL Simulation : 1944 / 4096 [100.00%] @ "159349815000"
// RTL Simulation : 1945 / 4096 [100.00%] @ "159431785000"
// RTL Simulation : 1946 / 4096 [100.00%] @ "159513755000"
// RTL Simulation : 1947 / 4096 [100.00%] @ "159595725000"
// RTL Simulation : 1948 / 4096 [100.00%] @ "159677695000"
// RTL Simulation : 1949 / 4096 [100.00%] @ "159759665000"
// RTL Simulation : 1950 / 4096 [100.00%] @ "159841635000"
// RTL Simulation : 1951 / 4096 [100.00%] @ "159923605000"
// RTL Simulation : 1952 / 4096 [100.00%] @ "160005575000"
// RTL Simulation : 1953 / 4096 [100.00%] @ "160087545000"
// RTL Simulation : 1954 / 4096 [100.00%] @ "160169515000"
// RTL Simulation : 1955 / 4096 [100.00%] @ "160251485000"
// RTL Simulation : 1956 / 4096 [100.00%] @ "160333455000"
// RTL Simulation : 1957 / 4096 [100.00%] @ "160415425000"
// RTL Simulation : 1958 / 4096 [100.00%] @ "160497395000"
// RTL Simulation : 1959 / 4096 [100.00%] @ "160579365000"
// RTL Simulation : 1960 / 4096 [100.00%] @ "160661335000"
// RTL Simulation : 1961 / 4096 [100.00%] @ "160743305000"
// RTL Simulation : 1962 / 4096 [100.00%] @ "160825275000"
// RTL Simulation : 1963 / 4096 [100.00%] @ "160907245000"
// RTL Simulation : 1964 / 4096 [100.00%] @ "160989215000"
// RTL Simulation : 1965 / 4096 [100.00%] @ "161071185000"
// RTL Simulation : 1966 / 4096 [100.00%] @ "161153155000"
// RTL Simulation : 1967 / 4096 [100.00%] @ "161235125000"
// RTL Simulation : 1968 / 4096 [100.00%] @ "161317095000"
// RTL Simulation : 1969 / 4096 [100.00%] @ "161399065000"
// RTL Simulation : 1970 / 4096 [100.00%] @ "161481035000"
// RTL Simulation : 1971 / 4096 [100.00%] @ "161563005000"
// RTL Simulation : 1972 / 4096 [100.00%] @ "161644975000"
// RTL Simulation : 1973 / 4096 [100.00%] @ "161726945000"
// RTL Simulation : 1974 / 4096 [100.00%] @ "161808915000"
// RTL Simulation : 1975 / 4096 [100.00%] @ "161890885000"
// RTL Simulation : 1976 / 4096 [100.00%] @ "161972855000"
// RTL Simulation : 1977 / 4096 [100.00%] @ "162054825000"
// RTL Simulation : 1978 / 4096 [100.00%] @ "162136795000"
// RTL Simulation : 1979 / 4096 [100.00%] @ "162218765000"
// RTL Simulation : 1980 / 4096 [100.00%] @ "162300735000"
// RTL Simulation : 1981 / 4096 [100.00%] @ "162382705000"
// RTL Simulation : 1982 / 4096 [100.00%] @ "162464675000"
// RTL Simulation : 1983 / 4096 [100.00%] @ "162546645000"
// RTL Simulation : 1984 / 4096 [100.00%] @ "162628615000"
// RTL Simulation : 1985 / 4096 [100.00%] @ "162710585000"
// RTL Simulation : 1986 / 4096 [100.00%] @ "162792555000"
// RTL Simulation : 1987 / 4096 [100.00%] @ "162874525000"
// RTL Simulation : 1988 / 4096 [100.00%] @ "162956495000"
// RTL Simulation : 1989 / 4096 [100.00%] @ "163038465000"
// RTL Simulation : 1990 / 4096 [100.00%] @ "163120435000"
// RTL Simulation : 1991 / 4096 [100.00%] @ "163202405000"
// RTL Simulation : 1992 / 4096 [100.00%] @ "163284375000"
// RTL Simulation : 1993 / 4096 [100.00%] @ "163366345000"
// RTL Simulation : 1994 / 4096 [100.00%] @ "163448315000"
// RTL Simulation : 1995 / 4096 [100.00%] @ "163530285000"
// RTL Simulation : 1996 / 4096 [100.00%] @ "163612255000"
// RTL Simulation : 1997 / 4096 [100.00%] @ "163694225000"
// RTL Simulation : 1998 / 4096 [100.00%] @ "163776195000"
// RTL Simulation : 1999 / 4096 [100.00%] @ "163858165000"
// RTL Simulation : 2000 / 4096 [100.00%] @ "163940135000"
// RTL Simulation : 2001 / 4096 [100.00%] @ "164022105000"
// RTL Simulation : 2002 / 4096 [100.00%] @ "164104075000"
// RTL Simulation : 2003 / 4096 [100.00%] @ "164186045000"
// RTL Simulation : 2004 / 4096 [100.00%] @ "164268015000"
// RTL Simulation : 2005 / 4096 [100.00%] @ "164349985000"
// RTL Simulation : 2006 / 4096 [100.00%] @ "164431955000"
// RTL Simulation : 2007 / 4096 [100.00%] @ "164513925000"
// RTL Simulation : 2008 / 4096 [100.00%] @ "164595895000"
// RTL Simulation : 2009 / 4096 [100.00%] @ "164677865000"
// RTL Simulation : 2010 / 4096 [100.00%] @ "164759835000"
// RTL Simulation : 2011 / 4096 [100.00%] @ "164841805000"
// RTL Simulation : 2012 / 4096 [100.00%] @ "164923775000"
// RTL Simulation : 2013 / 4096 [100.00%] @ "165005745000"
// RTL Simulation : 2014 / 4096 [100.00%] @ "165087715000"
// RTL Simulation : 2015 / 4096 [100.00%] @ "165169685000"
// RTL Simulation : 2016 / 4096 [100.00%] @ "165251655000"
// RTL Simulation : 2017 / 4096 [100.00%] @ "165333625000"
// RTL Simulation : 2018 / 4096 [100.00%] @ "165415595000"
// RTL Simulation : 2019 / 4096 [100.00%] @ "165497565000"
// RTL Simulation : 2020 / 4096 [100.00%] @ "165579535000"
// RTL Simulation : 2021 / 4096 [100.00%] @ "165661505000"
// RTL Simulation : 2022 / 4096 [100.00%] @ "165743475000"
// RTL Simulation : 2023 / 4096 [100.00%] @ "165825445000"
// RTL Simulation : 2024 / 4096 [100.00%] @ "165907415000"
// RTL Simulation : 2025 / 4096 [100.00%] @ "165989385000"
// RTL Simulation : 2026 / 4096 [100.00%] @ "166071355000"
// RTL Simulation : 2027 / 4096 [100.00%] @ "166153325000"
// RTL Simulation : 2028 / 4096 [100.00%] @ "166235295000"
// RTL Simulation : 2029 / 4096 [100.00%] @ "166317265000"
// RTL Simulation : 2030 / 4096 [100.00%] @ "166399235000"
// RTL Simulation : 2031 / 4096 [100.00%] @ "166481205000"
// RTL Simulation : 2032 / 4096 [100.00%] @ "166563175000"
// RTL Simulation : 2033 / 4096 [100.00%] @ "166645145000"
// RTL Simulation : 2034 / 4096 [100.00%] @ "166727115000"
// RTL Simulation : 2035 / 4096 [100.00%] @ "166809085000"
// RTL Simulation : 2036 / 4096 [100.00%] @ "166891055000"
// RTL Simulation : 2037 / 4096 [100.00%] @ "166973025000"
// RTL Simulation : 2038 / 4096 [100.00%] @ "167054995000"
// RTL Simulation : 2039 / 4096 [100.00%] @ "167136965000"
// RTL Simulation : 2040 / 4096 [100.00%] @ "167218935000"
// RTL Simulation : 2041 / 4096 [100.00%] @ "167300905000"
// RTL Simulation : 2042 / 4096 [100.00%] @ "167382875000"
// RTL Simulation : 2043 / 4096 [100.00%] @ "167464845000"
// RTL Simulation : 2044 / 4096 [100.00%] @ "167546815000"
// RTL Simulation : 2045 / 4096 [100.00%] @ "167628785000"
// RTL Simulation : 2046 / 4096 [100.00%] @ "167710755000"
// RTL Simulation : 2047 / 4096 [100.00%] @ "167792725000"
// RTL Simulation : 2048 / 4096 [100.00%] @ "167874695000"
// RTL Simulation : 2049 / 4096 [100.00%] @ "167956665000"
// RTL Simulation : 2050 / 4096 [100.00%] @ "168038635000"
// RTL Simulation : 2051 / 4096 [100.00%] @ "168120605000"
// RTL Simulation : 2052 / 4096 [100.00%] @ "168202575000"
// RTL Simulation : 2053 / 4096 [100.00%] @ "168284545000"
// RTL Simulation : 2054 / 4096 [100.00%] @ "168366515000"
// RTL Simulation : 2055 / 4096 [100.00%] @ "168448485000"
// RTL Simulation : 2056 / 4096 [100.00%] @ "168530455000"
// RTL Simulation : 2057 / 4096 [100.00%] @ "168612425000"
// RTL Simulation : 2058 / 4096 [100.00%] @ "168694395000"
// RTL Simulation : 2059 / 4096 [100.00%] @ "168776365000"
// RTL Simulation : 2060 / 4096 [100.00%] @ "168858335000"
// RTL Simulation : 2061 / 4096 [100.00%] @ "168940305000"
// RTL Simulation : 2062 / 4096 [100.00%] @ "169022275000"
// RTL Simulation : 2063 / 4096 [100.00%] @ "169104245000"
// RTL Simulation : 2064 / 4096 [100.00%] @ "169186215000"
// RTL Simulation : 2065 / 4096 [100.00%] @ "169268185000"
// RTL Simulation : 2066 / 4096 [100.00%] @ "169350155000"
// RTL Simulation : 2067 / 4096 [100.00%] @ "169432125000"
// RTL Simulation : 2068 / 4096 [100.00%] @ "169514095000"
// RTL Simulation : 2069 / 4096 [100.00%] @ "169596065000"
// RTL Simulation : 2070 / 4096 [100.00%] @ "169678035000"
// RTL Simulation : 2071 / 4096 [100.00%] @ "169760005000"
// RTL Simulation : 2072 / 4096 [100.00%] @ "169841975000"
// RTL Simulation : 2073 / 4096 [100.00%] @ "169923945000"
// RTL Simulation : 2074 / 4096 [100.00%] @ "170005915000"
// RTL Simulation : 2075 / 4096 [100.00%] @ "170087885000"
// RTL Simulation : 2076 / 4096 [100.00%] @ "170169855000"
// RTL Simulation : 2077 / 4096 [100.00%] @ "170251825000"
// RTL Simulation : 2078 / 4096 [100.00%] @ "170333795000"
// RTL Simulation : 2079 / 4096 [100.00%] @ "170415765000"
// RTL Simulation : 2080 / 4096 [100.00%] @ "170497735000"
// RTL Simulation : 2081 / 4096 [100.00%] @ "170579705000"
// RTL Simulation : 2082 / 4096 [100.00%] @ "170661675000"
// RTL Simulation : 2083 / 4096 [100.00%] @ "170743645000"
// RTL Simulation : 2084 / 4096 [100.00%] @ "170825615000"
// RTL Simulation : 2085 / 4096 [100.00%] @ "170907585000"
// RTL Simulation : 2086 / 4096 [100.00%] @ "170989555000"
// RTL Simulation : 2087 / 4096 [100.00%] @ "171071525000"
// RTL Simulation : 2088 / 4096 [100.00%] @ "171153495000"
// RTL Simulation : 2089 / 4096 [100.00%] @ "171235465000"
// RTL Simulation : 2090 / 4096 [100.00%] @ "171317435000"
// RTL Simulation : 2091 / 4096 [100.00%] @ "171399405000"
// RTL Simulation : 2092 / 4096 [100.00%] @ "171481375000"
// RTL Simulation : 2093 / 4096 [100.00%] @ "171563345000"
// RTL Simulation : 2094 / 4096 [100.00%] @ "171645315000"
// RTL Simulation : 2095 / 4096 [100.00%] @ "171727285000"
// RTL Simulation : 2096 / 4096 [100.00%] @ "171809255000"
// RTL Simulation : 2097 / 4096 [100.00%] @ "171891225000"
// RTL Simulation : 2098 / 4096 [100.00%] @ "171973195000"
// RTL Simulation : 2099 / 4096 [100.00%] @ "172055165000"
// RTL Simulation : 2100 / 4096 [100.00%] @ "172137135000"
// RTL Simulation : 2101 / 4096 [100.00%] @ "172219105000"
// RTL Simulation : 2102 / 4096 [100.00%] @ "172301075000"
// RTL Simulation : 2103 / 4096 [100.00%] @ "172383045000"
// RTL Simulation : 2104 / 4096 [100.00%] @ "172465015000"
// RTL Simulation : 2105 / 4096 [100.00%] @ "172546985000"
// RTL Simulation : 2106 / 4096 [100.00%] @ "172628955000"
// RTL Simulation : 2107 / 4096 [100.00%] @ "172710925000"
// RTL Simulation : 2108 / 4096 [100.00%] @ "172792895000"
// RTL Simulation : 2109 / 4096 [100.00%] @ "172874865000"
// RTL Simulation : 2110 / 4096 [100.00%] @ "172956835000"
// RTL Simulation : 2111 / 4096 [100.00%] @ "173038805000"
// RTL Simulation : 2112 / 4096 [100.00%] @ "173120775000"
// RTL Simulation : 2113 / 4096 [100.00%] @ "173202745000"
// RTL Simulation : 2114 / 4096 [100.00%] @ "173284715000"
// RTL Simulation : 2115 / 4096 [100.00%] @ "173366685000"
// RTL Simulation : 2116 / 4096 [100.00%] @ "173448655000"
// RTL Simulation : 2117 / 4096 [100.00%] @ "173530625000"
// RTL Simulation : 2118 / 4096 [100.00%] @ "173612595000"
// RTL Simulation : 2119 / 4096 [100.00%] @ "173694565000"
// RTL Simulation : 2120 / 4096 [100.00%] @ "173776535000"
// RTL Simulation : 2121 / 4096 [100.00%] @ "173858505000"
// RTL Simulation : 2122 / 4096 [100.00%] @ "173940475000"
// RTL Simulation : 2123 / 4096 [100.00%] @ "174022445000"
// RTL Simulation : 2124 / 4096 [100.00%] @ "174104415000"
// RTL Simulation : 2125 / 4096 [100.00%] @ "174186385000"
// RTL Simulation : 2126 / 4096 [100.00%] @ "174268355000"
// RTL Simulation : 2127 / 4096 [100.00%] @ "174350325000"
// RTL Simulation : 2128 / 4096 [100.00%] @ "174432295000"
// RTL Simulation : 2129 / 4096 [100.00%] @ "174514265000"
// RTL Simulation : 2130 / 4096 [100.00%] @ "174596235000"
// RTL Simulation : 2131 / 4096 [100.00%] @ "174678205000"
// RTL Simulation : 2132 / 4096 [100.00%] @ "174760175000"
// RTL Simulation : 2133 / 4096 [100.00%] @ "174842145000"
// RTL Simulation : 2134 / 4096 [100.00%] @ "174924115000"
// RTL Simulation : 2135 / 4096 [100.00%] @ "175006085000"
// RTL Simulation : 2136 / 4096 [100.00%] @ "175088055000"
// RTL Simulation : 2137 / 4096 [100.00%] @ "175170025000"
// RTL Simulation : 2138 / 4096 [100.00%] @ "175251995000"
// RTL Simulation : 2139 / 4096 [100.00%] @ "175333965000"
// RTL Simulation : 2140 / 4096 [100.00%] @ "175415935000"
// RTL Simulation : 2141 / 4096 [100.00%] @ "175497905000"
// RTL Simulation : 2142 / 4096 [100.00%] @ "175579875000"
// RTL Simulation : 2143 / 4096 [100.00%] @ "175661845000"
// RTL Simulation : 2144 / 4096 [100.00%] @ "175743815000"
// RTL Simulation : 2145 / 4096 [100.00%] @ "175825785000"
// RTL Simulation : 2146 / 4096 [100.00%] @ "175907755000"
// RTL Simulation : 2147 / 4096 [100.00%] @ "175989725000"
// RTL Simulation : 2148 / 4096 [100.00%] @ "176071695000"
// RTL Simulation : 2149 / 4096 [100.00%] @ "176153665000"
// RTL Simulation : 2150 / 4096 [100.00%] @ "176235635000"
// RTL Simulation : 2151 / 4096 [100.00%] @ "176317605000"
// RTL Simulation : 2152 / 4096 [100.00%] @ "176399575000"
// RTL Simulation : 2153 / 4096 [100.00%] @ "176481545000"
// RTL Simulation : 2154 / 4096 [100.00%] @ "176563515000"
// RTL Simulation : 2155 / 4096 [100.00%] @ "176645485000"
// RTL Simulation : 2156 / 4096 [100.00%] @ "176727455000"
// RTL Simulation : 2157 / 4096 [100.00%] @ "176809425000"
// RTL Simulation : 2158 / 4096 [100.00%] @ "176891395000"
// RTL Simulation : 2159 / 4096 [100.00%] @ "176973365000"
// RTL Simulation : 2160 / 4096 [100.00%] @ "177055335000"
// RTL Simulation : 2161 / 4096 [100.00%] @ "177137305000"
// RTL Simulation : 2162 / 4096 [100.00%] @ "177219275000"
// RTL Simulation : 2163 / 4096 [100.00%] @ "177301245000"
// RTL Simulation : 2164 / 4096 [100.00%] @ "177383215000"
// RTL Simulation : 2165 / 4096 [100.00%] @ "177465185000"
// RTL Simulation : 2166 / 4096 [100.00%] @ "177547155000"
// RTL Simulation : 2167 / 4096 [100.00%] @ "177629125000"
// RTL Simulation : 2168 / 4096 [100.00%] @ "177711095000"
// RTL Simulation : 2169 / 4096 [100.00%] @ "177793065000"
// RTL Simulation : 2170 / 4096 [100.00%] @ "177875035000"
// RTL Simulation : 2171 / 4096 [100.00%] @ "177957005000"
// RTL Simulation : 2172 / 4096 [100.00%] @ "178038975000"
// RTL Simulation : 2173 / 4096 [100.00%] @ "178120945000"
// RTL Simulation : 2174 / 4096 [100.00%] @ "178202915000"
// RTL Simulation : 2175 / 4096 [100.00%] @ "178284885000"
// RTL Simulation : 2176 / 4096 [100.00%] @ "178366855000"
// RTL Simulation : 2177 / 4096 [100.00%] @ "178448825000"
// RTL Simulation : 2178 / 4096 [100.00%] @ "178530795000"
// RTL Simulation : 2179 / 4096 [100.00%] @ "178612765000"
// RTL Simulation : 2180 / 4096 [100.00%] @ "178694735000"
// RTL Simulation : 2181 / 4096 [100.00%] @ "178776705000"
// RTL Simulation : 2182 / 4096 [100.00%] @ "178858675000"
// RTL Simulation : 2183 / 4096 [100.00%] @ "178940645000"
// RTL Simulation : 2184 / 4096 [100.00%] @ "179022615000"
// RTL Simulation : 2185 / 4096 [100.00%] @ "179104585000"
// RTL Simulation : 2186 / 4096 [100.00%] @ "179186555000"
// RTL Simulation : 2187 / 4096 [100.00%] @ "179268525000"
// RTL Simulation : 2188 / 4096 [100.00%] @ "179350495000"
// RTL Simulation : 2189 / 4096 [100.00%] @ "179432465000"
// RTL Simulation : 2190 / 4096 [100.00%] @ "179514435000"
// RTL Simulation : 2191 / 4096 [100.00%] @ "179596405000"
// RTL Simulation : 2192 / 4096 [100.00%] @ "179678375000"
// RTL Simulation : 2193 / 4096 [100.00%] @ "179760345000"
// RTL Simulation : 2194 / 4096 [100.00%] @ "179842315000"
// RTL Simulation : 2195 / 4096 [100.00%] @ "179924285000"
// RTL Simulation : 2196 / 4096 [100.00%] @ "180006255000"
// RTL Simulation : 2197 / 4096 [100.00%] @ "180088225000"
// RTL Simulation : 2198 / 4096 [100.00%] @ "180170195000"
// RTL Simulation : 2199 / 4096 [100.00%] @ "180252165000"
// RTL Simulation : 2200 / 4096 [100.00%] @ "180334135000"
// RTL Simulation : 2201 / 4096 [100.00%] @ "180416105000"
// RTL Simulation : 2202 / 4096 [100.00%] @ "180498075000"
// RTL Simulation : 2203 / 4096 [100.00%] @ "180580045000"
// RTL Simulation : 2204 / 4096 [100.00%] @ "180662015000"
// RTL Simulation : 2205 / 4096 [100.00%] @ "180743985000"
// RTL Simulation : 2206 / 4096 [100.00%] @ "180825955000"
// RTL Simulation : 2207 / 4096 [100.00%] @ "180907925000"
// RTL Simulation : 2208 / 4096 [100.00%] @ "180989895000"
// RTL Simulation : 2209 / 4096 [100.00%] @ "181071865000"
// RTL Simulation : 2210 / 4096 [100.00%] @ "181153835000"
// RTL Simulation : 2211 / 4096 [100.00%] @ "181235805000"
// RTL Simulation : 2212 / 4096 [100.00%] @ "181317775000"
// RTL Simulation : 2213 / 4096 [100.00%] @ "181399745000"
// RTL Simulation : 2214 / 4096 [100.00%] @ "181481715000"
// RTL Simulation : 2215 / 4096 [100.00%] @ "181563685000"
// RTL Simulation : 2216 / 4096 [100.00%] @ "181645655000"
// RTL Simulation : 2217 / 4096 [100.00%] @ "181727625000"
// RTL Simulation : 2218 / 4096 [100.00%] @ "181809595000"
// RTL Simulation : 2219 / 4096 [100.00%] @ "181891565000"
// RTL Simulation : 2220 / 4096 [100.00%] @ "181973535000"
// RTL Simulation : 2221 / 4096 [100.00%] @ "182055505000"
// RTL Simulation : 2222 / 4096 [100.00%] @ "182137475000"
// RTL Simulation : 2223 / 4096 [100.00%] @ "182219445000"
// RTL Simulation : 2224 / 4096 [100.00%] @ "182301415000"
// RTL Simulation : 2225 / 4096 [100.00%] @ "182383385000"
// RTL Simulation : 2226 / 4096 [100.00%] @ "182465355000"
// RTL Simulation : 2227 / 4096 [100.00%] @ "182547325000"
// RTL Simulation : 2228 / 4096 [100.00%] @ "182629295000"
// RTL Simulation : 2229 / 4096 [100.00%] @ "182711265000"
// RTL Simulation : 2230 / 4096 [100.00%] @ "182793235000"
// RTL Simulation : 2231 / 4096 [100.00%] @ "182875205000"
// RTL Simulation : 2232 / 4096 [100.00%] @ "182957175000"
// RTL Simulation : 2233 / 4096 [100.00%] @ "183039145000"
// RTL Simulation : 2234 / 4096 [100.00%] @ "183121115000"
// RTL Simulation : 2235 / 4096 [100.00%] @ "183203085000"
// RTL Simulation : 2236 / 4096 [100.00%] @ "183285055000"
// RTL Simulation : 2237 / 4096 [100.00%] @ "183367025000"
// RTL Simulation : 2238 / 4096 [100.00%] @ "183448995000"
// RTL Simulation : 2239 / 4096 [100.00%] @ "183530965000"
// RTL Simulation : 2240 / 4096 [100.00%] @ "183612935000"
// RTL Simulation : 2241 / 4096 [100.00%] @ "183694905000"
// RTL Simulation : 2242 / 4096 [100.00%] @ "183776875000"
// RTL Simulation : 2243 / 4096 [100.00%] @ "183858845000"
// RTL Simulation : 2244 / 4096 [100.00%] @ "183940815000"
// RTL Simulation : 2245 / 4096 [100.00%] @ "184022785000"
// RTL Simulation : 2246 / 4096 [100.00%] @ "184104755000"
// RTL Simulation : 2247 / 4096 [100.00%] @ "184186725000"
// RTL Simulation : 2248 / 4096 [100.00%] @ "184268695000"
// RTL Simulation : 2249 / 4096 [100.00%] @ "184350665000"
// RTL Simulation : 2250 / 4096 [100.00%] @ "184432635000"
// RTL Simulation : 2251 / 4096 [100.00%] @ "184514605000"
// RTL Simulation : 2252 / 4096 [100.00%] @ "184596575000"
// RTL Simulation : 2253 / 4096 [100.00%] @ "184678545000"
// RTL Simulation : 2254 / 4096 [100.00%] @ "184760515000"
// RTL Simulation : 2255 / 4096 [100.00%] @ "184842485000"
// RTL Simulation : 2256 / 4096 [100.00%] @ "184924455000"
// RTL Simulation : 2257 / 4096 [100.00%] @ "185006425000"
// RTL Simulation : 2258 / 4096 [100.00%] @ "185088395000"
// RTL Simulation : 2259 / 4096 [100.00%] @ "185170365000"
// RTL Simulation : 2260 / 4096 [100.00%] @ "185252335000"
// RTL Simulation : 2261 / 4096 [100.00%] @ "185334305000"
// RTL Simulation : 2262 / 4096 [100.00%] @ "185416275000"
// RTL Simulation : 2263 / 4096 [100.00%] @ "185498245000"
// RTL Simulation : 2264 / 4096 [100.00%] @ "185580215000"
// RTL Simulation : 2265 / 4096 [100.00%] @ "185662185000"
// RTL Simulation : 2266 / 4096 [100.00%] @ "185744155000"
// RTL Simulation : 2267 / 4096 [100.00%] @ "185826125000"
// RTL Simulation : 2268 / 4096 [100.00%] @ "185908095000"
// RTL Simulation : 2269 / 4096 [100.00%] @ "185990065000"
// RTL Simulation : 2270 / 4096 [100.00%] @ "186072035000"
// RTL Simulation : 2271 / 4096 [100.00%] @ "186154005000"
// RTL Simulation : 2272 / 4096 [100.00%] @ "186235975000"
// RTL Simulation : 2273 / 4096 [100.00%] @ "186317945000"
// RTL Simulation : 2274 / 4096 [100.00%] @ "186399915000"
// RTL Simulation : 2275 / 4096 [100.00%] @ "186481885000"
// RTL Simulation : 2276 / 4096 [100.00%] @ "186563855000"
// RTL Simulation : 2277 / 4096 [100.00%] @ "186645825000"
// RTL Simulation : 2278 / 4096 [100.00%] @ "186727795000"
// RTL Simulation : 2279 / 4096 [100.00%] @ "186809765000"
// RTL Simulation : 2280 / 4096 [100.00%] @ "186891735000"
// RTL Simulation : 2281 / 4096 [100.00%] @ "186973705000"
// RTL Simulation : 2282 / 4096 [100.00%] @ "187055675000"
// RTL Simulation : 2283 / 4096 [100.00%] @ "187137645000"
// RTL Simulation : 2284 / 4096 [100.00%] @ "187219615000"
// RTL Simulation : 2285 / 4096 [100.00%] @ "187301585000"
// RTL Simulation : 2286 / 4096 [100.00%] @ "187383555000"
// RTL Simulation : 2287 / 4096 [100.00%] @ "187465525000"
// RTL Simulation : 2288 / 4096 [100.00%] @ "187547495000"
// RTL Simulation : 2289 / 4096 [100.00%] @ "187629465000"
// RTL Simulation : 2290 / 4096 [100.00%] @ "187711435000"
// RTL Simulation : 2291 / 4096 [100.00%] @ "187793405000"
// RTL Simulation : 2292 / 4096 [100.00%] @ "187875375000"
// RTL Simulation : 2293 / 4096 [100.00%] @ "187957345000"
// RTL Simulation : 2294 / 4096 [100.00%] @ "188039315000"
// RTL Simulation : 2295 / 4096 [100.00%] @ "188121285000"
// RTL Simulation : 2296 / 4096 [100.00%] @ "188203255000"
// RTL Simulation : 2297 / 4096 [100.00%] @ "188285225000"
// RTL Simulation : 2298 / 4096 [100.00%] @ "188367195000"
// RTL Simulation : 2299 / 4096 [100.00%] @ "188449165000"
// RTL Simulation : 2300 / 4096 [100.00%] @ "188531135000"
// RTL Simulation : 2301 / 4096 [100.00%] @ "188613105000"
// RTL Simulation : 2302 / 4096 [100.00%] @ "188695075000"
// RTL Simulation : 2303 / 4096 [100.00%] @ "188777045000"
// RTL Simulation : 2304 / 4096 [100.00%] @ "188859015000"
// RTL Simulation : 2305 / 4096 [100.00%] @ "188940985000"
// RTL Simulation : 2306 / 4096 [100.00%] @ "189022955000"
// RTL Simulation : 2307 / 4096 [100.00%] @ "189104925000"
// RTL Simulation : 2308 / 4096 [100.00%] @ "189186895000"
// RTL Simulation : 2309 / 4096 [100.00%] @ "189268865000"
// RTL Simulation : 2310 / 4096 [100.00%] @ "189350835000"
// RTL Simulation : 2311 / 4096 [100.00%] @ "189432805000"
// RTL Simulation : 2312 / 4096 [100.00%] @ "189514775000"
// RTL Simulation : 2313 / 4096 [100.00%] @ "189596745000"
// RTL Simulation : 2314 / 4096 [100.00%] @ "189678715000"
// RTL Simulation : 2315 / 4096 [100.00%] @ "189760685000"
// RTL Simulation : 2316 / 4096 [100.00%] @ "189842655000"
// RTL Simulation : 2317 / 4096 [100.00%] @ "189924625000"
// RTL Simulation : 2318 / 4096 [100.00%] @ "190006595000"
// RTL Simulation : 2319 / 4096 [100.00%] @ "190088565000"
// RTL Simulation : 2320 / 4096 [100.00%] @ "190170535000"
// RTL Simulation : 2321 / 4096 [100.00%] @ "190252505000"
// RTL Simulation : 2322 / 4096 [100.00%] @ "190334475000"
// RTL Simulation : 2323 / 4096 [100.00%] @ "190416445000"
// RTL Simulation : 2324 / 4096 [100.00%] @ "190498415000"
// RTL Simulation : 2325 / 4096 [100.00%] @ "190580385000"
// RTL Simulation : 2326 / 4096 [100.00%] @ "190662355000"
// RTL Simulation : 2327 / 4096 [100.00%] @ "190744325000"
// RTL Simulation : 2328 / 4096 [100.00%] @ "190826295000"
// RTL Simulation : 2329 / 4096 [100.00%] @ "190908265000"
// RTL Simulation : 2330 / 4096 [100.00%] @ "190990235000"
// RTL Simulation : 2331 / 4096 [100.00%] @ "191072205000"
// RTL Simulation : 2332 / 4096 [100.00%] @ "191154175000"
// RTL Simulation : 2333 / 4096 [100.00%] @ "191236145000"
// RTL Simulation : 2334 / 4096 [100.00%] @ "191318115000"
// RTL Simulation : 2335 / 4096 [100.00%] @ "191400085000"
// RTL Simulation : 2336 / 4096 [100.00%] @ "191482055000"
// RTL Simulation : 2337 / 4096 [100.00%] @ "191564025000"
// RTL Simulation : 2338 / 4096 [100.00%] @ "191645995000"
// RTL Simulation : 2339 / 4096 [100.00%] @ "191727965000"
// RTL Simulation : 2340 / 4096 [100.00%] @ "191809935000"
// RTL Simulation : 2341 / 4096 [100.00%] @ "191891905000"
// RTL Simulation : 2342 / 4096 [100.00%] @ "191973875000"
// RTL Simulation : 2343 / 4096 [100.00%] @ "192055845000"
// RTL Simulation : 2344 / 4096 [100.00%] @ "192137815000"
// RTL Simulation : 2345 / 4096 [100.00%] @ "192219785000"
// RTL Simulation : 2346 / 4096 [100.00%] @ "192301755000"
// RTL Simulation : 2347 / 4096 [100.00%] @ "192383725000"
// RTL Simulation : 2348 / 4096 [100.00%] @ "192465695000"
// RTL Simulation : 2349 / 4096 [100.00%] @ "192547665000"
// RTL Simulation : 2350 / 4096 [100.00%] @ "192629635000"
// RTL Simulation : 2351 / 4096 [100.00%] @ "192711605000"
// RTL Simulation : 2352 / 4096 [100.00%] @ "192793575000"
// RTL Simulation : 2353 / 4096 [100.00%] @ "192875545000"
// RTL Simulation : 2354 / 4096 [100.00%] @ "192957515000"
// RTL Simulation : 2355 / 4096 [100.00%] @ "193039485000"
// RTL Simulation : 2356 / 4096 [100.00%] @ "193121455000"
// RTL Simulation : 2357 / 4096 [100.00%] @ "193203425000"
// RTL Simulation : 2358 / 4096 [100.00%] @ "193285395000"
// RTL Simulation : 2359 / 4096 [100.00%] @ "193367365000"
// RTL Simulation : 2360 / 4096 [100.00%] @ "193449335000"
// RTL Simulation : 2361 / 4096 [100.00%] @ "193531305000"
// RTL Simulation : 2362 / 4096 [100.00%] @ "193613275000"
// RTL Simulation : 2363 / 4096 [100.00%] @ "193695245000"
// RTL Simulation : 2364 / 4096 [100.00%] @ "193777215000"
// RTL Simulation : 2365 / 4096 [100.00%] @ "193859185000"
// RTL Simulation : 2366 / 4096 [100.00%] @ "193941155000"
// RTL Simulation : 2367 / 4096 [100.00%] @ "194023125000"
// RTL Simulation : 2368 / 4096 [100.00%] @ "194105095000"
// RTL Simulation : 2369 / 4096 [100.00%] @ "194187065000"
// RTL Simulation : 2370 / 4096 [100.00%] @ "194269035000"
// RTL Simulation : 2371 / 4096 [100.00%] @ "194351005000"
// RTL Simulation : 2372 / 4096 [100.00%] @ "194432975000"
// RTL Simulation : 2373 / 4096 [100.00%] @ "194514945000"
// RTL Simulation : 2374 / 4096 [100.00%] @ "194596915000"
// RTL Simulation : 2375 / 4096 [100.00%] @ "194678885000"
// RTL Simulation : 2376 / 4096 [100.00%] @ "194760855000"
// RTL Simulation : 2377 / 4096 [100.00%] @ "194842825000"
// RTL Simulation : 2378 / 4096 [100.00%] @ "194924795000"
// RTL Simulation : 2379 / 4096 [100.00%] @ "195006765000"
// RTL Simulation : 2380 / 4096 [100.00%] @ "195088735000"
// RTL Simulation : 2381 / 4096 [100.00%] @ "195170705000"
// RTL Simulation : 2382 / 4096 [100.00%] @ "195252675000"
// RTL Simulation : 2383 / 4096 [100.00%] @ "195334645000"
// RTL Simulation : 2384 / 4096 [100.00%] @ "195416615000"
// RTL Simulation : 2385 / 4096 [100.00%] @ "195498585000"
// RTL Simulation : 2386 / 4096 [100.00%] @ "195580555000"
// RTL Simulation : 2387 / 4096 [100.00%] @ "195662525000"
// RTL Simulation : 2388 / 4096 [100.00%] @ "195744495000"
// RTL Simulation : 2389 / 4096 [100.00%] @ "195826465000"
// RTL Simulation : 2390 / 4096 [100.00%] @ "195908435000"
// RTL Simulation : 2391 / 4096 [100.00%] @ "195990405000"
// RTL Simulation : 2392 / 4096 [100.00%] @ "196072375000"
// RTL Simulation : 2393 / 4096 [100.00%] @ "196154345000"
// RTL Simulation : 2394 / 4096 [100.00%] @ "196236315000"
// RTL Simulation : 2395 / 4096 [100.00%] @ "196318285000"
// RTL Simulation : 2396 / 4096 [100.00%] @ "196400255000"
// RTL Simulation : 2397 / 4096 [100.00%] @ "196482225000"
// RTL Simulation : 2398 / 4096 [100.00%] @ "196564195000"
// RTL Simulation : 2399 / 4096 [100.00%] @ "196646165000"
// RTL Simulation : 2400 / 4096 [100.00%] @ "196728135000"
// RTL Simulation : 2401 / 4096 [100.00%] @ "196810105000"
// RTL Simulation : 2402 / 4096 [100.00%] @ "196892075000"
// RTL Simulation : 2403 / 4096 [100.00%] @ "196974045000"
// RTL Simulation : 2404 / 4096 [100.00%] @ "197056015000"
// RTL Simulation : 2405 / 4096 [100.00%] @ "197137985000"
// RTL Simulation : 2406 / 4096 [100.00%] @ "197219955000"
// RTL Simulation : 2407 / 4096 [100.00%] @ "197301925000"
// RTL Simulation : 2408 / 4096 [100.00%] @ "197383895000"
// RTL Simulation : 2409 / 4096 [100.00%] @ "197465865000"
// RTL Simulation : 2410 / 4096 [100.00%] @ "197547835000"
// RTL Simulation : 2411 / 4096 [100.00%] @ "197629805000"
// RTL Simulation : 2412 / 4096 [100.00%] @ "197711775000"
// RTL Simulation : 2413 / 4096 [100.00%] @ "197793745000"
// RTL Simulation : 2414 / 4096 [100.00%] @ "197875715000"
// RTL Simulation : 2415 / 4096 [100.00%] @ "197957685000"
// RTL Simulation : 2416 / 4096 [100.00%] @ "198039655000"
// RTL Simulation : 2417 / 4096 [100.00%] @ "198121625000"
// RTL Simulation : 2418 / 4096 [100.00%] @ "198203595000"
// RTL Simulation : 2419 / 4096 [100.00%] @ "198285565000"
// RTL Simulation : 2420 / 4096 [100.00%] @ "198367535000"
// RTL Simulation : 2421 / 4096 [100.00%] @ "198449505000"
// RTL Simulation : 2422 / 4096 [100.00%] @ "198531475000"
// RTL Simulation : 2423 / 4096 [100.00%] @ "198613445000"
// RTL Simulation : 2424 / 4096 [100.00%] @ "198695415000"
// RTL Simulation : 2425 / 4096 [100.00%] @ "198777385000"
// RTL Simulation : 2426 / 4096 [100.00%] @ "198859355000"
// RTL Simulation : 2427 / 4096 [100.00%] @ "198941325000"
// RTL Simulation : 2428 / 4096 [100.00%] @ "199023295000"
// RTL Simulation : 2429 / 4096 [100.00%] @ "199105265000"
// RTL Simulation : 2430 / 4096 [100.00%] @ "199187235000"
// RTL Simulation : 2431 / 4096 [100.00%] @ "199269205000"
// RTL Simulation : 2432 / 4096 [100.00%] @ "199351175000"
// RTL Simulation : 2433 / 4096 [100.00%] @ "199433145000"
// RTL Simulation : 2434 / 4096 [100.00%] @ "199515115000"
// RTL Simulation : 2435 / 4096 [100.00%] @ "199597085000"
// RTL Simulation : 2436 / 4096 [100.00%] @ "199679055000"
// RTL Simulation : 2437 / 4096 [100.00%] @ "199761025000"
// RTL Simulation : 2438 / 4096 [100.00%] @ "199842995000"
// RTL Simulation : 2439 / 4096 [100.00%] @ "199924965000"
// RTL Simulation : 2440 / 4096 [100.00%] @ "200006935000"
// RTL Simulation : 2441 / 4096 [100.00%] @ "200088905000"
// RTL Simulation : 2442 / 4096 [100.00%] @ "200170875000"
// RTL Simulation : 2443 / 4096 [100.00%] @ "200252845000"
// RTL Simulation : 2444 / 4096 [100.00%] @ "200334815000"
// RTL Simulation : 2445 / 4096 [100.00%] @ "200416785000"
// RTL Simulation : 2446 / 4096 [100.00%] @ "200498755000"
// RTL Simulation : 2447 / 4096 [100.00%] @ "200580725000"
// RTL Simulation : 2448 / 4096 [100.00%] @ "200662695000"
// RTL Simulation : 2449 / 4096 [100.00%] @ "200744665000"
// RTL Simulation : 2450 / 4096 [100.00%] @ "200826635000"
// RTL Simulation : 2451 / 4096 [100.00%] @ "200908605000"
// RTL Simulation : 2452 / 4096 [100.00%] @ "200990575000"
// RTL Simulation : 2453 / 4096 [100.00%] @ "201072545000"
// RTL Simulation : 2454 / 4096 [100.00%] @ "201154515000"
// RTL Simulation : 2455 / 4096 [100.00%] @ "201236485000"
// RTL Simulation : 2456 / 4096 [100.00%] @ "201318455000"
// RTL Simulation : 2457 / 4096 [100.00%] @ "201400425000"
// RTL Simulation : 2458 / 4096 [100.00%] @ "201482395000"
// RTL Simulation : 2459 / 4096 [100.00%] @ "201564365000"
// RTL Simulation : 2460 / 4096 [100.00%] @ "201646335000"
// RTL Simulation : 2461 / 4096 [100.00%] @ "201728305000"
// RTL Simulation : 2462 / 4096 [100.00%] @ "201810275000"
// RTL Simulation : 2463 / 4096 [100.00%] @ "201892245000"
// RTL Simulation : 2464 / 4096 [100.00%] @ "201974215000"
// RTL Simulation : 2465 / 4096 [100.00%] @ "202056185000"
// RTL Simulation : 2466 / 4096 [100.00%] @ "202138155000"
// RTL Simulation : 2467 / 4096 [100.00%] @ "202220125000"
// RTL Simulation : 2468 / 4096 [100.00%] @ "202302095000"
// RTL Simulation : 2469 / 4096 [100.00%] @ "202384065000"
// RTL Simulation : 2470 / 4096 [100.00%] @ "202466035000"
// RTL Simulation : 2471 / 4096 [100.00%] @ "202548005000"
// RTL Simulation : 2472 / 4096 [100.00%] @ "202629975000"
// RTL Simulation : 2473 / 4096 [100.00%] @ "202711945000"
// RTL Simulation : 2474 / 4096 [100.00%] @ "202793915000"
// RTL Simulation : 2475 / 4096 [100.00%] @ "202875885000"
// RTL Simulation : 2476 / 4096 [100.00%] @ "202957855000"
// RTL Simulation : 2477 / 4096 [100.00%] @ "203039825000"
// RTL Simulation : 2478 / 4096 [100.00%] @ "203121795000"
// RTL Simulation : 2479 / 4096 [100.00%] @ "203203765000"
// RTL Simulation : 2480 / 4096 [100.00%] @ "203285735000"
// RTL Simulation : 2481 / 4096 [100.00%] @ "203367705000"
// RTL Simulation : 2482 / 4096 [100.00%] @ "203449675000"
// RTL Simulation : 2483 / 4096 [100.00%] @ "203531645000"
// RTL Simulation : 2484 / 4096 [100.00%] @ "203613615000"
// RTL Simulation : 2485 / 4096 [100.00%] @ "203695585000"
// RTL Simulation : 2486 / 4096 [100.00%] @ "203777555000"
// RTL Simulation : 2487 / 4096 [100.00%] @ "203859525000"
// RTL Simulation : 2488 / 4096 [100.00%] @ "203941495000"
// RTL Simulation : 2489 / 4096 [100.00%] @ "204023465000"
// RTL Simulation : 2490 / 4096 [100.00%] @ "204105435000"
// RTL Simulation : 2491 / 4096 [100.00%] @ "204187405000"
// RTL Simulation : 2492 / 4096 [100.00%] @ "204269375000"
// RTL Simulation : 2493 / 4096 [100.00%] @ "204351345000"
// RTL Simulation : 2494 / 4096 [100.00%] @ "204433315000"
// RTL Simulation : 2495 / 4096 [100.00%] @ "204515285000"
// RTL Simulation : 2496 / 4096 [100.00%] @ "204597255000"
// RTL Simulation : 2497 / 4096 [100.00%] @ "204679225000"
// RTL Simulation : 2498 / 4096 [100.00%] @ "204761195000"
// RTL Simulation : 2499 / 4096 [100.00%] @ "204843165000"
// RTL Simulation : 2500 / 4096 [100.00%] @ "204925135000"
// RTL Simulation : 2501 / 4096 [100.00%] @ "205007105000"
// RTL Simulation : 2502 / 4096 [100.00%] @ "205089075000"
// RTL Simulation : 2503 / 4096 [100.00%] @ "205171045000"
// RTL Simulation : 2504 / 4096 [100.00%] @ "205253015000"
// RTL Simulation : 2505 / 4096 [100.00%] @ "205334985000"
// RTL Simulation : 2506 / 4096 [100.00%] @ "205416955000"
// RTL Simulation : 2507 / 4096 [100.00%] @ "205498925000"
// RTL Simulation : 2508 / 4096 [100.00%] @ "205580895000"
// RTL Simulation : 2509 / 4096 [100.00%] @ "205662865000"
// RTL Simulation : 2510 / 4096 [100.00%] @ "205744835000"
// RTL Simulation : 2511 / 4096 [100.00%] @ "205826805000"
// RTL Simulation : 2512 / 4096 [100.00%] @ "205908775000"
// RTL Simulation : 2513 / 4096 [100.00%] @ "205990745000"
// RTL Simulation : 2514 / 4096 [100.00%] @ "206072715000"
// RTL Simulation : 2515 / 4096 [100.00%] @ "206154685000"
// RTL Simulation : 2516 / 4096 [100.00%] @ "206236655000"
// RTL Simulation : 2517 / 4096 [100.00%] @ "206318625000"
// RTL Simulation : 2518 / 4096 [100.00%] @ "206400595000"
// RTL Simulation : 2519 / 4096 [100.00%] @ "206482565000"
// RTL Simulation : 2520 / 4096 [100.00%] @ "206564535000"
// RTL Simulation : 2521 / 4096 [100.00%] @ "206646505000"
// RTL Simulation : 2522 / 4096 [100.00%] @ "206728475000"
// RTL Simulation : 2523 / 4096 [100.00%] @ "206810445000"
// RTL Simulation : 2524 / 4096 [100.00%] @ "206892415000"
// RTL Simulation : 2525 / 4096 [100.00%] @ "206974385000"
// RTL Simulation : 2526 / 4096 [100.00%] @ "207056355000"
// RTL Simulation : 2527 / 4096 [100.00%] @ "207138325000"
// RTL Simulation : 2528 / 4096 [100.00%] @ "207220295000"
// RTL Simulation : 2529 / 4096 [100.00%] @ "207302265000"
// RTL Simulation : 2530 / 4096 [100.00%] @ "207384235000"
// RTL Simulation : 2531 / 4096 [100.00%] @ "207466205000"
// RTL Simulation : 2532 / 4096 [100.00%] @ "207548175000"
// RTL Simulation : 2533 / 4096 [100.00%] @ "207630145000"
// RTL Simulation : 2534 / 4096 [100.00%] @ "207712115000"
// RTL Simulation : 2535 / 4096 [100.00%] @ "207794085000"
// RTL Simulation : 2536 / 4096 [100.00%] @ "207876055000"
// RTL Simulation : 2537 / 4096 [100.00%] @ "207958025000"
// RTL Simulation : 2538 / 4096 [100.00%] @ "208039995000"
// RTL Simulation : 2539 / 4096 [100.00%] @ "208121965000"
// RTL Simulation : 2540 / 4096 [100.00%] @ "208203935000"
// RTL Simulation : 2541 / 4096 [100.00%] @ "208285905000"
// RTL Simulation : 2542 / 4096 [100.00%] @ "208367875000"
// RTL Simulation : 2543 / 4096 [100.00%] @ "208449845000"
// RTL Simulation : 2544 / 4096 [100.00%] @ "208531815000"
// RTL Simulation : 2545 / 4096 [100.00%] @ "208613785000"
// RTL Simulation : 2546 / 4096 [100.00%] @ "208695755000"
// RTL Simulation : 2547 / 4096 [100.00%] @ "208777725000"
// RTL Simulation : 2548 / 4096 [100.00%] @ "208859695000"
// RTL Simulation : 2549 / 4096 [100.00%] @ "208941665000"
// RTL Simulation : 2550 / 4096 [100.00%] @ "209023635000"
// RTL Simulation : 2551 / 4096 [100.00%] @ "209105605000"
// RTL Simulation : 2552 / 4096 [100.00%] @ "209187575000"
// RTL Simulation : 2553 / 4096 [100.00%] @ "209269545000"
// RTL Simulation : 2554 / 4096 [100.00%] @ "209351515000"
// RTL Simulation : 2555 / 4096 [100.00%] @ "209433485000"
// RTL Simulation : 2556 / 4096 [100.00%] @ "209515455000"
// RTL Simulation : 2557 / 4096 [100.00%] @ "209597425000"
// RTL Simulation : 2558 / 4096 [100.00%] @ "209679395000"
// RTL Simulation : 2559 / 4096 [100.00%] @ "209761365000"
// RTL Simulation : 2560 / 4096 [100.00%] @ "209843335000"
// RTL Simulation : 2561 / 4096 [100.00%] @ "209925305000"
// RTL Simulation : 2562 / 4096 [100.00%] @ "210007275000"
// RTL Simulation : 2563 / 4096 [100.00%] @ "210089245000"
// RTL Simulation : 2564 / 4096 [100.00%] @ "210171215000"
// RTL Simulation : 2565 / 4096 [100.00%] @ "210253185000"
// RTL Simulation : 2566 / 4096 [100.00%] @ "210335155000"
// RTL Simulation : 2567 / 4096 [100.00%] @ "210417125000"
// RTL Simulation : 2568 / 4096 [100.00%] @ "210499095000"
// RTL Simulation : 2569 / 4096 [100.00%] @ "210581065000"
// RTL Simulation : 2570 / 4096 [100.00%] @ "210663035000"
// RTL Simulation : 2571 / 4096 [100.00%] @ "210745005000"
// RTL Simulation : 2572 / 4096 [100.00%] @ "210826975000"
// RTL Simulation : 2573 / 4096 [100.00%] @ "210908945000"
// RTL Simulation : 2574 / 4096 [100.00%] @ "210990915000"
// RTL Simulation : 2575 / 4096 [100.00%] @ "211072885000"
// RTL Simulation : 2576 / 4096 [100.00%] @ "211154855000"
// RTL Simulation : 2577 / 4096 [100.00%] @ "211236825000"
// RTL Simulation : 2578 / 4096 [100.00%] @ "211318795000"
// RTL Simulation : 2579 / 4096 [100.00%] @ "211400765000"
// RTL Simulation : 2580 / 4096 [100.00%] @ "211482735000"
// RTL Simulation : 2581 / 4096 [100.00%] @ "211564705000"
// RTL Simulation : 2582 / 4096 [100.00%] @ "211646675000"
// RTL Simulation : 2583 / 4096 [100.00%] @ "211728645000"
// RTL Simulation : 2584 / 4096 [100.00%] @ "211810615000"
// RTL Simulation : 2585 / 4096 [100.00%] @ "211892585000"
// RTL Simulation : 2586 / 4096 [100.00%] @ "211974555000"
// RTL Simulation : 2587 / 4096 [100.00%] @ "212056525000"
// RTL Simulation : 2588 / 4096 [100.00%] @ "212138495000"
// RTL Simulation : 2589 / 4096 [100.00%] @ "212220465000"
// RTL Simulation : 2590 / 4096 [100.00%] @ "212302435000"
// RTL Simulation : 2591 / 4096 [100.00%] @ "212384405000"
// RTL Simulation : 2592 / 4096 [100.00%] @ "212466375000"
// RTL Simulation : 2593 / 4096 [100.00%] @ "212548345000"
// RTL Simulation : 2594 / 4096 [100.00%] @ "212630315000"
// RTL Simulation : 2595 / 4096 [100.00%] @ "212712285000"
// RTL Simulation : 2596 / 4096 [100.00%] @ "212794255000"
// RTL Simulation : 2597 / 4096 [100.00%] @ "212876225000"
// RTL Simulation : 2598 / 4096 [100.00%] @ "212958195000"
// RTL Simulation : 2599 / 4096 [100.00%] @ "213040165000"
// RTL Simulation : 2600 / 4096 [100.00%] @ "213122135000"
// RTL Simulation : 2601 / 4096 [100.00%] @ "213204105000"
// RTL Simulation : 2602 / 4096 [100.00%] @ "213286075000"
// RTL Simulation : 2603 / 4096 [100.00%] @ "213368045000"
// RTL Simulation : 2604 / 4096 [100.00%] @ "213450015000"
// RTL Simulation : 2605 / 4096 [100.00%] @ "213531985000"
// RTL Simulation : 2606 / 4096 [100.00%] @ "213613955000"
// RTL Simulation : 2607 / 4096 [100.00%] @ "213695925000"
// RTL Simulation : 2608 / 4096 [100.00%] @ "213777895000"
// RTL Simulation : 2609 / 4096 [100.00%] @ "213859865000"
// RTL Simulation : 2610 / 4096 [100.00%] @ "213941835000"
// RTL Simulation : 2611 / 4096 [100.00%] @ "214023805000"
// RTL Simulation : 2612 / 4096 [100.00%] @ "214105775000"
// RTL Simulation : 2613 / 4096 [100.00%] @ "214187745000"
// RTL Simulation : 2614 / 4096 [100.00%] @ "214269715000"
// RTL Simulation : 2615 / 4096 [100.00%] @ "214351685000"
// RTL Simulation : 2616 / 4096 [100.00%] @ "214433655000"
// RTL Simulation : 2617 / 4096 [100.00%] @ "214515625000"
// RTL Simulation : 2618 / 4096 [100.00%] @ "214597595000"
// RTL Simulation : 2619 / 4096 [100.00%] @ "214679565000"
// RTL Simulation : 2620 / 4096 [100.00%] @ "214761535000"
// RTL Simulation : 2621 / 4096 [100.00%] @ "214843505000"
// RTL Simulation : 2622 / 4096 [100.00%] @ "214925475000"
// RTL Simulation : 2623 / 4096 [100.00%] @ "215007445000"
// RTL Simulation : 2624 / 4096 [100.00%] @ "215089415000"
// RTL Simulation : 2625 / 4096 [100.00%] @ "215171385000"
// RTL Simulation : 2626 / 4096 [100.00%] @ "215253355000"
// RTL Simulation : 2627 / 4096 [100.00%] @ "215335325000"
// RTL Simulation : 2628 / 4096 [100.00%] @ "215417295000"
// RTL Simulation : 2629 / 4096 [100.00%] @ "215499265000"
// RTL Simulation : 2630 / 4096 [100.00%] @ "215581235000"
// RTL Simulation : 2631 / 4096 [100.00%] @ "215663205000"
// RTL Simulation : 2632 / 4096 [100.00%] @ "215745175000"
// RTL Simulation : 2633 / 4096 [100.00%] @ "215827145000"
// RTL Simulation : 2634 / 4096 [100.00%] @ "215909115000"
// RTL Simulation : 2635 / 4096 [100.00%] @ "215991085000"
// RTL Simulation : 2636 / 4096 [100.00%] @ "216073055000"
// RTL Simulation : 2637 / 4096 [100.00%] @ "216155025000"
// RTL Simulation : 2638 / 4096 [100.00%] @ "216236995000"
// RTL Simulation : 2639 / 4096 [100.00%] @ "216318965000"
// RTL Simulation : 2640 / 4096 [100.00%] @ "216400935000"
// RTL Simulation : 2641 / 4096 [100.00%] @ "216482905000"
// RTL Simulation : 2642 / 4096 [100.00%] @ "216564875000"
// RTL Simulation : 2643 / 4096 [100.00%] @ "216646845000"
// RTL Simulation : 2644 / 4096 [100.00%] @ "216728815000"
// RTL Simulation : 2645 / 4096 [100.00%] @ "216810785000"
// RTL Simulation : 2646 / 4096 [100.00%] @ "216892755000"
// RTL Simulation : 2647 / 4096 [100.00%] @ "216974725000"
// RTL Simulation : 2648 / 4096 [100.00%] @ "217056695000"
// RTL Simulation : 2649 / 4096 [100.00%] @ "217138665000"
// RTL Simulation : 2650 / 4096 [100.00%] @ "217220635000"
// RTL Simulation : 2651 / 4096 [100.00%] @ "217302605000"
// RTL Simulation : 2652 / 4096 [100.00%] @ "217384575000"
// RTL Simulation : 2653 / 4096 [100.00%] @ "217466545000"
// RTL Simulation : 2654 / 4096 [100.00%] @ "217548515000"
// RTL Simulation : 2655 / 4096 [100.00%] @ "217630485000"
// RTL Simulation : 2656 / 4096 [100.00%] @ "217712455000"
// RTL Simulation : 2657 / 4096 [100.00%] @ "217794425000"
// RTL Simulation : 2658 / 4096 [100.00%] @ "217876395000"
// RTL Simulation : 2659 / 4096 [100.00%] @ "217958365000"
// RTL Simulation : 2660 / 4096 [100.00%] @ "218040335000"
// RTL Simulation : 2661 / 4096 [100.00%] @ "218122305000"
// RTL Simulation : 2662 / 4096 [100.00%] @ "218204275000"
// RTL Simulation : 2663 / 4096 [100.00%] @ "218286245000"
// RTL Simulation : 2664 / 4096 [100.00%] @ "218368215000"
// RTL Simulation : 2665 / 4096 [100.00%] @ "218450185000"
// RTL Simulation : 2666 / 4096 [100.00%] @ "218532155000"
// RTL Simulation : 2667 / 4096 [100.00%] @ "218614125000"
// RTL Simulation : 2668 / 4096 [100.00%] @ "218696095000"
// RTL Simulation : 2669 / 4096 [100.00%] @ "218778065000"
// RTL Simulation : 2670 / 4096 [100.00%] @ "218860035000"
// RTL Simulation : 2671 / 4096 [100.00%] @ "218942005000"
// RTL Simulation : 2672 / 4096 [100.00%] @ "219023975000"
// RTL Simulation : 2673 / 4096 [100.00%] @ "219105945000"
// RTL Simulation : 2674 / 4096 [100.00%] @ "219187915000"
// RTL Simulation : 2675 / 4096 [100.00%] @ "219269885000"
// RTL Simulation : 2676 / 4096 [100.00%] @ "219351855000"
// RTL Simulation : 2677 / 4096 [100.00%] @ "219433825000"
// RTL Simulation : 2678 / 4096 [100.00%] @ "219515795000"
// RTL Simulation : 2679 / 4096 [100.00%] @ "219597765000"
// RTL Simulation : 2680 / 4096 [100.00%] @ "219679735000"
// RTL Simulation : 2681 / 4096 [100.00%] @ "219761705000"
// RTL Simulation : 2682 / 4096 [100.00%] @ "219843675000"
// RTL Simulation : 2683 / 4096 [100.00%] @ "219925645000"
// RTL Simulation : 2684 / 4096 [100.00%] @ "220007615000"
// RTL Simulation : 2685 / 4096 [100.00%] @ "220089585000"
// RTL Simulation : 2686 / 4096 [100.00%] @ "220171555000"
// RTL Simulation : 2687 / 4096 [100.00%] @ "220253525000"
// RTL Simulation : 2688 / 4096 [100.00%] @ "220335495000"
// RTL Simulation : 2689 / 4096 [100.00%] @ "220417465000"
// RTL Simulation : 2690 / 4096 [100.00%] @ "220499435000"
// RTL Simulation : 2691 / 4096 [100.00%] @ "220581405000"
// RTL Simulation : 2692 / 4096 [100.00%] @ "220663375000"
// RTL Simulation : 2693 / 4096 [100.00%] @ "220745345000"
// RTL Simulation : 2694 / 4096 [100.00%] @ "220827315000"
// RTL Simulation : 2695 / 4096 [100.00%] @ "220909285000"
// RTL Simulation : 2696 / 4096 [100.00%] @ "220991255000"
// RTL Simulation : 2697 / 4096 [100.00%] @ "221073225000"
// RTL Simulation : 2698 / 4096 [100.00%] @ "221155195000"
// RTL Simulation : 2699 / 4096 [100.00%] @ "221237165000"
// RTL Simulation : 2700 / 4096 [100.00%] @ "221319135000"
// RTL Simulation : 2701 / 4096 [100.00%] @ "221401105000"
// RTL Simulation : 2702 / 4096 [100.00%] @ "221483075000"
// RTL Simulation : 2703 / 4096 [100.00%] @ "221565045000"
// RTL Simulation : 2704 / 4096 [100.00%] @ "221647015000"
// RTL Simulation : 2705 / 4096 [100.00%] @ "221728985000"
// RTL Simulation : 2706 / 4096 [100.00%] @ "221810955000"
// RTL Simulation : 2707 / 4096 [100.00%] @ "221892925000"
// RTL Simulation : 2708 / 4096 [100.00%] @ "221974895000"
// RTL Simulation : 2709 / 4096 [100.00%] @ "222056865000"
// RTL Simulation : 2710 / 4096 [100.00%] @ "222138835000"
// RTL Simulation : 2711 / 4096 [100.00%] @ "222220805000"
// RTL Simulation : 2712 / 4096 [100.00%] @ "222302775000"
// RTL Simulation : 2713 / 4096 [100.00%] @ "222384745000"
// RTL Simulation : 2714 / 4096 [100.00%] @ "222466715000"
// RTL Simulation : 2715 / 4096 [100.00%] @ "222548685000"
// RTL Simulation : 2716 / 4096 [100.00%] @ "222630655000"
// RTL Simulation : 2717 / 4096 [100.00%] @ "222712625000"
// RTL Simulation : 2718 / 4096 [100.00%] @ "222794595000"
// RTL Simulation : 2719 / 4096 [100.00%] @ "222876565000"
// RTL Simulation : 2720 / 4096 [100.00%] @ "222958535000"
// RTL Simulation : 2721 / 4096 [100.00%] @ "223040505000"
// RTL Simulation : 2722 / 4096 [100.00%] @ "223122475000"
// RTL Simulation : 2723 / 4096 [100.00%] @ "223204445000"
// RTL Simulation : 2724 / 4096 [100.00%] @ "223286415000"
// RTL Simulation : 2725 / 4096 [100.00%] @ "223368385000"
// RTL Simulation : 2726 / 4096 [100.00%] @ "223450355000"
// RTL Simulation : 2727 / 4096 [100.00%] @ "223532325000"
// RTL Simulation : 2728 / 4096 [100.00%] @ "223614295000"
// RTL Simulation : 2729 / 4096 [100.00%] @ "223696265000"
// RTL Simulation : 2730 / 4096 [100.00%] @ "223778235000"
// RTL Simulation : 2731 / 4096 [100.00%] @ "223860205000"
// RTL Simulation : 2732 / 4096 [100.00%] @ "223942175000"
// RTL Simulation : 2733 / 4096 [100.00%] @ "224024145000"
// RTL Simulation : 2734 / 4096 [100.00%] @ "224106115000"
// RTL Simulation : 2735 / 4096 [100.00%] @ "224188085000"
// RTL Simulation : 2736 / 4096 [100.00%] @ "224270055000"
// RTL Simulation : 2737 / 4096 [100.00%] @ "224352025000"
// RTL Simulation : 2738 / 4096 [100.00%] @ "224433995000"
// RTL Simulation : 2739 / 4096 [100.00%] @ "224515965000"
// RTL Simulation : 2740 / 4096 [100.00%] @ "224597935000"
// RTL Simulation : 2741 / 4096 [100.00%] @ "224679905000"
// RTL Simulation : 2742 / 4096 [100.00%] @ "224761875000"
// RTL Simulation : 2743 / 4096 [100.00%] @ "224843845000"
// RTL Simulation : 2744 / 4096 [100.00%] @ "224925815000"
// RTL Simulation : 2745 / 4096 [100.00%] @ "225007785000"
// RTL Simulation : 2746 / 4096 [100.00%] @ "225089755000"
// RTL Simulation : 2747 / 4096 [100.00%] @ "225171725000"
// RTL Simulation : 2748 / 4096 [100.00%] @ "225253695000"
// RTL Simulation : 2749 / 4096 [100.00%] @ "225335665000"
// RTL Simulation : 2750 / 4096 [100.00%] @ "225417635000"
// RTL Simulation : 2751 / 4096 [100.00%] @ "225499605000"
// RTL Simulation : 2752 / 4096 [100.00%] @ "225581575000"
// RTL Simulation : 2753 / 4096 [100.00%] @ "225663545000"
// RTL Simulation : 2754 / 4096 [100.00%] @ "225745515000"
// RTL Simulation : 2755 / 4096 [100.00%] @ "225827485000"
// RTL Simulation : 2756 / 4096 [100.00%] @ "225909455000"
// RTL Simulation : 2757 / 4096 [100.00%] @ "225991425000"
// RTL Simulation : 2758 / 4096 [100.00%] @ "226073395000"
// RTL Simulation : 2759 / 4096 [100.00%] @ "226155365000"
// RTL Simulation : 2760 / 4096 [100.00%] @ "226237335000"
// RTL Simulation : 2761 / 4096 [100.00%] @ "226319305000"
// RTL Simulation : 2762 / 4096 [100.00%] @ "226401275000"
// RTL Simulation : 2763 / 4096 [100.00%] @ "226483245000"
// RTL Simulation : 2764 / 4096 [100.00%] @ "226565215000"
// RTL Simulation : 2765 / 4096 [100.00%] @ "226647185000"
// RTL Simulation : 2766 / 4096 [100.00%] @ "226729155000"
// RTL Simulation : 2767 / 4096 [100.00%] @ "226811125000"
// RTL Simulation : 2768 / 4096 [100.00%] @ "226893095000"
// RTL Simulation : 2769 / 4096 [100.00%] @ "226975065000"
// RTL Simulation : 2770 / 4096 [100.00%] @ "227057035000"
// RTL Simulation : 2771 / 4096 [100.00%] @ "227139005000"
// RTL Simulation : 2772 / 4096 [100.00%] @ "227220975000"
// RTL Simulation : 2773 / 4096 [100.00%] @ "227302945000"
// RTL Simulation : 2774 / 4096 [100.00%] @ "227384915000"
// RTL Simulation : 2775 / 4096 [100.00%] @ "227466885000"
// RTL Simulation : 2776 / 4096 [100.00%] @ "227548855000"
// RTL Simulation : 2777 / 4096 [100.00%] @ "227630825000"
// RTL Simulation : 2778 / 4096 [100.00%] @ "227712795000"
// RTL Simulation : 2779 / 4096 [100.00%] @ "227794765000"
// RTL Simulation : 2780 / 4096 [100.00%] @ "227876735000"
// RTL Simulation : 2781 / 4096 [100.00%] @ "227958705000"
// RTL Simulation : 2782 / 4096 [100.00%] @ "228040675000"
// RTL Simulation : 2783 / 4096 [100.00%] @ "228122645000"
// RTL Simulation : 2784 / 4096 [100.00%] @ "228204615000"
// RTL Simulation : 2785 / 4096 [100.00%] @ "228286585000"
// RTL Simulation : 2786 / 4096 [100.00%] @ "228368555000"
// RTL Simulation : 2787 / 4096 [100.00%] @ "228450525000"
// RTL Simulation : 2788 / 4096 [100.00%] @ "228532495000"
// RTL Simulation : 2789 / 4096 [100.00%] @ "228614465000"
// RTL Simulation : 2790 / 4096 [100.00%] @ "228696435000"
// RTL Simulation : 2791 / 4096 [100.00%] @ "228778405000"
// RTL Simulation : 2792 / 4096 [100.00%] @ "228860375000"
// RTL Simulation : 2793 / 4096 [100.00%] @ "228942345000"
// RTL Simulation : 2794 / 4096 [100.00%] @ "229024315000"
// RTL Simulation : 2795 / 4096 [100.00%] @ "229106285000"
// RTL Simulation : 2796 / 4096 [100.00%] @ "229188255000"
// RTL Simulation : 2797 / 4096 [100.00%] @ "229270225000"
// RTL Simulation : 2798 / 4096 [100.00%] @ "229352195000"
// RTL Simulation : 2799 / 4096 [100.00%] @ "229434165000"
// RTL Simulation : 2800 / 4096 [100.00%] @ "229516135000"
// RTL Simulation : 2801 / 4096 [100.00%] @ "229598105000"
// RTL Simulation : 2802 / 4096 [100.00%] @ "229680075000"
// RTL Simulation : 2803 / 4096 [100.00%] @ "229762045000"
// RTL Simulation : 2804 / 4096 [100.00%] @ "229844015000"
// RTL Simulation : 2805 / 4096 [100.00%] @ "229925985000"
// RTL Simulation : 2806 / 4096 [100.00%] @ "230007955000"
// RTL Simulation : 2807 / 4096 [100.00%] @ "230089925000"
// RTL Simulation : 2808 / 4096 [100.00%] @ "230171895000"
// RTL Simulation : 2809 / 4096 [100.00%] @ "230253865000"
// RTL Simulation : 2810 / 4096 [100.00%] @ "230335835000"
// RTL Simulation : 2811 / 4096 [100.00%] @ "230417805000"
// RTL Simulation : 2812 / 4096 [100.00%] @ "230499775000"
// RTL Simulation : 2813 / 4096 [100.00%] @ "230581745000"
// RTL Simulation : 2814 / 4096 [100.00%] @ "230663715000"
// RTL Simulation : 2815 / 4096 [100.00%] @ "230745685000"
// RTL Simulation : 2816 / 4096 [100.00%] @ "230827655000"
// RTL Simulation : 2817 / 4096 [100.00%] @ "230909625000"
// RTL Simulation : 2818 / 4096 [100.00%] @ "230991595000"
// RTL Simulation : 2819 / 4096 [100.00%] @ "231073565000"
// RTL Simulation : 2820 / 4096 [100.00%] @ "231155535000"
// RTL Simulation : 2821 / 4096 [100.00%] @ "231237505000"
// RTL Simulation : 2822 / 4096 [100.00%] @ "231319475000"
// RTL Simulation : 2823 / 4096 [100.00%] @ "231401445000"
// RTL Simulation : 2824 / 4096 [100.00%] @ "231483415000"
// RTL Simulation : 2825 / 4096 [100.00%] @ "231565385000"
// RTL Simulation : 2826 / 4096 [100.00%] @ "231647355000"
// RTL Simulation : 2827 / 4096 [100.00%] @ "231729325000"
// RTL Simulation : 2828 / 4096 [100.00%] @ "231811295000"
// RTL Simulation : 2829 / 4096 [100.00%] @ "231893265000"
// RTL Simulation : 2830 / 4096 [100.00%] @ "231975235000"
// RTL Simulation : 2831 / 4096 [100.00%] @ "232057205000"
// RTL Simulation : 2832 / 4096 [100.00%] @ "232139175000"
// RTL Simulation : 2833 / 4096 [100.00%] @ "232221145000"
// RTL Simulation : 2834 / 4096 [100.00%] @ "232303115000"
// RTL Simulation : 2835 / 4096 [100.00%] @ "232385085000"
// RTL Simulation : 2836 / 4096 [100.00%] @ "232467055000"
// RTL Simulation : 2837 / 4096 [100.00%] @ "232549025000"
// RTL Simulation : 2838 / 4096 [100.00%] @ "232630995000"
// RTL Simulation : 2839 / 4096 [100.00%] @ "232712965000"
// RTL Simulation : 2840 / 4096 [100.00%] @ "232794935000"
// RTL Simulation : 2841 / 4096 [100.00%] @ "232876905000"
// RTL Simulation : 2842 / 4096 [100.00%] @ "232958875000"
// RTL Simulation : 2843 / 4096 [100.00%] @ "233040845000"
// RTL Simulation : 2844 / 4096 [100.00%] @ "233122815000"
// RTL Simulation : 2845 / 4096 [100.00%] @ "233204785000"
// RTL Simulation : 2846 / 4096 [100.00%] @ "233286755000"
// RTL Simulation : 2847 / 4096 [100.00%] @ "233368725000"
// RTL Simulation : 2848 / 4096 [100.00%] @ "233450695000"
// RTL Simulation : 2849 / 4096 [100.00%] @ "233532665000"
// RTL Simulation : 2850 / 4096 [100.00%] @ "233614635000"
// RTL Simulation : 2851 / 4096 [100.00%] @ "233696605000"
// RTL Simulation : 2852 / 4096 [100.00%] @ "233778575000"
// RTL Simulation : 2853 / 4096 [100.00%] @ "233860545000"
// RTL Simulation : 2854 / 4096 [100.00%] @ "233942515000"
// RTL Simulation : 2855 / 4096 [100.00%] @ "234024485000"
// RTL Simulation : 2856 / 4096 [100.00%] @ "234106455000"
// RTL Simulation : 2857 / 4096 [100.00%] @ "234188425000"
// RTL Simulation : 2858 / 4096 [100.00%] @ "234270395000"
// RTL Simulation : 2859 / 4096 [100.00%] @ "234352365000"
// RTL Simulation : 2860 / 4096 [100.00%] @ "234434335000"
// RTL Simulation : 2861 / 4096 [100.00%] @ "234516305000"
// RTL Simulation : 2862 / 4096 [100.00%] @ "234598275000"
// RTL Simulation : 2863 / 4096 [100.00%] @ "234680245000"
// RTL Simulation : 2864 / 4096 [100.00%] @ "234762215000"
// RTL Simulation : 2865 / 4096 [100.00%] @ "234844185000"
// RTL Simulation : 2866 / 4096 [100.00%] @ "234926155000"
// RTL Simulation : 2867 / 4096 [100.00%] @ "235008125000"
// RTL Simulation : 2868 / 4096 [100.00%] @ "235090095000"
// RTL Simulation : 2869 / 4096 [100.00%] @ "235172065000"
// RTL Simulation : 2870 / 4096 [100.00%] @ "235254035000"
// RTL Simulation : 2871 / 4096 [100.00%] @ "235336005000"
// RTL Simulation : 2872 / 4096 [100.00%] @ "235417975000"
// RTL Simulation : 2873 / 4096 [100.00%] @ "235499945000"
// RTL Simulation : 2874 / 4096 [100.00%] @ "235581915000"
// RTL Simulation : 2875 / 4096 [100.00%] @ "235663885000"
// RTL Simulation : 2876 / 4096 [100.00%] @ "235745855000"
// RTL Simulation : 2877 / 4096 [100.00%] @ "235827825000"
// RTL Simulation : 2878 / 4096 [100.00%] @ "235909795000"
// RTL Simulation : 2879 / 4096 [100.00%] @ "235991765000"
// RTL Simulation : 2880 / 4096 [100.00%] @ "236073735000"
// RTL Simulation : 2881 / 4096 [100.00%] @ "236155705000"
// RTL Simulation : 2882 / 4096 [100.00%] @ "236237675000"
// RTL Simulation : 2883 / 4096 [100.00%] @ "236319645000"
// RTL Simulation : 2884 / 4096 [100.00%] @ "236401615000"
// RTL Simulation : 2885 / 4096 [100.00%] @ "236483585000"
// RTL Simulation : 2886 / 4096 [100.00%] @ "236565555000"
// RTL Simulation : 2887 / 4096 [100.00%] @ "236647525000"
// RTL Simulation : 2888 / 4096 [100.00%] @ "236729495000"
// RTL Simulation : 2889 / 4096 [100.00%] @ "236811465000"
// RTL Simulation : 2890 / 4096 [100.00%] @ "236893435000"
// RTL Simulation : 2891 / 4096 [100.00%] @ "236975405000"
// RTL Simulation : 2892 / 4096 [100.00%] @ "237057375000"
// RTL Simulation : 2893 / 4096 [100.00%] @ "237139345000"
// RTL Simulation : 2894 / 4096 [100.00%] @ "237221315000"
// RTL Simulation : 2895 / 4096 [100.00%] @ "237303285000"
// RTL Simulation : 2896 / 4096 [100.00%] @ "237385255000"
// RTL Simulation : 2897 / 4096 [100.00%] @ "237467225000"
// RTL Simulation : 2898 / 4096 [100.00%] @ "237549195000"
// RTL Simulation : 2899 / 4096 [100.00%] @ "237631165000"
// RTL Simulation : 2900 / 4096 [100.00%] @ "237713135000"
// RTL Simulation : 2901 / 4096 [100.00%] @ "237795105000"
// RTL Simulation : 2902 / 4096 [100.00%] @ "237877075000"
// RTL Simulation : 2903 / 4096 [100.00%] @ "237959045000"
// RTL Simulation : 2904 / 4096 [100.00%] @ "238041015000"
// RTL Simulation : 2905 / 4096 [100.00%] @ "238122985000"
// RTL Simulation : 2906 / 4096 [100.00%] @ "238204955000"
// RTL Simulation : 2907 / 4096 [100.00%] @ "238286925000"
// RTL Simulation : 2908 / 4096 [100.00%] @ "238368895000"
// RTL Simulation : 2909 / 4096 [100.00%] @ "238450865000"
// RTL Simulation : 2910 / 4096 [100.00%] @ "238532835000"
// RTL Simulation : 2911 / 4096 [100.00%] @ "238614805000"
// RTL Simulation : 2912 / 4096 [100.00%] @ "238696775000"
// RTL Simulation : 2913 / 4096 [100.00%] @ "238778745000"
// RTL Simulation : 2914 / 4096 [100.00%] @ "238860715000"
// RTL Simulation : 2915 / 4096 [100.00%] @ "238942685000"
// RTL Simulation : 2916 / 4096 [100.00%] @ "239024655000"
// RTL Simulation : 2917 / 4096 [100.00%] @ "239106625000"
// RTL Simulation : 2918 / 4096 [100.00%] @ "239188595000"
// RTL Simulation : 2919 / 4096 [100.00%] @ "239270565000"
// RTL Simulation : 2920 / 4096 [100.00%] @ "239352535000"
// RTL Simulation : 2921 / 4096 [100.00%] @ "239434505000"
// RTL Simulation : 2922 / 4096 [100.00%] @ "239516475000"
// RTL Simulation : 2923 / 4096 [100.00%] @ "239598445000"
// RTL Simulation : 2924 / 4096 [100.00%] @ "239680415000"
// RTL Simulation : 2925 / 4096 [100.00%] @ "239762385000"
// RTL Simulation : 2926 / 4096 [100.00%] @ "239844355000"
// RTL Simulation : 2927 / 4096 [100.00%] @ "239926325000"
// RTL Simulation : 2928 / 4096 [100.00%] @ "240008295000"
// RTL Simulation : 2929 / 4096 [100.00%] @ "240090265000"
// RTL Simulation : 2930 / 4096 [100.00%] @ "240172235000"
// RTL Simulation : 2931 / 4096 [100.00%] @ "240254205000"
// RTL Simulation : 2932 / 4096 [100.00%] @ "240336175000"
// RTL Simulation : 2933 / 4096 [100.00%] @ "240418145000"
// RTL Simulation : 2934 / 4096 [100.00%] @ "240500115000"
// RTL Simulation : 2935 / 4096 [100.00%] @ "240582085000"
// RTL Simulation : 2936 / 4096 [100.00%] @ "240664055000"
// RTL Simulation : 2937 / 4096 [100.00%] @ "240746025000"
// RTL Simulation : 2938 / 4096 [100.00%] @ "240827995000"
// RTL Simulation : 2939 / 4096 [100.00%] @ "240909965000"
// RTL Simulation : 2940 / 4096 [100.00%] @ "240991935000"
// RTL Simulation : 2941 / 4096 [100.00%] @ "241073905000"
// RTL Simulation : 2942 / 4096 [100.00%] @ "241155875000"
// RTL Simulation : 2943 / 4096 [100.00%] @ "241237845000"
// RTL Simulation : 2944 / 4096 [100.00%] @ "241319815000"
// RTL Simulation : 2945 / 4096 [100.00%] @ "241401785000"
// RTL Simulation : 2946 / 4096 [100.00%] @ "241483755000"
// RTL Simulation : 2947 / 4096 [100.00%] @ "241565725000"
// RTL Simulation : 2948 / 4096 [100.00%] @ "241647695000"
// RTL Simulation : 2949 / 4096 [100.00%] @ "241729665000"
// RTL Simulation : 2950 / 4096 [100.00%] @ "241811635000"
// RTL Simulation : 2951 / 4096 [100.00%] @ "241893605000"
// RTL Simulation : 2952 / 4096 [100.00%] @ "241975575000"
// RTL Simulation : 2953 / 4096 [100.00%] @ "242057545000"
// RTL Simulation : 2954 / 4096 [100.00%] @ "242139515000"
// RTL Simulation : 2955 / 4096 [100.00%] @ "242221485000"
// RTL Simulation : 2956 / 4096 [100.00%] @ "242303455000"
// RTL Simulation : 2957 / 4096 [100.00%] @ "242385425000"
// RTL Simulation : 2958 / 4096 [100.00%] @ "242467395000"
// RTL Simulation : 2959 / 4096 [100.00%] @ "242549365000"
// RTL Simulation : 2960 / 4096 [100.00%] @ "242631335000"
// RTL Simulation : 2961 / 4096 [100.00%] @ "242713305000"
// RTL Simulation : 2962 / 4096 [100.00%] @ "242795275000"
// RTL Simulation : 2963 / 4096 [100.00%] @ "242877245000"
// RTL Simulation : 2964 / 4096 [100.00%] @ "242959215000"
// RTL Simulation : 2965 / 4096 [100.00%] @ "243041185000"
// RTL Simulation : 2966 / 4096 [100.00%] @ "243123155000"
// RTL Simulation : 2967 / 4096 [100.00%] @ "243205125000"
// RTL Simulation : 2968 / 4096 [100.00%] @ "243287095000"
// RTL Simulation : 2969 / 4096 [100.00%] @ "243369065000"
// RTL Simulation : 2970 / 4096 [100.00%] @ "243451035000"
// RTL Simulation : 2971 / 4096 [100.00%] @ "243533005000"
// RTL Simulation : 2972 / 4096 [100.00%] @ "243614975000"
// RTL Simulation : 2973 / 4096 [100.00%] @ "243696945000"
// RTL Simulation : 2974 / 4096 [100.00%] @ "243778915000"
// RTL Simulation : 2975 / 4096 [100.00%] @ "243860885000"
// RTL Simulation : 2976 / 4096 [100.00%] @ "243942855000"
// RTL Simulation : 2977 / 4096 [100.00%] @ "244024825000"
// RTL Simulation : 2978 / 4096 [100.00%] @ "244106795000"
// RTL Simulation : 2979 / 4096 [100.00%] @ "244188765000"
// RTL Simulation : 2980 / 4096 [100.00%] @ "244270735000"
// RTL Simulation : 2981 / 4096 [100.00%] @ "244352705000"
// RTL Simulation : 2982 / 4096 [100.00%] @ "244434675000"
// RTL Simulation : 2983 / 4096 [100.00%] @ "244516645000"
// RTL Simulation : 2984 / 4096 [100.00%] @ "244598615000"
// RTL Simulation : 2985 / 4096 [100.00%] @ "244680585000"
// RTL Simulation : 2986 / 4096 [100.00%] @ "244762555000"
// RTL Simulation : 2987 / 4096 [100.00%] @ "244844525000"
// RTL Simulation : 2988 / 4096 [100.00%] @ "244926495000"
// RTL Simulation : 2989 / 4096 [100.00%] @ "245008465000"
// RTL Simulation : 2990 / 4096 [100.00%] @ "245090435000"
// RTL Simulation : 2991 / 4096 [100.00%] @ "245172405000"
// RTL Simulation : 2992 / 4096 [100.00%] @ "245254375000"
// RTL Simulation : 2993 / 4096 [100.00%] @ "245336345000"
// RTL Simulation : 2994 / 4096 [100.00%] @ "245418315000"
// RTL Simulation : 2995 / 4096 [100.00%] @ "245500285000"
// RTL Simulation : 2996 / 4096 [100.00%] @ "245582255000"
// RTL Simulation : 2997 / 4096 [100.00%] @ "245664225000"
// RTL Simulation : 2998 / 4096 [100.00%] @ "245746195000"
// RTL Simulation : 2999 / 4096 [100.00%] @ "245828165000"
// RTL Simulation : 3000 / 4096 [100.00%] @ "245910135000"
// RTL Simulation : 3001 / 4096 [100.00%] @ "245992105000"
// RTL Simulation : 3002 / 4096 [100.00%] @ "246074075000"
// RTL Simulation : 3003 / 4096 [100.00%] @ "246156045000"
// RTL Simulation : 3004 / 4096 [100.00%] @ "246238015000"
// RTL Simulation : 3005 / 4096 [100.00%] @ "246319985000"
// RTL Simulation : 3006 / 4096 [100.00%] @ "246401955000"
// RTL Simulation : 3007 / 4096 [100.00%] @ "246483925000"
// RTL Simulation : 3008 / 4096 [100.00%] @ "246565895000"
// RTL Simulation : 3009 / 4096 [100.00%] @ "246647865000"
// RTL Simulation : 3010 / 4096 [100.00%] @ "246729835000"
// RTL Simulation : 3011 / 4096 [100.00%] @ "246811805000"
// RTL Simulation : 3012 / 4096 [100.00%] @ "246893775000"
// RTL Simulation : 3013 / 4096 [100.00%] @ "246975745000"
// RTL Simulation : 3014 / 4096 [100.00%] @ "247057715000"
// RTL Simulation : 3015 / 4096 [100.00%] @ "247139685000"
// RTL Simulation : 3016 / 4096 [100.00%] @ "247221655000"
// RTL Simulation : 3017 / 4096 [100.00%] @ "247303625000"
// RTL Simulation : 3018 / 4096 [100.00%] @ "247385595000"
// RTL Simulation : 3019 / 4096 [100.00%] @ "247467565000"
// RTL Simulation : 3020 / 4096 [100.00%] @ "247549535000"
// RTL Simulation : 3021 / 4096 [100.00%] @ "247631505000"
// RTL Simulation : 3022 / 4096 [100.00%] @ "247713475000"
// RTL Simulation : 3023 / 4096 [100.00%] @ "247795445000"
// RTL Simulation : 3024 / 4096 [100.00%] @ "247877415000"
// RTL Simulation : 3025 / 4096 [100.00%] @ "247959385000"
// RTL Simulation : 3026 / 4096 [100.00%] @ "248041355000"
// RTL Simulation : 3027 / 4096 [100.00%] @ "248123325000"
// RTL Simulation : 3028 / 4096 [100.00%] @ "248205295000"
// RTL Simulation : 3029 / 4096 [100.00%] @ "248287265000"
// RTL Simulation : 3030 / 4096 [100.00%] @ "248369235000"
// RTL Simulation : 3031 / 4096 [100.00%] @ "248451205000"
// RTL Simulation : 3032 / 4096 [100.00%] @ "248533175000"
// RTL Simulation : 3033 / 4096 [100.00%] @ "248615145000"
// RTL Simulation : 3034 / 4096 [100.00%] @ "248697115000"
// RTL Simulation : 3035 / 4096 [100.00%] @ "248779085000"
// RTL Simulation : 3036 / 4096 [100.00%] @ "248861055000"
// RTL Simulation : 3037 / 4096 [100.00%] @ "248943025000"
// RTL Simulation : 3038 / 4096 [100.00%] @ "249024995000"
// RTL Simulation : 3039 / 4096 [100.00%] @ "249106965000"
// RTL Simulation : 3040 / 4096 [100.00%] @ "249188935000"
// RTL Simulation : 3041 / 4096 [100.00%] @ "249270905000"
// RTL Simulation : 3042 / 4096 [100.00%] @ "249352875000"
// RTL Simulation : 3043 / 4096 [100.00%] @ "249434845000"
// RTL Simulation : 3044 / 4096 [100.00%] @ "249516815000"
// RTL Simulation : 3045 / 4096 [100.00%] @ "249598785000"
// RTL Simulation : 3046 / 4096 [100.00%] @ "249680755000"
// RTL Simulation : 3047 / 4096 [100.00%] @ "249762725000"
// RTL Simulation : 3048 / 4096 [100.00%] @ "249844695000"
// RTL Simulation : 3049 / 4096 [100.00%] @ "249926665000"
// RTL Simulation : 3050 / 4096 [100.00%] @ "250008635000"
// RTL Simulation : 3051 / 4096 [100.00%] @ "250090605000"
// RTL Simulation : 3052 / 4096 [100.00%] @ "250172575000"
// RTL Simulation : 3053 / 4096 [100.00%] @ "250254545000"
// RTL Simulation : 3054 / 4096 [100.00%] @ "250336515000"
// RTL Simulation : 3055 / 4096 [100.00%] @ "250418485000"
// RTL Simulation : 3056 / 4096 [100.00%] @ "250500455000"
// RTL Simulation : 3057 / 4096 [100.00%] @ "250582425000"
// RTL Simulation : 3058 / 4096 [100.00%] @ "250664395000"
// RTL Simulation : 3059 / 4096 [100.00%] @ "250746365000"
// RTL Simulation : 3060 / 4096 [100.00%] @ "250828335000"
// RTL Simulation : 3061 / 4096 [100.00%] @ "250910305000"
// RTL Simulation : 3062 / 4096 [100.00%] @ "250992275000"
// RTL Simulation : 3063 / 4096 [100.00%] @ "251074245000"
// RTL Simulation : 3064 / 4096 [100.00%] @ "251156215000"
// RTL Simulation : 3065 / 4096 [100.00%] @ "251238185000"
// RTL Simulation : 3066 / 4096 [100.00%] @ "251320155000"
// RTL Simulation : 3067 / 4096 [100.00%] @ "251402125000"
// RTL Simulation : 3068 / 4096 [100.00%] @ "251484095000"
// RTL Simulation : 3069 / 4096 [100.00%] @ "251566065000"
// RTL Simulation : 3070 / 4096 [100.00%] @ "251648035000"
// RTL Simulation : 3071 / 4096 [100.00%] @ "251730005000"
// RTL Simulation : 3072 / 4096 [100.00%] @ "251811975000"
// RTL Simulation : 3073 / 4096 [100.00%] @ "251893945000"
// RTL Simulation : 3074 / 4096 [100.00%] @ "251975915000"
// RTL Simulation : 3075 / 4096 [100.00%] @ "252057885000"
// RTL Simulation : 3076 / 4096 [100.00%] @ "252139855000"
// RTL Simulation : 3077 / 4096 [100.00%] @ "252221825000"
// RTL Simulation : 3078 / 4096 [100.00%] @ "252303795000"
// RTL Simulation : 3079 / 4096 [100.00%] @ "252385765000"
// RTL Simulation : 3080 / 4096 [100.00%] @ "252467735000"
// RTL Simulation : 3081 / 4096 [100.00%] @ "252549705000"
// RTL Simulation : 3082 / 4096 [100.00%] @ "252631675000"
// RTL Simulation : 3083 / 4096 [100.00%] @ "252713645000"
// RTL Simulation : 3084 / 4096 [100.00%] @ "252795615000"
// RTL Simulation : 3085 / 4096 [100.00%] @ "252877585000"
// RTL Simulation : 3086 / 4096 [100.00%] @ "252959555000"
// RTL Simulation : 3087 / 4096 [100.00%] @ "253041525000"
// RTL Simulation : 3088 / 4096 [100.00%] @ "253123495000"
// RTL Simulation : 3089 / 4096 [100.00%] @ "253205465000"
// RTL Simulation : 3090 / 4096 [100.00%] @ "253287435000"
// RTL Simulation : 3091 / 4096 [100.00%] @ "253369405000"
// RTL Simulation : 3092 / 4096 [100.00%] @ "253451375000"
// RTL Simulation : 3093 / 4096 [100.00%] @ "253533345000"
// RTL Simulation : 3094 / 4096 [100.00%] @ "253615315000"
// RTL Simulation : 3095 / 4096 [100.00%] @ "253697285000"
// RTL Simulation : 3096 / 4096 [100.00%] @ "253779255000"
// RTL Simulation : 3097 / 4096 [100.00%] @ "253861225000"
// RTL Simulation : 3098 / 4096 [100.00%] @ "253943195000"
// RTL Simulation : 3099 / 4096 [100.00%] @ "254025165000"
// RTL Simulation : 3100 / 4096 [100.00%] @ "254107135000"
// RTL Simulation : 3101 / 4096 [100.00%] @ "254189105000"
// RTL Simulation : 3102 / 4096 [100.00%] @ "254271075000"
// RTL Simulation : 3103 / 4096 [100.00%] @ "254353045000"
// RTL Simulation : 3104 / 4096 [100.00%] @ "254435015000"
// RTL Simulation : 3105 / 4096 [100.00%] @ "254516985000"
// RTL Simulation : 3106 / 4096 [100.00%] @ "254598955000"
// RTL Simulation : 3107 / 4096 [100.00%] @ "254680925000"
// RTL Simulation : 3108 / 4096 [100.00%] @ "254762895000"
// RTL Simulation : 3109 / 4096 [100.00%] @ "254844865000"
// RTL Simulation : 3110 / 4096 [100.00%] @ "254926835000"
// RTL Simulation : 3111 / 4096 [100.00%] @ "255008805000"
// RTL Simulation : 3112 / 4096 [100.00%] @ "255090775000"
// RTL Simulation : 3113 / 4096 [100.00%] @ "255172745000"
// RTL Simulation : 3114 / 4096 [100.00%] @ "255254715000"
// RTL Simulation : 3115 / 4096 [100.00%] @ "255336685000"
// RTL Simulation : 3116 / 4096 [100.00%] @ "255418655000"
// RTL Simulation : 3117 / 4096 [100.00%] @ "255500625000"
// RTL Simulation : 3118 / 4096 [100.00%] @ "255582595000"
// RTL Simulation : 3119 / 4096 [100.00%] @ "255664565000"
// RTL Simulation : 3120 / 4096 [100.00%] @ "255746535000"
// RTL Simulation : 3121 / 4096 [100.00%] @ "255828505000"
// RTL Simulation : 3122 / 4096 [100.00%] @ "255910475000"
// RTL Simulation : 3123 / 4096 [100.00%] @ "255992445000"
// RTL Simulation : 3124 / 4096 [100.00%] @ "256074415000"
// RTL Simulation : 3125 / 4096 [100.00%] @ "256156385000"
// RTL Simulation : 3126 / 4096 [100.00%] @ "256238355000"
// RTL Simulation : 3127 / 4096 [100.00%] @ "256320325000"
// RTL Simulation : 3128 / 4096 [100.00%] @ "256402295000"
// RTL Simulation : 3129 / 4096 [100.00%] @ "256484265000"
// RTL Simulation : 3130 / 4096 [100.00%] @ "256566235000"
// RTL Simulation : 3131 / 4096 [100.00%] @ "256648205000"
// RTL Simulation : 3132 / 4096 [100.00%] @ "256730175000"
// RTL Simulation : 3133 / 4096 [100.00%] @ "256812145000"
// RTL Simulation : 3134 / 4096 [100.00%] @ "256894115000"
// RTL Simulation : 3135 / 4096 [100.00%] @ "256976085000"
// RTL Simulation : 3136 / 4096 [100.00%] @ "257058055000"
// RTL Simulation : 3137 / 4096 [100.00%] @ "257140025000"
// RTL Simulation : 3138 / 4096 [100.00%] @ "257221995000"
// RTL Simulation : 3139 / 4096 [100.00%] @ "257303965000"
// RTL Simulation : 3140 / 4096 [100.00%] @ "257385935000"
// RTL Simulation : 3141 / 4096 [100.00%] @ "257467905000"
// RTL Simulation : 3142 / 4096 [100.00%] @ "257549875000"
// RTL Simulation : 3143 / 4096 [100.00%] @ "257631845000"
// RTL Simulation : 3144 / 4096 [100.00%] @ "257713815000"
// RTL Simulation : 3145 / 4096 [100.00%] @ "257795785000"
// RTL Simulation : 3146 / 4096 [100.00%] @ "257877755000"
// RTL Simulation : 3147 / 4096 [100.00%] @ "257959725000"
// RTL Simulation : 3148 / 4096 [100.00%] @ "258041695000"
// RTL Simulation : 3149 / 4096 [100.00%] @ "258123665000"
// RTL Simulation : 3150 / 4096 [100.00%] @ "258205635000"
// RTL Simulation : 3151 / 4096 [100.00%] @ "258287605000"
// RTL Simulation : 3152 / 4096 [100.00%] @ "258369575000"
// RTL Simulation : 3153 / 4096 [100.00%] @ "258451545000"
// RTL Simulation : 3154 / 4096 [100.00%] @ "258533515000"
// RTL Simulation : 3155 / 4096 [100.00%] @ "258615485000"
// RTL Simulation : 3156 / 4096 [100.00%] @ "258697455000"
// RTL Simulation : 3157 / 4096 [100.00%] @ "258779425000"
// RTL Simulation : 3158 / 4096 [100.00%] @ "258861395000"
// RTL Simulation : 3159 / 4096 [100.00%] @ "258943365000"
// RTL Simulation : 3160 / 4096 [100.00%] @ "259025335000"
// RTL Simulation : 3161 / 4096 [100.00%] @ "259107305000"
// RTL Simulation : 3162 / 4096 [100.00%] @ "259189275000"
// RTL Simulation : 3163 / 4096 [100.00%] @ "259271245000"
// RTL Simulation : 3164 / 4096 [100.00%] @ "259353215000"
// RTL Simulation : 3165 / 4096 [100.00%] @ "259435185000"
// RTL Simulation : 3166 / 4096 [100.00%] @ "259517155000"
// RTL Simulation : 3167 / 4096 [100.00%] @ "259599125000"
// RTL Simulation : 3168 / 4096 [100.00%] @ "259681095000"
// RTL Simulation : 3169 / 4096 [100.00%] @ "259763065000"
// RTL Simulation : 3170 / 4096 [100.00%] @ "259845035000"
// RTL Simulation : 3171 / 4096 [100.00%] @ "259927005000"
// RTL Simulation : 3172 / 4096 [100.00%] @ "260008975000"
// RTL Simulation : 3173 / 4096 [100.00%] @ "260090945000"
// RTL Simulation : 3174 / 4096 [100.00%] @ "260172915000"
// RTL Simulation : 3175 / 4096 [100.00%] @ "260254885000"
// RTL Simulation : 3176 / 4096 [100.00%] @ "260336855000"
// RTL Simulation : 3177 / 4096 [100.00%] @ "260418825000"
// RTL Simulation : 3178 / 4096 [100.00%] @ "260500795000"
// RTL Simulation : 3179 / 4096 [100.00%] @ "260582765000"
// RTL Simulation : 3180 / 4096 [100.00%] @ "260664735000"
// RTL Simulation : 3181 / 4096 [100.00%] @ "260746705000"
// RTL Simulation : 3182 / 4096 [100.00%] @ "260828675000"
// RTL Simulation : 3183 / 4096 [100.00%] @ "260910645000"
// RTL Simulation : 3184 / 4096 [100.00%] @ "260992615000"
// RTL Simulation : 3185 / 4096 [100.00%] @ "261074585000"
// RTL Simulation : 3186 / 4096 [100.00%] @ "261156555000"
// RTL Simulation : 3187 / 4096 [100.00%] @ "261238525000"
// RTL Simulation : 3188 / 4096 [100.00%] @ "261320495000"
// RTL Simulation : 3189 / 4096 [100.00%] @ "261402465000"
// RTL Simulation : 3190 / 4096 [100.00%] @ "261484435000"
// RTL Simulation : 3191 / 4096 [100.00%] @ "261566405000"
// RTL Simulation : 3192 / 4096 [100.00%] @ "261648375000"
// RTL Simulation : 3193 / 4096 [100.00%] @ "261730345000"
// RTL Simulation : 3194 / 4096 [100.00%] @ "261812315000"
// RTL Simulation : 3195 / 4096 [100.00%] @ "261894285000"
// RTL Simulation : 3196 / 4096 [100.00%] @ "261976255000"
// RTL Simulation : 3197 / 4096 [100.00%] @ "262058225000"
// RTL Simulation : 3198 / 4096 [100.00%] @ "262140195000"
// RTL Simulation : 3199 / 4096 [100.00%] @ "262222165000"
// RTL Simulation : 3200 / 4096 [100.00%] @ "262304135000"
// RTL Simulation : 3201 / 4096 [100.00%] @ "262386105000"
// RTL Simulation : 3202 / 4096 [100.00%] @ "262468075000"
// RTL Simulation : 3203 / 4096 [100.00%] @ "262550045000"
// RTL Simulation : 3204 / 4096 [100.00%] @ "262632015000"
// RTL Simulation : 3205 / 4096 [100.00%] @ "262713985000"
// RTL Simulation : 3206 / 4096 [100.00%] @ "262795955000"
// RTL Simulation : 3207 / 4096 [100.00%] @ "262877925000"
// RTL Simulation : 3208 / 4096 [100.00%] @ "262959895000"
// RTL Simulation : 3209 / 4096 [100.00%] @ "263041865000"
// RTL Simulation : 3210 / 4096 [100.00%] @ "263123835000"
// RTL Simulation : 3211 / 4096 [100.00%] @ "263205805000"
// RTL Simulation : 3212 / 4096 [100.00%] @ "263287775000"
// RTL Simulation : 3213 / 4096 [100.00%] @ "263369745000"
// RTL Simulation : 3214 / 4096 [100.00%] @ "263451715000"
// RTL Simulation : 3215 / 4096 [100.00%] @ "263533685000"
// RTL Simulation : 3216 / 4096 [100.00%] @ "263615655000"
// RTL Simulation : 3217 / 4096 [100.00%] @ "263697625000"
// RTL Simulation : 3218 / 4096 [100.00%] @ "263779595000"
// RTL Simulation : 3219 / 4096 [100.00%] @ "263861565000"
// RTL Simulation : 3220 / 4096 [100.00%] @ "263943535000"
// RTL Simulation : 3221 / 4096 [100.00%] @ "264025505000"
// RTL Simulation : 3222 / 4096 [100.00%] @ "264107475000"
// RTL Simulation : 3223 / 4096 [100.00%] @ "264189445000"
// RTL Simulation : 3224 / 4096 [100.00%] @ "264271415000"
// RTL Simulation : 3225 / 4096 [100.00%] @ "264353385000"
// RTL Simulation : 3226 / 4096 [100.00%] @ "264435355000"
// RTL Simulation : 3227 / 4096 [100.00%] @ "264517325000"
// RTL Simulation : 3228 / 4096 [100.00%] @ "264599295000"
// RTL Simulation : 3229 / 4096 [100.00%] @ "264681265000"
// RTL Simulation : 3230 / 4096 [100.00%] @ "264763235000"
// RTL Simulation : 3231 / 4096 [100.00%] @ "264845205000"
// RTL Simulation : 3232 / 4096 [100.00%] @ "264927175000"
// RTL Simulation : 3233 / 4096 [100.00%] @ "265009145000"
// RTL Simulation : 3234 / 4096 [100.00%] @ "265091115000"
// RTL Simulation : 3235 / 4096 [100.00%] @ "265173085000"
// RTL Simulation : 3236 / 4096 [100.00%] @ "265255055000"
// RTL Simulation : 3237 / 4096 [100.00%] @ "265337025000"
// RTL Simulation : 3238 / 4096 [100.00%] @ "265418995000"
// RTL Simulation : 3239 / 4096 [100.00%] @ "265500965000"
// RTL Simulation : 3240 / 4096 [100.00%] @ "265582935000"
// RTL Simulation : 3241 / 4096 [100.00%] @ "265664905000"
// RTL Simulation : 3242 / 4096 [100.00%] @ "265746875000"
// RTL Simulation : 3243 / 4096 [100.00%] @ "265828845000"
// RTL Simulation : 3244 / 4096 [100.00%] @ "265910815000"
// RTL Simulation : 3245 / 4096 [100.00%] @ "265992785000"
// RTL Simulation : 3246 / 4096 [100.00%] @ "266074755000"
// RTL Simulation : 3247 / 4096 [100.00%] @ "266156725000"
// RTL Simulation : 3248 / 4096 [100.00%] @ "266238695000"
// RTL Simulation : 3249 / 4096 [100.00%] @ "266320665000"
// RTL Simulation : 3250 / 4096 [100.00%] @ "266402635000"
// RTL Simulation : 3251 / 4096 [100.00%] @ "266484605000"
// RTL Simulation : 3252 / 4096 [100.00%] @ "266566575000"
// RTL Simulation : 3253 / 4096 [100.00%] @ "266648545000"
// RTL Simulation : 3254 / 4096 [100.00%] @ "266730515000"
// RTL Simulation : 3255 / 4096 [100.00%] @ "266812485000"
// RTL Simulation : 3256 / 4096 [100.00%] @ "266894455000"
// RTL Simulation : 3257 / 4096 [100.00%] @ "266976425000"
// RTL Simulation : 3258 / 4096 [100.00%] @ "267058395000"
// RTL Simulation : 3259 / 4096 [100.00%] @ "267140365000"
// RTL Simulation : 3260 / 4096 [100.00%] @ "267222335000"
// RTL Simulation : 3261 / 4096 [100.00%] @ "267304305000"
// RTL Simulation : 3262 / 4096 [100.00%] @ "267386275000"
// RTL Simulation : 3263 / 4096 [100.00%] @ "267468245000"
// RTL Simulation : 3264 / 4096 [100.00%] @ "267550215000"
// RTL Simulation : 3265 / 4096 [100.00%] @ "267632185000"
// RTL Simulation : 3266 / 4096 [100.00%] @ "267714155000"
// RTL Simulation : 3267 / 4096 [100.00%] @ "267796125000"
// RTL Simulation : 3268 / 4096 [100.00%] @ "267878095000"
// RTL Simulation : 3269 / 4096 [100.00%] @ "267960065000"
// RTL Simulation : 3270 / 4096 [100.00%] @ "268042035000"
// RTL Simulation : 3271 / 4096 [100.00%] @ "268124005000"
// RTL Simulation : 3272 / 4096 [100.00%] @ "268205975000"
// RTL Simulation : 3273 / 4096 [100.00%] @ "268287945000"
// RTL Simulation : 3274 / 4096 [100.00%] @ "268369915000"
// RTL Simulation : 3275 / 4096 [100.00%] @ "268451885000"
// RTL Simulation : 3276 / 4096 [100.00%] @ "268533855000"
// RTL Simulation : 3277 / 4096 [100.00%] @ "268615825000"
// RTL Simulation : 3278 / 4096 [100.00%] @ "268697795000"
// RTL Simulation : 3279 / 4096 [100.00%] @ "268779765000"
// RTL Simulation : 3280 / 4096 [100.00%] @ "268861735000"
// RTL Simulation : 3281 / 4096 [100.00%] @ "268943705000"
// RTL Simulation : 3282 / 4096 [100.00%] @ "269025675000"
// RTL Simulation : 3283 / 4096 [100.00%] @ "269107645000"
// RTL Simulation : 3284 / 4096 [100.00%] @ "269189615000"
// RTL Simulation : 3285 / 4096 [100.00%] @ "269271585000"
// RTL Simulation : 3286 / 4096 [100.00%] @ "269353555000"
// RTL Simulation : 3287 / 4096 [100.00%] @ "269435525000"
// RTL Simulation : 3288 / 4096 [100.00%] @ "269517495000"
// RTL Simulation : 3289 / 4096 [100.00%] @ "269599465000"
// RTL Simulation : 3290 / 4096 [100.00%] @ "269681435000"
// RTL Simulation : 3291 / 4096 [100.00%] @ "269763405000"
// RTL Simulation : 3292 / 4096 [100.00%] @ "269845375000"
// RTL Simulation : 3293 / 4096 [100.00%] @ "269927345000"
// RTL Simulation : 3294 / 4096 [100.00%] @ "270009315000"
// RTL Simulation : 3295 / 4096 [100.00%] @ "270091285000"
// RTL Simulation : 3296 / 4096 [100.00%] @ "270173255000"
// RTL Simulation : 3297 / 4096 [100.00%] @ "270255225000"
// RTL Simulation : 3298 / 4096 [100.00%] @ "270337195000"
// RTL Simulation : 3299 / 4096 [100.00%] @ "270419165000"
// RTL Simulation : 3300 / 4096 [100.00%] @ "270501135000"
// RTL Simulation : 3301 / 4096 [100.00%] @ "270583105000"
// RTL Simulation : 3302 / 4096 [100.00%] @ "270665075000"
// RTL Simulation : 3303 / 4096 [100.00%] @ "270747045000"
// RTL Simulation : 3304 / 4096 [100.00%] @ "270829015000"
// RTL Simulation : 3305 / 4096 [100.00%] @ "270910985000"
// RTL Simulation : 3306 / 4096 [100.00%] @ "270992955000"
// RTL Simulation : 3307 / 4096 [100.00%] @ "271074925000"
// RTL Simulation : 3308 / 4096 [100.00%] @ "271156895000"
// RTL Simulation : 3309 / 4096 [100.00%] @ "271238865000"
// RTL Simulation : 3310 / 4096 [100.00%] @ "271320835000"
// RTL Simulation : 3311 / 4096 [100.00%] @ "271402805000"
// RTL Simulation : 3312 / 4096 [100.00%] @ "271484775000"
// RTL Simulation : 3313 / 4096 [100.00%] @ "271566745000"
// RTL Simulation : 3314 / 4096 [100.00%] @ "271648715000"
// RTL Simulation : 3315 / 4096 [100.00%] @ "271730685000"
// RTL Simulation : 3316 / 4096 [100.00%] @ "271812655000"
// RTL Simulation : 3317 / 4096 [100.00%] @ "271894625000"
// RTL Simulation : 3318 / 4096 [100.00%] @ "271976595000"
// RTL Simulation : 3319 / 4096 [100.00%] @ "272058565000"
// RTL Simulation : 3320 / 4096 [100.00%] @ "272140535000"
// RTL Simulation : 3321 / 4096 [100.00%] @ "272222505000"
// RTL Simulation : 3322 / 4096 [100.00%] @ "272304475000"
// RTL Simulation : 3323 / 4096 [100.00%] @ "272386445000"
// RTL Simulation : 3324 / 4096 [100.00%] @ "272468415000"
// RTL Simulation : 3325 / 4096 [100.00%] @ "272550385000"
// RTL Simulation : 3326 / 4096 [100.00%] @ "272632355000"
// RTL Simulation : 3327 / 4096 [100.00%] @ "272714325000"
// RTL Simulation : 3328 / 4096 [100.00%] @ "272796295000"
// RTL Simulation : 3329 / 4096 [100.00%] @ "272878265000"
// RTL Simulation : 3330 / 4096 [100.00%] @ "272960235000"
// RTL Simulation : 3331 / 4096 [100.00%] @ "273042205000"
// RTL Simulation : 3332 / 4096 [100.00%] @ "273124175000"
// RTL Simulation : 3333 / 4096 [100.00%] @ "273206145000"
// RTL Simulation : 3334 / 4096 [100.00%] @ "273288115000"
// RTL Simulation : 3335 / 4096 [100.00%] @ "273370085000"
// RTL Simulation : 3336 / 4096 [100.00%] @ "273452055000"
// RTL Simulation : 3337 / 4096 [100.00%] @ "273534025000"
// RTL Simulation : 3338 / 4096 [100.00%] @ "273615995000"
// RTL Simulation : 3339 / 4096 [100.00%] @ "273697965000"
// RTL Simulation : 3340 / 4096 [100.00%] @ "273779935000"
// RTL Simulation : 3341 / 4096 [100.00%] @ "273861905000"
// RTL Simulation : 3342 / 4096 [100.00%] @ "273943875000"
// RTL Simulation : 3343 / 4096 [100.00%] @ "274025845000"
// RTL Simulation : 3344 / 4096 [100.00%] @ "274107815000"
// RTL Simulation : 3345 / 4096 [100.00%] @ "274189785000"
// RTL Simulation : 3346 / 4096 [100.00%] @ "274271755000"
// RTL Simulation : 3347 / 4096 [100.00%] @ "274353725000"
// RTL Simulation : 3348 / 4096 [100.00%] @ "274435695000"
// RTL Simulation : 3349 / 4096 [100.00%] @ "274517665000"
// RTL Simulation : 3350 / 4096 [100.00%] @ "274599635000"
// RTL Simulation : 3351 / 4096 [100.00%] @ "274681605000"
// RTL Simulation : 3352 / 4096 [100.00%] @ "274763575000"
// RTL Simulation : 3353 / 4096 [100.00%] @ "274845545000"
// RTL Simulation : 3354 / 4096 [100.00%] @ "274927515000"
// RTL Simulation : 3355 / 4096 [100.00%] @ "275009485000"
// RTL Simulation : 3356 / 4096 [100.00%] @ "275091455000"
// RTL Simulation : 3357 / 4096 [100.00%] @ "275173425000"
// RTL Simulation : 3358 / 4096 [100.00%] @ "275255395000"
// RTL Simulation : 3359 / 4096 [100.00%] @ "275337365000"
// RTL Simulation : 3360 / 4096 [100.00%] @ "275419335000"
// RTL Simulation : 3361 / 4096 [100.00%] @ "275501305000"
// RTL Simulation : 3362 / 4096 [100.00%] @ "275583275000"
// RTL Simulation : 3363 / 4096 [100.00%] @ "275665245000"
// RTL Simulation : 3364 / 4096 [100.00%] @ "275747215000"
// RTL Simulation : 3365 / 4096 [100.00%] @ "275829185000"
// RTL Simulation : 3366 / 4096 [100.00%] @ "275911155000"
// RTL Simulation : 3367 / 4096 [100.00%] @ "275993125000"
// RTL Simulation : 3368 / 4096 [100.00%] @ "276075095000"
// RTL Simulation : 3369 / 4096 [100.00%] @ "276157065000"
// RTL Simulation : 3370 / 4096 [100.00%] @ "276239035000"
// RTL Simulation : 3371 / 4096 [100.00%] @ "276321005000"
// RTL Simulation : 3372 / 4096 [100.00%] @ "276402975000"
// RTL Simulation : 3373 / 4096 [100.00%] @ "276484945000"
// RTL Simulation : 3374 / 4096 [100.00%] @ "276566915000"
// RTL Simulation : 3375 / 4096 [100.00%] @ "276648885000"
// RTL Simulation : 3376 / 4096 [100.00%] @ "276730855000"
// RTL Simulation : 3377 / 4096 [100.00%] @ "276812825000"
// RTL Simulation : 3378 / 4096 [100.00%] @ "276894795000"
// RTL Simulation : 3379 / 4096 [100.00%] @ "276976765000"
// RTL Simulation : 3380 / 4096 [100.00%] @ "277058735000"
// RTL Simulation : 3381 / 4096 [100.00%] @ "277140705000"
// RTL Simulation : 3382 / 4096 [100.00%] @ "277222675000"
// RTL Simulation : 3383 / 4096 [100.00%] @ "277304645000"
// RTL Simulation : 3384 / 4096 [100.00%] @ "277386615000"
// RTL Simulation : 3385 / 4096 [100.00%] @ "277468585000"
// RTL Simulation : 3386 / 4096 [100.00%] @ "277550555000"
// RTL Simulation : 3387 / 4096 [100.00%] @ "277632525000"
// RTL Simulation : 3388 / 4096 [100.00%] @ "277714495000"
// RTL Simulation : 3389 / 4096 [100.00%] @ "277796465000"
// RTL Simulation : 3390 / 4096 [100.00%] @ "277878435000"
// RTL Simulation : 3391 / 4096 [100.00%] @ "277960405000"
// RTL Simulation : 3392 / 4096 [100.00%] @ "278042375000"
// RTL Simulation : 3393 / 4096 [100.00%] @ "278124345000"
// RTL Simulation : 3394 / 4096 [100.00%] @ "278206315000"
// RTL Simulation : 3395 / 4096 [100.00%] @ "278288285000"
// RTL Simulation : 3396 / 4096 [100.00%] @ "278370255000"
// RTL Simulation : 3397 / 4096 [100.00%] @ "278452225000"
// RTL Simulation : 3398 / 4096 [100.00%] @ "278534195000"
// RTL Simulation : 3399 / 4096 [100.00%] @ "278616165000"
// RTL Simulation : 3400 / 4096 [100.00%] @ "278698135000"
// RTL Simulation : 3401 / 4096 [100.00%] @ "278780105000"
// RTL Simulation : 3402 / 4096 [100.00%] @ "278862075000"
// RTL Simulation : 3403 / 4096 [100.00%] @ "278944045000"
// RTL Simulation : 3404 / 4096 [100.00%] @ "279026015000"
// RTL Simulation : 3405 / 4096 [100.00%] @ "279107985000"
// RTL Simulation : 3406 / 4096 [100.00%] @ "279189955000"
// RTL Simulation : 3407 / 4096 [100.00%] @ "279271925000"
// RTL Simulation : 3408 / 4096 [100.00%] @ "279353895000"
// RTL Simulation : 3409 / 4096 [100.00%] @ "279435865000"
// RTL Simulation : 3410 / 4096 [100.00%] @ "279517835000"
// RTL Simulation : 3411 / 4096 [100.00%] @ "279599805000"
// RTL Simulation : 3412 / 4096 [100.00%] @ "279681775000"
// RTL Simulation : 3413 / 4096 [100.00%] @ "279763745000"
// RTL Simulation : 3414 / 4096 [100.00%] @ "279845715000"
// RTL Simulation : 3415 / 4096 [100.00%] @ "279927685000"
// RTL Simulation : 3416 / 4096 [100.00%] @ "280009655000"
// RTL Simulation : 3417 / 4096 [100.00%] @ "280091625000"
// RTL Simulation : 3418 / 4096 [100.00%] @ "280173595000"
// RTL Simulation : 3419 / 4096 [100.00%] @ "280255565000"
// RTL Simulation : 3420 / 4096 [100.00%] @ "280337535000"
// RTL Simulation : 3421 / 4096 [100.00%] @ "280419505000"
// RTL Simulation : 3422 / 4096 [100.00%] @ "280501475000"
// RTL Simulation : 3423 / 4096 [100.00%] @ "280583445000"
// RTL Simulation : 3424 / 4096 [100.00%] @ "280665415000"
// RTL Simulation : 3425 / 4096 [100.00%] @ "280747385000"
// RTL Simulation : 3426 / 4096 [100.00%] @ "280829355000"
// RTL Simulation : 3427 / 4096 [100.00%] @ "280911325000"
// RTL Simulation : 3428 / 4096 [100.00%] @ "280993295000"
// RTL Simulation : 3429 / 4096 [100.00%] @ "281075265000"
// RTL Simulation : 3430 / 4096 [100.00%] @ "281157235000"
// RTL Simulation : 3431 / 4096 [100.00%] @ "281239205000"
// RTL Simulation : 3432 / 4096 [100.00%] @ "281321175000"
// RTL Simulation : 3433 / 4096 [100.00%] @ "281403145000"
// RTL Simulation : 3434 / 4096 [100.00%] @ "281485115000"
// RTL Simulation : 3435 / 4096 [100.00%] @ "281567085000"
// RTL Simulation : 3436 / 4096 [100.00%] @ "281649055000"
// RTL Simulation : 3437 / 4096 [100.00%] @ "281731025000"
// RTL Simulation : 3438 / 4096 [100.00%] @ "281812995000"
// RTL Simulation : 3439 / 4096 [100.00%] @ "281894965000"
// RTL Simulation : 3440 / 4096 [100.00%] @ "281976935000"
// RTL Simulation : 3441 / 4096 [100.00%] @ "282058905000"
// RTL Simulation : 3442 / 4096 [100.00%] @ "282140875000"
// RTL Simulation : 3443 / 4096 [100.00%] @ "282222845000"
// RTL Simulation : 3444 / 4096 [100.00%] @ "282304815000"
// RTL Simulation : 3445 / 4096 [100.00%] @ "282386785000"
// RTL Simulation : 3446 / 4096 [100.00%] @ "282468755000"
// RTL Simulation : 3447 / 4096 [100.00%] @ "282550725000"
// RTL Simulation : 3448 / 4096 [100.00%] @ "282632695000"
// RTL Simulation : 3449 / 4096 [100.00%] @ "282714665000"
// RTL Simulation : 3450 / 4096 [100.00%] @ "282796635000"
// RTL Simulation : 3451 / 4096 [100.00%] @ "282878605000"
// RTL Simulation : 3452 / 4096 [100.00%] @ "282960575000"
// RTL Simulation : 3453 / 4096 [100.00%] @ "283042545000"
// RTL Simulation : 3454 / 4096 [100.00%] @ "283124515000"
// RTL Simulation : 3455 / 4096 [100.00%] @ "283206485000"
// RTL Simulation : 3456 / 4096 [100.00%] @ "283288455000"
// RTL Simulation : 3457 / 4096 [100.00%] @ "283370425000"
// RTL Simulation : 3458 / 4096 [100.00%] @ "283452395000"
// RTL Simulation : 3459 / 4096 [100.00%] @ "283534365000"
// RTL Simulation : 3460 / 4096 [100.00%] @ "283616335000"
// RTL Simulation : 3461 / 4096 [100.00%] @ "283698305000"
// RTL Simulation : 3462 / 4096 [100.00%] @ "283780275000"
// RTL Simulation : 3463 / 4096 [100.00%] @ "283862245000"
// RTL Simulation : 3464 / 4096 [100.00%] @ "283944215000"
// RTL Simulation : 3465 / 4096 [100.00%] @ "284026185000"
// RTL Simulation : 3466 / 4096 [100.00%] @ "284108155000"
// RTL Simulation : 3467 / 4096 [100.00%] @ "284190125000"
// RTL Simulation : 3468 / 4096 [100.00%] @ "284272095000"
// RTL Simulation : 3469 / 4096 [100.00%] @ "284354065000"
// RTL Simulation : 3470 / 4096 [100.00%] @ "284436035000"
// RTL Simulation : 3471 / 4096 [100.00%] @ "284518005000"
// RTL Simulation : 3472 / 4096 [100.00%] @ "284599975000"
// RTL Simulation : 3473 / 4096 [100.00%] @ "284681945000"
// RTL Simulation : 3474 / 4096 [100.00%] @ "284763915000"
// RTL Simulation : 3475 / 4096 [100.00%] @ "284845885000"
// RTL Simulation : 3476 / 4096 [100.00%] @ "284927855000"
// RTL Simulation : 3477 / 4096 [100.00%] @ "285009825000"
// RTL Simulation : 3478 / 4096 [100.00%] @ "285091795000"
// RTL Simulation : 3479 / 4096 [100.00%] @ "285173765000"
// RTL Simulation : 3480 / 4096 [100.00%] @ "285255735000"
// RTL Simulation : 3481 / 4096 [100.00%] @ "285337705000"
// RTL Simulation : 3482 / 4096 [100.00%] @ "285419675000"
// RTL Simulation : 3483 / 4096 [100.00%] @ "285501645000"
// RTL Simulation : 3484 / 4096 [100.00%] @ "285583615000"
// RTL Simulation : 3485 / 4096 [100.00%] @ "285665585000"
// RTL Simulation : 3486 / 4096 [100.00%] @ "285747555000"
// RTL Simulation : 3487 / 4096 [100.00%] @ "285829525000"
// RTL Simulation : 3488 / 4096 [100.00%] @ "285911495000"
// RTL Simulation : 3489 / 4096 [100.00%] @ "285993465000"
// RTL Simulation : 3490 / 4096 [100.00%] @ "286075435000"
// RTL Simulation : 3491 / 4096 [100.00%] @ "286157405000"
// RTL Simulation : 3492 / 4096 [100.00%] @ "286239375000"
// RTL Simulation : 3493 / 4096 [100.00%] @ "286321345000"
// RTL Simulation : 3494 / 4096 [100.00%] @ "286403315000"
// RTL Simulation : 3495 / 4096 [100.00%] @ "286485285000"
// RTL Simulation : 3496 / 4096 [100.00%] @ "286567255000"
// RTL Simulation : 3497 / 4096 [100.00%] @ "286649225000"
// RTL Simulation : 3498 / 4096 [100.00%] @ "286731195000"
// RTL Simulation : 3499 / 4096 [100.00%] @ "286813165000"
// RTL Simulation : 3500 / 4096 [100.00%] @ "286895135000"
// RTL Simulation : 3501 / 4096 [100.00%] @ "286977105000"
// RTL Simulation : 3502 / 4096 [100.00%] @ "287059075000"
// RTL Simulation : 3503 / 4096 [100.00%] @ "287141045000"
// RTL Simulation : 3504 / 4096 [100.00%] @ "287223015000"
// RTL Simulation : 3505 / 4096 [100.00%] @ "287304985000"
// RTL Simulation : 3506 / 4096 [100.00%] @ "287386955000"
// RTL Simulation : 3507 / 4096 [100.00%] @ "287468925000"
// RTL Simulation : 3508 / 4096 [100.00%] @ "287550895000"
// RTL Simulation : 3509 / 4096 [100.00%] @ "287632865000"
// RTL Simulation : 3510 / 4096 [100.00%] @ "287714835000"
// RTL Simulation : 3511 / 4096 [100.00%] @ "287796805000"
// RTL Simulation : 3512 / 4096 [100.00%] @ "287878775000"
// RTL Simulation : 3513 / 4096 [100.00%] @ "287960745000"
// RTL Simulation : 3514 / 4096 [100.00%] @ "288042715000"
// RTL Simulation : 3515 / 4096 [100.00%] @ "288124685000"
// RTL Simulation : 3516 / 4096 [100.00%] @ "288206655000"
// RTL Simulation : 3517 / 4096 [100.00%] @ "288288625000"
// RTL Simulation : 3518 / 4096 [100.00%] @ "288370595000"
// RTL Simulation : 3519 / 4096 [100.00%] @ "288452565000"
// RTL Simulation : 3520 / 4096 [100.00%] @ "288534535000"
// RTL Simulation : 3521 / 4096 [100.00%] @ "288616505000"
// RTL Simulation : 3522 / 4096 [100.00%] @ "288698475000"
// RTL Simulation : 3523 / 4096 [100.00%] @ "288780445000"
// RTL Simulation : 3524 / 4096 [100.00%] @ "288862415000"
// RTL Simulation : 3525 / 4096 [100.00%] @ "288944385000"
// RTL Simulation : 3526 / 4096 [100.00%] @ "289026355000"
// RTL Simulation : 3527 / 4096 [100.00%] @ "289108325000"
// RTL Simulation : 3528 / 4096 [100.00%] @ "289190295000"
// RTL Simulation : 3529 / 4096 [100.00%] @ "289272265000"
// RTL Simulation : 3530 / 4096 [100.00%] @ "289354235000"
// RTL Simulation : 3531 / 4096 [100.00%] @ "289436205000"
// RTL Simulation : 3532 / 4096 [100.00%] @ "289518175000"
// RTL Simulation : 3533 / 4096 [100.00%] @ "289600145000"
// RTL Simulation : 3534 / 4096 [100.00%] @ "289682115000"
// RTL Simulation : 3535 / 4096 [100.00%] @ "289764085000"
// RTL Simulation : 3536 / 4096 [100.00%] @ "289846055000"
// RTL Simulation : 3537 / 4096 [100.00%] @ "289928025000"
// RTL Simulation : 3538 / 4096 [100.00%] @ "290009995000"
// RTL Simulation : 3539 / 4096 [100.00%] @ "290091965000"
// RTL Simulation : 3540 / 4096 [100.00%] @ "290173935000"
// RTL Simulation : 3541 / 4096 [100.00%] @ "290255905000"
// RTL Simulation : 3542 / 4096 [100.00%] @ "290337875000"
// RTL Simulation : 3543 / 4096 [100.00%] @ "290419845000"
// RTL Simulation : 3544 / 4096 [100.00%] @ "290501815000"
// RTL Simulation : 3545 / 4096 [100.00%] @ "290583785000"
// RTL Simulation : 3546 / 4096 [100.00%] @ "290665755000"
// RTL Simulation : 3547 / 4096 [100.00%] @ "290747725000"
// RTL Simulation : 3548 / 4096 [100.00%] @ "290829695000"
// RTL Simulation : 3549 / 4096 [100.00%] @ "290911665000"
// RTL Simulation : 3550 / 4096 [100.00%] @ "290993635000"
// RTL Simulation : 3551 / 4096 [100.00%] @ "291075605000"
// RTL Simulation : 3552 / 4096 [100.00%] @ "291157575000"
// RTL Simulation : 3553 / 4096 [100.00%] @ "291239545000"
// RTL Simulation : 3554 / 4096 [100.00%] @ "291321515000"
// RTL Simulation : 3555 / 4096 [100.00%] @ "291403485000"
// RTL Simulation : 3556 / 4096 [100.00%] @ "291485455000"
// RTL Simulation : 3557 / 4096 [100.00%] @ "291567425000"
// RTL Simulation : 3558 / 4096 [100.00%] @ "291649395000"
// RTL Simulation : 3559 / 4096 [100.00%] @ "291731365000"
// RTL Simulation : 3560 / 4096 [100.00%] @ "291813335000"
// RTL Simulation : 3561 / 4096 [100.00%] @ "291895305000"
// RTL Simulation : 3562 / 4096 [100.00%] @ "291977275000"
// RTL Simulation : 3563 / 4096 [100.00%] @ "292059245000"
// RTL Simulation : 3564 / 4096 [100.00%] @ "292141215000"
// RTL Simulation : 3565 / 4096 [100.00%] @ "292223185000"
// RTL Simulation : 3566 / 4096 [100.00%] @ "292305155000"
// RTL Simulation : 3567 / 4096 [100.00%] @ "292387125000"
// RTL Simulation : 3568 / 4096 [100.00%] @ "292469095000"
// RTL Simulation : 3569 / 4096 [100.00%] @ "292551065000"
// RTL Simulation : 3570 / 4096 [100.00%] @ "292633035000"
// RTL Simulation : 3571 / 4096 [100.00%] @ "292715005000"
// RTL Simulation : 3572 / 4096 [100.00%] @ "292796975000"
// RTL Simulation : 3573 / 4096 [100.00%] @ "292878945000"
// RTL Simulation : 3574 / 4096 [100.00%] @ "292960915000"
// RTL Simulation : 3575 / 4096 [100.00%] @ "293042885000"
// RTL Simulation : 3576 / 4096 [100.00%] @ "293124855000"
// RTL Simulation : 3577 / 4096 [100.00%] @ "293206825000"
// RTL Simulation : 3578 / 4096 [100.00%] @ "293288795000"
// RTL Simulation : 3579 / 4096 [100.00%] @ "293370765000"
// RTL Simulation : 3580 / 4096 [100.00%] @ "293452735000"
// RTL Simulation : 3581 / 4096 [100.00%] @ "293534705000"
// RTL Simulation : 3582 / 4096 [100.00%] @ "293616675000"
// RTL Simulation : 3583 / 4096 [100.00%] @ "293698645000"
// RTL Simulation : 3584 / 4096 [100.00%] @ "293780615000"
// RTL Simulation : 3585 / 4096 [100.00%] @ "293862585000"
// RTL Simulation : 3586 / 4096 [100.00%] @ "293944555000"
// RTL Simulation : 3587 / 4096 [100.00%] @ "294026525000"
// RTL Simulation : 3588 / 4096 [100.00%] @ "294108495000"
// RTL Simulation : 3589 / 4096 [100.00%] @ "294190465000"
// RTL Simulation : 3590 / 4096 [100.00%] @ "294272435000"
// RTL Simulation : 3591 / 4096 [100.00%] @ "294354405000"
// RTL Simulation : 3592 / 4096 [100.00%] @ "294436375000"
// RTL Simulation : 3593 / 4096 [100.00%] @ "294518345000"
// RTL Simulation : 3594 / 4096 [100.00%] @ "294600315000"
// RTL Simulation : 3595 / 4096 [100.00%] @ "294682285000"
// RTL Simulation : 3596 / 4096 [100.00%] @ "294764255000"
// RTL Simulation : 3597 / 4096 [100.00%] @ "294846225000"
// RTL Simulation : 3598 / 4096 [100.00%] @ "294928195000"
// RTL Simulation : 3599 / 4096 [100.00%] @ "295010165000"
// RTL Simulation : 3600 / 4096 [100.00%] @ "295092135000"
// RTL Simulation : 3601 / 4096 [100.00%] @ "295174105000"
// RTL Simulation : 3602 / 4096 [100.00%] @ "295256075000"
// RTL Simulation : 3603 / 4096 [100.00%] @ "295338045000"
// RTL Simulation : 3604 / 4096 [100.00%] @ "295420015000"
// RTL Simulation : 3605 / 4096 [100.00%] @ "295501985000"
// RTL Simulation : 3606 / 4096 [100.00%] @ "295583955000"
// RTL Simulation : 3607 / 4096 [100.00%] @ "295665925000"
// RTL Simulation : 3608 / 4096 [100.00%] @ "295747895000"
// RTL Simulation : 3609 / 4096 [100.00%] @ "295829865000"
// RTL Simulation : 3610 / 4096 [100.00%] @ "295911835000"
// RTL Simulation : 3611 / 4096 [100.00%] @ "295993805000"
// RTL Simulation : 3612 / 4096 [100.00%] @ "296075775000"
// RTL Simulation : 3613 / 4096 [100.00%] @ "296157745000"
// RTL Simulation : 3614 / 4096 [100.00%] @ "296239715000"
// RTL Simulation : 3615 / 4096 [100.00%] @ "296321685000"
// RTL Simulation : 3616 / 4096 [100.00%] @ "296403655000"
// RTL Simulation : 3617 / 4096 [100.00%] @ "296485625000"
// RTL Simulation : 3618 / 4096 [100.00%] @ "296567595000"
// RTL Simulation : 3619 / 4096 [100.00%] @ "296649565000"
// RTL Simulation : 3620 / 4096 [100.00%] @ "296731535000"
// RTL Simulation : 3621 / 4096 [100.00%] @ "296813505000"
// RTL Simulation : 3622 / 4096 [100.00%] @ "296895475000"
// RTL Simulation : 3623 / 4096 [100.00%] @ "296977445000"
// RTL Simulation : 3624 / 4096 [100.00%] @ "297059415000"
// RTL Simulation : 3625 / 4096 [100.00%] @ "297141385000"
// RTL Simulation : 3626 / 4096 [100.00%] @ "297223355000"
// RTL Simulation : 3627 / 4096 [100.00%] @ "297305325000"
// RTL Simulation : 3628 / 4096 [100.00%] @ "297387295000"
// RTL Simulation : 3629 / 4096 [100.00%] @ "297469265000"
// RTL Simulation : 3630 / 4096 [100.00%] @ "297551235000"
// RTL Simulation : 3631 / 4096 [100.00%] @ "297633205000"
// RTL Simulation : 3632 / 4096 [100.00%] @ "297715175000"
// RTL Simulation : 3633 / 4096 [100.00%] @ "297797145000"
// RTL Simulation : 3634 / 4096 [100.00%] @ "297879115000"
// RTL Simulation : 3635 / 4096 [100.00%] @ "297961085000"
// RTL Simulation : 3636 / 4096 [100.00%] @ "298043055000"
// RTL Simulation : 3637 / 4096 [100.00%] @ "298125025000"
// RTL Simulation : 3638 / 4096 [100.00%] @ "298206995000"
// RTL Simulation : 3639 / 4096 [100.00%] @ "298288965000"
// RTL Simulation : 3640 / 4096 [100.00%] @ "298370935000"
// RTL Simulation : 3641 / 4096 [100.00%] @ "298452905000"
// RTL Simulation : 3642 / 4096 [100.00%] @ "298534875000"
// RTL Simulation : 3643 / 4096 [100.00%] @ "298616845000"
// RTL Simulation : 3644 / 4096 [100.00%] @ "298698815000"
// RTL Simulation : 3645 / 4096 [100.00%] @ "298780785000"
// RTL Simulation : 3646 / 4096 [100.00%] @ "298862755000"
// RTL Simulation : 3647 / 4096 [100.00%] @ "298944725000"
// RTL Simulation : 3648 / 4096 [100.00%] @ "299026695000"
// RTL Simulation : 3649 / 4096 [100.00%] @ "299108665000"
// RTL Simulation : 3650 / 4096 [100.00%] @ "299190635000"
// RTL Simulation : 3651 / 4096 [100.00%] @ "299272605000"
// RTL Simulation : 3652 / 4096 [100.00%] @ "299354575000"
// RTL Simulation : 3653 / 4096 [100.00%] @ "299436545000"
// RTL Simulation : 3654 / 4096 [100.00%] @ "299518515000"
// RTL Simulation : 3655 / 4096 [100.00%] @ "299600485000"
// RTL Simulation : 3656 / 4096 [100.00%] @ "299682455000"
// RTL Simulation : 3657 / 4096 [100.00%] @ "299764425000"
// RTL Simulation : 3658 / 4096 [100.00%] @ "299846395000"
// RTL Simulation : 3659 / 4096 [100.00%] @ "299928365000"
// RTL Simulation : 3660 / 4096 [100.00%] @ "300010335000"
// RTL Simulation : 3661 / 4096 [100.00%] @ "300092305000"
// RTL Simulation : 3662 / 4096 [100.00%] @ "300174275000"
// RTL Simulation : 3663 / 4096 [100.00%] @ "300256245000"
// RTL Simulation : 3664 / 4096 [100.00%] @ "300338215000"
// RTL Simulation : 3665 / 4096 [100.00%] @ "300420185000"
// RTL Simulation : 3666 / 4096 [100.00%] @ "300502155000"
// RTL Simulation : 3667 / 4096 [100.00%] @ "300584125000"
// RTL Simulation : 3668 / 4096 [100.00%] @ "300666095000"
// RTL Simulation : 3669 / 4096 [100.00%] @ "300748065000"
// RTL Simulation : 3670 / 4096 [100.00%] @ "300830035000"
// RTL Simulation : 3671 / 4096 [100.00%] @ "300912005000"
// RTL Simulation : 3672 / 4096 [100.00%] @ "300993975000"
// RTL Simulation : 3673 / 4096 [100.00%] @ "301075945000"
// RTL Simulation : 3674 / 4096 [100.00%] @ "301157915000"
// RTL Simulation : 3675 / 4096 [100.00%] @ "301239885000"
// RTL Simulation : 3676 / 4096 [100.00%] @ "301321855000"
// RTL Simulation : 3677 / 4096 [100.00%] @ "301403825000"
// RTL Simulation : 3678 / 4096 [100.00%] @ "301485795000"
// RTL Simulation : 3679 / 4096 [100.00%] @ "301567765000"
// RTL Simulation : 3680 / 4096 [100.00%] @ "301649735000"
// RTL Simulation : 3681 / 4096 [100.00%] @ "301731705000"
// RTL Simulation : 3682 / 4096 [100.00%] @ "301813675000"
// RTL Simulation : 3683 / 4096 [100.00%] @ "301895645000"
// RTL Simulation : 3684 / 4096 [100.00%] @ "301977615000"
// RTL Simulation : 3685 / 4096 [100.00%] @ "302059585000"
// RTL Simulation : 3686 / 4096 [100.00%] @ "302141555000"
// RTL Simulation : 3687 / 4096 [100.00%] @ "302223525000"
// RTL Simulation : 3688 / 4096 [100.00%] @ "302305495000"
// RTL Simulation : 3689 / 4096 [100.00%] @ "302387465000"
// RTL Simulation : 3690 / 4096 [100.00%] @ "302469435000"
// RTL Simulation : 3691 / 4096 [100.00%] @ "302551405000"
// RTL Simulation : 3692 / 4096 [100.00%] @ "302633375000"
// RTL Simulation : 3693 / 4096 [100.00%] @ "302715345000"
// RTL Simulation : 3694 / 4096 [100.00%] @ "302797315000"
// RTL Simulation : 3695 / 4096 [100.00%] @ "302879285000"
// RTL Simulation : 3696 / 4096 [100.00%] @ "302961255000"
// RTL Simulation : 3697 / 4096 [100.00%] @ "303043225000"
// RTL Simulation : 3698 / 4096 [100.00%] @ "303125195000"
// RTL Simulation : 3699 / 4096 [100.00%] @ "303207165000"
// RTL Simulation : 3700 / 4096 [100.00%] @ "303289135000"
// RTL Simulation : 3701 / 4096 [100.00%] @ "303371105000"
// RTL Simulation : 3702 / 4096 [100.00%] @ "303453075000"
// RTL Simulation : 3703 / 4096 [100.00%] @ "303535045000"
// RTL Simulation : 3704 / 4096 [100.00%] @ "303617015000"
// RTL Simulation : 3705 / 4096 [100.00%] @ "303698985000"
// RTL Simulation : 3706 / 4096 [100.00%] @ "303780955000"
// RTL Simulation : 3707 / 4096 [100.00%] @ "303862925000"
// RTL Simulation : 3708 / 4096 [100.00%] @ "303944895000"
// RTL Simulation : 3709 / 4096 [100.00%] @ "304026865000"
// RTL Simulation : 3710 / 4096 [100.00%] @ "304108835000"
// RTL Simulation : 3711 / 4096 [100.00%] @ "304190805000"
// RTL Simulation : 3712 / 4096 [100.00%] @ "304272775000"
// RTL Simulation : 3713 / 4096 [100.00%] @ "304354745000"
// RTL Simulation : 3714 / 4096 [100.00%] @ "304436715000"
// RTL Simulation : 3715 / 4096 [100.00%] @ "304518685000"
// RTL Simulation : 3716 / 4096 [100.00%] @ "304600655000"
// RTL Simulation : 3717 / 4096 [100.00%] @ "304682625000"
// RTL Simulation : 3718 / 4096 [100.00%] @ "304764595000"
// RTL Simulation : 3719 / 4096 [100.00%] @ "304846565000"
// RTL Simulation : 3720 / 4096 [100.00%] @ "304928535000"
// RTL Simulation : 3721 / 4096 [100.00%] @ "305010505000"
// RTL Simulation : 3722 / 4096 [100.00%] @ "305092475000"
// RTL Simulation : 3723 / 4096 [100.00%] @ "305174445000"
// RTL Simulation : 3724 / 4096 [100.00%] @ "305256415000"
// RTL Simulation : 3725 / 4096 [100.00%] @ "305338385000"
// RTL Simulation : 3726 / 4096 [100.00%] @ "305420355000"
// RTL Simulation : 3727 / 4096 [100.00%] @ "305502325000"
// RTL Simulation : 3728 / 4096 [100.00%] @ "305584295000"
// RTL Simulation : 3729 / 4096 [100.00%] @ "305666265000"
// RTL Simulation : 3730 / 4096 [100.00%] @ "305748235000"
// RTL Simulation : 3731 / 4096 [100.00%] @ "305830205000"
// RTL Simulation : 3732 / 4096 [100.00%] @ "305912175000"
// RTL Simulation : 3733 / 4096 [100.00%] @ "305994145000"
// RTL Simulation : 3734 / 4096 [100.00%] @ "306076115000"
// RTL Simulation : 3735 / 4096 [100.00%] @ "306158085000"
// RTL Simulation : 3736 / 4096 [100.00%] @ "306240055000"
// RTL Simulation : 3737 / 4096 [100.00%] @ "306322025000"
// RTL Simulation : 3738 / 4096 [100.00%] @ "306403995000"
// RTL Simulation : 3739 / 4096 [100.00%] @ "306485965000"
// RTL Simulation : 3740 / 4096 [100.00%] @ "306567935000"
// RTL Simulation : 3741 / 4096 [100.00%] @ "306649905000"
// RTL Simulation : 3742 / 4096 [100.00%] @ "306731875000"
// RTL Simulation : 3743 / 4096 [100.00%] @ "306813845000"
// RTL Simulation : 3744 / 4096 [100.00%] @ "306895815000"
// RTL Simulation : 3745 / 4096 [100.00%] @ "306977785000"
// RTL Simulation : 3746 / 4096 [100.00%] @ "307059755000"
// RTL Simulation : 3747 / 4096 [100.00%] @ "307141725000"
// RTL Simulation : 3748 / 4096 [100.00%] @ "307223695000"
// RTL Simulation : 3749 / 4096 [100.00%] @ "307305665000"
// RTL Simulation : 3750 / 4096 [100.00%] @ "307387635000"
// RTL Simulation : 3751 / 4096 [100.00%] @ "307469605000"
// RTL Simulation : 3752 / 4096 [100.00%] @ "307551575000"
// RTL Simulation : 3753 / 4096 [100.00%] @ "307633545000"
// RTL Simulation : 3754 / 4096 [100.00%] @ "307715515000"
// RTL Simulation : 3755 / 4096 [100.00%] @ "307797485000"
// RTL Simulation : 3756 / 4096 [100.00%] @ "307879455000"
// RTL Simulation : 3757 / 4096 [100.00%] @ "307961425000"
// RTL Simulation : 3758 / 4096 [100.00%] @ "308043395000"
// RTL Simulation : 3759 / 4096 [100.00%] @ "308125365000"
// RTL Simulation : 3760 / 4096 [100.00%] @ "308207335000"
// RTL Simulation : 3761 / 4096 [100.00%] @ "308289305000"
// RTL Simulation : 3762 / 4096 [100.00%] @ "308371275000"
// RTL Simulation : 3763 / 4096 [100.00%] @ "308453245000"
// RTL Simulation : 3764 / 4096 [100.00%] @ "308535215000"
// RTL Simulation : 3765 / 4096 [100.00%] @ "308617185000"
// RTL Simulation : 3766 / 4096 [100.00%] @ "308699155000"
// RTL Simulation : 3767 / 4096 [100.00%] @ "308781125000"
// RTL Simulation : 3768 / 4096 [100.00%] @ "308863095000"
// RTL Simulation : 3769 / 4096 [100.00%] @ "308945065000"
// RTL Simulation : 3770 / 4096 [100.00%] @ "309027035000"
// RTL Simulation : 3771 / 4096 [100.00%] @ "309109005000"
// RTL Simulation : 3772 / 4096 [100.00%] @ "309190975000"
// RTL Simulation : 3773 / 4096 [100.00%] @ "309272945000"
// RTL Simulation : 3774 / 4096 [100.00%] @ "309354915000"
// RTL Simulation : 3775 / 4096 [100.00%] @ "309436885000"
// RTL Simulation : 3776 / 4096 [100.00%] @ "309518855000"
// RTL Simulation : 3777 / 4096 [100.00%] @ "309600825000"
// RTL Simulation : 3778 / 4096 [100.00%] @ "309682795000"
// RTL Simulation : 3779 / 4096 [100.00%] @ "309764765000"
// RTL Simulation : 3780 / 4096 [100.00%] @ "309846735000"
// RTL Simulation : 3781 / 4096 [100.00%] @ "309928705000"
// RTL Simulation : 3782 / 4096 [100.00%] @ "310010675000"
// RTL Simulation : 3783 / 4096 [100.00%] @ "310092645000"
// RTL Simulation : 3784 / 4096 [100.00%] @ "310174615000"
// RTL Simulation : 3785 / 4096 [100.00%] @ "310256585000"
// RTL Simulation : 3786 / 4096 [100.00%] @ "310338555000"
// RTL Simulation : 3787 / 4096 [100.00%] @ "310420525000"
// RTL Simulation : 3788 / 4096 [100.00%] @ "310502495000"
// RTL Simulation : 3789 / 4096 [100.00%] @ "310584465000"
// RTL Simulation : 3790 / 4096 [100.00%] @ "310666435000"
// RTL Simulation : 3791 / 4096 [100.00%] @ "310748405000"
// RTL Simulation : 3792 / 4096 [100.00%] @ "310830375000"
// RTL Simulation : 3793 / 4096 [100.00%] @ "310912345000"
// RTL Simulation : 3794 / 4096 [100.00%] @ "310994315000"
// RTL Simulation : 3795 / 4096 [100.00%] @ "311076285000"
// RTL Simulation : 3796 / 4096 [100.00%] @ "311158255000"
// RTL Simulation : 3797 / 4096 [100.00%] @ "311240225000"
// RTL Simulation : 3798 / 4096 [100.00%] @ "311322195000"
// RTL Simulation : 3799 / 4096 [100.00%] @ "311404165000"
// RTL Simulation : 3800 / 4096 [100.00%] @ "311486135000"
// RTL Simulation : 3801 / 4096 [100.00%] @ "311568105000"
// RTL Simulation : 3802 / 4096 [100.00%] @ "311650075000"
// RTL Simulation : 3803 / 4096 [100.00%] @ "311732045000"
// RTL Simulation : 3804 / 4096 [100.00%] @ "311814015000"
// RTL Simulation : 3805 / 4096 [100.00%] @ "311895985000"
// RTL Simulation : 3806 / 4096 [100.00%] @ "311977955000"
// RTL Simulation : 3807 / 4096 [100.00%] @ "312059925000"
// RTL Simulation : 3808 / 4096 [100.00%] @ "312141895000"
// RTL Simulation : 3809 / 4096 [100.00%] @ "312223865000"
// RTL Simulation : 3810 / 4096 [100.00%] @ "312305835000"
// RTL Simulation : 3811 / 4096 [100.00%] @ "312387805000"
// RTL Simulation : 3812 / 4096 [100.00%] @ "312469775000"
// RTL Simulation : 3813 / 4096 [100.00%] @ "312551745000"
// RTL Simulation : 3814 / 4096 [100.00%] @ "312633715000"
// RTL Simulation : 3815 / 4096 [100.00%] @ "312715685000"
// RTL Simulation : 3816 / 4096 [100.00%] @ "312797655000"
// RTL Simulation : 3817 / 4096 [100.00%] @ "312879625000"
// RTL Simulation : 3818 / 4096 [100.00%] @ "312961595000"
// RTL Simulation : 3819 / 4096 [100.00%] @ "313043565000"
// RTL Simulation : 3820 / 4096 [100.00%] @ "313125535000"
// RTL Simulation : 3821 / 4096 [100.00%] @ "313207505000"
// RTL Simulation : 3822 / 4096 [100.00%] @ "313289475000"
// RTL Simulation : 3823 / 4096 [100.00%] @ "313371445000"
// RTL Simulation : 3824 / 4096 [100.00%] @ "313453415000"
// RTL Simulation : 3825 / 4096 [100.00%] @ "313535385000"
// RTL Simulation : 3826 / 4096 [100.00%] @ "313617355000"
// RTL Simulation : 3827 / 4096 [100.00%] @ "313699325000"
// RTL Simulation : 3828 / 4096 [100.00%] @ "313781295000"
// RTL Simulation : 3829 / 4096 [100.00%] @ "313863265000"
// RTL Simulation : 3830 / 4096 [100.00%] @ "313945235000"
// RTL Simulation : 3831 / 4096 [100.00%] @ "314027205000"
// RTL Simulation : 3832 / 4096 [100.00%] @ "314109175000"
// RTL Simulation : 3833 / 4096 [100.00%] @ "314191145000"
// RTL Simulation : 3834 / 4096 [100.00%] @ "314273115000"
// RTL Simulation : 3835 / 4096 [100.00%] @ "314355085000"
// RTL Simulation : 3836 / 4096 [100.00%] @ "314437055000"
// RTL Simulation : 3837 / 4096 [100.00%] @ "314519025000"
// RTL Simulation : 3838 / 4096 [100.00%] @ "314600995000"
// RTL Simulation : 3839 / 4096 [100.00%] @ "314682965000"
// RTL Simulation : 3840 / 4096 [100.00%] @ "314764935000"
// RTL Simulation : 3841 / 4096 [100.00%] @ "314846905000"
// RTL Simulation : 3842 / 4096 [100.00%] @ "314928875000"
// RTL Simulation : 3843 / 4096 [100.00%] @ "315010845000"
// RTL Simulation : 3844 / 4096 [100.00%] @ "315092815000"
// RTL Simulation : 3845 / 4096 [100.00%] @ "315174785000"
// RTL Simulation : 3846 / 4096 [100.00%] @ "315256755000"
// RTL Simulation : 3847 / 4096 [100.00%] @ "315338725000"
// RTL Simulation : 3848 / 4096 [100.00%] @ "315420695000"
// RTL Simulation : 3849 / 4096 [100.00%] @ "315502665000"
// RTL Simulation : 3850 / 4096 [100.00%] @ "315584635000"
// RTL Simulation : 3851 / 4096 [100.00%] @ "315666605000"
// RTL Simulation : 3852 / 4096 [100.00%] @ "315748575000"
// RTL Simulation : 3853 / 4096 [100.00%] @ "315830545000"
// RTL Simulation : 3854 / 4096 [100.00%] @ "315912515000"
// RTL Simulation : 3855 / 4096 [100.00%] @ "315994485000"
// RTL Simulation : 3856 / 4096 [100.00%] @ "316076455000"
// RTL Simulation : 3857 / 4096 [100.00%] @ "316158425000"
// RTL Simulation : 3858 / 4096 [100.00%] @ "316240395000"
// RTL Simulation : 3859 / 4096 [100.00%] @ "316322365000"
// RTL Simulation : 3860 / 4096 [100.00%] @ "316404335000"
// RTL Simulation : 3861 / 4096 [100.00%] @ "316486305000"
// RTL Simulation : 3862 / 4096 [100.00%] @ "316568275000"
// RTL Simulation : 3863 / 4096 [100.00%] @ "316650245000"
// RTL Simulation : 3864 / 4096 [100.00%] @ "316732215000"
// RTL Simulation : 3865 / 4096 [100.00%] @ "316814185000"
// RTL Simulation : 3866 / 4096 [100.00%] @ "316896155000"
// RTL Simulation : 3867 / 4096 [100.00%] @ "316978125000"
// RTL Simulation : 3868 / 4096 [100.00%] @ "317060095000"
// RTL Simulation : 3869 / 4096 [100.00%] @ "317142065000"
// RTL Simulation : 3870 / 4096 [100.00%] @ "317224035000"
// RTL Simulation : 3871 / 4096 [100.00%] @ "317306005000"
// RTL Simulation : 3872 / 4096 [100.00%] @ "317387975000"
// RTL Simulation : 3873 / 4096 [100.00%] @ "317469945000"
// RTL Simulation : 3874 / 4096 [100.00%] @ "317551915000"
// RTL Simulation : 3875 / 4096 [100.00%] @ "317633885000"
// RTL Simulation : 3876 / 4096 [100.00%] @ "317715855000"
// RTL Simulation : 3877 / 4096 [100.00%] @ "317797825000"
// RTL Simulation : 3878 / 4096 [100.00%] @ "317879795000"
// RTL Simulation : 3879 / 4096 [100.00%] @ "317961765000"
// RTL Simulation : 3880 / 4096 [100.00%] @ "318043735000"
// RTL Simulation : 3881 / 4096 [100.00%] @ "318125705000"
// RTL Simulation : 3882 / 4096 [100.00%] @ "318207675000"
// RTL Simulation : 3883 / 4096 [100.00%] @ "318289645000"
// RTL Simulation : 3884 / 4096 [100.00%] @ "318371615000"
// RTL Simulation : 3885 / 4096 [100.00%] @ "318453585000"
// RTL Simulation : 3886 / 4096 [100.00%] @ "318535555000"
// RTL Simulation : 3887 / 4096 [100.00%] @ "318617525000"
// RTL Simulation : 3888 / 4096 [100.00%] @ "318699495000"
// RTL Simulation : 3889 / 4096 [100.00%] @ "318781465000"
// RTL Simulation : 3890 / 4096 [100.00%] @ "318863435000"
// RTL Simulation : 3891 / 4096 [100.00%] @ "318945405000"
// RTL Simulation : 3892 / 4096 [100.00%] @ "319027375000"
// RTL Simulation : 3893 / 4096 [100.00%] @ "319109345000"
// RTL Simulation : 3894 / 4096 [100.00%] @ "319191315000"
// RTL Simulation : 3895 / 4096 [100.00%] @ "319273285000"
// RTL Simulation : 3896 / 4096 [100.00%] @ "319355255000"
// RTL Simulation : 3897 / 4096 [100.00%] @ "319437225000"
// RTL Simulation : 3898 / 4096 [100.00%] @ "319519195000"
// RTL Simulation : 3899 / 4096 [100.00%] @ "319601165000"
// RTL Simulation : 3900 / 4096 [100.00%] @ "319683135000"
// RTL Simulation : 3901 / 4096 [100.00%] @ "319765105000"
// RTL Simulation : 3902 / 4096 [100.00%] @ "319847075000"
// RTL Simulation : 3903 / 4096 [100.00%] @ "319929045000"
// RTL Simulation : 3904 / 4096 [100.00%] @ "320011015000"
// RTL Simulation : 3905 / 4096 [100.00%] @ "320092985000"
// RTL Simulation : 3906 / 4096 [100.00%] @ "320174955000"
// RTL Simulation : 3907 / 4096 [100.00%] @ "320256925000"
// RTL Simulation : 3908 / 4096 [100.00%] @ "320338895000"
// RTL Simulation : 3909 / 4096 [100.00%] @ "320420865000"
// RTL Simulation : 3910 / 4096 [100.00%] @ "320502835000"
// RTL Simulation : 3911 / 4096 [100.00%] @ "320584805000"
// RTL Simulation : 3912 / 4096 [100.00%] @ "320666775000"
// RTL Simulation : 3913 / 4096 [100.00%] @ "320748745000"
// RTL Simulation : 3914 / 4096 [100.00%] @ "320830715000"
// RTL Simulation : 3915 / 4096 [100.00%] @ "320912685000"
// RTL Simulation : 3916 / 4096 [100.00%] @ "320994655000"
// RTL Simulation : 3917 / 4096 [100.00%] @ "321076625000"
// RTL Simulation : 3918 / 4096 [100.00%] @ "321158595000"
// RTL Simulation : 3919 / 4096 [100.00%] @ "321240565000"
// RTL Simulation : 3920 / 4096 [100.00%] @ "321322535000"
// RTL Simulation : 3921 / 4096 [100.00%] @ "321404505000"
// RTL Simulation : 3922 / 4096 [100.00%] @ "321486475000"
// RTL Simulation : 3923 / 4096 [100.00%] @ "321568445000"
// RTL Simulation : 3924 / 4096 [100.00%] @ "321650415000"
// RTL Simulation : 3925 / 4096 [100.00%] @ "321732385000"
// RTL Simulation : 3926 / 4096 [100.00%] @ "321814355000"
// RTL Simulation : 3927 / 4096 [100.00%] @ "321896325000"
// RTL Simulation : 3928 / 4096 [100.00%] @ "321978295000"
// RTL Simulation : 3929 / 4096 [100.00%] @ "322060265000"
// RTL Simulation : 3930 / 4096 [100.00%] @ "322142235000"
// RTL Simulation : 3931 / 4096 [100.00%] @ "322224205000"
// RTL Simulation : 3932 / 4096 [100.00%] @ "322306175000"
// RTL Simulation : 3933 / 4096 [100.00%] @ "322388145000"
// RTL Simulation : 3934 / 4096 [100.00%] @ "322470115000"
// RTL Simulation : 3935 / 4096 [100.00%] @ "322552085000"
// RTL Simulation : 3936 / 4096 [100.00%] @ "322634055000"
// RTL Simulation : 3937 / 4096 [100.00%] @ "322716025000"
// RTL Simulation : 3938 / 4096 [100.00%] @ "322797995000"
// RTL Simulation : 3939 / 4096 [100.00%] @ "322879965000"
// RTL Simulation : 3940 / 4096 [100.00%] @ "322961935000"
// RTL Simulation : 3941 / 4096 [100.00%] @ "323043905000"
// RTL Simulation : 3942 / 4096 [100.00%] @ "323125875000"
// RTL Simulation : 3943 / 4096 [100.00%] @ "323207845000"
// RTL Simulation : 3944 / 4096 [100.00%] @ "323289815000"
// RTL Simulation : 3945 / 4096 [100.00%] @ "323371785000"
// RTL Simulation : 3946 / 4096 [100.00%] @ "323453755000"
// RTL Simulation : 3947 / 4096 [100.00%] @ "323535725000"
// RTL Simulation : 3948 / 4096 [100.00%] @ "323617695000"
// RTL Simulation : 3949 / 4096 [100.00%] @ "323699665000"
// RTL Simulation : 3950 / 4096 [100.00%] @ "323781635000"
// RTL Simulation : 3951 / 4096 [100.00%] @ "323863605000"
// RTL Simulation : 3952 / 4096 [100.00%] @ "323945575000"
// RTL Simulation : 3953 / 4096 [100.00%] @ "324027545000"
// RTL Simulation : 3954 / 4096 [100.00%] @ "324109515000"
// RTL Simulation : 3955 / 4096 [100.00%] @ "324191485000"
// RTL Simulation : 3956 / 4096 [100.00%] @ "324273455000"
// RTL Simulation : 3957 / 4096 [100.00%] @ "324355425000"
// RTL Simulation : 3958 / 4096 [100.00%] @ "324437395000"
// RTL Simulation : 3959 / 4096 [100.00%] @ "324519365000"
// RTL Simulation : 3960 / 4096 [100.00%] @ "324601335000"
// RTL Simulation : 3961 / 4096 [100.00%] @ "324683305000"
// RTL Simulation : 3962 / 4096 [100.00%] @ "324765275000"
// RTL Simulation : 3963 / 4096 [100.00%] @ "324847245000"
// RTL Simulation : 3964 / 4096 [100.00%] @ "324929215000"
// RTL Simulation : 3965 / 4096 [100.00%] @ "325011185000"
// RTL Simulation : 3966 / 4096 [100.00%] @ "325093155000"
// RTL Simulation : 3967 / 4096 [100.00%] @ "325175125000"
// RTL Simulation : 3968 / 4096 [100.00%] @ "325257095000"
// RTL Simulation : 3969 / 4096 [100.00%] @ "325339065000"
// RTL Simulation : 3970 / 4096 [100.00%] @ "325421035000"
// RTL Simulation : 3971 / 4096 [100.00%] @ "325503005000"
// RTL Simulation : 3972 / 4096 [100.00%] @ "325584975000"
// RTL Simulation : 3973 / 4096 [100.00%] @ "325666945000"
// RTL Simulation : 3974 / 4096 [100.00%] @ "325748915000"
// RTL Simulation : 3975 / 4096 [100.00%] @ "325830885000"
// RTL Simulation : 3976 / 4096 [100.00%] @ "325912855000"
// RTL Simulation : 3977 / 4096 [100.00%] @ "325994825000"
// RTL Simulation : 3978 / 4096 [100.00%] @ "326076795000"
// RTL Simulation : 3979 / 4096 [100.00%] @ "326158765000"
// RTL Simulation : 3980 / 4096 [100.00%] @ "326240735000"
// RTL Simulation : 3981 / 4096 [100.00%] @ "326322705000"
// RTL Simulation : 3982 / 4096 [100.00%] @ "326404675000"
// RTL Simulation : 3983 / 4096 [100.00%] @ "326486645000"
// RTL Simulation : 3984 / 4096 [100.00%] @ "326568615000"
// RTL Simulation : 3985 / 4096 [100.00%] @ "326650585000"
// RTL Simulation : 3986 / 4096 [100.00%] @ "326732555000"
// RTL Simulation : 3987 / 4096 [100.00%] @ "326814525000"
// RTL Simulation : 3988 / 4096 [100.00%] @ "326896495000"
// RTL Simulation : 3989 / 4096 [100.00%] @ "326978465000"
// RTL Simulation : 3990 / 4096 [100.00%] @ "327060435000"
// RTL Simulation : 3991 / 4096 [100.00%] @ "327142405000"
// RTL Simulation : 3992 / 4096 [100.00%] @ "327224375000"
// RTL Simulation : 3993 / 4096 [100.00%] @ "327306345000"
// RTL Simulation : 3994 / 4096 [100.00%] @ "327388315000"
// RTL Simulation : 3995 / 4096 [100.00%] @ "327470285000"
// RTL Simulation : 3996 / 4096 [100.00%] @ "327552255000"
// RTL Simulation : 3997 / 4096 [100.00%] @ "327634225000"
// RTL Simulation : 3998 / 4096 [100.00%] @ "327716195000"
// RTL Simulation : 3999 / 4096 [100.00%] @ "327798165000"
// RTL Simulation : 4000 / 4096 [100.00%] @ "327880135000"
// RTL Simulation : 4001 / 4096 [100.00%] @ "327962105000"
// RTL Simulation : 4002 / 4096 [100.00%] @ "328044075000"
// RTL Simulation : 4003 / 4096 [100.00%] @ "328126045000"
// RTL Simulation : 4004 / 4096 [100.00%] @ "328208015000"
// RTL Simulation : 4005 / 4096 [100.00%] @ "328289985000"
// RTL Simulation : 4006 / 4096 [100.00%] @ "328371955000"
// RTL Simulation : 4007 / 4096 [100.00%] @ "328453925000"
// RTL Simulation : 4008 / 4096 [100.00%] @ "328535895000"
// RTL Simulation : 4009 / 4096 [100.00%] @ "328617865000"
// RTL Simulation : 4010 / 4096 [100.00%] @ "328699835000"
// RTL Simulation : 4011 / 4096 [100.00%] @ "328781805000"
// RTL Simulation : 4012 / 4096 [100.00%] @ "328863775000"
// RTL Simulation : 4013 / 4096 [100.00%] @ "328945745000"
// RTL Simulation : 4014 / 4096 [100.00%] @ "329027715000"
// RTL Simulation : 4015 / 4096 [100.00%] @ "329109685000"
// RTL Simulation : 4016 / 4096 [100.00%] @ "329191655000"
// RTL Simulation : 4017 / 4096 [100.00%] @ "329273625000"
// RTL Simulation : 4018 / 4096 [100.00%] @ "329355595000"
// RTL Simulation : 4019 / 4096 [100.00%] @ "329437565000"
// RTL Simulation : 4020 / 4096 [100.00%] @ "329519535000"
// RTL Simulation : 4021 / 4096 [100.00%] @ "329601505000"
// RTL Simulation : 4022 / 4096 [100.00%] @ "329683475000"
// RTL Simulation : 4023 / 4096 [100.00%] @ "329765445000"
// RTL Simulation : 4024 / 4096 [100.00%] @ "329847415000"
// RTL Simulation : 4025 / 4096 [100.00%] @ "329929385000"
// RTL Simulation : 4026 / 4096 [100.00%] @ "330011355000"
// RTL Simulation : 4027 / 4096 [100.00%] @ "330093325000"
// RTL Simulation : 4028 / 4096 [100.00%] @ "330175295000"
// RTL Simulation : 4029 / 4096 [100.00%] @ "330257265000"
// RTL Simulation : 4030 / 4096 [100.00%] @ "330339235000"
// RTL Simulation : 4031 / 4096 [100.00%] @ "330421205000"
// RTL Simulation : 4032 / 4096 [100.00%] @ "330503175000"
// RTL Simulation : 4033 / 4096 [100.00%] @ "330585145000"
// RTL Simulation : 4034 / 4096 [100.00%] @ "330667115000"
// RTL Simulation : 4035 / 4096 [100.00%] @ "330749085000"
// RTL Simulation : 4036 / 4096 [100.00%] @ "330831055000"
// RTL Simulation : 4037 / 4096 [100.00%] @ "330913025000"
// RTL Simulation : 4038 / 4096 [100.00%] @ "330994995000"
// RTL Simulation : 4039 / 4096 [100.00%] @ "331076965000"
// RTL Simulation : 4040 / 4096 [100.00%] @ "331158935000"
// RTL Simulation : 4041 / 4096 [100.00%] @ "331240905000"
// RTL Simulation : 4042 / 4096 [100.00%] @ "331322875000"
// RTL Simulation : 4043 / 4096 [100.00%] @ "331404845000"
// RTL Simulation : 4044 / 4096 [100.00%] @ "331486815000"
// RTL Simulation : 4045 / 4096 [100.00%] @ "331568785000"
// RTL Simulation : 4046 / 4096 [100.00%] @ "331650755000"
// RTL Simulation : 4047 / 4096 [100.00%] @ "331732725000"
// RTL Simulation : 4048 / 4096 [100.00%] @ "331814695000"
// RTL Simulation : 4049 / 4096 [100.00%] @ "331896665000"
// RTL Simulation : 4050 / 4096 [100.00%] @ "331978635000"
// RTL Simulation : 4051 / 4096 [100.00%] @ "332060605000"
// RTL Simulation : 4052 / 4096 [100.00%] @ "332142575000"
// RTL Simulation : 4053 / 4096 [100.00%] @ "332224545000"
// RTL Simulation : 4054 / 4096 [100.00%] @ "332306515000"
// RTL Simulation : 4055 / 4096 [100.00%] @ "332388485000"
// RTL Simulation : 4056 / 4096 [100.00%] @ "332470455000"
// RTL Simulation : 4057 / 4096 [100.00%] @ "332552425000"
// RTL Simulation : 4058 / 4096 [100.00%] @ "332634395000"
// RTL Simulation : 4059 / 4096 [100.00%] @ "332716365000"
// RTL Simulation : 4060 / 4096 [100.00%] @ "332798335000"
// RTL Simulation : 4061 / 4096 [100.00%] @ "332880305000"
// RTL Simulation : 4062 / 4096 [100.00%] @ "332962275000"
// RTL Simulation : 4063 / 4096 [100.00%] @ "333044245000"
// RTL Simulation : 4064 / 4096 [100.00%] @ "333126215000"
// RTL Simulation : 4065 / 4096 [100.00%] @ "333208185000"
// RTL Simulation : 4066 / 4096 [100.00%] @ "333290155000"
// RTL Simulation : 4067 / 4096 [100.00%] @ "333372125000"
// RTL Simulation : 4068 / 4096 [100.00%] @ "333454095000"
// RTL Simulation : 4069 / 4096 [100.00%] @ "333536065000"
// RTL Simulation : 4070 / 4096 [100.00%] @ "333618035000"
// RTL Simulation : 4071 / 4096 [100.00%] @ "333700005000"
// RTL Simulation : 4072 / 4096 [100.00%] @ "333781975000"
// RTL Simulation : 4073 / 4096 [100.00%] @ "333863945000"
// RTL Simulation : 4074 / 4096 [100.00%] @ "333945915000"
// RTL Simulation : 4075 / 4096 [100.00%] @ "334027885000"
// RTL Simulation : 4076 / 4096 [100.00%] @ "334109855000"
// RTL Simulation : 4077 / 4096 [100.00%] @ "334191825000"
// RTL Simulation : 4078 / 4096 [100.00%] @ "334273795000"
// RTL Simulation : 4079 / 4096 [100.00%] @ "334355765000"
// RTL Simulation : 4080 / 4096 [100.00%] @ "334437735000"
// RTL Simulation : 4081 / 4096 [100.00%] @ "334519705000"
// RTL Simulation : 4082 / 4096 [100.00%] @ "334601675000"
// RTL Simulation : 4083 / 4096 [100.00%] @ "334683645000"
// RTL Simulation : 4084 / 4096 [100.00%] @ "334765615000"
// RTL Simulation : 4085 / 4096 [100.00%] @ "334847585000"
// RTL Simulation : 4086 / 4096 [100.00%] @ "334929555000"
// RTL Simulation : 4087 / 4096 [100.00%] @ "335011525000"
// RTL Simulation : 4088 / 4096 [100.00%] @ "335093495000"
// RTL Simulation : 4089 / 4096 [100.00%] @ "335175465000"
// RTL Simulation : 4090 / 4096 [100.00%] @ "335257435000"
// RTL Simulation : 4091 / 4096 [100.00%] @ "335339405000"
// RTL Simulation : 4092 / 4096 [100.00%] @ "335421375000"
// RTL Simulation : 4093 / 4096 [100.00%] @ "335503345000"
// RTL Simulation : 4094 / 4096 [100.00%] @ "335585315000"
// RTL Simulation : 4095 / 4096 [100.00%] @ "335667285000"
// RTL Simulation : 4096 / 4096 [100.00%] @ "335749255000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 335749295 ns : File "C:/TFG/cam_binaria_optimizada_8192/solution1/sim/verilog/top_function.autotb.v" Line 396
run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:45 . Memory (MB): peak = 221.656 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 15 18:24:39 2020...
INFO: [COSIM 212-316] Starting C post checking ...
Los hijos del nodo 8 son: 13 
Los hijos del nodo 13 son: 22 
Los hijos del nodo 20 son: 33 34 
Los hijos del nodo 23 son: 35 36 37 
Los hijos del nodo 26 son: Ninguno! 
Los hijos del nodo 33 son: 49 
Los hijos del nodo 38 son: 57 58 
Los hijos del nodo 45 son: Ninguno! 
Los hijos del nodo 51 son: 76 77 
Los hijos del nodo 52 son: 78 79 
Los hijos del nodo 57 son: Ninguno! 
Los hijos del nodo 58 son: Ninguno! 
Los hijos del nodo 59 son: 86 87 
Los hijos del nodo 60 son: Ninguno! 
Los hijos del nodo 63 son: Ninguno! 
Los hijos del nodo 65 son: 91 92 
Los hijos del nodo 67 son: 94 
Los hijos del nodo 77 son: 104 
Los hijos del nodo 80 son: 108 
Los hijos del nodo 83 son: Ninguno! 
Los hijos del nodo 87 son: Ninguno! 
Los hijos del nodo 89 son: 115 
Los hijos del nodo 92 son: 118 
Los hijos del nodo 94 son: Ninguno! 
Los hijos del nodo 104 son: 131 132 
Los hijos del nodo 106 son: 135 136 
Los hijos del nodo 116 son: 147 148 
Los hijos del nodo 120 son: 153 154 
Los hijos del nodo 130 son: 166 
Los hijos del nodo 131 son: 167 168 
Los hijos del nodo 137 son: Ninguno! 
Los hijos del nodo 143 son: 176 177 
Los hijos del nodo 146 son: 179 180 
Los hijos del nodo 147 son: 181 182 
Los hijos del nodo 154 son: Ninguno! 
Los hijos del nodo 157 son: 193 
Los hijos del nodo 158 son: 194 
Los hijos del nodo 160 son: 197 
Los hijos del nodo 181 son: Ninguno! 
Los hijos del nodo 191 son: Ninguno! 
Los hijos del nodo 196 son: 236 237 
Los hijos del nodo 198 son: 240 
Los hijos del nodo 199 son: 241 242 243 
Los hijos del nodo 200 son: 244 245 246 
Los hijos del nodo 204 son: 252 
Los hijos del nodo 210 son: Ninguno! 
Los hijos del nodo 211 son: Ninguno! 
Los hijos del nodo 213 son: Ninguno! 
Los hijos del nodo 220 son: 263 264 
Los hijos del nodo 221 son: 265 
Los hijos del nodo 222 son: Ninguno! 
Los hijos del nodo 223 son: 266 
Los hijos del nodo 228 son: Ninguno! 
Los hijos del nodo 229 son: 272 273 
Los hijos del nodo 231 son: 275 276 
Los hijos del nodo 232 son: 277 
Los hijos del nodo 240 son: Ninguno! 
Los hijos del nodo 247 son: 289 
Los hijos del nodo 249 son: 292 293 
Los hijos del nodo 253 son: 296 
Los hijos del nodo 255 son: 297 
Los hijos del nodo 261 son: 302 303 
Los hijos del nodo 262 son: 304 
Los hijos del nodo 264 son: 306 
Los hijos del nodo 266 son: Ninguno! 
Los hijos del nodo 268 son: Ninguno! 
Los hijos del nodo 270 son: Ninguno! 
Los hijos del nodo 271 son: 310 
Los hijos del nodo 282 son: 323 324 
Los hijos del nodo 293 son: 331 
Los hijos del nodo 296 son: 334 
Los hijos del nodo 307 son: Ninguno! 
Los hijos del nodo 311 son: Ninguno! 
Los hijos del nodo 312 son: Ninguno! 
Los hijos del nodo 314 son: 352 353 
Los hijos del nodo 322 son: 357 358 
Los hijos del nodo 324 son: Ninguno! 
Los hijos del nodo 329 son: 363 
Los hijos del nodo 330 son: Ninguno! 
Los hijos del nodo 331 son: 364 365 
Los hijos del nodo 332 son: 366 
Los hijos del nodo 334 son: Ninguno! 
Los hijos del nodo 335 son: Ninguno! 
Los hijos del nodo 336 son: 369 
Los hijos del nodo 342 son: Ninguno! 
Los hijos del nodo 350 son: Ninguno! 
Los hijos del nodo 357 son: 388 
Los hijos del nodo 362 son: 393 394 
Los hijos del nodo 363 son: 395 
Los hijos del nodo 367 son: Ninguno! 
Los hijos del nodo 368 son: 398 399 
Los hijos del nodo 372 son: Ninguno! 
Los hijos del nodo 383 son: Ninguno! 
Los hijos del nodo 385 son: Ninguno! 
Los hijos del nodo 387 son: 415 416 
Los hijos del nodo 388 son: Ninguno! 
Los hijos del nodo 392 son: Ninguno! 
Los hijos del nodo 395 son: 423 
Los hijos del nodo 399 son: Ninguno! 
Los hijos del nodo 400 son: Ninguno! 
Los hijos del nodo 402 son: Ninguno! 
Los hijos del nodo 404 son: Ninguno! 
Los hijos del nodo 413 son: 435 
Los hijos del nodo 415 son: Ninguno! 
Los hijos del nodo 416 son: 438 
Los hijos del nodo 420 son: Ninguno! 
Los hijos del nodo 435 son: Ninguno! 
Los hijos del nodo 439 son: 466 467 
Los hijos del nodo 441 son: 468 469 
Los hijos del nodo 448 son: 476 
Los hijos del nodo 451 son: 480 
Los hijos del nodo 452 son: 481 482 
Los hijos del nodo 455 son: Ninguno! 
Los hijos del nodo 458 son: 485 486 
Los hijos del nodo 465 son: Ninguno! 
Los hijos del nodo 469 son: 495 496 
Los hijos del nodo 471 son: 497 498 
Los hijos del nodo 472 son: 499 500 
Los hijos del nodo 475 son: 503 504 
Los hijos del nodo 484 son: Ninguno! 
Los hijos del nodo 489 son: 516 517 
Los hijos del nodo 492 son: Ninguno! 
Los hijos del nodo 494 son: 522 
Los hijos del nodo 502 son: 532 
Los hijos del nodo 504 son: Ninguno! 
Los hijos del nodo 508 son: 537 
Los hijos del nodo 510 son: 540 541 
Los hijos del nodo 515 son: 548 549 
Los hijos del nodo 516 son: Ninguno! 
Los hijos del nodo 521 son: Ninguno! 
Los hijos del nodo 528 son: 561 
Los hijos del nodo 530 son: 563 
Los hijos del nodo 536 son: 567 568 
Los hijos del nodo 541 son: Ninguno! 
Los hijos del nodo 543 son: 577 
Los hijos del nodo 544 son: 578 
Los hijos del nodo 549 son: 587 588 
Los hijos del nodo 554 son: 590 591 
Los hijos del nodo 560 son: Ninguno! 
Los hijos del nodo 572 son: Ninguno! 
Los hijos del nodo 575 son: 612 613 
Los hijos del nodo 581 son: Ninguno! 
Los hijos del nodo 584 son: Ninguno! 
Los hijos del nodo 587 son: 625 626 
Los hijos del nodo 589 son: 628 
Los hijos del nodo 592 son: Ninguno! 
Los hijos del nodo 593 son: Ninguno! 
Los hijos del nodo 597 son: 632 
Los hijos del nodo 598 son: Ninguno! 
Los hijos del nodo 603 son: Ninguno! 
Los hijos del nodo 609 son: 642 643 
Los hijos del nodo 610 son: 644 645 
Los hijos del nodo 620 son: 656 657 
Los hijos del nodo 621 son: Ninguno! 
Los hijos del nodo 633 son: Ninguno! 
Los hijos del nodo 634 son: Ninguno! 
Los hijos del nodo 636 son: Ninguno! 
Los hijos del nodo 639 son: 677 678 
Los hijos del nodo 642 son: Ninguno! 
Los hijos del nodo 643 son: 681 682 
Los hijos del nodo 656 son: Ninguno! 
Los hijos del nodo 665 son: 700 701 
Los hijos del nodo 669 son: 704 
Los hijos del nodo 671 son: Ninguno! 
Los hijos del nodo 672 son: 707 
Los hijos del nodo 676 son: 713 714 
Los hijos del nodo 679 son: 716 717 
Los hijos del nodo 680 son: 718 
Los hijos del nodo 681 son: 719 
Los hijos del nodo 684 son: 722 723 
Los hijos del nodo 685 son: Ninguno! 
Los hijos del nodo 686 son: 724 
Los hijos del nodo 690 son: 730 
Los hijos del nodo 691 son: 731 
Los hijos del nodo 696 son: 735 
Los hijos del nodo 713 son: 750 751 
Los hijos del nodo 715 son: 753 
Los hijos del nodo 716 son: 754 
Los hijos del nodo 719 son: Ninguno! 
Los hijos del nodo 720 son: Ninguno! 
Los hijos del nodo 722 son: Ninguno! 
Los hijos del nodo 729 son: 764 
Los hijos del nodo 733 son: 769 
Los hijos del nodo 736 son: 773 774 
Los hijos del nodo 743 son: 779 
Los hijos del nodo 745 son: 781 782 
Los hijos del nodo 749 son: Ninguno! 
Los hijos del nodo 750 son: 785 
Los hijos del nodo 754 son: Ninguno! 
Los hijos del nodo 759 son: Ninguno! 
Los hijos del nodo 760 son: Ninguno! 
Los hijos del nodo 764 son: 799 
Los hijos del nodo 767 son: 804 805 
Los hijos del nodo 768 son: 806 
Los hijos del nodo 776 son: 813 
Los hijos del nodo 778 son: 815 
Los hijos del nodo 792 son: Ninguno! 
Los hijos del nodo 793 son: 833 834 
Los hijos del nodo 800 son: Ninguno! 
Los hijos del nodo 814 son: Ninguno! 
Los hijos del nodo 828 son: 866 867 
Los hijos del nodo 831 son: 872 
Los hijos del nodo 834 son: Ninguno! 
Los hijos del nodo 835 son: 874 
Los hijos del nodo 840 son: Ninguno! 
Los hijos del nodo 842 son: 880 881 
Los hijos del nodo 845 son: 886 
Los hijos del nodo 851 son: 892 893 
Los hijos del nodo 852 son: 894 
Los hijos del nodo 853 son: Ninguno! 
Los hijos del nodo 878 son: 917 
Los hijos del nodo 880 son: Ninguno! 
Los hijos del nodo 888 son: 924 
Los hijos del nodo 890 son: 926 927 
Los hijos del nodo 897 son: 935 936 
Los hijos del nodo 898 son: 937 938 
Los hijos del nodo 904 son: Ninguno! 
Los hijos del nodo 909 son: 948 949 
Los hijos del nodo 919 son: 956 
Los hijos del nodo 926 son: Ninguno! 
Los hijos del nodo 930 son: 962 963 
Los hijos del nodo 937 son: 969 
Los hijos del nodo 942 son: Ninguno! 
Los hijos del nodo 945 son: 972 973 
Los hijos del nodo 946 son: 974 
Los hijos del nodo 950 son: Ninguno! 
Los hijos del nodo 954 son: Ninguno! 
Los hijos del nodo 966 son: Ninguno! 
Los hijos del nodo 967 son: Ninguno! 
Los hijos del nodo 969 son: 998 
Los hijos del nodo 970 son: 999 
Los hijos del nodo 973 son: 1000 
Los hijos del nodo 974 son: 1001 1002 
Los hijos del nodo 976 son: 1005 1006 
Los hijos del nodo 979 son: Ninguno! 
Los hijos del nodo 983 son: Ninguno! 
Los hijos del nodo 987 son: Ninguno! 
Los hijos del nodo 998 son: Ninguno! 
Los hijos del nodo 1000 son: Ninguno! 
Los hijos del nodo 1002 son: 1028 
Los hijos del nodo 1003 son: 1029 
Los hijos del nodo 1015 son: 1041 
Los hijos del nodo 1018 son: Ninguno! 
Los hijos del nodo 1022 son: Ninguno! 
Los hijos del nodo 1024 son: 1049 
Los hijos del nodo 1027 son: 1053 1054 
Los hijos del nodo 1029 son: 1056 
Los hijos del nodo 1030 son: 1057 
Los hijos del nodo 1035 son: 1065 1066 
Los hijos del nodo 1038 son: 1069 1070 
Los hijos del nodo 1040 son: 1072 1073 
Los hijos del nodo 1041 son: 1074 
Los hijos del nodo 1044 son: 1078 
Los hijos del nodo 1045 son: 1079 1080 
Los hijos del nodo 1049 son: Ninguno! 
Los hijos del nodo 1053 son: Ninguno! 
Los hijos del nodo 1055 son: 1088 
Los hijos del nodo 1061 son: Ninguno! 
Los hijos del nodo 1064 son: 1099 
Los hijos del nodo 1068 son: 1105 
Los hijos del nodo 1070 son: 1108 
Los hijos del nodo 1075 son: Ninguno! 
Los hijos del nodo 1079 son: 1114 
Los hijos del nodo 1084 son: 1119 1120 
Los hijos del nodo 1087 son: Ninguno! 
Los hijos del nodo 1088 son: 1123 
Los hijos del nodo 1092 son: 1128 
Los hijos del nodo 1096 son: 1131 
Los hijos del nodo 1100 son: 1135 
Los hijos del nodo 1102 son: 1136 1137 
Los hijos del nodo 1108 son: 1143 1144 
Los hijos del nodo 1109 son: 1145 1146 
Los hijos del nodo 1110 son: 1147 
Los hijos del nodo 1112 son: 1149 
Los hijos del nodo 1115 son: 1152 1153 
Los hijos del nodo 1123 son: 1162 
Los hijos del nodo 1129 son: 1167 
Los hijos del nodo 1130 son: Ninguno! 
Los hijos del nodo 1132 son: Ninguno! 
Los hijos del nodo 1144 son: 1180 
Los hijos del nodo 1152 son: 1189 1190 
Los hijos del nodo 1153 son: 1191 1192 
Los hijos del nodo 1154 son: 1193 1194 
Los hijos del nodo 1165 son: 1203 
Los hijos del nodo 1167 son: 1204 
Los hijos del nodo 1169 son: 1206 
Los hijos del nodo 1171 son: Ninguno! 
Los hijos del nodo 1176 son: 1214 
Los hijos del nodo 1189 son: 1226 
Los hijos del nodo 1190 son: 1227 
Los hijos del nodo 1194 son: 1233 
Los hijos del nodo 1199 son: 1238 1239 
Los hijos del nodo 1213 son: Ninguno! 
Los hijos del nodo 1215 son: Ninguno! 
Los hijos del nodo 1218 son: Ninguno! 
Los hijos del nodo 1230 son: Ninguno! 
Los hijos del nodo 1231 son: 1267 1268 
Los hijos del nodo 1233 son: 1270 
Los hijos del nodo 1245 son: 1277 1278 
Los hijos del nodo 1247 son: Ninguno! 
Los hijos del nodo 1251 son: Ninguno! 
Los hijos del nodo 1254 son: 1284 1285 
Los hijos del nodo 1255 son: 1286 
Los hijos del nodo 1257 son: 1287 1288 
Los hijos del nodo 1259 son: 1289 
Los hijos del nodo 1261 son: 1292 
Los hijos del nodo 1266 son: 1296 
Los hijos del nodo 1280 son: Ninguno! 
Los hijos del nodo 1282 son: Ninguno! 
Los hijos del nodo 1284 son: Ninguno! 
Los hijos del nodo 1289 son: 1314 1315 
Los hijos del nodo 1290 son: 1316 1317 
Los hijos del nodo 1291 son: 1318 
Los hijos del nodo 1302 son: Ninguno! 
Los hijos del nodo 1308 son: Ninguno! 
Los hijos del nodo 1315 son: 1346 
Los hijos del nodo 1317 son: 1348 1349 
Los hijos del nodo 1319 son: 1352 1353 
Los hijos del nodo 1320 son: 1354 
Los hijos del nodo 1322 son: 1355 
Los hijos del nodo 1328 son: Ninguno! 
Los hijos del nodo 1329 son: 1360 1361 
Los hijos del nodo 1338 son: 1368 1369 
Los hijos del nodo 1341 son: 1373 
Los hijos del nodo 1342 son: 1374 1375 
Los hijos del nodo 1349 son: 1380 1381 
Los hijos del nodo 1351 son: Ninguno! 
Los hijos del nodo 1363 son: 1393 1394 
Los hijos del nodo 1371 son: 1402 
Los hijos del nodo 1372 son: 1403 
Los hijos del nodo 1374 son: 1406 1407 
Los hijos del nodo 1377 son: 1411 
Los hijos del nodo 1383 son: Ninguno! 
Los hijos del nodo 1387 son: Ninguno! 
Los hijos del nodo 1388 son: 1415 1416 
Los hijos del nodo 1391 son: Ninguno! 
Los hijos del nodo 1402 son: 1431 1432 
Los hijos del nodo 1403 son: Ninguno! 
Los hijos del nodo 1417 son: 1443 
Los hijos del nodo 1424 son: Ninguno! 
Los hijos del nodo 1425 son: 1450 1451 
Los hijos del nodo 1433 son: 1454 
Los hijos del nodo 1435 son: 1455 1456 
Los hijos del nodo 1436 son: 1457 
Los hijos del nodo 1444 son: 1467 1468 
Los hijos del nodo 1446 son: Ninguno! 
Los hijos del nodo 1451 son: 1474 1475 
Los hijos del nodo 1460 son: 1486 1487 
Los hijos del nodo 1464 son: 1493 
Los hijos del nodo 1465 son: 1494 
Los hijos del nodo 1486 son: 1510 1511 
Los hijos del nodo 1487 son: Ninguno! 
Los hijos del nodo 1496 son: 1516 1517 
Los hijos del nodo 1497 son: Ninguno! 
Los hijos del nodo 1500 son: 1520 1521 
Los hijos del nodo 1501 son: 1522 
Los hijos del nodo 1506 son: Ninguno! 
Los hijos del nodo 1513 son: Ninguno! 
Los hijos del nodo 1529 son: 1547 
Los hijos del nodo 1531 son: Ninguno! 
Los hijos del nodo 1537 son: Ninguno! 
Los hijos del nodo 1546 son: 1562 1563 
Los hijos del nodo 1547 son: 1564 1565 
Los hijos del nodo 1556 son: Ninguno! 
Los hijos del nodo 1565 son: 1576 1577 
Los hijos del nodo 1567 son: Ninguno! 
Los hijos del nodo 1568 son: 1578 
Los hijos del nodo 1571 son: 1582 1583 
Los hijos del nodo 1573 son: 1586 1587 
Los hijos del nodo 1574 son: Ninguno! 
Los hijos del nodo 1575 son: 1588 1589 
Los hijos del nodo 1576 son: 1590 
Los hijos del nodo 1582 son: Ninguno! 
Los hijos del nodo 1583 son: 1597 1598 
Los hijos del nodo 1587 son: 1602 1603 
Los hijos del nodo 1591 son: 1608 1609 
Los hijos del nodo 1600 son: 1618 1619 
Los hijos del nodo 1607 son: Ninguno! 
Los hijos del nodo 1610 son: 1630 1631 
Los hijos del nodo 1611 son: 1632 1633 
Los hijos del nodo 1614 son: 1637 1638 
Los hijos del nodo 1615 son: 1639 
Los hijos del nodo 1616 son: Ninguno! 
Los hijos del nodo 1624 son: 1649 
Los hijos del nodo 1625 son: 1650 
Los hijos del nodo 1626 son: 1651 1652 
Los hijos del nodo 1631 son: 1654 1655 
Los hijos del nodo 1632 son: 1656 1657 
Los hijos del nodo 1633 son: 1658 1659 
Los hijos del nodo 1640 son: 1666 1667 
Los hijos del nodo 1649 son: 1674 
Los hijos del nodo 1656 son: 1681 1682 
Los hijos del nodo 1658 son: 1685 1686 
Los hijos del nodo 1669 son: 1696 
Los hijos del nodo 1672 son: 1699 
Los hijos del nodo 1675 son: 1702 1703 
Los hijos del nodo 1677 son: 1706 
Los hijos del nodo 1681 son: 1709 1710 
Los hijos del nodo 1687 son: 1715 1716 
Los hijos del nodo 1695 son: 1722 1723 
Los hijos del nodo 1706 son: Ninguno! 
Los hijos del nodo 1709 son: 1735 
Los hijos del nodo 1714 son: 1740 
Los hijos del nodo 1715 son: Ninguno! 
Los hijos del nodo 1718 son: 1742 1743 
Los hijos del nodo 1720 son: Ninguno! 
Los hijos del nodo 1721 son: Ninguno! 
Los hijos del nodo 1735 son: Ninguno! 
Los hijos del nodo 1739 son: 1765 
Los hijos del nodo 1740 son: 1766 
Los hijos del nodo 1741 son: Ninguno! 
Los hijos del nodo 1746 son: Ninguno! 
Los hijos del nodo 1747 son: 1771 
Los hijos del nodo 1749 son: Ninguno! 
Los hijos del nodo 1754 son: 1780 1781 
Los hijos del nodo 1760 son: Ninguno! 
Los hijos del nodo 1765 son: Ninguno! 
Los hijos del nodo 1766 son: 1796 1797 
Los hijos del nodo 1767 son: 1798 1799 
Los hijos del nodo 1770 son: 1802 1803 
Los hijos del nodo 1771 son: 1804 1805 
Los hijos del nodo 1772 son: 1806 
Los hijos del nodo 1775 son: Ninguno! 
Los hijos del nodo 1778 son: Ninguno! 
Los hijos del nodo 1779 son: 1811 
Los hijos del nodo 1780 son: Ninguno! 
Los hijos del nodo 1785 son: 1817 
Los hijos del nodo 1786 son: Ninguno! 
Los hijos del nodo 1789 son: Ninguno! 
Los hijos del nodo 1791 son: 1823 1824 
Los hijos del nodo 1792 son: Ninguno! 
Los hijos del nodo 1798 son: 1829 1830 
Los hijos del nodo 1799 son: Ninguno! 
Los hijos del nodo 1811 son: 1845 
Los hijos del nodo 1812 son: 1846 1847 
Los hijos del nodo 1816 son: 1852 
Los hijos del nodo 1828 son: 1864 1865 
Los hijos del nodo 1836 son: 1870 1871 
Los hijos del nodo 1839 son: 1873 
Los hijos del nodo 1840 son: Ninguno! 
Los hijos del nodo 1844 son: 1877 
Los hijos del nodo 1865 son: 1902 
Los hijos del nodo 1867 son: 1904 
Los hijos del nodo 1873 son: Ninguno! 
Los hijos del nodo 1876 son: 1912 1913 
Los hijos del nodo 1882 son: 1916 1917 
Los hijos del nodo 1884 son: 1920 
Los hijos del nodo 1888 son: Ninguno! 
Los hijos del nodo 1890 son: 1927 1928 
Los hijos del nodo 1895 son: 1932 
Los hijos del nodo 1896 son: 1933 
Los hijos del nodo 1901 son: Ninguno! 
Los hijos del nodo 1907 son: 1941 
Los hijos del nodo 1911 son: 1945 1946 
Los hijos del nodo 1918 son: 1952 1953 
Los hijos del nodo 1922 son: 1957 1958 
Los hijos del nodo 1929 son: 1965 
Los hijos del nodo 1931 son: 1966 
Los hijos del nodo 1932 son: Ninguno! 
Los hijos del nodo 1933 son: 1967 1968 
Los hijos del nodo 1936 son: 1973 
Los hijos del nodo 1938 son: Ninguno! 
Los hijos del nodo 1940 son: 1974 1975 
Los hijos del nodo 1949 son: 1985 
Los hijos del nodo 1954 son: 1992 
Los hijos del nodo 1956 son: 1995 1996 
Los hijos del nodo 1959 son: 2000 2001 
Los hijos del nodo 1963 son: 2004 
Los hijos del nodo 1964 son: Ninguno! 
Los hijos del nodo 1967 son: 2008 2009 
Los hijos del nodo 1972 son: 2015 
Los hijos del nodo 1974 son: 2018 2019 
Los hijos del nodo 1975 son: 2020 
Los hijos del nodo 1978 son: 2025 
Los hijos del nodo 1983 son: Ninguno! 
Los hijos del nodo 1992 son: Ninguno! 
Los hijos del nodo 1993 son: 2036 2037 
Los hijos del nodo 1995 son: Ninguno! 
Los hijos del nodo 1997 son: Ninguno! 
Los hijos del nodo 2002 son: Ninguno! 
Los hijos del nodo 2007 son: 2043 
Los hijos del nodo 2016 son: 2055 2056 
Los hijos del nodo 2018 son: 2059 2060 
Los hijos del nodo 2021 son: Ninguno! 
Los hijos del nodo 2022 son: 2061 2062 
Los hijos del nodo 2024 son: Ninguno! 
Los hijos del nodo 2027 son: 2064 
Los hijos del nodo 2028 son: 2065 2066 
Los hijos del nodo 2033 son: 2069 
Los hijos del nodo 2040 son: Ninguno! 
Los hijos del nodo 2045 son: 2080 2081 
Los hijos del nodo 2052 son: 2089 
Los hijos del nodo 2056 son: 2094 
Los hijos del nodo 2057 son: 2095 
Los hijos del nodo 2058 son: Ninguno! 
Los hijos del nodo 2059 son: Ninguno! 
Los hijos del nodo 2062 son: 2098 
Los hijos del nodo 2063 son: 2099 2100 
Los hijos del nodo 2068 son: Ninguno! 
Los hijos del nodo 2069 son: 2105 2106 
Los hijos del nodo 2070 son: 2107 
Los hijos del nodo 2071 son: 2108 2109 
Los hijos del nodo 2075 son: 2110 2111 
Los hijos del nodo 2077 son: 2114 
Los hijos del nodo 2078 son: 2115 2116 
Los hijos del nodo 2079 son: Ninguno! 
Los hijos del nodo 2080 son: Ninguno! 
Los hijos del nodo 2081 son: Ninguno! 
Los hijos del nodo 2086 son: 2120 2121 
Los hijos del nodo 2089 son: Ninguno! 
Los hijos del nodo 2092 son: 2130 2131 
Los hijos del nodo 2093 son: 2132 2133 
Los hijos del nodo 2099 son: 2141 2142 
Los hijos del nodo 2104 son: 2146 2147 
Los hijos del nodo 2110 son: 2155 
Los hijos del nodo 2111 son: Ninguno! 
Los hijos del nodo 2116 son: 2160 
Los hijos del nodo 2119 son: 2163 2164 
Los hijos del nodo 2120 son: 2165 
Los hijos del nodo 2129 son: 2177 
Los hijos del nodo 2132 son: 2180 
Los hijos del nodo 2136 son: Ninguno! 
Los hijos del nodo 2138 son: 2184 2185 
Los hijos del nodo 2147 son: Ninguno! 
Los hijos del nodo 2157 son: 2203 
Los hijos del nodo 2165 son: 2212 2213 
Los hijos del nodo 2167 son: 2216 
Los hijos del nodo 2168 son: 2217 2218 
Los hijos del nodo 2169 son: 2219 
Los hijos del nodo 2173 son: Ninguno! 
Los hijos del nodo 2181 son: Ninguno! 
Los hijos del nodo 2188 son: 2237 
Los hijos del nodo 2191 son: Ninguno! 
Los hijos del nodo 2195 son: 2243 
Los hijos del nodo 2198 son: Ninguno! 
Los hijos del nodo 2199 son: 2246 
Los hijos del nodo 2208 son: 2255 2256 
Los hijos del nodo 2211 son: Ninguno! 
Los hijos del nodo 2215 son: 2263 
Los hijos del nodo 2229 son: 2278 
Los hijos del nodo 2231 son: Ninguno! 
Los hijos del nodo 2233 son: Ninguno! 
Los hijos del nodo 2234 son: 2282 
Los hijos del nodo 2239 son: Ninguno! 
Los hijos del nodo 2241 son: Ninguno! 
Los hijos del nodo 2242 son: Ninguno! 
Los hijos del nodo 2244 son: Ninguno! 
Los hijos del nodo 2245 son: Ninguno! 
Los hijos del nodo 2246 son: Ninguno! 
Los hijos del nodo 2247 son: Ninguno! 
Los hijos del nodo 2248 son: 2288 
Los hijos del nodo 2253 son: 2293 2294 
Los hijos del nodo 2256 son: 2298 2299 
Los hijos del nodo 2261 son: Ninguno! 
Los hijos del nodo 2264 son: 2304 2305 
Los hijos del nodo 2268 son: 2312 2313 
Los hijos del nodo 2270 son: 2315 2316 
Los hijos del nodo 2274 son: 2322 2323 
Los hijos del nodo 2280 son: Ninguno! 
Los hijos del nodo 2286 son: Ninguno! 
Los hijos del nodo 2289 son: 2334 
Los hijos del nodo 2297 son: 2341 
Los hijos del nodo 2298 son: Ninguno! 
Los hijos del nodo 2301 son: 2343 2344 
Los hijos del nodo 2304 son: 2347 2348 
Los hijos del nodo 2309 son: Ninguno! 
Los hijos del nodo 2315 son: 2361 2362 
Los hijos del nodo 2316 son: 2363 
Los hijos del nodo 2317 son: 2364 2365 
Los hijos del nodo 2325 son: Ninguno! 
Los hijos del nodo 2326 son: 2376 
Los hijos del nodo 2327 son: Ninguno! 
Los hijos del nodo 2328 son: Ninguno! 
Los hijos del nodo 2331 son: 2380 2381 
Los hijos del nodo 2332 son: 2382 2383 
Los hijos del nodo 2339 son: Ninguno! 
Los hijos del nodo 2341 son: 2390 2391 
Los hijos del nodo 2343 son: Ninguno! 
Los hijos del nodo 2345 son: 2394 2395 
Los hijos del nodo 2346 son: 2396 
Los hijos del nodo 2347 son: Ninguno! 
Los hijos del nodo 2348 son: 2397 
Los hijos del nodo 2350 son: Ninguno! 
Los hijos del nodo 2354 son: 2403 2404 
Los hijos del nodo 2355 son: 2405 2406 
Los hijos del nodo 2357 son: 2408 
Los hijos del nodo 2362 son: Ninguno! 
Los hijos del nodo 2364 son: 2413 2414 
Los hijos del nodo 2367 son: 2415 2416 
Los hijos del nodo 2368 son: 2417 
Los hijos del nodo 2373 son: 2425 
Los hijos del nodo 2386 son: 2437 2438 
Los hijos del nodo 2390 son: Ninguno! 
Los hijos del nodo 2391 son: 2440 
Los hijos del nodo 2392 son: 2441 2442 
Los hijos del nodo 2393 son: 2443 2444 
Los hijos del nodo 2396 son: Ninguno! 
Los hijos del nodo 2405 son: 2456 2457 
Los hijos del nodo 2407 son: 2460 
Los hijos del nodo 2413 son: 2465 
Los hijos del nodo 2426 son: 2475 2476 
Los hijos del nodo 2430 son: Ninguno! 
Los hijos del nodo 2432 son: 2480 2481 
Los hijos del nodo 2439 son: 2489 
Los hijos del nodo 2445 son: 2492 2493 
Los hijos del nodo 2448 son: 2496 
Los hijos del nodo 2449 son: 2497 2498 
Los hijos del nodo 2457 son: 2503 
Los hijos del nodo 2460 son: Ninguno! 
Los hijos del nodo 2463 son: 2506 2507 
Los hijos del nodo 2466 son: 2509 
Los hijos del nodo 2472 son: 2519 
Los hijos del nodo 2474 son: 2521 2522 
Los hijos del nodo 2487 son: 2537 2538 
Los hijos del nodo 2496 son: 2550 2551 
Los hijos del nodo 2504 son: 2559 
Los hijos del nodo 2506 son: 2560 
Los hijos del nodo 2508 son: 2563 
Los hijos del nodo 2509 son: 2564 
Los hijos del nodo 2513 son: 2566 2567 
Los hijos del nodo 2514 son: 2568 2569 
Los hijos del nodo 2515 son: 2570 
Los hijos del nodo 2516 son: 2571 
Los hijos del nodo 2521 son: 2576 2577 
Los hijos del nodo 2523 son: Ninguno! 
Los hijos del nodo 2528 son: 2585 2586 
Los hijos del nodo 2530 son: 2588 
Los hijos del nodo 2531 son: Ninguno! 
Los hijos del nodo 2537 son: 2595 
Los hijos del nodo 2539 son: 2596 2597 
Los hijos del nodo 2541 son: 2599 2600 
Los hijos del nodo 2545 son: 2604 2605 
Los hijos del nodo 2551 son: Ninguno! 
Los hijos del nodo 2556 son: Ninguno! 
Los hijos del nodo 2557 son: Ninguno! 
Los hijos del nodo 2559 son: Ninguno! 
Los hijos del nodo 2561 son: 2620 2621 
Los hijos del nodo 2567 son: 2627 2628 
Los hijos del nodo 2569 son: 2631 
Los hijos del nodo 2581 son: 2641 2642 
Los hijos del nodo 2582 son: 2643 2644 
Los hijos del nodo 2583 son: Ninguno! 
Los hijos del nodo 2586 son: 2648 
Los hijos del nodo 2590 son: 2652 2653 
Los hijos del nodo 2592 son: Ninguno! 
Los hijos del nodo 2597 son: 2661 
Los hijos del nodo 2600 son: Ninguno! 
Los hijos del nodo 2603 son: 2665 
Los hijos del nodo 2605 son: Ninguno! 
Los hijos del nodo 2611 son: 2675 
Los hijos del nodo 2616 son: 2679 
Los hijos del nodo 2624 son: Ninguno! 
Los hijos del nodo 2631 son: 2697 
Los hijos del nodo 2633 son: 2698 2699 
Los hijos del nodo 2645 son: 2709 
Los hijos del nodo 2648 son: Ninguno! 
Los hijos del nodo 2650 son: 2713 
Los hijos del nodo 2651 son: 2714 
Los hijos del nodo 2661 son: Ninguno! 
Los hijos del nodo 2668 son: 2733 
Los hijos del nodo 2669 son: Ninguno! 
Los hijos del nodo 2675 son: 2739 
Los hijos del nodo 2678 son: 2743 2744 
Los hijos del nodo 2682 son: 2747 2748 
Los hijos del nodo 2687 son: Ninguno! 
Los hijos del nodo 2690 son: Ninguno! 
Los hijos del nodo 2692 son: Ninguno! 
Los hijos del nodo 2695 son: 2762 
Los hijos del nodo 2704 son: Ninguno! 
Los hijos del nodo 2707 son: Ninguno! 
Los hijos del nodo 2710 son: 2778 
Los hijos del nodo 2712 son: 2779 
Los hijos del nodo 2713 son: 2780 2781 
Los hijos del nodo 2716 son: 2785 2786 
Los hijos del nodo 2723 son: 2795 2796 
Los hijos del nodo 2727 son: Ninguno! 
Los hijos del nodo 2730 son: Ninguno! 
Los hijos del nodo 2732 son: Ninguno! 
Los hijos del nodo 2737 son: Ninguno! 
Los hijos del nodo 2754 son: Ninguno! 
Los hijos del nodo 2756 son: 2815 2816 
Los hijos del nodo 2757 son: Ninguno! 
Los hijos del nodo 2759 son: Ninguno! 
Los hijos del nodo 2760 son: 2817 
Los hijos del nodo 2761 son: Ninguno! 
Los hijos del nodo 2765 son: Ninguno! 
Los hijos del nodo 2771 son: 2825 2826 
Los hijos del nodo 2782 son: 2838 2839 
Los hijos del nodo 2785 son: Ninguno! 
Los hijos del nodo 2786 son: 2841 
Los hijos del nodo 2792 son: 2843 2844 
Los hijos del nodo 2794 son: Ninguno! 
Los hijos del nodo 2796 son: Ninguno! 
Los hijos del nodo 2798 son: Ninguno! 
Los hijos del nodo 2801 son: 2848 
Los hijos del nodo 2808 son: 2854 2855 
Los hijos del nodo 2814 son: 2858 2859 
Los hijos del nodo 2816 son: Ninguno! 
Los hijos del nodo 2818 son: 2863 
Los hijos del nodo 2823 son: 2869 2870 
Los hijos del nodo 2828 son: 2873 2874 
Los hijos del nodo 2829 son: 2875 2876 
Los hijos del nodo 2830 son: 2877 2878 
Los hijos del nodo 2831 son: 2879 2880 
Los hijos del nodo 2834 son: Ninguno! 
Los hijos del nodo 2836 son: Ninguno! 
Los hijos del nodo 2842 son: 2889 
Los hijos del nodo 2843 son: 2890 2891 
Los hijos del nodo 2844 son: 2892 2893 
Los hijos del nodo 2845 son: Ninguno! 
Los hijos del nodo 2846 son: 2894 
Los hijos del nodo 2849 son: 2896 
Los hijos del nodo 2858 son: 2909 2910 
Los hijos del nodo 2859 son: 2911 2912 
Los hijos del nodo 2863 son: 2914 2915 
Los hijos del nodo 2864 son: Ninguno! 
Los hijos del nodo 2866 son: 2917 2918 
Los hijos del nodo 2867 son: 2919 2920 
Los hijos del nodo 2873 son: Ninguno! 
Los hijos del nodo 2875 son: Ninguno! 
Los hijos del nodo 2880 son: 2931 2932 
Los hijos del nodo 2889 son: 2945 2946 
Los hijos del nodo 2894 son: Ninguno! 
Los hijos del nodo 2898 son: 2957 2958 
Los hijos del nodo 2901 son: 2960 2961 
Los hijos del nodo 2903 son: 2963 
Los hijos del nodo 2908 son: 2970 
Los hijos del nodo 2909 son: Ninguno! 
Los hijos del nodo 2911 son: 2973 
Los hijos del nodo 2913 son: 2974 
Los hijos del nodo 2920 son: 2980 2981 
Los hijos del nodo 2922 son: 2983 2984 
Los hijos del nodo 2927 son: 2989 2990 
Los hijos del nodo 2929 son: Ninguno! 
Los hijos del nodo 2944 son: 3011 3012 
Los hijos del nodo 2951 son: 3019 
Los hijos del nodo 2952 son: 3020 
Los hijos del nodo 2954 son: 3022 3023 
Los hijos del nodo 2956 son: 3026 3027 
Los hijos del nodo 2958 son: Ninguno! 
Los hijos del nodo 2968 son: 3035 
Los hijos del nodo 2970 son: Ninguno! 
Los hijos del nodo 2982 son: 3043 3044 
Los hijos del nodo 2984 son: Ninguno! 
Los hijos del nodo 2987 son: 3045 3046 
Los hijos del nodo 2992 son: 3050 
Los hijos del nodo 2995 son: Ninguno! 
Los hijos del nodo 2996 son: 3053 3054 
Los hijos del nodo 2999 son: Ninguno! 
Los hijos del nodo 3002 son: 3059 3060 
Los hijos del nodo 3007 son: 3064 3065 
Los hijos del nodo 3013 son: 3068 3069 
Los hijos del nodo 3014 son: 3070 3071 
Los hijos del nodo 3016 son: 3073 3074 
Los hijos del nodo 3018 son: Ninguno! 
Los hijos del nodo 3020 son: 3077 
Los hijos del nodo 3024 son: Ninguno! 
Los hijos del nodo 3030 son: Ninguno! 
Los hijos del nodo 3034 son: 3086 
Los hijos del nodo 3036 son: Ninguno! 
Los hijos del nodo 3043 son: 3092 3093 
Los hijos del nodo 3044 son: 3094 3095 
Los hijos del nodo 3045 son: 3096 
Los hijos del nodo 3050 son: 3099 
Los hijos del nodo 3052 son: 3101 
Los hijos del nodo 3056 son: 3105 
Los hijos del nodo 3059 son: Ninguno! 
Los hijos del nodo 3066 son: 3113 3114 
Los hijos del nodo 3067 son: 3115 
Los hijos del nodo 3070 son: 3120 
Los hijos del nodo 3075 son: 3127 3128 
Los hijos del nodo 3085 son: 3138 3139 
Los hijos del nodo 3089 son: 3142 
Los hijos del nodo 3090 son: 3143 3144 
Los hijos del nodo 3095 son: 3150 3151 
Los hijos del nodo 3096 son: Ninguno! 
Los hijos del nodo 3103 son: 3158 3159 
Los hijos del nodo 3107 son: 3164 3165 
Los hijos del nodo 3108 son: Ninguno! 
Los hijos del nodo 3109 son: 3166 3167 
Los hijos del nodo 3119 son: Ninguno! 
Los hijos del nodo 3121 son: 3180 
Los hijos del nodo 3126 son: 3186 
Los hijos del nodo 3129 son: 3190 
Los hijos del nodo 3130 son: 3191 3192 
Los hijos del nodo 3131 son: 3193 3194 
Los hijos del nodo 3133 son: 3197 3198 
Los hijos del nodo 3141 son: 3206 
Los hijos del nodo 3143 son: 3209 3210 
Los hijos del nodo 3146 son: Ninguno! 
Los hijos del nodo 3149 son: 3215 3216 
Los hijos del nodo 3152 son: 3221 
Los hijos del nodo 3159 son: Ninguno! 
Los hijos del nodo 3162 son: 3229 3230 
Los hijos del nodo 3165 son: Ninguno! 
Los hijos del nodo 3167 son: 3234 
Los hijos del nodo 3169 son: Ninguno! 
Los hijos del nodo 3173 son: 3238 3239 
Los hijos del nodo 3181 son: 3247 3248 
Los hijos del nodo 3182 son: 3249 3250 
Los hijos del nodo 3183 son: 3251 3252 
Los hijos del nodo 3185 son: Ninguno! 
Los hijos del nodo 3188 son: 3257 
Los hijos del nodo 3192 son: Ninguno! 
Los hijos del nodo 3194 son: 3259 
Los hijos del nodo 3200 son: Ninguno! 
Los hijos del nodo 3202 son: Ninguno! 
Los hijos del nodo 3209 son: 3269 3270 
Los hijos del nodo 3211 son: Ninguno! 
Los hijos del nodo 3213 son: Ninguno! 
Los hijos del nodo 3217 son: 3276 3277 
Los hijos del nodo 3218 son: 3278 3279 
Los hijos del nodo 3221 son: Ninguno! 
Los hijos del nodo 3222 son: 3284 
Los hijos del nodo 3226 son: 3287 
Los hijos del nodo 3229 son: Ninguno! 
Los hijos del nodo 3233 son: 3291 3292 
Los hijos del nodo 3236 son: 3294 
Los hijos del nodo 3242 son: 3299 
Los hijos del nodo 3249 son: 3309 3310 
Los hijos del nodo 3256 son: 3317 
Los hijos del nodo 3257 son: 3318 3319 
Los hijos del nodo 3263 son: 3326 
Los hijos del nodo 3264 son: 3327 
Los hijos del nodo 3267 son: Ninguno! 
Los hijos del nodo 3273 son: 3336 3337 
Los hijos del nodo 3278 son: Ninguno! 
Los hijos del nodo 3286 son: Ninguno! 
Los hijos del nodo 3292 son: 3350 
Los hijos del nodo 3293 son: Ninguno! 
Los hijos del nodo 3312 son: Ninguno! 
Los hijos del nodo 3314 son: Ninguno! 
Los hijos del nodo 3319 son: Ninguno! 
Los hijos del nodo 3326 son: Ninguno! 
Los hijos del nodo 3327 son: 3377 3378 
Los hijos del nodo 3330 son: 3381 3382 
Los hijos del nodo 3339 son: 3396 
Los hijos del nodo 3340 son: 3397 3398 
Los hijos del nodo 3348 son: 3407 3408 
Los hijos del nodo 3353 son: 3412 3413 
Los hijos del nodo 3357 son: Ninguno! 
Los hijos del nodo 3364 son: 3418 3419 
Los hijos del nodo 3367 son: 3422 3423 
Los hijos del nodo 3370 son: 3425 3426 
Los hijos del nodo 3371 son: Ninguno! 
Los hijos del nodo 3373 son: Ninguno! 
Los hijos del nodo 3375 son: 3430 
Los hijos del nodo 3376 son: 3431 3432 
Los hijos del nodo 3380 son: Ninguno! 
Los hijos del nodo 3384 son: 3440 
Los hijos del nodo 3389 son: 3448 
Los hijos del nodo 3400 son: 3458 
Los hijos del nodo 3403 son: 3463 3464 
Los hijos del nodo 3404 son: Ninguno! 
Los hijos del nodo 3416 son: Ninguno! 
Los hijos del nodo 3418 son: 3478 
Los hijos del nodo 3424 son: Ninguno! 
Los hijos del nodo 3425 son: 3484 3485 
Los hijos del nodo 3436 son: 3491 3492 
Los hijos del nodo 3437 son: 3493 3494 
Los hijos del nodo 3441 son: Ninguno! 
Los hijos del nodo 3442 son: 3497 
Los hijos del nodo 3451 son: Ninguno! 
Los hijos del nodo 3452 son: 3507 
Los hijos del nodo 3459 son: Ninguno! 
Los hijos del nodo 3460 son: 3514 3515 
Los hijos del nodo 3463 son: 3519 
Los hijos del nodo 3470 son: Ninguno! 
Los hijos del nodo 3482 son: 3537 3538 
Los hijos del nodo 3484 son: Ninguno! 
Los hijos del nodo 3486 son: 3543 3544 
Los hijos del nodo 3487 son: Ninguno! 
Los hijos del nodo 3494 son: 3554 3555 
Los hijos del nodo 3498 son: 3559 
Los hijos del nodo 3499 son: 3560 
Los hijos del nodo 3501 son: Ninguno! 
Los hijos del nodo 3510 son: 3570 3571 
Los hijos del nodo 3512 son: 3574 
Los hijos del nodo 3513 son: 3575 
Los hijos del nodo 3515 son: 3577 3578 
Los hijos del nodo 3516 son: Ninguno! 
Los hijos del nodo 3519 son: 3580 
Los hijos del nodo 3521 son: 3583 
Los hijos del nodo 3524 son: 3585 3586 
Los hijos del nodo 3533 son: 3594 3595 
Los hijos del nodo 3539 son: Ninguno! 
Los hijos del nodo 3541 son: Ninguno! 
Los hijos del nodo 3546 son: Ninguno! 
Los hijos del nodo 3548 son: Ninguno! 
Los hijos del nodo 3553 son: Ninguno! 
Los hijos del nodo 3556 son: 3618 3619 
Los hijos del nodo 3559 son: 3622 3623 
Los hijos del nodo 3562 son: 3627 
Los hijos del nodo 3567 son: Ninguno! 
Los hijos del nodo 3568 son: 3631 3632 
Los hijos del nodo 3571 son: 3634 
Los hijos del nodo 3572 son: Ninguno! 
Los hijos del nodo 3574 son: Ninguno! 
Los hijos del nodo 3580 son: 3641 3642 
Los hijos del nodo 3585 son: Ninguno! 
Los hijos del nodo 3588 son: 3647 3648 
Los hijos del nodo 3589 son: 3649 3650 
Los hijos del nodo 3591 son: 3651 3652 
Los hijos del nodo 3606 son: Ninguno! 
Los hijos del nodo 3608 son: 3662 3663 
Los hijos del nodo 3609 son: 3664 3665 
Los hijos del nodo 3610 son: 3666 3667 
Los hijos del nodo 3612 son: 3668 
Los hijos del nodo 3614 son: 3670 3671 
Los hijos del nodo 3615 son: 3672 3673 
Los hijos del nodo 3618 son: 3676 3677 
Los hijos del nodo 3623 son: 3681 3682 
Los hijos del nodo 3631 son: Ninguno! 
Los hijos del nodo 3641 son: 3698 3699 
Los hijos del nodo 3644 son: Ninguno! 
Los hijos del nodo 3651 son: 3707 
Los hijos del nodo 3653 son: 3709 3710 
Los hijos del nodo 3654 son: 3711 
Los hijos del nodo 3658 son: 3714 3715 
Los hijos del nodo 3671 son: 3724 3725 
Los hijos del nodo 3677 son: 3730 3731 
Los hijos del nodo 3679 son: 3732 3733 
Los hijos del nodo 3683 son: 3738 3739 
Los hijos del nodo 3708 son: Ninguno! 
Los hijos del nodo 3710 son: 3770 
Los hijos del nodo 3711 son: 3771 
Los hijos del nodo 3712 son: 3772 
Los hijos del nodo 3713 son: 3773 
Los hijos del nodo 3720 son: 3780 3781 
Los hijos del nodo 3730 son: 3791 3792 
Los hijos del nodo 3744 son: 3806 
Los hijos del nodo 3751 son: 3812 
Los hijos del nodo 3759 son: 3821 3822 
Los hijos del nodo 3761 son: Ninguno! 
Los hijos del nodo 3763 son: 3825 3826 
Los hijos del nodo 3770 son: Ninguno! 
Los hijos del nodo 3776 son: 3839 
Los hijos del nodo 3778 son: 3840 
Los hijos del nodo 3782 son: Ninguno! 
Los hijos del nodo 3784 son: 3845 
Los hijos del nodo 3790 son: 3851 
Los hijos del nodo 3791 son: 3852 3853 
Los hijos del nodo 3793 son: Ninguno! 
Los hijos del nodo 3796 son: 3859 
Los hijos del nodo 3804 son: 3865 3866 
Los hijos del nodo 3808 son: Ninguno! 
Los hijos del nodo 3811 son: 3875 
Los hijos del nodo 3812 son: 3876 3877 
Los hijos del nodo 3813 son: 3878 3879 
Los hijos del nodo 3814 son: 3880 3881 
Los hijos del nodo 3817 son: Ninguno! 
Los hijos del nodo 3820 son: 3885 3886 
Los hijos del nodo 3822 son: Ninguno! 
Los hijos del nodo 3829 son: 3891 3892 
Los hijos del nodo 3830 son: Ninguno! 
Los hijos del nodo 3836 son: 3897 3898 
Los hijos del nodo 3837 son: Ninguno! 
Los hijos del nodo 3839 son: Ninguno! 
Los hijos del nodo 3844 son: 3903 3904 
Los hijos del nodo 3845 son: 3905 
Los hijos del nodo 3850 son: 3911 3912 
Los hijos del nodo 3851 son: 3913 
Los hijos del nodo 3856 son: 3919 
Los hijos del nodo 3857 son: Ninguno! 
Los hijos del nodo 3861 son: 3923 3924 
Los hijos del nodo 3863 son: 3925 3926 
Los hijos del nodo 3864 son: 3927 3928 
Los hijos del nodo 3866 son: 3929 3930 
Los hijos del nodo 3867 son: 3931 3932 
Los hijos del nodo 3869 son: Ninguno! 
Los hijos del nodo 3870 son: 3934 3935 
Los hijos del nodo 3871 son: 3936 
Los hijos del nodo 3872 son: 3937 
Los hijos del nodo 3874 son: Ninguno! 
Los hijos del nodo 3877 son: Ninguno! 
Los hijos del nodo 3882 son: 3947 3948 
Los hijos del nodo 3885 son: Ninguno! 
Los hijos del nodo 3886 son: 3952 3953 
Los hijos del nodo 3887 son: Ninguno! 
Los hijos del nodo 3895 son: 3962 3963 
Los hijos del nodo 3897 son: Ninguno! 
Los hijos del nodo 3901 son: Ninguno! 
Los hijos del nodo 3912 son: 3977 
Los hijos del nodo 3918 son: 3983 3984 
Los hijos del nodo 3929 son: 4001 4002 
Los hijos del nodo 3938 son: Ninguno! 
Los hijos del nodo 3941 son: 4016 4017 
Los hijos del nodo 3945 son: 4021 4022 
Los hijos del nodo 3947 son: 4025 
Los hijos del nodo 3948 son: 4026 
Los hijos del nodo 3950 son: Ninguno! 
Los hijos del nodo 3955 son: 4030 4031 
Los hijos del nodo 3958 son: Ninguno! 
Los hijos del nodo 3959 son: Ninguno! 
Los hijos del nodo 3965 son: 4035 4036 
Los hijos del nodo 3968 son: Ninguno! 
Los hijos del nodo 3970 son: Ninguno! 
Los hijos del nodo 3971 son: 4037 
Los hijos del nodo 3972 son: 4038 
Los hijos del nodo 3979 son: 4042 4043 
Los hijos del nodo 3981 son: 4046 
Los hijos del nodo 3991 son: Ninguno! 
Los hijos del nodo 3997 son: 4069 4070 
Los hijos del nodo 4000 son: 4074 4075 
Los hijos del nodo 4015 son: 4091 4092 
Los hijos del nodo 4021 son: 4101 4102 
Los hijos del nodo 4023 son: 4105 4106 
Los hijos del nodo 4026 son: 4109 4110 
Los hijos del nodo 4029 son: 4114 4115 
Los hijos del nodo 4037 son: Ninguno! 
Los hijos del nodo 4039 son: 4125 4126 
Los hijos del nodo 4042 son: 4129 
Los hijos del nodo 4044 son: 4130 
Los hijos del nodo 4057 son: 4138 
Los hijos del nodo 4069 son: 4152 4153 
Los hijos del nodo 4078 son: 4161 4162 
Los hijos del nodo 4080 son: Ninguno! 
Los hijos del nodo 4087 son: Ninguno! 
Los hijos del nodo 4092 son: 4174 
Los hijos del nodo 4099 son: 4179 4180 
Los hijos del nodo 4101 son: 4182 4183 
Los hijos del nodo 4102 son: 4184 
Los hijos del nodo 4104 son: 4187 
Los hijos del nodo 4108 son: Ninguno! 
Los hijos del nodo 4109 son: Ninguno! 
Los hijos del nodo 4111 son: 4192 
Los hijos del nodo 4116 son: 4195 4196 
Los hijos del nodo 4120 son: 4202 4203 
Los hijos del nodo 4123 son: Ninguno! 
Los hijos del nodo 4124 son: 4206 
Los hijos del nodo 4125 son: 4207 
Los hijos del nodo 4134 son: 4220 
Los hijos del nodo 4148 son: 4238 4239 
Los hijos del nodo 4149 son: 4240 4241 
Los hijos del nodo 4150 son: 4242 4243 
Los hijos del nodo 4151 son: 4244 
Los hijos del nodo 4156 son: 4252 
Los hijos del nodo 4159 son: 4254 4255 
Los hijos del nodo 4163 son: 4258 
Los hijos del nodo 4165 son: 4259 
Los hijos del nodo 4177 son: Ninguno! 
Los hijos del nodo 4178 son: 4269 
Los hijos del nodo 4179 son: 4270 4271 
Los hijos del nodo 4182 son: 4276 
Los hijos del nodo 4184 son: 4278 
Los hijos del nodo 4194 son: 4285 
Los hijos del nodo 4195 son: 4286 4287 
Los hijos del nodo 4196 son: 4288 4289 
Los hijos del nodo 4197 son: Ninguno! 
Los hijos del nodo 4201 son: 4293 4294 
Los hijos del nodo 4202 son: Ninguno! 
Los hijos del nodo 4209 son: 4301 
Los hijos del nodo 4213 son: Ninguno! 
Los hijos del nodo 4215 son: Ninguno! 
Los hijos del nodo 4218 son: Ninguno! 
Los hijos del nodo 4219 son: Ninguno! 
Los hijos del nodo 4223 son: Ninguno! 
Los hijos del nodo 4228 son: Ninguno! 
Los hijos del nodo 4229 son: 4316 4317 
Los hijos del nodo 4232 son: 4320 4321 
Los hijos del nodo 4241 son: 4330 
Los hijos del nodo 4244 son: 4332 
Los hijos del nodo 4246 son: 4334 
Los hijos del nodo 4254 son: 4339 
Los hijos del nodo 4255 son: Ninguno! 
Los hijos del nodo 4257 son: 4340 
Los hijos del nodo 4268 son: Ninguno! 
Los hijos del nodo 4271 son: 4356 
Los hijos del nodo 4281 son: 4368 
Los hijos del nodo 4286 son: 4372 
Los hijos del nodo 4288 son: 4374 4375 
Los hijos del nodo 4293 son: Ninguno! 
Los hijos del nodo 4297 son: 4380 
Los hijos del nodo 4301 son: 4386 
Los hijos del nodo 4302 son: Ninguno! 
Los hijos del nodo 4304 son: Ninguno! 
Los hijos del nodo 4308 son: 4391 
Los hijos del nodo 4311 son: 4394 
Los hijos del nodo 4314 son: Ninguno! 
Los hijos del nodo 4315 son: 4395 
Los hijos del nodo 4316 son: Ninguno! 
Los hijos del nodo 4324 son: 4403 
Los hijos del nodo 4325 son: Ninguno! 
Los hijos del nodo 4330 son: 4406 
Los hijos del nodo 4332 son: 4407 
Los hijos del nodo 4334 son: 4408 
Los hijos del nodo 4348 son: 4421 4422 
Los hijos del nodo 4349 son: 4423 4424 
Los hijos del nodo 4351 son: 4426 4427 
Los hijos del nodo 4353 son: Ninguno! 
Los hijos del nodo 4357 son: 4430 4431 
Los hijos del nodo 4363 son: Ninguno! 
Los hijos del nodo 4367 son: 4439 4440 
Los hijos del nodo 4368 son: 4441 
Los hijos del nodo 4373 son: Ninguno! 
Los hijos del nodo 4374 son: Ninguno! 
Los hijos del nodo 4375 son: 4445 4446 
Los hijos del nodo 4378 son: 4449 4450 
Los hijos del nodo 4390 son: 4462 4463 
Los hijos del nodo 4399 son: 4473 4474 
Los hijos del nodo 4409 son: Ninguno! 
Los hijos del nodo 4418 son: Ninguno! 
Los hijos del nodo 4429 son: 4502 
Los hijos del nodo 4430 son: 4503 
Los hijos del nodo 4439 son: 4513 4514 
Los hijos del nodo 4444 son: 4518 4519 
Los hijos del nodo 4446 son: 4521 
Los hijos del nodo 4448 son: Ninguno! 
Los hijos del nodo 4450 son: 4524 
Los hijos del nodo 4457 son: 4533 
Los hijos del nodo 4466 son: 4538 
Los hijos del nodo 4470 son: 4543 
Los hijos del nodo 4475 son: 4550 4551 
Los hijos del nodo 4477 son: 4554 4555 
Los hijos del nodo 4483 son: 4560 4561 
Los hijos del nodo 4490 son: 4567 4568 
Los hijos del nodo 4495 son: 4571 
Los hijos del nodo 4497 son: 4572 
Los hijos del nodo 4504 son: 4578 4579 
Los hijos del nodo 4509 son: 4585 4586 
Los hijos del nodo 4514 son: 4590 4591 
Los hijos del nodo 4516 son: 4594 4595 
Los hijos del nodo 4520 son: Ninguno! 
Los hijos del nodo 4532 son: 4612 4613 
Los hijos del nodo 4534 son: 4616 
Los hijos del nodo 4546 son: 4626 
Los hijos del nodo 4557 son: Ninguno! 
Los hijos del nodo 4559 son: 4638 4639 
Los hijos del nodo 4561 son: Ninguno! 
Los hijos del nodo 4567 son: 4651 
Los hijos del nodo 4569 son: 4654 
Los hijos del nodo 4570 son: 4655 4656 
Los hijos del nodo 4572 son: 4657 4658 
Los hijos del nodo 4578 son: 4663 
Los hijos del nodo 4584 son: Ninguno! 
Los hijos del nodo 4585 son: 4668 
Los hijos del nodo 4595 son: 4676 4677 
Los hijos del nodo 4614 son: Ninguno! 
Los hijos del nodo 4616 son: Ninguno! 
Los hijos del nodo 4625 son: 4703 4704 
Los hijos del nodo 4627 son: 4706 4707 
Los hijos del nodo 4632 son: Ninguno! 
Los hijos del nodo 4636 son: 4715 
Los hijos del nodo 4637 son: 4716 
Los hijos del nodo 4642 son: Ninguno! 
Los hijos del nodo 4646 son: 4725 4726 
Los hijos del nodo 4649 son: 4729 4730 
Los hijos del nodo 4651 son: 4731 4732 
Los hijos del nodo 4654 son: 4735 
Los hijos del nodo 4658 son: 4741 4742 
Los hijos del nodo 4679 son: 4766 4767 
Los hijos del nodo 4683 son: 4772 
Los hijos del nodo 4686 son: 4775 
Los hijos del nodo 4691 son: Ninguno! 
Los hijos del nodo 4694 son: Ninguno! 
Los hijos del nodo 4695 son: 4780 
Los hijos del nodo 4702 son: 4787 4788 
Los hijos del nodo 4708 son: 4796 
Los hijos del nodo 4711 son: 4799 
Los hijos del nodo 4714 son: Ninguno! 
Los hijos del nodo 4727 son: 4814 4815 
Los hijos del nodo 4733 son: Ninguno! 
Los hijos del nodo 4734 son: 4821 
Los hijos del nodo 4747 son: Ninguno! 
Los hijos del nodo 4753 son: 4838 
Los hijos del nodo 4757 son: Ninguno! 
Los hijos del nodo 4761 son: Ninguno! 
Los hijos del nodo 4762 son: 4846 
Los hijos del nodo 4765 son: 4848 4849 
Los hijos del nodo 4767 son: 4851 
Los hijos del nodo 4768 son: Ninguno! 
Los hijos del nodo 4769 son: 4852 
Los hijos del nodo 4771 son: 4855 4856 
Los hijos del nodo 4775 son: Ninguno! 
Los hijos del nodo 4779 son: 4863 4864 
Los hijos del nodo 4780 son: 4865 
Los hijos del nodo 4784 son: 4870 
Los hijos del nodo 4787 son: 4872 4873 
Los hijos del nodo 4797 son: 4885 4886 
Los hijos del nodo 4799 son: Ninguno! 
Los hijos del nodo 4804 son: 4894 4895 
Los hijos del nodo 4805 son: Ninguno! 
Los hijos del nodo 4806 son: Ninguno! 
Los hijos del nodo 4808 son: Ninguno! 
Los hijos del nodo 4810 son: Ninguno! 
Los hijos del nodo 4811 son: 4896 
Los hijos del nodo 4817 son: 4901 
Los hijos del nodo 4818 son: Ninguno! 
Los hijos del nodo 4823 son: Ninguno! 
Los hijos del nodo 4826 son: 4908 4909 
Los hijos del nodo 4830 son: Ninguno! 
Los hijos del nodo 4833 son: Ninguno! 
Los hijos del nodo 4837 son: 4917 
Los hijos del nodo 4840 son: Ninguno! 
Los hijos del nodo 4841 son: 4919 4920 
Los hijos del nodo 4844 son: Ninguno! 
Los hijos del nodo 4847 son: 4922 
Los hijos del nodo 4848 son: 4923 
Los hijos del nodo 4852 son: 4928 
Los hijos del nodo 4863 son: 4939 
Los hijos del nodo 4864 son: 4940 4941 
Los hijos del nodo 4865 son: Ninguno! 
Los hijos del nodo 4869 son: 4945 4946 
Los hijos del nodo 4873 son: 4950 
Los hijos del nodo 4876 son: 4953 
Los hijos del nodo 4879 son: Ninguno! 
Los hijos del nodo 4885 son: 4965 
Los hijos del nodo 4886 son: 4966 4967 
Los hijos del nodo 4892 son: Ninguno! 
Los hijos del nodo 4893 son: 4974 
Los hijos del nodo 4897 son: Ninguno! 
Los hijos del nodo 4901 son: Ninguno! 
Los hijos del nodo 4908 son: 4983 
Los hijos del nodo 4909 son: Ninguno! 
Los hijos del nodo 4912 son: Ninguno! 
Los hijos del nodo 4915 son: 4986 4987 
Los hijos del nodo 4918 son: 4991 4992 
Los hijos del nodo 4923 son: Ninguno! 
Los hijos del nodo 4925 son: Ninguno! 
Los hijos del nodo 4935 son: 5002 5003 
Los hijos del nodo 4937 son: 5004 5005 
Los hijos del nodo 4938 son: Ninguno! 
Los hijos del nodo 4945 son: 5012 5013 
Los hijos del nodo 4946 son: 5014 5015 
Los hijos del nodo 4947 son: 5016 
Los hijos del nodo 4949 son: 5019 
Los hijos del nodo 4958 son: 5030 5031 
Los hijos del nodo 4959 son: 5032 5033 
Los hijos del nodo 4962 son: 5038 5039 
Los hijos del nodo 4965 son: 5044 
Los hijos del nodo 4973 son: Ninguno! 
Los hijos del nodo 4975 son: Ninguno! 
Los hijos del nodo 4977 son: Ninguno! 
Los hijos del nodo 4981 son: 5054 
Los hijos del nodo 4982 son: 5055 
Los hijos del nodo 4991 son: Ninguno! 
Los hijos del nodo 5002 son: 5071 5072 
Los hijos del nodo 5009 son: Ninguno! 
Los hijos del nodo 5011 son: Ninguno! 
Los hijos del nodo 5017 son: 5087 
Los hijos del nodo 5019 son: 5089 5090 
Los hijos del nodo 5030 son: 5096 
Los hijos del nodo 5034 son: 5102 
Los hijos del nodo 5035 son: Ninguno! 
Los hijos del nodo 5043 son: 5113 
Los hijos del nodo 5044 son: 5114 
Los hijos del nodo 5045 son: Ninguno! 
Los hijos del nodo 5050 son: 5123 
Los hijos del nodo 5053 son: Ninguno! 
Los hijos del nodo 5056 son: 5129 5130 
Los hijos del nodo 5061 son: 5138 5139 
Los hijos del nodo 5065 son: 5143 
Los hijos del nodo 5066 son: 5144 5145 
Los hijos del nodo 5067 son: 5146 
Los hijos del nodo 5068 son: Ninguno! 
Los hijos del nodo 5069 son: 5147 5148 
Los hijos del nodo 5074 son: Ninguno! 
Los hijos del nodo 5075 son: Ninguno! 
Los hijos del nodo 5076 son: Ninguno! 
Los hijos del nodo 5077 son: 5152 
Los hijos del nodo 5079 son: 5154 5155 
Los hijos del nodo 5090 son: Ninguno! 
Los hijos del nodo 5092 son: Ninguno! 
Los hijos del nodo 5093 son: 5166 5167 
Los hijos del nodo 5094 son: 5168 5169 
Los hijos del nodo 5095 son: 5170 
Los hijos del nodo 5096 son: 5171 5172 
Los hijos del nodo 5104 son: 5178 5179 
Los hijos del nodo 5105 son: 5180 5181 
Los hijos del nodo 5108 son: Ninguno! 
Los hijos del nodo 5111 son: Ninguno! 
Los hijos del nodo 5118 son: 5197 
Los hijos del nodo 5119 son: 5198 5199 
Los hijos del nodo 5126 son: Ninguno! 
Los hijos del nodo 5128 son: Ninguno! 
Los hijos del nodo 5130 son: 5205 5206 
Los hijos del nodo 5132 son: 5208 
Los hijos del nodo 5133 son: 5209 
Los hijos del nodo 5135 son: Ninguno! 
Los hijos del nodo 5139 son: Ninguno! 
Los hijos del nodo 5140 son: 5216 5217 
Los hijos del nodo 5144 son: 5220 5221 
Los hijos del nodo 5146 son: Ninguno! 
Los hijos del nodo 5154 son: 5231 
Los hijos del nodo 5156 son: 5233 
Los hijos del nodo 5164 son: 5240 5241 
Los hijos del nodo 5166 son: 5242 
Los hijos del nodo 5170 son: 5244 
Los hijos del nodo 5172 son: 5247 
Los hijos del nodo 5176 son: 5251 
Los hijos del nodo 5178 son: Ninguno! 
Los hijos del nodo 5180 son: Ninguno! 
Los hijos del nodo 5181 son: 5256 
Los hijos del nodo 5183 son: 5258 
Los hijos del nodo 5194 son: Ninguno! 
Los hijos del nodo 5208 son: 5278 
Los hijos del nodo 5210 son: 5281 5282 
Los hijos del nodo 5212 son: 5284 5285 
Los hijos del nodo 5217 son: 5289 5290 
Los hijos del nodo 5220 son: Ninguno! 
Los hijos del nodo 5228 son: 5300 5301 
Los hijos del nodo 5243 son: 5315 
Los hijos del nodo 5246 son: 5317 
Los hijos del nodo 5248 son: 5318 5319 
Los hijos del nodo 5249 son: 5320 
Los hijos del nodo 5251 son: 5321 
Los hijos del nodo 5262 son: 5331 5332 
Los hijos del nodo 5265 son: Ninguno! 
Los hijos del nodo 5269 son: 5340 5341 
Los hijos del nodo 5271 son: 5344 
Los hijos del nodo 5277 son: 5348 5349 
Los hijos del nodo 5279 son: Ninguno! 
Los hijos del nodo 5283 son: 5355 5356 
Los hijos del nodo 5284 son: 5357 
Los hijos del nodo 5289 son: 5364 5365 
Los hijos del nodo 5291 son: 5367 
Los hijos del nodo 5296 son: 5373 5374 
Los hijos del nodo 5298 son: 5376 5377 
Los hijos del nodo 5301 son: 5381 5382 
Los hijos del nodo 5305 son: 5386 
Los hijos del nodo 5307 son: 5388 5389 
Los hijos del nodo 5311 son: Ninguno! 
Los hijos del nodo 5315 son: 5394 
Los hijos del nodo 5321 son: 5403 5404 
Los hijos del nodo 5322 son: 5405 
Los hijos del nodo 5324 son: Ninguno! 
Los hijos del nodo 5328 son: Ninguno! 
Los hijos del nodo 5332 son: 5410 
Los hijos del nodo 5337 son: 5415 
Los hijos del nodo 5340 son: 5418 
Los hijos del nodo 5341 son: 5419 5420 
Los hijos del nodo 5348 son: 5426 
Los hijos del nodo 5354 son: Ninguno! 
Los hijos del nodo 5356 son: 5429 5430 
Los hijos del nodo 5358 son: Ninguno! 
Los hijos del nodo 5361 son: 5435 5436 
Los hijos del nodo 5362 son: 5437 5438 
Los hijos del nodo 5365 son: 5442 5443 
Los hijos del nodo 5366 son: 5444 5445 
Los hijos del nodo 5371 son: Ninguno! 
Los hijos del nodo 5373 son: Ninguno! 
Los hijos del nodo 5374 son: 5454 
Los hijos del nodo 5379 son: Ninguno! 
Los hijos del nodo 5383 son: 5467 5468 
Los hijos del nodo 5400 son: 5485 
Los hijos del nodo 5402 son: 5488 
Los hijos del nodo 5404 son: 5490 
Los hijos del nodo 5409 son: Ninguno! 
Los hijos del nodo 5415 son: 5503 
Los hijos del nodo 5416 son: 5504 5505 
Los hijos del nodo 5419 son: 5508 5509 
Los hijos del nodo 5428 son: 5515 5516 
Los hijos del nodo 5431 son: Ninguno! 
Los hijos del nodo 5433 son: Ninguno! 
Los hijos del nodo 5437 son: Ninguno! 
Los hijos del nodo 5446 son: Ninguno! 
Los hijos del nodo 5450 son: Ninguno! 
Los hijos del nodo 5458 son: 5540 5541 
Los hijos del nodo 5461 son: 5543 5544 
Los hijos del nodo 5463 son: 5547 
Los hijos del nodo 5473 son: 5550 
Los hijos del nodo 5478 son: 5555 
Los hijos del nodo 5479 son: 5556 
Los hijos del nodo 5480 son: 5557 
Los hijos del nodo 5482 son: 5559 5560 
Los hijos del nodo 5483 son: 5561 5562 
Los hijos del nodo 5486 son: 5565 
Los hijos del nodo 5489 son: 5568 5569 
Los hijos del nodo 5492 son: Ninguno! 
Los hijos del nodo 5493 son: 5573 5574 
Los hijos del nodo 5494 son: 5575 
Los hijos del nodo 5495 son: 5576 
Los hijos del nodo 5496 son: 5577 
Los hijos del nodo 5498 son: Ninguno! 
Los hijos del nodo 5511 son: 5593 5594 
Los hijos del nodo 5515 son: 5598 
Los hijos del nodo 5517 son: 5600 5601 
Los hijos del nodo 5522 son: 5608 5609 
Los hijos del nodo 5525 son: 5612 5613 
Los hijos del nodo 5536 son: 5618 5619 
Los hijos del nodo 5541 son: 5624 
Los hijos del nodo 5545 son: 5629 5630 
Los hijos del nodo 5546 son: Ninguno! 
Los hijos del nodo 5551 son: Ninguno! 
Los hijos del nodo 5553 son: 5636 5637 
Los hijos del nodo 5554 son: Ninguno! 
Los hijos del nodo 5556 son: 5639 5640 
Los hijos del nodo 5560 son: 5644 
Los hijos del nodo 5568 son: Ninguno! 
Los hijos del nodo 5570 son: Ninguno! 
Los hijos del nodo 5572 son: 5656 5657 
Los hijos del nodo 5575 son: 5659 
Los hijos del nodo 5583 son: Ninguno! 
Los hijos del nodo 5585 son: 5668 
Los hijos del nodo 5589 son: 5672 5673 
Los hijos del nodo 5593 son: 5677 5678 
Los hijos del nodo 5596 son: 5680 5681 
Los hijos del nodo 5597 son: 5682 5683 
Los hijos del nodo 5600 son: 5687 5688 
Los hijos del nodo 5603 son: 5689 5690 
Los hijos del nodo 5604 son: Ninguno! 
Los hijos del nodo 5620 son: Ninguno! 
Los hijos del nodo 5622 son: Ninguno! 
Los hijos del nodo 5635 son: 5715 
Los hijos del nodo 5636 son: 5716 5717 
Los hijos del nodo 5641 son: 5724 5725 
Los hijos del nodo 5645 son: 5729 
Los hijos del nodo 5646 son: 5730 5731 
Los hijos del nodo 5654 son: Ninguno! 
Los hijos del nodo 5660 son: Ninguno! 
Los hijos del nodo 5661 son: 5749 5750 
Los hijos del nodo 5662 son: 5751 5752 
Los hijos del nodo 5663 son: 5753 5754 
Los hijos del nodo 5680 son: Ninguno! 
Los hijos del nodo 5682 son: 5775 
Los hijos del nodo 5687 son: 5780 5781 
Los hijos del nodo 5700 son: Ninguno! 
Los hijos del nodo 5702 son: Ninguno! 
Los hijos del nodo 5704 son: 5794 5795 
Los hijos del nodo 5706 son: 5798 
Los hijos del nodo 5709 son: 5801 
Los hijos del nodo 5710 son: 5802 
Los hijos del nodo 5711 son: 5803 5804 
Los hijos del nodo 5717 son: 5812 5813 
Los hijos del nodo 5725 son: Ninguno! 
Los hijos del nodo 5730 son: 5828 
Los hijos del nodo 5739 son: Ninguno! 
Los hijos del nodo 5741 son: 5839 5840 
Los hijos del nodo 5742 son: 5841 5842 
Los hijos del nodo 5743 son: 5843 5844 
Los hijos del nodo 5746 son: Ninguno! 
Los hijos del nodo 5747 son: 5845 
Los hijos del nodo 5756 son: Ninguno! 
Los hijos del nodo 5759 son: 5857 5858 
Los hijos del nodo 5760 son: Ninguno! 
Los hijos del nodo 5768 son: 5862 5863 
Los hijos del nodo 5775 son: 5870 5871 
Los hijos del nodo 5779 son: 5873 
Los hijos del nodo 5780 son: Ninguno! 
Los hijos del nodo 5782 son: 5875 5876 
Los hijos del nodo 5783 son: 5877 
Los hijos del nodo 5784 son: 5878 
Los hijos del nodo 5789 son: Ninguno! 
Los hijos del nodo 5795 son: 5889 5890 
Los hijos del nodo 5799 son: 5892 
Los hijos del nodo 5806 son: 5900 
Los hijos del nodo 5811 son: 5903 
Los hijos del nodo 5814 son: 5904 5905 
Los hijos del nodo 5823 son: Ninguno! 
Los hijos del nodo 5827 son: 5916 5917 
Los hijos del nodo 5839 son: 5933 5934 
Los hijos del nodo 5842 son: 5936 
Los hijos del nodo 5849 son: 5944 
Los hijos del nodo 5850 son: 5945 5946 
Los hijos del nodo 5858 son: 5951 5952 
Los hijos del nodo 5865 son: Ninguno! 
Los hijos del nodo 5868 son: 5961 
Los hijos del nodo 5869 son: 5962 
Los hijos del nodo 5880 son: 5979 
Los hijos del nodo 5881 son: Ninguno! 
Los hijos del nodo 5888 son: 5987 5988 
Los hijos del nodo 5894 son: Ninguno! 
Los hijos del nodo 5895 son: 5996 5997 
Los hijos del nodo 5899 son: 6000 6001 
Los hijos del nodo 5906 son: 6005 
Los hijos del nodo 5908 son: 6006 6007 
Los hijos del nodo 5915 son: 6015 
Los hijos del nodo 5919 son: 6018 6019 
Los hijos del nodo 5923 son: 6024 
Los hijos del nodo 5933 son: 6036 
Los hijos del nodo 5936 son: Ninguno! 
Los hijos del nodo 5938 son: 6040 6041 
Los hijos del nodo 5942 son: Ninguno! 
Los hijos del nodo 5943 son: Ninguno! 
Los hijos del nodo 5947 son: 6050 6051 
Los hijos del nodo 5949 son: 6052 6053 
Los hijos del nodo 5951 son: 6056 
Los hijos del nodo 5966 son: Ninguno! 
Los hijos del nodo 5970 son: 6074 
Los hijos del nodo 5971 son: 6075 
Los hijos del nodo 5974 son: 6077 
Los hijos del nodo 5975 son: Ninguno! 
Los hijos del nodo 5989 son: 6095 
Los hijos del nodo 5992 son: Ninguno! 
Los hijos del nodo 6001 son: Ninguno! 
Los hijos del nodo 6004 son: Ninguno! 
Los hijos del nodo 6008 son: Ninguno! 
Los hijos del nodo 6009 son: 6112 6113 
Los hijos del nodo 6011 son: 6116 6117 
Los hijos del nodo 6014 son: Ninguno! 
Los hijos del nodo 6019 son: 6124 
Los hijos del nodo 6035 son: Ninguno! 
Los hijos del nodo 6040 son: Ninguno! 
Los hijos del nodo 6041 son: 6144 6145 
Los hijos del nodo 6058 son: 6158 6159 
Los hijos del nodo 6067 son: 6165 
Los hijos del nodo 6068 son: 6166 
Los hijos del nodo 6073 son: Ninguno! 
Los hijos del nodo 6074 son: 6171 6172 
Los hijos del nodo 6077 son: Ninguno! 
Los hijos del nodo 6085 son: 6180 
Los hijos del nodo 6086 son: Ninguno! 
Los hijos del nodo 6088 son: Ninguno! 
Los hijos del nodo 6093 son: 6184 6185 
Los hijos del nodo 6095 son: Ninguno! 
Los hijos del nodo 6105 son: 6200 
Los hijos del nodo 6106 son: Ninguno! 
Los hijos del nodo 6108 son: 6203 6204 
Los hijos del nodo 6117 son: 6214 6215 
Los hijos del nodo 6119 son: 6216 
Los hijos del nodo 6124 son: 6222 6223 
Los hijos del nodo 6126 son: Ninguno! 
Los hijos del nodo 6136 son: 6235 
Los hijos del nodo 6141 son: 6241 6242 
Los hijos del nodo 6143 son: 6245 
Los hijos del nodo 6150 son: 6253 
Los hijos del nodo 6155 son: Ninguno! 
Los hijos del nodo 6157 son: 6258 6259 
Los hijos del nodo 6158 son: 6260 
Los hijos del nodo 6159 son: 6261 
Los hijos del nodo 6161 son: 6262 
Los hijos del nodo 6162 son: 6263 6264 
Los hijos del nodo 6163 son: 6265 
Los hijos del nodo 6167 son: 6270 
Los hijos del nodo 6169 son: 6271 
Los hijos del nodo 6170 son: 6272 6273 
Los hijos del nodo 6171 son: Ninguno! 
Los hijos del nodo 6172 son: 6274 6275 
Los hijos del nodo 6178 son: 6283 6284 
Los hijos del nodo 6181 son: Ninguno! 
Los hijos del nodo 6182 son: Ninguno! 
Los hijos del nodo 6187 son: 6292 6293 
Los hijos del nodo 6188 son: 6294 6295 
Los hijos del nodo 6189 son: 6296 6297 
Los hijos del nodo 6195 son: 6307 6308 
Los hijos del nodo 6201 son: 6314 6315 
Los hijos del nodo 6202 son: 6316 
Los hijos del nodo 6204 son: Ninguno! 
Los hijos del nodo 6208 son: 6322 
Los hijos del nodo 6209 son: Ninguno! 
Los hijos del nodo 6212 son: Ninguno! 
Los hijos del nodo 6215 son: 6326 6327 
Los hijos del nodo 6217 son: Ninguno! 
Los hijos del nodo 6220 son: 6331 
Los hijos del nodo 6226 son: 6338 6339 
Los hijos del nodo 6228 son: 6340 6341 
Los hijos del nodo 6230 son: 6343 6344 
Los hijos del nodo 6231 son: Ninguno! 
Los hijos del nodo 6237 son: 6351 
Los hijos del nodo 6238 son: 6352 
Los hijos del nodo 6244 son: Ninguno! 
Los hijos del nodo 6246 son: Ninguno! 
Los hijos del nodo 6247 son: Ninguno! 
Los hijos del nodo 6250 son: Ninguno! 
Los hijos del nodo 6251 son: 6358 6359 
Los hijos del nodo 6253 son: Ninguno! 
Los hijos del nodo 6264 son: Ninguno! 
Los hijos del nodo 6269 son: Ninguno! 
Los hijos del nodo 6277 son: Ninguno! 
Los hijos del nodo 6286 son: 6391 
Los hijos del nodo 6291 son: 6393 
Los hijos del nodo 6292 son: 6394 6395 
Los hijos del nodo 6294 son: 6398 6399 
Los hijos del nodo 6300 son: 6405 
Los hijos del nodo 6303 son: 6409 
Los hijos del nodo 6305 son: 6412 6413 
Los hijos del nodo 6307 son: Ninguno! 
Los hijos del nodo 6312 son: 6418 
Los hijos del nodo 6315 son: 6420 6421 
Los hijos del nodo 6318 son: Ninguno! 
Los hijos del nodo 6319 son: Ninguno! 
Los hijos del nodo 6332 son: 6436 
Los hijos del nodo 6335 son: 6439 6440 
Los hijos del nodo 6343 son: 6449 
Los hijos del nodo 6349 son: Ninguno! 
Los hijos del nodo 6350 son: Ninguno! 
Los hijos del nodo 6354 son: 6458 6459 
Los hijos del nodo 6355 son: Ninguno! 
Los hijos del nodo 6365 son: Ninguno! 
Los hijos del nodo 6375 son: 6478 
Los hijos del nodo 6379 son: 6482 6483 
Los hijos del nodo 6380 son: 6484 
Los hijos del nodo 6388 son: 6491 6492 
Los hijos del nodo 6389 son: Ninguno! 
Los hijos del nodo 6390 son: 6493 
Los hijos del nodo 6391 son: 6494 
Los hijos del nodo 6394 son: Ninguno! 
Los hijos del nodo 6406 son: 6503 6504 
Los hijos del nodo 6410 son: 6510 
Los hijos del nodo 6413 son: Ninguno! 
Los hijos del nodo 6414 son: 6513 6514 
Los hijos del nodo 6415 son: 6515 6516 
Los hijos del nodo 6422 son: 6524 
Los hijos del nodo 6424 son: Ninguno! 
Los hijos del nodo 6427 son: 6530 6531 
Los hijos del nodo 6430 son: 6534 
Los hijos del nodo 6433 son: 6538 
Los hijos del nodo 6435 son: Ninguno! 
Los hijos del nodo 6441 son: Ninguno! 
Los hijos del nodo 6443 son: 6545 
Los hijos del nodo 6446 son: Ninguno! 
Los hijos del nodo 6447 son: Ninguno! 
Los hijos del nodo 6450 son: Ninguno! 
Los hijos del nodo 6453 son: Ninguno! 
Los hijos del nodo 6460 son: 6558 
Los hijos del nodo 6461 son: 6559 6560 
Los hijos del nodo 6464 son: Ninguno! 
Los hijos del nodo 6466 son: 6564 6565 
Los hijos del nodo 6467 son: Ninguno! 
Los hijos del nodo 6470 son: Ninguno! 
Los hijos del nodo 6473 son: 6569 6570 
Los hijos del nodo 6480 son: 6576 6577 
Los hijos del nodo 6489 son: 6588 6589 
Los hijos del nodo 6491 son: 6591 
Los hijos del nodo 6494 son: 6593 
Los hijos del nodo 6496 son: 6594 
Los hijos del nodo 6499 son: Ninguno! 
Los hijos del nodo 6507 son: Ninguno! 
Los hijos del nodo 6509 son: 6602 6603 
Los hijos del nodo 6514 son: 6611 
Los hijos del nodo 6516 son: Ninguno! 
Los hijos del nodo 6518 son: Ninguno! 
Los hijos del nodo 6520 son: Ninguno! 
Los hijos del nodo 6525 son: 6617 6618 
Los hijos del nodo 6529 son: 6620 
Los hijos del nodo 6535 son: 6623 6624 
Los hijos del nodo 6538 son: 6628 
Los hijos del nodo 6540 son: 6629 
Los hijos del nodo 6541 son: 6630 6631 
Los hijos del nodo 6543 son: 6634 
Los hijos del nodo 6545 son: 6637 6638 
Los hijos del nodo 6554 son: 6646 
Los hijos del nodo 6557 son: 6648 
Los hijos del nodo 6562 son: 6652 
Los hijos del nodo 6563 son: 6653 
Los hijos del nodo 6567 son: 6658 6659 
Los hijos del nodo 6568 son: Ninguno! 
Los hijos del nodo 6569 son: Ninguno! 
Los hijos del nodo 6574 son: Ninguno! 
Los hijos del nodo 6576 son: 6666 6667 
Los hijos del nodo 6579 son: 6671 
Los hijos del nodo 6580 son: Ninguno! 
Los hijos del nodo 6583 son: 6676 6677 
Los hijos del nodo 6584 son: 6678 6679 
Los hijos del nodo 6592 son: Ninguno! 
Los hijos del nodo 6594 son: Ninguno! 
Los hijos del nodo 6598 son: 6691 6692 
Los hijos del nodo 6599 son: 6693 6694 
Los hijos del nodo 6601 son: 6696 6697 
Los hijos del nodo 6607 son: 6700 6701 
Los hijos del nodo 6608 son: Ninguno! 
Los hijos del nodo 6610 son: 6702 
Los hijos del nodo 6615 son: 6710 
Los hijos del nodo 6619 son: 6714 6715 
Los hijos del nodo 6620 son: 6716 6717 
Los hijos del nodo 6631 son: 6727 6728 
Los hijos del nodo 6637 son: Ninguno! 
Los hijos del nodo 6638 son: 6733 6734 
Los hijos del nodo 6645 son: 6740 6741 
Los hijos del nodo 6653 son: Ninguno! 
Los hijos del nodo 6661 son: 6756 
Los hijos del nodo 6664 son: Ninguno! 
Los hijos del nodo 6665 son: Ninguno! 
Los hijos del nodo 6666 son: Ninguno! 
Los hijos del nodo 6671 son: 6763 6764 
Los hijos del nodo 6675 son: Ninguno! 
Los hijos del nodo 6703 son: Ninguno! 
Los hijos del nodo 6704 son: 6794 6795 
Los hijos del nodo 6705 son: 6796 6797 
Los hijos del nodo 6709 son: Ninguno! 
Los hijos del nodo 6710 son: 6801 
Los hijos del nodo 6725 son: 6815 6816 
Los hijos del nodo 6726 son: 6817 
Los hijos del nodo 6727 son: Ninguno! 
Los hijos del nodo 6736 son: Ninguno! 
Los hijos del nodo 6741 son: 6831 
Los hijos del nodo 6746 son: Ninguno! 
Los hijos del nodo 6748 son: Ninguno! 
Los hijos del nodo 6754 son: 6845 6846 
Los hijos del nodo 6761 son: Ninguno! 
Los hijos del nodo 6766 son: Ninguno! 
Los hijos del nodo 6772 son: Ninguno! 
Los hijos del nodo 6773 son: 6862 6863 
Los hijos del nodo 6775 son: 6865 
Los hijos del nodo 6777 son: 6868 6869 
Los hijos del nodo 6785 son: Ninguno! 
Los hijos del nodo 6791 son: Ninguno! 
Los hijos del nodo 6794 son: 6888 6889 
Los hijos del nodo 6796 son: Ninguno! 
Los hijos del nodo 6799 son: 6891 
Los hijos del nodo 6800 son: 6892 
Los hijos del nodo 6801 son: 6893 6894 
Los hijos del nodo 6804 son: Ninguno! 
Los hijos del nodo 6814 son: Ninguno! 
Los hijos del nodo 6817 son: 6909 
Los hijos del nodo 6821 son: 6913 
Los hijos del nodo 6824 son: Ninguno! 
Los hijos del nodo 6828 son: Ninguno! 
Los hijos del nodo 6830 son: 6920 6921 
Los hijos del nodo 6835 son: 6925 
Los hijos del nodo 6840 son: 6929 
Los hijos del nodo 6843 son: Ninguno! 
Los hijos del nodo 6851 son: 6933 
Los hijos del nodo 6853 son: 6936 6937 
Los hijos del nodo 6858 son: 6943 6944 
Los hijos del nodo 6859 son: 6945 
Los hijos del nodo 6861 son: Ninguno! 
Los hijos del nodo 6865 son: Ninguno! 
Los hijos del nodo 6867 son: 6952 6953 
Los hijos del nodo 6868 son: Ninguno! 
Los hijos del nodo 6870 son: 6954 6955 
Los hijos del nodo 6872 son: 6956 6957 
Los hijos del nodo 6877 son: 6965 6966 
Los hijos del nodo 6888 son: 6981 6982 
Los hijos del nodo 6892 son: Ninguno! 
Los hijos del nodo 6895 son: 6990 
Los hijos del nodo 6898 son: Ninguno! 
Los hijos del nodo 6912 son: Ninguno! 
Los hijos del nodo 6915 son: 7006 7007 
Los hijos del nodo 6916 son: 7008 7009 
Los hijos del nodo 6917 son: Ninguno! 
Los hijos del nodo 6932 son: 7020 7021 
Los hijos del nodo 6945 son: Ninguno! 
Los hijos del nodo 6951 son: Ninguno! 
Los hijos del nodo 6955 son: 7047 7048 
Los hijos del nodo 6956 son: 7049 7050 
Los hijos del nodo 6959 son: 7054 7055 
Los hijos del nodo 6961 son: 7056 7057 
Los hijos del nodo 6964 son: 7059 7060 
Los hijos del nodo 6971 son: 7065 7066 
Los hijos del nodo 6977 son: 7072 
Los hijos del nodo 6981 son: 7078 
Los hijos del nodo 6984 son: 7081 
Los hijos del nodo 6991 son: 7088 
Los hijos del nodo 6994 son: 7091 
Los hijos del nodo 6997 son: 7094 
Los hijos del nodo 6998 son: Ninguno! 
Los hijos del nodo 7003 son: Ninguno! 
Los hijos del nodo 7006 son: 7105 
Los hijos del nodo 7018 son: Ninguno! 
Los hijos del nodo 7020 son: 7120 
Los hijos del nodo 7021 son: Ninguno! 
Los hijos del nodo 7025 son: 7124 
Los hijos del nodo 7027 son: 7127 7128 
Los hijos del nodo 7033 son: 7135 
Los hijos del nodo 7035 son: Ninguno! 
Los hijos del nodo 7036 son: 7137 
Los hijos del nodo 7038 son: Ninguno! 
Los hijos del nodo 7039 son: 7138 7139 
Los hijos del nodo 7041 son: 7142 7143 
Los hijos del nodo 7046 son: 7146 
Los hijos del nodo 7047 son: 7147 7148 
Los hijos del nodo 7048 son: 7149 
Los hijos del nodo 7050 son: Ninguno! 
Los hijos del nodo 7053 son: 7151 7152 
Los hijos del nodo 7056 son: Ninguno! 
Los hijos del nodo 7059 son: 7156 
Los hijos del nodo 7064 son: Ninguno! 
Los hijos del nodo 7065 son: Ninguno! 
Los hijos del nodo 7069 son: 7165 7166 
Los hijos del nodo 7072 son: 7169 7170 
Los hijos del nodo 7079 son: Ninguno! 
Los hijos del nodo 7080 son: 7180 7181 
Los hijos del nodo 7081 son: 7182 7183 
Los hijos del nodo 7082 son: 7184 
Los hijos del nodo 7084 son: 7186 
Los hijos del nodo 7085 son: 7187 7188 
Los hijos del nodo 7089 son: 7193 7194 
Los hijos del nodo 7094 son: Ninguno! 
Los hijos del nodo 7097 son: 7203 
Los hijos del nodo 7098 son: 7204 
Los hijos del nodo 7100 son: 7207 
Los hijos del nodo 7103 son: 7209 7210 
Los hijos del nodo 7105 son: 7212 
Los hijos del nodo 7115 son: 7225 
Los hijos del nodo 7117 son: 7226 
Los hijos del nodo 7130 son: 7239 
Los hijos del nodo 7132 son: 7242 7243 
Los hijos del nodo 7133 son: Ninguno! 
Los hijos del nodo 7135 son: Ninguno! 
Los hijos del nodo 7136 son: 7244 
Los hijos del nodo 7138 son: 7245 7246 
Los hijos del nodo 7140 son: 7248 7249 
Los hijos del nodo 7142 son: Ninguno! 
Los hijos del nodo 7151 son: 7261 
Los hijos del nodo 7166 son: 7277 7278 
Los hijos del nodo 7170 son: Ninguno! 
Los hijos del nodo 7171 son: 7280 
Los hijos del nodo 7178 son: 7288 
Los hijos del nodo 7182 son: 7291 7292 
Los hijos del nodo 7190 son: 7296 
Los hijos del nodo 7191 son: Ninguno! 
Los hijos del nodo 7196 son: 7301 
Los hijos del nodo 7199 son: 7304 7305 
Los hijos del nodo 7203 son: 7312 
Los hijos del nodo 7207 son: Ninguno! 
Los hijos del nodo 7209 son: 7315 7316 
Los hijos del nodo 7212 son: 7319 7320 
Los hijos del nodo 7220 son: 7327 
Los hijos del nodo 7221 son: Ninguno! 
Los hijos del nodo 7222 son: 7328 7329 
Los hijos del nodo 7225 son: 7333 
Los hijos del nodo 7226 son: 7334 
Los hijos del nodo 7233 son: 7342 
Los hijos del nodo 7246 son: 7357 7358 
Los hijos del nodo 7251 son: 7361 
Los hijos del nodo 7253 son: Ninguno! 
Los hijos del nodo 7256 son: Ninguno! 
Los hijos del nodo 7258 son: Ninguno! 
Los hijos del nodo 7262 son: 7369 
Los hijos del nodo 7267 son: 7372 
Los hijos del nodo 7268 son: 7373 7374 
Los hijos del nodo 7271 son: 7376 7377 
Los hijos del nodo 7273 son: Ninguno! 
Los hijos del nodo 7283 son: 7386 
Los hijos del nodo 7285 son: Ninguno! 
Los hijos del nodo 7287 son: 7390 7391 
Los hijos del nodo 7290 son: 7394 7395 
Los hijos del nodo 7294 son: 7401 
Los hijos del nodo 7297 son: 7404 
Los hijos del nodo 7302 son: 7408 7409 
Los hijos del nodo 7303 son: 7410 
Los hijos del nodo 7308 son: 7413 
Los hijos del nodo 7313 son: 7416 
Los hijos del nodo 7328 son: Ninguno! 
Los hijos del nodo 7332 son: 7440 7441 
Los hijos del nodo 7333 son: 7442 
Los hijos del nodo 7334 son: Ninguno! 
Los hijos del nodo 7339 son: 7447 7448 
Los hijos del nodo 7342 son: 7449 
Los hijos del nodo 7344 son: 7451 
Los hijos del nodo 7351 son: 7459 7460 
Los hijos del nodo 7353 son: 7463 
Los hijos del nodo 7357 son: 7465 
Los hijos del nodo 7360 son: 7468 7469 
Los hijos del nodo 7362 son: Ninguno! 
Los hijos del nodo 7369 son: Ninguno! 
Los hijos del nodo 7370 son: Ninguno! 
Los hijos del nodo 7371 son: 7477 7478 
Los hijos del nodo 7373 son: Ninguno! 
Los hijos del nodo 7375 son: 7482 
Los hijos del nodo 7377 son: 7483 
Los hijos del nodo 7378 son: 7484 
Los hijos del nodo 7389 son: Ninguno! 
Los hijos del nodo 7392 son: 7502 7503 
Los hijos del nodo 7404 son: Ninguno! 
Los hijos del nodo 7406 son: 7517 7518 
Los hijos del nodo 7411 son: 7527 7528 
Los hijos del nodo 7416 son: 7532 
Los hijos del nodo 7417 son: 7533 7534 
Los hijos del nodo 7424 son: 7544 7545 
Los hijos del nodo 7430 son: 7553 7554 
Los hijos del nodo 7431 son: 7555 
Los hijos del nodo 7433 son: 7557 
Los hijos del nodo 7439 son: 7565 
Los hijos del nodo 7440 son: 7566 
Los hijos del nodo 7442 son: Ninguno! 
Los hijos del nodo 7446 son: Ninguno! 
Los hijos del nodo 7457 son: 7579 
Los hijos del nodo 7459 son: Ninguno! 
Los hijos del nodo 7462 son: 7583 
Los hijos del nodo 7464 son: 7585 
Los hijos del nodo 7465 son: 7586 7587 
Los hijos del nodo 7475 son: Ninguno! 
Los hijos del nodo 7476 son: 7598 
Los hijos del nodo 7486 son: Ninguno! 
Los hijos del nodo 7501 son: 7621 7622 
Los hijos del nodo 7503 son: 7624 
Los hijos del nodo 7504 son: 7625 
Los hijos del nodo 7506 son: 7626 7627 
Los hijos del nodo 7514 son: 7637 
Los hijos del nodo 7516 son: 7639 7640 
Los hijos del nodo 7519 son: Ninguno! 
Los hijos del nodo 7520 son: 7643 
Los hijos del nodo 7521 son: 7644 
Los hijos del nodo 7523 son: 7646 
Los hijos del nodo 7525 son: Ninguno! 
Los hijos del nodo 7528 son: 7653 
Los hijos del nodo 7529 son: 7654 
Los hijos del nodo 7531 son: Ninguno! 
Los hijos del nodo 7532 son: 7655 7656 
Los hijos del nodo 7537 son: Ninguno! 
Los hijos del nodo 7538 son: 7662 
Los hijos del nodo 7541 son: 7665 7666 
Los hijos del nodo 7542 son: 7667 
Los hijos del nodo 7545 son: 7671 7672 
Los hijos del nodo 7546 son: Ninguno! 
Los hijos del nodo 7549 son: Ninguno! 
Los hijos del nodo 7550 son: 7676 7677 
Los hijos del nodo 7555 son: Ninguno! 
Los hijos del nodo 7557 son: Ninguno! 
Los hijos del nodo 7559 son: 7684 7685 
Los hijos del nodo 7564 son: 7689 7690 
Los hijos del nodo 7566 son: Ninguno! 
Los hijos del nodo 7567 son: 7691 
Los hijos del nodo 7569 son: 7693 
Los hijos del nodo 7570 son: 7694 
Los hijos del nodo 7587 son: 7719 
Los hijos del nodo 7599 son: 7732 7733 
Los hijos del nodo 7602 son: 7738 7739 
Los hijos del nodo 7608 son: 7747 7748 
Los hijos del nodo 7616 son: Ninguno! 
Los hijos del nodo 7621 son: Ninguno! 
Los hijos del nodo 7625 son: 7763 
Los hijos del nodo 7626 son: 7764 7765 
Los hijos del nodo 7627 son: Ninguno! 
Los hijos del nodo 7629 son: 7768 7769 
Los hijos del nodo 7630 son: 7770 7771 
Los hijos del nodo 7637 son: 7776 
Los hijos del nodo 7638 son: 7777 7778 
Los hijos del nodo 7640 son: 7780 7781 
Los hijos del nodo 7645 son: Ninguno! 
Los hijos del nodo 7648 son: 7788 
Los hijos del nodo 7650 son: 7790 
Los hijos del nodo 7654 son: 7795 
Los hijos del nodo 7657 son: 7799 
Los hijos del nodo 7658 son: Ninguno! 
Los hijos del nodo 7660 son: Ninguno! 
Los hijos del nodo 7664 son: 7803 7804 
Los hijos del nodo 7667 son: 7807 
Los hijos del nodo 7669 son: 7809 7810 
Los hijos del nodo 7670 son: 7811 
Los hijos del nodo 7673 son: 7815 
Los hijos del nodo 7679 son: 7822 7823 
Los hijos del nodo 7682 son: 7827 7828 
Los hijos del nodo 7686 son: 7831 
Los hijos del nodo 7694 son: 7842 7843 
Los hijos del nodo 7697 son: 7846 7847 
Los hijos del nodo 7698 son: 7848 
Los hijos del nodo 7699 son: 7849 
Los hijos del nodo 7705 son: 7857 
Los hijos del nodo 7706 son: 7858 
Los hijos del nodo 7710 son: Ninguno! 
Los hijos del nodo 7712 son: Ninguno! 
Los hijos del nodo 7726 son: 7876 
Los hijos del nodo 7727 son: 7877 
Los hijos del nodo 7734 son: Ninguno! 
Los hijos del nodo 7739 son: Ninguno! 
Los hijos del nodo 7741 son: 7890 
Los hijos del nodo 7742 son: 7891 
Los hijos del nodo 7744 son: 7894 
Los hijos del nodo 7754 son: 7903 
Los hijos del nodo 7756 son: Ninguno! 
Los hijos del nodo 7773 son: Ninguno! 
Los hijos del nodo 7777 son: Ninguno! 
Los hijos del nodo 7778 son: Ninguno! 
Los hijos del nodo 7780 son: 7923 
Los hijos del nodo 7783 son: Ninguno! 
Los hijos del nodo 7784 son: 7927 
Los hijos del nodo 7786 son: 7929 
Los hijos del nodo 7790 son: Ninguno! 
Los hijos del nodo 7794 son: 7938 
Los hijos del nodo 7796 son: 7939 
Los hijos del nodo 7799 son: Ninguno! 
Los hijos del nodo 7803 son: Ninguno! 
Los hijos del nodo 7804 son: 7947 
Los hijos del nodo 7805 son: Ninguno! 
Los hijos del nodo 7812 son: 7954 
Los hijos del nodo 7819 son: 7961 
Los hijos del nodo 7830 son: 7974 
Los hijos del nodo 7831 son: Ninguno! 
Los hijos del nodo 7832 son: 7975 
Los hijos del nodo 7835 son: 7977 
Los hijos del nodo 7837 son: 7980 
Los hijos del nodo 7838 son: 7981 7982 
Los hijos del nodo 7857 son: 7996 
Los hijos del nodo 7858 son: Ninguno! 
Los hijos del nodo 7860 son: Ninguno! 
Los hijos del nodo 7861 son: Ninguno! 
Los hijos del nodo 7863 son: 8001 
Los hijos del nodo 7869 son: 8008 8009 
Los hijos del nodo 7877 son: 8024 
Los hijos del nodo 7879 son: Ninguno! 
Los hijos del nodo 7880 son: 8027 8028 
Los hijos del nodo 7887 son: Ninguno! 
Los hijos del nodo 7888 son: 8035 
Los hijos del nodo 7890 son: Ninguno! 
Los hijos del nodo 7891 son: 8036 
Los hijos del nodo 7892 son: 8037 8038 
Los hijos del nodo 7897 son: Ninguno! 
Los hijos del nodo 7898 son: 8045 
Los hijos del nodo 7900 son: 8048 
Los hijos del nodo 7905 son: 8052 8053 
Los hijos del nodo 7906 son: Ninguno! 
Los hijos del nodo 7907 son: 8054 
Los hijos del nodo 7908 son: 8055 8056 
Los hijos del nodo 7915 son: Ninguno! 
Los hijos del nodo 7918 son: Ninguno! 
Los hijos del nodo 7922 son: 8071 
Los hijos del nodo 7925 son: 8073 8074 
Los hijos del nodo 7926 son: Ninguno! 
Los hijos del nodo 7927 son: 8075 8076 
Los hijos del nodo 7937 son: Ninguno! 
Los hijos del nodo 7938 son: Ninguno! 
Los hijos del nodo 7942 son: Ninguno! 
Los hijos del nodo 7947 son: 8096 8097 
Los hijos del nodo 7959 son: Ninguno! 
Los hijos del nodo 7964 son: Ninguno! 
Los hijos del nodo 7971 son: 8120 8121 
Los hijos del nodo 7977 son: 8128 
Los hijos del nodo 7978 son: Ninguno! 
Los hijos del nodo 7988 son: 8140 8141 
Los hijos del nodo 7993 son: 8144 
Los hijos del nodo 7996 son: Ninguno! 
Los hijos del nodo 8000 son: Ninguno! 
Los hijos del nodo 8002 son: 8150 
Los hijos del nodo 8004 son: 8153 8154 
Los hijos del nodo 8005 son: 8155 8156 
Los hijos del nodo 8011 son: 8166 
Los hijos del nodo 8018 son: 8173 
Los hijos del nodo 8021 son: 8174 
Los hijos del nodo 8022 son: Ninguno! 
Los hijos del nodo 8025 son: Ninguno! 
Los hijos del nodo 8029 son: 8183 
Los hijos del nodo 8031 son: 8185 8186 
Los hijos del nodo 8037 son: 8192 
Los hijos del nodo 8038 son: Ninguno! 
Los hijos del nodo 8045 son: Ninguno! 
Los hijos del nodo 8050 son: Ninguno! 
Los hijos del nodo 8052 son: Ninguno! 
Los hijos del nodo 8054 son: Ninguno! 
Los hijos del nodo 8060 son: Ninguno! 
Los hijos del nodo 8063 son: Ninguno! 
Los hijos del nodo 8076 son: Ninguno! 
Los hijos del nodo 8079 son: Ninguno! 
Los hijos del nodo 8084 son: Ninguno! 
Los hijos del nodo 8091 son: Ninguno! 
Los hijos del nodo 8092 son: Ninguno! 
Los hijos del nodo 8097 son: Ninguno! 
Los hijos del nodo 8106 son: Ninguno! 
Los hijos del nodo 8115 son: Ninguno! 
Los hijos del nodo 8120 son: Ninguno! 
Los hijos del nodo 8121 son: Ninguno! 
Los hijos del nodo 8123 son: Ninguno! 
Los hijos del nodo 8125 son: Ninguno! 
Los hijos del nodo 8127 son: Ninguno! 
Los hijos del nodo 8131 son: Ninguno! 
Los hijos del nodo 8140 son: Ninguno! 
Los hijos del nodo 8142 son: Ninguno! 
Los hijos del nodo 8154 son: Ninguno! 
Los hijos del nodo 8155 son: Ninguno! 
Los hijos del nodo 8158 son: Ninguno! 
Los hijos del nodo 8166 son: Ninguno! 
Los hijos del nodo 8174 son: Ninguno! 
Los hijos del nodo 8175 son: Ninguno! 
Los hijos del nodo 8181 son: Ninguno! 
Los hijos del nodo 8186 son: Ninguno! 
Los hijos del nodo 8190 son: Ninguno! 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 18:24:53 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\TFG\cam_binaria_optimizada_8192\solution1\impl\verilog>G:/Vivado/2019.1/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_8192/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Wrote  : <C:\TFG\cam_binaria_optimizada_8192\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : <C:\TFG\cam_binaria_optimizada_8192\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 580.160 ; gain = 54.055
[Thu Oct 15 18:26:22 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Oct 15 18:26:22 2020] Launched synth_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 583.418 ; gain = 3.258
[Thu Oct 15 18:26:22 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_8192/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 830.926 ; gain = 177.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-27656-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-27656-DESKTOP-O0TAP3D/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 897.219 ; gain = 244.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 897.219 ; gain = 244.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 897.219 ; gain = 244.023
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/top_function.xdc]
Parsing XDC File [C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 927.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 939.793 ; gain = 12.129
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 939.793 ; gain = 286.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 939.793 ; gain = 286.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 939.793 ; gain = 286.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 939.793 ; gain = 286.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 939.793 ; gain = 286.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 983.129 ; gain = 329.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 983.129 ; gain = 329.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 992.723 ; gain = 339.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1008.531 ; gain = 355.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1008.531 ; gain = 355.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1008.531 ; gain = 355.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1008.531 ; gain = 355.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1008.531 ; gain = 355.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1008.531 ; gain = 355.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    18|
|2     |  bd_0_i |bd_0   |    18|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1008.531 ; gain = 355.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1008.531 ; gain = 312.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1008.531 ; gain = 355.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1028.746 ; gain = 644.785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.746 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 18:27:46 2020...
[Thu Oct 15 18:27:47 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:25 . Memory (MB): peak = 583.418 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/top_function.xdc]
Finished Parsing XDC File [C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/top_function.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 895.418 ; gain = 312.000
Running report: report_utilization -file ./report/top_function_utilization_synth.rpt
Contents of report file './report/top_function_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 18:28:19 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  132 |     0 |     53200 |  0.25 |
|   LUT as Logic          |  132 |     0 |     53200 |  0.25 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  128 |     0 |    106400 |  0.12 |
|   Register as Flip Flop |  128 |     0 |    106400 |  0.12 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 126   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    7 |     0 |       140 |  5.00 |
|   RAMB36/FIFO*    |    7 |     0 |       140 |  5.00 |
|     RAMB36E1 only |    7 |       |           |       |
|   RAMB18          |    0 |     0 |       280 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  126 |        Flop & Latch |
| LUT6     |   63 |                 LUT |
| LUT5     |   36 |                 LUT |
| LUT4     |   24 |                 LUT |
| CARRY4   |   12 |          CarryLogic |
| LUT3     |   11 |                 LUT |
| RAMB36E1 |    7 |        Block Memory |
| LUT2     |    5 |                 LUT |
| LUT1     |    2 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1423.332 ; gain = 527.914
Contents of report file './report/top_function_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 18:28:27 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.326        0.000                      0                  361        0.256        0.000                      0                  361        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.326        0.000                      0                  361        0.256        0.000                      0                  361        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 3.759ns (69.345%)  route 1.662ns (30.655%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_4/DOADO[2]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[17]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_259_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.351    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.884 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.893    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry_n_2
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.174 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry__0/CO[0]
                         net (fo=3, unplaced)         0.329     5.503    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2
                         LUT6 (Prop_lut6_I1_O)        0.367     5.870 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211[13]_i_1/O
                         net (fo=14, unplaced)        0.524     6.394    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2110
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                  4.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_159_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_412_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.262ns (65.874%)  route 0.136ns (34.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_159_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_159_reg[11]/Q
                         net (fo=2, unplaced)         0.136     0.710    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/trunc_ln31_reg_412_reg[12][11]
                         LUT5 (Prop_lut5_I4_O)        0.098     0.808 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/trunc_ln31_reg_412[11]_i_1/O
                         net (fo=2, unplaced)         0.000     0.808    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_412_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_412_reg[11]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/trunc_ln31_reg_412_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_2/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1423.332 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Oct 15 18:29:04 2020] Launched impl_1...
Run output will be captured here: C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1425.414 ; gain = 2.082
[Thu Oct 15 18:29:04 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 295.527 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1300.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:42 . Memory (MB): peak = 1300.926 ; gain = 1005.398
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TFG/cam_binaria_optimizada_8192/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.592 . Memory (MB): peak = 1336.332 ; gain = 25.461

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 14dcb75b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1336.332 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14dcb75b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1455.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11c3b27bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1455.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b9e866fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1455.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b9e866fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1455.902 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b9e866fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1455.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b9e866fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1455.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1455.902 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13c8dd702

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1455.902 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.326 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 13c8dd702

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1590.137 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13c8dd702

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.778 . Memory (MB): peak = 1590.137 ; gain = 134.234

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13c8dd702

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.137 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.137 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13c8dd702

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.137 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.137 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 53c4eb4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1590.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 251b7486

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.366 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c8b53acb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.491 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c8b53acb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.493 . Memory (MB): peak = 1590.137 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: c8b53acb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.494 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c43b7ddb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.576 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1590.137 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13a71793b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 16f5fd532

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16f5fd532

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e621c8b3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 103ebc160

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 123c27d07

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10e583a0d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 199c56b21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11a208117

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1238b4e1d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1238b4e1d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 158fbb507

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 158fbb507

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.274. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f7b33dc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f7b33dc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f7b33dc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f7b33dc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.137 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 100198829

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 100198829

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000
Ending Placer Task | Checksum: ac8e1eaf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1590.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1590.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1590.137 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1590.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4b0cf9c4 ConstDB: 0 ShapeSum: 618124eb RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "result_V_V_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "result_V_V_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nodo_V[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nodo_V[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fatherSearch" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fatherSearch". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "relationship_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "relationship_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 98f03191

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1616.242 ; gain = 26.105
Post Restoration Checksum: NetGraph: 2fbd5a19 NumContArr: 6932d778 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 98f03191

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 98f03191

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 98f03191

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17ce0dfa6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.353  | TNS=0.000  | WHS=0.156  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 17d3f0aaf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 245
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 245
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1381f3a13

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.434  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 159864720

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910
Phase 4 Rip-up And Reroute | Checksum: 159864720

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 159864720

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 159864720

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910
Phase 5 Delay and Skew Optimization | Checksum: 159864720

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 118d77fc8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.434  | TNS=0.000  | WHS=0.161  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 118d77fc8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910
Phase 6 Post Hold Fix | Checksum: 118d77fc8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0432329 %
  Global Horizontal Routing Utilization  = 0.0704868 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f74537d1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f74537d1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: efb2644f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.434  | TNS=0.000  | WHS=0.161  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: efb2644f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.047 ; gain = 50.910

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:59 . Memory (MB): peak = 1641.047 ; gain = 50.910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1641.047 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1641.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/TFG/cam_binaria_optimizada_8192/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 18:30:31 2020...
[Thu Oct 15 18:30:35 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:31 . Memory (MB): peak = 1425.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1615.766 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1615.766 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1615.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/top_function_status_routed.rpt
Contents of report file './report/top_function_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :         357 :
       # of nets not needing routing.......... :         110 :
           # of internally routed nets........ :          72 :
           # of implicitly routed ports....... :          38 :
       # of routable nets..................... :         247 :
           # of fully routed nets............. :         247 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/top_function_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 18:30:36 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/top_function_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.754ns (59.474%)  route 2.558ns (40.526%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/DOADO[3]
                         net (fo=2, routed)           1.753     5.180    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[14]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.304 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_259_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.304    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_21
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.836 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.836    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry_n_2
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.107 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.330     6.436    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.373     6.809 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211[13]_i_1/O
                         net (fo=14, routed)          0.476     7.285    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2110
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y55         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[10]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.754ns (59.474%)  route 2.558ns (40.526%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/DOADO[3]
                         net (fo=2, routed)           1.753     5.180    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[14]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.304 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_259_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.304    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_21
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.836 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.836    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry_n_2
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.107 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.330     6.436    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.373     6.809 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211[13]_i_1/O
                         net (fo=14, routed)          0.476     7.285    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2110
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y55         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[1]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.754ns (59.474%)  route 2.558ns (40.526%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/DOADO[3]
                         net (fo=2, routed)           1.753     5.180    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[14]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.304 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_259_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.304    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_21
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.836 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.836    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry_n_2
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.107 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.330     6.436    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.373     6.809 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211[13]_i_1/O
                         net (fo=14, routed)          0.476     7.285    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2110
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y55         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[2]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.754ns (59.474%)  route 2.558ns (40.526%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/DOADO[3]
                         net (fo=2, routed)           1.753     5.180    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[14]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.304 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_259_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.304    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_21
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.836 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.836    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry_n_2
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.107 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.330     6.436    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.373     6.809 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211[13]_i_1/O
                         net (fo=14, routed)          0.476     7.285    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2110
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y55         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[6]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.754ns (59.474%)  route 2.558ns (40.526%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/DOADO[3]
                         net (fo=2, routed)           1.753     5.180    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[14]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.304 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_259_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.304    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_21
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.836 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.836    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry_n_2
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.107 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.330     6.436    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.373     6.809 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211[13]_i_1/O
                         net (fo=14, routed)          0.476     7.285    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2110
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y55         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[7]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.754ns (59.474%)  route 2.558ns (40.526%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/DOADO[3]
                         net (fo=2, routed)           1.753     5.180    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[14]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.304 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_259_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.304    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_21
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.836 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.836    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry_n_2
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.107 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.330     6.436    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.373     6.809 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211[13]_i_1/O
                         net (fo=14, routed)          0.476     7.285    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2110
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y55         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[8]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.754ns (59.474%)  route 2.558ns (40.526%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/DOADO[3]
                         net (fo=2, routed)           1.753     5.180    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[14]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.304 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_259_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.304    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_21
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.836 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.836    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry_n_2
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.107 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.330     6.436    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.373     6.809 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211[13]_i_1/O
                         net (fo=14, routed)          0.476     7.285    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2110
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y55         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[9]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.754ns (59.844%)  route 2.519ns (40.156%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[1]
                         net (fo=2, routed)           1.426     4.853    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     4.977 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_201_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.977    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_53
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.509 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_201_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.509    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_201_p2_carry_n_2
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.780 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_201_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.458     6.238    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_201_p2
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.373     6.611 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216[12]_i_1/O
                         net (fo=13, routed)          0.635     7.246    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2160
    SLICE_X36Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X36Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y54         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[10]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.754ns (59.844%)  route 2.519ns (40.156%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[1]
                         net (fo=2, routed)           1.426     4.853    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     4.977 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_201_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.977    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_53
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.509 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_201_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.509    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_201_p2_carry_n_2
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.780 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_201_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.458     6.238    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_201_p2
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.373     6.611 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216[12]_i_1/O
                         net (fo=13, routed)          0.635     7.246    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2160
    SLICE_X36Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X36Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y54         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[11]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.754ns (59.844%)  route 2.519ns (40.156%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_0/DOADO[1]
                         net (fo=2, routed)           1.426     4.853    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     4.977 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln35_fu_201_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.977    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_53
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.509 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_201_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.509    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_201_p2_carry_n_2
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.780 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_201_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.458     6.238    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln35_fu_201_p2
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.373     6.611 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216[12]_i_1/O
                         net (fo=13, routed)          0.635     7.246    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2160
    SLICE_X36Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X36Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y54         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_216_reg[2]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  3.474    





Running report: report_utilization -file ./report/top_function_utilization_routed.rpt
Contents of report file './report/top_function_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 18:30:36 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  132 |     0 |     53200 |  0.25 |
|   LUT as Logic          |  132 |     0 |     53200 |  0.25 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  128 |     0 |    106400 |  0.12 |
|   Register as Flip Flop |  128 |     0 |    106400 |  0.12 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 126   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   55 |     0 |     13300 |  0.41 |
|   SLICEL                                   |   37 |     0 |           |       |
|   SLICEM                                   |   18 |     0 |           |       |
| LUT as Logic                               |  132 |     0 |     53200 |  0.25 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  123 |       |           |       |
|   using O5 and O6                          |    9 |       |           |       |
| LUT as Memory                              |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  128 |     0 |    106400 |  0.12 |
|   Register driven from within the Slice    |   60 |       |           |       |
|   Register driven from outside the Slice   |   68 |       |           |       |
|     LUT in front of the register is unused |   23 |       |           |       |
|     LUT in front of the register is used   |   45 |       |           |       |
| Unique Control Sets                        |   10 |       |     13300 |  0.08 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    7 |     0 |       140 |  5.00 |
|   RAMB36/FIFO*    |    7 |     0 |       140 |  5.00 |
|     RAMB36E1 only |    7 |       |           |       |
|   RAMB18          |    0 |     0 |       280 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  126 |        Flop & Latch |
| LUT6     |   63 |                 LUT |
| LUT5     |   36 |                 LUT |
| LUT4     |   24 |                 LUT |
| CARRY4   |   12 |          CarryLogic |
| LUT3     |   11 |                 LUT |
| RAMB36E1 |    7 |        Block Memory |
| LUT2     |    5 |                 LUT |
| LUT1     |    2 |                 LUT |
| FDSE     |    2 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_function_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Contents of report file './report/top_function_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 15 18:30:36 2020
| Host         : DESKTOP-O0TAP3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.435        0.000                      0                  361        0.162        0.000                      0                  361        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.435        0.000                      0                  361        0.162        0.000                      0                  361        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.754ns (59.474%)  route 2.558ns (40.526%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_3/DOADO[3]
                         net (fo=2, routed)           1.753     5.180    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/out[14]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.304 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/icmp_ln45_fu_259_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.304    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U_n_21
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.836 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.836    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry_n_2
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.107 f  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2_carry__0/CO[0]
                         net (fo=3, routed)           0.330     6.436    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/icmp_ln45_fu_259_p2
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.373     6.809 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211[13]_i_1/O
                         net (fo=14, routed)          0.476     7.285    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_2110
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y55         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/reg_211_reg[10]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  3.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_431_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_159_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X40Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_431_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_431_reg[9]/Q
                         net (fo=2, routed)           0.118     0.669    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_reg_431[9]
    SLICE_X41Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_159_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/ap_clk
    SLICE_X41Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_159_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/i_0_reg_159_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  bd_0_i/hls_inst/inst/grp_busqueda_cam_fu_64/bfstree_V_U/busqueda_cam_bfstbkb_rom_U/q0_reg_2/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X38Y59  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X38Y59  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=3.434941, worst hold slack (WHS)=0.162406, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (7 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 55 132 128 0 14 0 0 0 0 0
HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_8192/solution1/impl/report/verilog/top_function_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             cam_binaria_optimizada_8192
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Thu Oct 15 18:30:36 +0200 2020

#=== Post-Implementation Resource usage ===
SLICE:           55
LUT:            132
FF:             128
DSP:              0
BRAM:            14
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.674
CP achieved post-implementation:    6.565
Timing met

HLS EXTRACTION: generated C:/TFG/cam_binaria_optimizada_8192/solution1/impl/report/verilog/top_function_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 18:30:36 2020...
INFO: [HLS 200-112] Total elapsed time: 6584.94 seconds; peak allocated memory: 215.612 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Oct 15 18:30:37 2020...
