### Tensor Processors
 - [NVDLA](http://nvdla.org/) (NVIDIA)
   - A free and open architecture that promotes a standard way to design deep learning inference accelerators
 - [VTA](https://tvm.ai/vta) (UW)
   - A programmable accelerator that exposes a RISC-like programming abstraction to describe compute and memory operations at the tensor level
 - [DANA](https://github.com/bu-icsg/dana) (BU)
   - Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
 - [C-LSTM](https://github.com/shvo/C-LSTM) (PKU, Syracuse)
   - Enabling Efficient LSTM using Structured Compression Techniques on FPGAs.
 - [E-LSTM](https://github.com/rbshi/elstm) (HKU, PKU)
   - An efficient implementation of LSTM inference on the RISC-V based embedded system
 - [AccDNN](https://github.com/IBM/AccDNN) (IBM, UIUC)
   - A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration
 - [bnn-fpga](https://github.com/cornell-zhang/bnn-fpga) (Cornell)
   - An open-source implementation of a binarized neural network (BNN) accelerator for CIFAR-10 on FPGA
 - [MAERI](https://github.com/georgia-tech-synergy-lab/MAERI) (GaTech)
   - A DNN accelerator with reconfigurable interconnects to support flexible dataflow
 - [PipeCNN](https://github.com/doonny/PipeCNN) (BJTU)
   - An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
 - [zynqnet](https://github.com/dgschwend/zynqnet) (ETH)
   - An FPGA-Accelerated Embedded Convolutional Neural Network
 - [HLS4ML](https://github.com/hls-fpga-machine-learning/HLS4ML)
   - A package for machine learning inference in FPGAs.

### Graphics Processors
- [OpenGPU2020](https://gitee.com/graphichina/OpenGPU2020)
  - 支持OpenGL ES 1.1的GPU内核

### Video Processing
- OpenASIC [H.265 Encoder])(https://github.com/openasic-org/h265-encoder-rtl) (Fudan)
  - H.265 Video Encoder IP Core 是开源的H.265硬件视频编码器，实现了H.265（或叫HEVC）的大部分功能
