Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 15 11:16:48 2019
| Host         : DESKTOP-U7QLGT0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAT_WRAPPER_control_sets_placed.rpt
| Design       : RAT_WRAPPER
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      8 |            2 |
|     12 |            1 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              80 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              88 |           12 |
| Yes          | No                    | No                     |             108 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+
|         Clock Signal        |                    Enable Signal                    |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+
|  s_clk_50_BUFG              | MCU/controlunit_inst/out[2]                         |                                          |                2 |              4 |
|  s_clk_50_BUFG              |                                                     |                                          |                3 |              6 |
|  CLK50                      | KEYBD/keybd/ps2_rx_unit/p_0_in                      |                                          |                1 |              8 |
|  s_clk_50_BUFG              |                                                     | BTNC_IBUF                                |                2 |              8 |
|  CLK50                      | KEYBD/keybd/ps2_rx_unit/FSM_onehot_state_reg_reg[0] |                                          |                2 |             12 |
|  CLK_IBUF_BUFG              | MCU/ProgramCounter/E[0]                             |                                          |                4 |             16 |
|  CLK_IBUF_BUFG              | MCU/ProgramCounter/r_LEDS_reg[0][0]                 |                                          |                4 |             16 |
|  CLK_IBUF_BUFG              | KEYBD/keybd/ps2_rx_unit/E[0]                        |                                          |                1 |             16 |
|  CLK50                      | KEYBD/keybd/ps2_rx_unit/shift_type_reg_reg[0][0]    |                                          |                2 |             16 |
|  s_clk_50_BUFG              | MCU/ProgramCounter/SP_DOUT_reg[7][0]                | MCU/controlunit_inst/out[0]              |                3 |             16 |
|  CLK50                      | KEYBD/keybd/ps2_rx_unit/d_reg[10]_i_1_n_0           |                                          |                3 |             20 |
|  s_clk_50_BUFG              | MCU/controlunit_inst/PC_COUNT_reg[9][0]             | MCU/controlunit_inst/out[0]              |                8 |             20 |
|  CLK_IBUF_BUFG              |                                                     |                                          |                7 |             24 |
|  CLK50                      |                                                     |                                          |                5 |             24 |
|  SSG_DISP/CathMod/s_clk_500 |                                                     |                                          |               10 |             26 |
|  s_clk_50_BUFG              | MCU/ProgramCounter/RF_WR                            |                                          |                2 |             32 |
|  CLK_IBUF_BUFG              |                                                     | Speaker/clockdivider/count1_carry__1_n_5 |                5 |             40 |
|  CLK_IBUF_BUFG              |                                                     | SSG_DISP/CathMod/clear                   |                5 |             40 |
|  s_clk_50_BUFG              | MCU/ProgramCounter/SCR_WE                           |                                          |               10 |             80 |
+-----------------------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+


