Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 24 16:02:27 2019
| Host         : LAPTOP-JSL42T1L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/utkar/Documents/ISE/Vivado/chacha1/Reports/timing_report_32.txt -append
| Design       : chacha
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 43 input ports with no input delay specified. (HIGH)

addr[0]
addr[1]
addr[2]
addr[3]
addr[4]
addr[5]
addr[6]
addr[7]
cs
reset_n
we
write_data[0]
write_data[10]
write_data[11]
write_data[12]
write_data[13]
write_data[14]
write_data[15]
write_data[16]
write_data[17]
write_data[18]
write_data[19]
write_data[1]
write_data[20]
write_data[21]
write_data[22]
write_data[23]
write_data[24]
write_data[25]
write_data[26]
write_data[27]
write_data[28]
write_data[29]
write_data[2]
write_data[30]
write_data[31]
write_data[3]
write_data[4]
write_data[5]
write_data[6]
write_data[7]
write_data[8]
write_data[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

read_data[0]
read_data[10]
read_data[11]
read_data[12]
read_data[13]
read_data[14]
read_data[15]
read_data[16]
read_data[17]
read_data[18]
read_data[19]
read_data[1]
read_data[20]
read_data[21]
read_data[22]
read_data[23]
read_data[24]
read_data[25]
read_data[26]
read_data[27]
read_data[28]
read_data[29]
read_data[2]
read_data[30]
read_data[31]
read_data[3]
read_data[4]
read_data[5]
read_data[6]
read_data[7]
read_data[8]
read_data[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.601        0.000                      0                 2176        0.121        0.000                      0                 2176        0.500        0.000                       0                  1964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 1.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.601        0.000                      0                 2176        0.121        0.000                      0                 2176        0.500        0.000                       0                  1964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.254ns  (logic 7.372ns (51.719%)  route 6.882ns (48.281%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 19.512 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry_i_7/I2
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry/S[1]
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8                                                       r  core/qr0/a_prim1_carry__0/CI
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9                                                       r  core/qr0/a_prim1_carry__1/CI
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1_i_7/I5
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1/S[1]
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21                                                      r  core/qr0/a_prim2_carry__5/CI
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0_i_3/I5
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0/S[1]
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11                                                      r  core/qr0/a_prim0_carry__1/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15                                                     r  core/qr0/state_reg[15][0]_i_2/I0
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry_i_4/I1
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry/S[0]
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.454 r  core/qr0/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.454    core/qr0/b_prim1_carry__5_n_0
    SLICE_X99Y18                                                      r  core/qr0/b_prim1_carry__6/CI
    SLICE_X99Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.693 r  core/qr0/b_prim1_carry__6/O[2]
                         net (fo=3, routed)           0.608    18.301    core/qr0/qr0_c_prim[30]
    SLICE_X97Y21                                                      r  core/qr0/state_reg[4][5]_i_2/I0
    SLICE_X97Y21         LUT6 (Prop_lut6_I0_O)        0.302    18.603 r  core/qr0/state_reg[4][5]_i_2/O
                         net (fo=2, routed)           0.634    19.238    core/qr0/qr0_b_prim[5]
    SLICE_X97Y22                                                      r  core/qr0/state_reg[5][5]_i_1/I0
    SLICE_X97Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.362 r  core/qr0/state_reg[5][5]_i_1/O
                         net (fo=1, routed)           0.000    19.362    core/state_new[5]__0[5]
    SLICE_X97Y22         FDRE                                         r  core/state_reg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.610    19.512    core/clk_IBUF_BUFG
    SLICE_X97Y22         FDRE                                         r  core/state_reg_reg[5][5]/C
                         clock pessimism              0.457    19.969    
                         clock uncertainty           -0.035    19.933    
    SLICE_X97Y22         FDRE (Setup_fdre_C_D)        0.029    19.962    core/state_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                         19.962    
                         arrival time                         -19.362    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.210ns  (logic 7.450ns (52.429%)  route 6.760ns (47.571%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 19.512 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry_i_7/I2
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry/S[1]
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8                                                       r  core/qr0/a_prim1_carry__0/CI
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9                                                       r  core/qr0/a_prim1_carry__1/CI
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1_i_7/I5
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1/S[1]
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21                                                      r  core/qr0/a_prim2_carry__5/CI
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0_i_3/I5
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0/S[1]
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11                                                      r  core/qr0/a_prim0_carry__1/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15                                                     r  core/qr0/state_reg[15][0]_i_2/I0
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry_i_4/I1
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry/S[0]
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.454 r  core/qr0/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.454    core/qr0/b_prim1_carry__5_n_0
    SLICE_X99Y18                                                      r  core/qr0/b_prim1_carry__6/CI
    SLICE_X99Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.767 r  core/qr0/b_prim1_carry__6/O[3]
                         net (fo=3, routed)           0.607    18.374    core/qr0/qr0_c_prim[31]
    SLICE_X95Y21                                                      r  core/qr0/state_reg[4][6]_i_2/I0
    SLICE_X95Y21         LUT6 (Prop_lut6_I0_O)        0.306    18.680 r  core/qr0/state_reg[4][6]_i_2/O
                         net (fo=2, routed)           0.513    19.193    core/qr3/qr0_b_prim[6]
    SLICE_X94Y22                                                      r  core/qr3/state_reg[4][6]_i_1/I2
    SLICE_X94Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.317 r  core/qr3/state_reg[4][6]_i_1/O
                         net (fo=1, routed)           0.000    19.317    core/state_new[4]__0[6]
    SLICE_X94Y22         FDRE                                         r  core/state_reg_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.610    19.512    core/clk_IBUF_BUFG
    SLICE_X94Y22         FDRE                                         r  core/state_reg_reg[4][6]/C
                         clock pessimism              0.457    19.969    
                         clock uncertainty           -0.035    19.933    
    SLICE_X94Y22         FDRE (Setup_fdre_C_D)        0.079    20.012    core/state_reg_reg[4][6]
  -------------------------------------------------------------------
                         required time                         20.012    
                         arrival time                         -19.317    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.175ns  (logic 7.144ns (50.399%)  route 7.031ns (49.601%))
  Logic Levels:           31  (CARRY4=24 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 19.517 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry_i_7/I2
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry/S[1]
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8                                                       r  core/qr0/a_prim1_carry__0/CI
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9                                                       r  core/qr0/a_prim1_carry__1/CI
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1_i_7/I5
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1/S[1]
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21                                                      r  core/qr0/a_prim2_carry__5/CI
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0_i_3/I5
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0/S[1]
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11                                                      r  core/qr0/a_prim0_carry__1/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15                                                     r  core/qr0/state_reg[15][0]_i_2/I0
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry_i_4/I1
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry/S[0]
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.465 r  core/qr0/b_prim1_carry__4/O[2]
                         net (fo=3, routed)           0.650    18.115    core/qr0/qr0_c_prim[22]
    SLICE_X99Y20                                                      r  core/qr0/state_reg[4][29]_i_2/I0
    SLICE_X99Y20         LUT6 (Prop_lut6_I0_O)        0.302    18.417 r  core/qr0/state_reg[4][29]_i_2/O
                         net (fo=2, routed)           0.742    19.158    core/qr0/qr0_b_prim[29]
    SLICE_X104Y20                                                     r  core/qr0/state_reg[5][29]_i_1/I0
    SLICE_X104Y20        LUT6 (Prop_lut6_I0_O)        0.124    19.282 r  core/qr0/state_reg[5][29]_i_1/O
                         net (fo=1, routed)           0.000    19.282    core/state_new[5]__0[29]
    SLICE_X104Y20        FDRE                                         r  core/state_reg_reg[5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.615    19.517    core/clk_IBUF_BUFG
    SLICE_X104Y20        FDRE                                         r  core/state_reg_reg[5][29]/C
                         clock pessimism              0.457    19.974    
                         clock uncertainty           -0.035    19.938    
    SLICE_X104Y20        FDRE (Setup_fdre_C_D)        0.077    20.015    core/state_reg_reg[5][29]
  -------------------------------------------------------------------
                         required time                         20.015    
                         arrival time                         -19.282    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.150ns  (logic 6.994ns (49.427%)  route 7.156ns (50.573%))
  Logic Levels:           29  (CARRY4=22 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 19.524 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry_i_7/I2
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry/S[1]
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8                                                       r  core/qr0/a_prim1_carry__0/CI
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9                                                       r  core/qr0/a_prim1_carry__1/CI
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1_i_7/I5
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1/S[1]
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21                                                      r  core/qr0/a_prim2_carry__5/CI
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0_i_3/I5
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0/S[1]
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11                                                      r  core/qr0/a_prim0_carry__1/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15                                                     r  core/qr0/state_reg[15][0]_i_2/I0
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry_i_4/I1
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry/S[0]
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.311 r  core/qr0/b_prim1_carry__2/O[3]
                         net (fo=3, routed)           0.660    17.971    core/qr0/qr0_c_prim[15]
    SLICE_X92Y11                                                      r  core/qr0/state_reg[4][22]_i_2/I0
    SLICE_X92Y11         LUT6 (Prop_lut6_I0_O)        0.306    18.277 r  core/qr0/state_reg[4][22]_i_2/O
                         net (fo=2, routed)           0.857    19.134    core/qr0/qr0_b_prim[22]
    SLICE_X92Y6                                                       r  core/qr0/state_reg[5][22]_i_1/I0
    SLICE_X92Y6          LUT6 (Prop_lut6_I0_O)        0.124    19.258 r  core/qr0/state_reg[5][22]_i_1/O
                         net (fo=1, routed)           0.000    19.258    core/state_new[5]__0[22]
    SLICE_X92Y6          FDRE                                         r  core/state_reg_reg[5][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.622    19.524    core/clk_IBUF_BUFG
    SLICE_X92Y6          FDRE                                         r  core/state_reg_reg[5][22]/C
                         clock pessimism              0.457    19.981    
                         clock uncertainty           -0.035    19.945    
    SLICE_X92Y6          FDRE (Setup_fdre_C_D)        0.077    20.022    core/state_reg_reg[5][22]
  -------------------------------------------------------------------
                         required time                         20.022    
                         arrival time                         -19.258    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.134ns  (logic 7.450ns (52.708%)  route 6.684ns (47.292%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 19.514 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry_i_7/I2
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry/S[1]
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8                                                       r  core/qr0/a_prim1_carry__0/CI
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9                                                       r  core/qr0/a_prim1_carry__1/CI
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1_i_7/I5
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1/S[1]
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21                                                      r  core/qr0/a_prim2_carry__5/CI
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0_i_3/I5
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0/S[1]
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11                                                      r  core/qr0/a_prim0_carry__1/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15                                                     r  core/qr0/state_reg[15][0]_i_2/I0
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry_i_4/I1
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry/S[0]
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.454 r  core/qr0/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.454    core/qr0/b_prim1_carry__5_n_0
    SLICE_X99Y18                                                      r  core/qr0/b_prim1_carry__6/CI
    SLICE_X99Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.767 r  core/qr0/b_prim1_carry__6/O[3]
                         net (fo=3, routed)           0.607    18.374    core/qr0/qr0_c_prim[31]
    SLICE_X95Y21                                                      r  core/qr0/state_reg[4][6]_i_2/I0
    SLICE_X95Y21         LUT6 (Prop_lut6_I0_O)        0.306    18.680 r  core/qr0/state_reg[4][6]_i_2/O
                         net (fo=2, routed)           0.438    19.118    core/qr0/qr0_b_prim[6]
    SLICE_X94Y21                                                      r  core/qr0/state_reg[5][6]_i_1/I0
    SLICE_X94Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.242 r  core/qr0/state_reg[5][6]_i_1/O
                         net (fo=1, routed)           0.000    19.242    core/state_new[5]__0[6]
    SLICE_X94Y21         FDRE                                         r  core/state_reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.612    19.514    core/clk_IBUF_BUFG
    SLICE_X94Y21         FDRE                                         r  core/state_reg_reg[5][6]/C
                         clock pessimism              0.457    19.971    
                         clock uncertainty           -0.035    19.935    
    SLICE_X94Y21         FDRE (Setup_fdre_C_D)        0.077    20.012    core/state_reg_reg[5][6]
  -------------------------------------------------------------------
                         required time                         20.012    
                         arrival time                         -19.242    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.202ns  (logic 7.010ns (49.360%)  route 7.192ns (50.640%))
  Logic Levels:           30  (CARRY4=23 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 19.591 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry_i_7/I2
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry/S[1]
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8                                                       r  core/qr0/a_prim1_carry__0/CI
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9                                                       r  core/qr0/a_prim1_carry__1/CI
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1_i_7/I5
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1/S[1]
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21                                                      r  core/qr0/a_prim2_carry__5/CI
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0_i_3/I5
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0/S[1]
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11                                                      r  core/qr0/a_prim0_carry__1/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15                                                     r  core/qr0/state_reg[15][0]_i_2/I0
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry_i_4/I1
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry/S[0]
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.334 r  core/qr0/b_prim1_carry__3/O[0]
                         net (fo=3, routed)           0.524    17.858    core/qr0/qr0_c_prim[16]
    SLICE_X96Y20                                                      r  core/qr0/state_reg[4][23]_i_2/I0
    SLICE_X96Y20         LUT6 (Prop_lut6_I0_O)        0.299    18.157 r  core/qr0/state_reg[4][23]_i_2/O
                         net (fo=2, routed)           1.028    19.185    core/qr0/qr0_b_prim[23]
    SLICE_X106Y20                                                     r  core/qr0/state_reg[5][23]_i_1/I0
    SLICE_X106Y20        LUT6 (Prop_lut6_I0_O)        0.124    19.309 r  core/qr0/state_reg[5][23]_i_1/O
                         net (fo=1, routed)           0.000    19.309    core/state_new[5]__0[23]
    SLICE_X106Y20        FDRE                                         r  core/state_reg_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.689    19.591    core/clk_IBUF_BUFG
    SLICE_X106Y20        FDRE                                         r  core/state_reg_reg[5][23]/C
                         clock pessimism              0.498    20.089    
                         clock uncertainty           -0.035    20.053    
    SLICE_X106Y20        FDRE (Setup_fdre_C_D)        0.029    20.082    core/state_reg_reg[5][23]
  -------------------------------------------------------------------
                         required time                         20.082    
                         arrival time                         -19.309    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.140ns  (logic 7.258ns (51.331%)  route 6.882ns (48.669%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 19.519 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry_i_7/I2
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry/S[1]
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8                                                       r  core/qr0/a_prim1_carry__0/CI
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9                                                       r  core/qr0/a_prim1_carry__1/CI
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1_i_7/I5
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1/S[1]
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21                                                      r  core/qr0/a_prim2_carry__5/CI
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0_i_3/I5
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0/S[1]
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11                                                      r  core/qr0/a_prim0_carry__1/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15                                                     r  core/qr0/state_reg[15][0]_i_2/I0
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry_i_4/I1
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry/S[0]
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.579 r  core/qr0/b_prim1_carry__5/O[2]
                         net (fo=3, routed)           0.658    18.238    core/qr0/qr0_c_prim[26]
    SLICE_X91Y17                                                      r  core/qr0/state_reg[4][1]_i_2/I0
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.302    18.540 r  core/qr0/state_reg[4][1]_i_2/O
                         net (fo=2, routed)           0.584    19.123    core/qr3/qr0_b_prim[1]
    SLICE_X90Y13                                                      r  core/qr3/state_reg[4][1]_i_1/I2
    SLICE_X90Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.247 r  core/qr3/state_reg[4][1]_i_1/O
                         net (fo=1, routed)           0.000    19.247    core/state_new[4]__0[1]
    SLICE_X90Y13         FDRE                                         r  core/state_reg_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.617    19.519    core/clk_IBUF_BUFG
    SLICE_X90Y13         FDRE                                         r  core/state_reg_reg[4][1]/C
                         clock pessimism              0.457    19.976    
                         clock uncertainty           -0.035    19.940    
    SLICE_X90Y13         FDRE (Setup_fdre_C_D)        0.081    20.021    core/state_reg_reg[4][1]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                         -19.247    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.125ns  (logic 7.258ns (51.382%)  route 6.868ns (48.618%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 19.519 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry_i_7/I2
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry/S[1]
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8                                                       r  core/qr0/a_prim1_carry__0/CI
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9                                                       r  core/qr0/a_prim1_carry__1/CI
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1_i_7/I5
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1/S[1]
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21                                                      r  core/qr0/a_prim2_carry__5/CI
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0_i_3/I5
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0/S[1]
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11                                                      r  core/qr0/a_prim0_carry__1/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15                                                     r  core/qr0/state_reg[15][0]_i_2/I0
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry_i_4/I1
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry/S[0]
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.579 r  core/qr0/b_prim1_carry__5/O[2]
                         net (fo=3, routed)           0.658    18.238    core/qr0/qr0_c_prim[26]
    SLICE_X91Y17                                                      r  core/qr0/state_reg[4][1]_i_2/I0
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.302    18.540 r  core/qr0/state_reg[4][1]_i_2/O
                         net (fo=2, routed)           0.570    19.109    core/qr0/qr0_b_prim[1]
    SLICE_X90Y14                                                      r  core/qr0/state_reg[5][1]_i_1/I0
    SLICE_X90Y14         LUT6 (Prop_lut6_I0_O)        0.124    19.233 r  core/qr0/state_reg[5][1]_i_1/O
                         net (fo=1, routed)           0.000    19.233    core/state_new[5]__0[1]
    SLICE_X90Y14         FDRE                                         r  core/state_reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.617    19.519    core/clk_IBUF_BUFG
    SLICE_X90Y14         FDRE                                         r  core/state_reg_reg[5][1]/C
                         clock pessimism              0.457    19.976    
                         clock uncertainty           -0.035    19.940    
    SLICE_X90Y14         FDRE (Setup_fdre_C_D)        0.077    20.017    core/state_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         20.017    
                         arrival time                         -19.233    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.035ns  (logic 7.372ns (52.528%)  route 6.663ns (47.472%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 19.512 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry_i_7/I2
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry/S[1]
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8                                                       r  core/qr0/a_prim1_carry__0/CI
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9                                                       r  core/qr0/a_prim1_carry__1/CI
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1_i_7/I5
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1/S[1]
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21                                                      r  core/qr0/a_prim2_carry__5/CI
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0_i_3/I5
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0/S[1]
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11                                                      r  core/qr0/a_prim0_carry__1/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15                                                     r  core/qr0/state_reg[15][0]_i_2/I0
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry_i_4/I1
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry/S[0]
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.454 r  core/qr0/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.454    core/qr0/b_prim1_carry__5_n_0
    SLICE_X99Y18                                                      r  core/qr0/b_prim1_carry__6/CI
    SLICE_X99Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.693 r  core/qr0/b_prim1_carry__6/O[2]
                         net (fo=3, routed)           0.608    18.301    core/qr0/qr0_c_prim[30]
    SLICE_X97Y21                                                      r  core/qr0/state_reg[4][5]_i_2/I0
    SLICE_X97Y21         LUT6 (Prop_lut6_I0_O)        0.302    18.603 r  core/qr0/state_reg[4][5]_i_2/O
                         net (fo=2, routed)           0.415    19.018    core/qr3/qr0_b_prim[5]
    SLICE_X97Y22                                                      r  core/qr3/state_reg[4][5]_i_1/I2
    SLICE_X97Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.142 r  core/qr3/state_reg[4][5]_i_1/O
                         net (fo=1, routed)           0.000    19.142    core/state_new[4]__0[5]
    SLICE_X97Y22         FDRE                                         r  core/state_reg_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.610    19.512    core/clk_IBUF_BUFG
    SLICE_X97Y22         FDRE                                         r  core/state_reg_reg[4][5]/C
                         clock pessimism              0.457    19.969    
                         clock uncertainty           -0.035    19.933    
    SLICE_X97Y22         FDRE (Setup_fdre_C_D)        0.031    19.964    core/state_reg_reg[4][5]
  -------------------------------------------------------------------
                         required time                         19.964    
                         arrival time                         -19.142    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.078ns  (logic 7.354ns (52.238%)  route 6.724ns (47.762%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 19.514 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry_i_7/I2
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7                                                       r  core/qr0/a_prim1_carry/S[1]
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8                                                       r  core/qr0/a_prim1_carry__0/CI
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9                                                       r  core/qr0/a_prim1_carry__1/CI
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1_i_7/I5
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17                                                      r  core/qr0/a_prim2_carry__1/S[1]
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21                                                      r  core/qr0/a_prim2_carry__5/CI
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0_i_3/I5
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10                                                      r  core/qr0/a_prim0_carry__0/S[1]
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11                                                      r  core/qr0/a_prim0_carry__1/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15                                                     r  core/qr0/state_reg[15][0]_i_2/I0
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry_i_4/I1
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11                                                      r  core/qr0/b_prim1_carry/S[0]
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.674 r  core/qr0/b_prim1_carry__5/O[1]
                         net (fo=3, routed)           0.648    18.322    core/qr0/qr0_c_prim[25]
    SLICE_X91Y18                                                      r  core/qr0/state_reg[4][0]_i_2/I0
    SLICE_X91Y18         LUT6 (Prop_lut6_I0_O)        0.303    18.625 r  core/qr0/state_reg[4][0]_i_2/O
                         net (fo=2, routed)           0.437    19.062    core/qr0/qr0_b_prim[0]
    SLICE_X90Y18                                                      r  core/qr0/state_reg[5][0]_i_1/I0
    SLICE_X90Y18         LUT6 (Prop_lut6_I0_O)        0.124    19.186 r  core/qr0/state_reg[5][0]_i_1/O
                         net (fo=1, routed)           0.000    19.186    core/state_new[5]__0[0]
    SLICE_X90Y18         FDRE                                         r  core/state_reg_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.612    19.514    core/clk_IBUF_BUFG
    SLICE_X90Y18         FDRE                                         r  core/state_reg_reg[5][0]/C
                         clock pessimism              0.457    19.971    
                         clock uncertainty           -0.035    19.935    
    SLICE_X90Y18         FDRE (Setup_fdre_C_D)        0.077    20.012    core/state_reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                         20.012    
                         arrival time                         -19.186    
  -------------------------------------------------------------------
                         slack                                  0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nonce_reg_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[15][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.637     1.503    clk_IBUF_BUFG
    SLICE_X113Y16        FDRE                                         r  nonce_reg_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  nonce_reg_reg[2][21]/Q
                         net (fo=2, routed)           0.068     1.713    core/qr0/core_nonce[21]
    SLICE_X112Y16                                                     r  core/qr0/state_reg[15][13]_i_1/I4
    SLICE_X112Y16        LUT5 (Prop_lut5_I4_O)        0.045     1.758 r  core/qr0/state_reg[15][13]_i_1/O
                         net (fo=1, routed)           0.000     1.758    core/state_new[15]__0[13]
    SLICE_X112Y16        FDRE                                         r  core/state_reg_reg[15][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.906     2.021    core/clk_IBUF_BUFG
    SLICE_X112Y16        FDRE                                         r  core/state_reg_reg[15][13]/C
                         clock pessimism             -0.505     1.516    
    SLICE_X112Y16        FDRE (Hold_fdre_C_D)         0.120     1.636    core/state_reg_reg[15][13]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 data_in_reg_reg[14][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.613     1.479    clk_IBUF_BUFG
    SLICE_X105Y7         FDRE                                         r  data_in_reg_reg[14][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y7         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  data_in_reg_reg[14][21]/Q
                         net (fo=1, routed)           0.087     1.708    core/core_data_in[53]
    SLICE_X104Y7                                                      r  core/data_out_reg[53]_i_1/I1
    SLICE_X104Y7         LUT2 (Prop_lut2_I1_O)        0.048     1.756 r  core/data_out_reg[53]_i_1/O
                         net (fo=1, routed)           0.000     1.756    core/data_out_new[53]
    SLICE_X104Y7         FDRE                                         r  core/data_out_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.883     1.998    core/clk_IBUF_BUFG
    SLICE_X104Y7         FDRE                                         r  core/data_out_reg_reg[53]/C
                         clock pessimism             -0.506     1.492    
    SLICE_X104Y7         FDRE (Hold_fdre_C_D)         0.131     1.623    core/data_out_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 data_in_reg_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[441]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.614     1.480    clk_IBUF_BUFG
    SLICE_X95Y0          FDRE                                         r  data_in_reg_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y0          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  data_in_reg_reg[2][25]/Q
                         net (fo=1, routed)           0.091     1.713    core/core_data_in[441]
    SLICE_X94Y0                                                       r  core/data_out_reg[441]_i_1/I1
    SLICE_X94Y0          LUT2 (Prop_lut2_I1_O)        0.048     1.761 r  core/data_out_reg[441]_i_1/O
                         net (fo=1, routed)           0.000     1.761    core/data_out_new[441]
    SLICE_X94Y0          FDRE                                         r  core/data_out_reg_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.884     1.999    core/clk_IBUF_BUFG
    SLICE_X94Y0          FDRE                                         r  core/data_out_reg_reg[441]/C
                         clock pessimism             -0.506     1.493    
    SLICE_X94Y0          FDRE (Hold_fdre_C_D)         0.131     1.624    core/data_out_reg_reg[441]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_in_reg_reg[12][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.641     1.507    clk_IBUF_BUFG
    SLICE_X113Y7         FDRE                                         r  data_in_reg_reg[12][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y7         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  data_in_reg_reg[12][11]/Q
                         net (fo=1, routed)           0.087     1.736    core/core_data_in[107]
    SLICE_X112Y7                                                      r  core/data_out_reg[107]_i_1/I1
    SLICE_X112Y7         LUT2 (Prop_lut2_I1_O)        0.045     1.781 r  core/data_out_reg[107]_i_1/O
                         net (fo=1, routed)           0.000     1.781    core/data_out_new[107]
    SLICE_X112Y7         FDRE                                         r  core/data_out_reg_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.912     2.027    core/clk_IBUF_BUFG
    SLICE_X112Y7         FDRE                                         r  core/data_out_reg_reg[107]/C
                         clock pessimism             -0.507     1.520    
    SLICE_X112Y7         FDRE (Hold_fdre_C_D)         0.120     1.640    core/data_out_reg_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_in_reg_reg[12][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.632     1.498    clk_IBUF_BUFG
    SLICE_X113Y21        FDRE                                         r  data_in_reg_reg[12][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y21        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  data_in_reg_reg[12][14]/Q
                         net (fo=1, routed)           0.087     1.727    core/core_data_in[110]
    SLICE_X112Y21                                                     r  core/data_out_reg[110]_i_1/I1
    SLICE_X112Y21        LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  core/data_out_reg[110]_i_1/O
                         net (fo=1, routed)           0.000     1.772    core/data_out_new[110]
    SLICE_X112Y21        FDRE                                         r  core/data_out_reg_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.901     2.016    core/clk_IBUF_BUFG
    SLICE_X112Y21        FDRE                                         r  core/data_out_reg_reg[110]/C
                         clock pessimism             -0.505     1.511    
    SLICE_X112Y21        FDRE (Hold_fdre_C_D)         0.120     1.631    core/data_out_reg_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 data_in_reg_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[320]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.605     1.471    clk_IBUF_BUFG
    SLICE_X101Y29        FDRE                                         r  data_in_reg_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y29        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  data_in_reg_reg[5][0]/Q
                         net (fo=1, routed)           0.089     1.702    core/core_data_in[320]
    SLICE_X100Y29                                                     r  core/data_out_reg[320]_i_1/I1
    SLICE_X100Y29        LUT2 (Prop_lut2_I1_O)        0.045     1.747 r  core/data_out_reg[320]_i_1/O
                         net (fo=1, routed)           0.000     1.747    core/data_out_new[320]
    SLICE_X100Y29        FDRE                                         r  core/data_out_reg_reg[320]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.872     1.987    core/clk_IBUF_BUFG
    SLICE_X100Y29        FDRE                                         r  core/data_out_reg_reg[320]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X100Y29        FDRE (Hold_fdre_C_D)         0.121     1.605    core/data_out_reg_reg[320]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 data_in_reg_reg[5][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[348]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.614     1.480    clk_IBUF_BUFG
    SLICE_X101Y4         FDRE                                         r  data_in_reg_reg[5][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y4         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  data_in_reg_reg[5][28]/Q
                         net (fo=1, routed)           0.089     1.711    core/core_data_in[348]
    SLICE_X100Y4                                                      r  core/data_out_reg[348]_i_1/I1
    SLICE_X100Y4         LUT2 (Prop_lut2_I1_O)        0.045     1.756 r  core/data_out_reg[348]_i_1/O
                         net (fo=1, routed)           0.000     1.756    core/data_out_new[348]
    SLICE_X100Y4         FDRE                                         r  core/data_out_reg_reg[348]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.883     1.998    core/clk_IBUF_BUFG
    SLICE_X100Y4         FDRE                                         r  core/data_out_reg_reg[348]/C
                         clock pessimism             -0.505     1.493    
    SLICE_X100Y4         FDRE (Hold_fdre_C_D)         0.121     1.614    core/data_out_reg_reg[348]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nonce_reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[15][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.006%)  route 0.129ns (40.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.606     1.472    clk_IBUF_BUFG
    SLICE_X103Y19        FDRE                                         r  nonce_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y19        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nonce_reg_reg[2][4]/Q
                         net (fo=2, routed)           0.129     1.743    core/qr0/core_nonce[4]
    SLICE_X104Y19                                                     r  core/qr0/state_reg[15][28]_i_1/I4
    SLICE_X104Y19        LUT5 (Prop_lut5_I4_O)        0.045     1.788 r  core/qr0/state_reg[15][28]_i_1/O
                         net (fo=1, routed)           0.000     1.788    core/state_new[15]__0[28]
    SLICE_X104Y19        FDRE                                         r  core/state_reg_reg[15][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.874     1.989    core/clk_IBUF_BUFG
    SLICE_X104Y19        FDRE                                         r  core/state_reg_reg[15][28]/C
                         clock pessimism             -0.482     1.507    
    SLICE_X104Y19        FDRE (Hold_fdre_C_D)         0.120     1.627    core/state_reg_reg[15][28]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 data_in_reg_reg[6][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[316]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.615     1.481    clk_IBUF_BUFG
    SLICE_X101Y2         FDRE                                         r  data_in_reg_reg[6][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y2         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  data_in_reg_reg[6][28]/Q
                         net (fo=1, routed)           0.122     1.745    core/core_data_in[316]
    SLICE_X100Y2                                                      r  core/data_out_reg[316]_i_1/I1
    SLICE_X100Y2         LUT2 (Prop_lut2_I1_O)        0.048     1.793 r  core/data_out_reg[316]_i_1/O
                         net (fo=1, routed)           0.000     1.793    core/data_out_new[316]
    SLICE_X100Y2         FDRE                                         r  core/data_out_reg_reg[316]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.884     1.999    core/clk_IBUF_BUFG
    SLICE_X100Y2         FDRE                                         r  core/data_out_reg_reg[316]/C
                         clock pessimism             -0.505     1.494    
    SLICE_X100Y2         FDRE (Hold_fdre_C_D)         0.131     1.625    core/data_out_reg_reg[316]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 data_in_reg_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.604     1.470    clk_IBUF_BUFG
    SLICE_X100Y27        FDRE                                         r  data_in_reg_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y27        FDRE (Prop_fdre_C_Q)         0.164     1.634 r  data_in_reg_reg[14][0]/Q
                         net (fo=1, routed)           0.082     1.717    core/core_data_in[32]
    SLICE_X101Y27                                                     r  core/data_out_reg[32]_i_1/I1
    SLICE_X101Y27        LUT2 (Prop_lut2_I1_O)        0.048     1.765 r  core/data_out_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     1.765    core/data_out_new[32]
    SLICE_X101Y27        FDRE                                         r  core/data_out_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.870     1.985    core/clk_IBUF_BUFG
    SLICE_X101Y27        FDRE                                         r  core/data_out_reg_reg[32]/C
                         clock pessimism             -0.502     1.483    
    SLICE_X101Y27        FDRE (Hold_fdre_C_D)         0.107     1.590    core/data_out_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X110Y29   core/data_out_reg_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X111Y5    core/data_out_reg_reg[340]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X101Y5    core/data_out_reg_reg[341]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X113Y4    core/data_out_reg_reg[342]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X104Y5    core/data_out_reg_reg[343]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X110Y2    core/data_out_reg_reg[344]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X94Y0     core/data_out_reg_reg[345]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X95Y1     core/data_out_reg_reg[346]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X94Y1     core/data_out_reg_reg[347]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X94Y22    core/state_reg_reg[6][24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X98Y23    core/state_reg_reg[6][30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X110Y27   data_in_reg_reg[14][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X113Y27   data_in_reg_reg[14][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X110Y27   data_in_reg_reg[14][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X103Y24   key_reg_reg[6][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X111Y22   core/data_out_reg_reg[366]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X96Y27    core/data_out_reg_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X97Y22    core/state_reg_reg[6][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X110Y27   data_in_reg_reg[14][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X110Y28   core/data_out_reg_reg[34]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X108Y29   core/data_out_reg_reg[99]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X108Y24   core/data_out_valid_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X109Y15   core/state_reg_reg[12][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X93Y7     core/state_reg_reg[6][20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X93Y9     core/state_reg_reg[6][21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X92Y7     core/state_reg_reg[6][22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X92Y20    core/state_reg_reg[6][27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X107Y20   core/state_reg_reg[6][29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X90Y15    core/state_reg_reg[6][2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.925ns  (logic 4.000ns (18.246%)  route 17.924ns (81.754%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        10.681    11.639    addr_IBUF[1]
    SLICE_X97Y22                                                      r  read_data_OBUF[29]_inst_i_4/I2
    SLICE_X97Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.763 r  read_data_OBUF[29]_inst_i_4/O
                         net (fo=1, routed)           1.257    13.020    read_data_OBUF[29]_inst_i_4_n_0
    SLICE_X97Y6                                                       r  read_data_OBUF[29]_inst_i_2/I1
    SLICE_X97Y6          LUT6 (Prop_lut6_I1_O)        0.124    13.144 r  read_data_OBUF[29]_inst_i_2/O
                         net (fo=1, routed)           1.223    14.366    core/read_data[29]
    SLICE_X109Y6                                                      r  core/read_data_OBUF[29]_inst_i_1/I1
    SLICE_X109Y6         LUT6 (Prop_lut6_I1_O)        0.124    14.490 r  core/read_data_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           4.764    19.254    read_data_OBUF[29]
    M17                                                               r  read_data_OBUF[29]_inst/I
    M17                  OBUF (Prop_obuf_I_O)         2.671    21.925 r  read_data_OBUF[29]_inst/O
                         net (fo=0)                   0.000    21.925    read_data[29]
    M17                                                               r  read_data[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.731ns  (logic 4.016ns (18.483%)  route 17.715ns (81.518%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        10.595    11.553    addr_IBUF[1]
    SLICE_X95Y21                                                      r  read_data_OBUF[28]_inst_i_4/I2
    SLICE_X95Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.677 r  read_data_OBUF[28]_inst_i_4/O
                         net (fo=1, routed)           1.583    13.259    read_data_OBUF[28]_inst_i_4_n_0
    SLICE_X94Y7                                                       r  read_data_OBUF[28]_inst_i_2/I1
    SLICE_X94Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.383 r  read_data_OBUF[28]_inst_i_2/O
                         net (fo=1, routed)           0.766    14.149    core/read_data[28]
    SLICE_X101Y7                                                      r  core/read_data_OBUF[28]_inst_i_1/I1
    SLICE_X101Y7         LUT6 (Prop_lut6_I1_O)        0.124    14.273 r  core/read_data_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           4.771    19.045    read_data_OBUF[28]
    N17                                                               r  read_data_OBUF[28]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.687    21.731 r  read_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000    21.731    read_data[28]
    N17                                                               r  read_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.734ns  (logic 3.935ns (18.980%)  route 16.799ns (81.020%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         9.626    10.569    addr_IBUF[0]
    SLICE_X90Y10                                                      r  read_data_OBUF[21]_inst_i_4/I4
    SLICE_X90Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.693 r  read_data_OBUF[21]_inst_i_4/O
                         net (fo=1, routed)           0.682    11.375    read_data_OBUF[21]_inst_i_4_n_0
    SLICE_X88Y10                                                      r  read_data_OBUF[21]_inst_i_2/I1
    SLICE_X88Y10         LUT6 (Prop_lut6_I1_O)        0.124    11.499 r  read_data_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           1.844    13.343    core/read_data[21]
    SLICE_X106Y6                                                      r  core/read_data_OBUF[21]_inst_i_1/I1
    SLICE_X106Y6         LUT6 (Prop_lut6_I1_O)        0.124    13.467 r  core/read_data_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           4.647    18.114    read_data_OBUF[21]
    J22                                                               r  read_data_OBUF[21]_inst/I
    J22                  OBUF (Prop_obuf_I_O)         2.620    20.734 r  read_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000    20.734    read_data[21]
    J22                                                               r  read_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.633ns  (logic 3.934ns (19.065%)  route 16.699ns (80.935%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         9.532    10.490    addr_IBUF[1]
    SLICE_X88Y10                                                      r  read_data_OBUF[22]_inst_i_5/I2
    SLICE_X88Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.614 r  read_data_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           1.020    11.634    read_data_OBUF[22]_inst_i_5_n_0
    SLICE_X91Y6                                                       r  read_data_OBUF[22]_inst_i_2/I3
    SLICE_X91Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.758 r  read_data_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           1.094    12.853    core/read_data[22]
    SLICE_X112Y5                                                      r  core/read_data_OBUF[22]_inst_i_1/I1
    SLICE_X112Y5         LUT6 (Prop_lut6_I1_O)        0.124    12.977 r  core/read_data_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           5.053    18.029    read_data_OBUF[22]
    J21                                                               r  read_data_OBUF[22]_inst/I
    J21                  OBUF (Prop_obuf_I_O)         2.604    20.633 r  read_data_OBUF[22]_inst/O
                         net (fo=0)                   0.000    20.633    read_data[22]
    J21                                                               r  read_data[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.607ns  (logic 3.949ns (19.162%)  route 16.658ns (80.838%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         9.775    10.733    addr_IBUF[1]
    SLICE_X90Y15                                                      r  read_data_OBUF[26]_inst_i_4/I2
    SLICE_X90Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.857 r  read_data_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           0.985    11.842    read_data_OBUF[26]_inst_i_4_n_0
    SLICE_X95Y5                                                       r  read_data_OBUF[26]_inst_i_2/I1
    SLICE_X95Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.966 r  read_data_OBUF[26]_inst_i_2/O
                         net (fo=1, routed)           0.627    12.593    core/read_data[26]
    SLICE_X97Y5                                                       r  core/read_data_OBUF[26]_inst_i_1/I1
    SLICE_X97Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.717 r  core/read_data_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           5.270    17.988    read_data_OBUF[26]
    M15                                                               r  read_data_OBUF[26]_inst/I
    M15                  OBUF (Prop_obuf_I_O)         2.619    20.607 r  read_data_OBUF[26]_inst/O
                         net (fo=0)                   0.000    20.607    read_data[26]
    M15                                                               r  read_data[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.470ns  (logic 3.999ns (19.536%)  route 16.471ns (80.464%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         9.740    10.698    addr_IBUF[1]
    SLICE_X92Y15                                                      r  read_data_OBUF[27]_inst_i_4/I2
    SLICE_X92Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.822 r  read_data_OBUF[27]_inst_i_4/O
                         net (fo=1, routed)           1.366    12.187    read_data_OBUF[27]_inst_i_4_n_0
    SLICE_X96Y4                                                       r  read_data_OBUF[27]_inst_i_2/I1
    SLICE_X96Y4          LUT6 (Prop_lut6_I1_O)        0.124    12.311 r  read_data_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.300    12.611    core/read_data[27]
    SLICE_X99Y4                                                       r  core/read_data_OBUF[27]_inst_i_1/I1
    SLICE_X99Y4          LUT6 (Prop_lut6_I1_O)        0.124    12.735 r  core/read_data_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           5.066    17.801    read_data_OBUF[27]
    N18                                                               r  read_data_OBUF[27]_inst/I
    N18                  OBUF (Prop_obuf_I_O)         2.669    20.470 r  read_data_OBUF[27]_inst/O
                         net (fo=0)                   0.000    20.470    read_data[27]
    N18                                                               r  read_data[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.224ns  (logic 3.907ns (19.317%)  route 16.317ns (80.683%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        10.287    11.231    addr_IBUF[0]
    SLICE_X86Y16                                                      r  read_data_OBUF[10]_inst_i_5/I4
    SLICE_X86Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.355 r  read_data_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           1.094    12.449    read_data_OBUF[10]_inst_i_5_n_0
    SLICE_X90Y11                                                      r  read_data_OBUF[10]_inst_i_2/I3
    SLICE_X90Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.573 r  read_data_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           1.573    14.145    core/read_data[10]
    SLICE_X108Y9                                                      r  core/read_data_OBUF[10]_inst_i_1/I1
    SLICE_X108Y9         LUT6 (Prop_lut6_I1_O)        0.124    14.269 r  core/read_data_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.363    17.633    read_data_OBUF[10]
    N20                                                               r  read_data_OBUF[10]_inst/I
    N20                  OBUF (Prop_obuf_I_O)         2.591    20.224 r  read_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000    20.224    read_data[10]
    N20                                                               r  read_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.214ns  (logic 4.380ns (21.667%)  route 15.834ns (78.333%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         9.332    10.290    core/addr_IBUF[1]
    SLICE_X103Y1                                                      r  core/read_data_OBUF[30]_inst_i_10/I2
    SLICE_X103Y1         LUT6 (Prop_lut6_I2_O)        0.124    10.414 r  core/read_data_OBUF[30]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.414    core/read_data_OBUF[30]_inst_i_10_n_0
    SLICE_X103Y1                                                      r  core/read_data_OBUF[30]_inst_i_6/I1
    SLICE_X103Y1         MUXF7 (Prop_muxf7_I1_O)      0.217    10.631 r  core/read_data_OBUF[30]_inst_i_6/O
                         net (fo=1, routed)           0.677    11.307    core/read_data_OBUF[30]_inst_i_6_n_0
    SLICE_X104Y1                                                      r  core/read_data_OBUF[30]_inst_i_3/I0
    SLICE_X104Y1         LUT6 (Prop_lut6_I0_O)        0.299    11.606 r  core/read_data_OBUF[30]_inst_i_3/O
                         net (fo=1, routed)           0.779    12.386    core/read_data_OBUF[30]_inst_i_3_n_0
    SLICE_X105Y4                                                      r  core/read_data_OBUF[30]_inst_i_1/I3
    SLICE_X105Y4         LUT6 (Prop_lut6_I3_O)        0.124    12.510 r  core/read_data_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           5.046    17.556    read_data_OBUF[30]
    L17                                                               r  read_data_OBUF[30]_inst/I
    L17                  OBUF (Prop_obuf_I_O)         2.658    20.214 r  read_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000    20.214    read_data[30]
    L17                                                               r  read_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.179ns  (logic 3.921ns (19.433%)  route 16.258ns (80.567%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         9.805    10.762    addr_IBUF[1]
    SLICE_X90Y13                                                      r  read_data_OBUF[25]_inst_i_4/I2
    SLICE_X90Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.886 r  read_data_OBUF[25]_inst_i_4/O
                         net (fo=1, routed)           1.004    11.890    read_data_OBUF[25]_inst_i_4_n_0
    SLICE_X90Y5                                                       r  read_data_OBUF[25]_inst_i_2/I1
    SLICE_X90Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.014 r  read_data_OBUF[25]_inst_i_2/O
                         net (fo=1, routed)           0.582    12.596    core/read_data[25]
    SLICE_X94Y5                                                       r  core/read_data_OBUF[25]_inst_i_1/I1
    SLICE_X94Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.720 r  core/read_data_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           4.867    17.587    read_data_OBUF[25]
    M16                                                               r  read_data_OBUF[25]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         2.591    20.179 r  read_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000    20.179    read_data[25]
    M16                                                               r  read_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.979ns  (logic 3.944ns (19.741%)  route 16.035ns (80.259%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        10.053    11.011    addr_IBUF[1]
    SLICE_X89Y14                                                      r  read_data_OBUF[11]_inst_i_4/I2
    SLICE_X89Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.135 r  read_data_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.808    11.943    read_data_OBUF[11]_inst_i_4_n_0
    SLICE_X89Y15                                                      r  read_data_OBUF[11]_inst_i_2/I1
    SLICE_X89Y15         LUT6 (Prop_lut6_I1_O)        0.124    12.067 r  read_data_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           1.578    13.644    core/read_data[11]
    SLICE_X113Y15                                                     r  core/read_data_OBUF[11]_inst_i_1/I1
    SLICE_X113Y15        LUT6 (Prop_lut6_I1_O)        0.124    13.768 r  core/read_data_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.596    17.364    read_data_OBUF[11]
    N19                                                               r  read_data_OBUF[11]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         2.614    19.979 r  read_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    19.979    read_data[11]
    N19                                                               r  read_data[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.808ns  (logic 1.389ns (49.450%)  route 1.420ns (50.550%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          0.651     0.831    core/addr_IBUF[6]
    SLICE_X107Y29                                                     f  core/read_data_OBUF[5]_inst_i_1/I4
    SLICE_X107Y29        LUT6 (Prop_lut6_I4_O)        0.045     0.876 r  core/read_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.769     1.645    read_data_OBUF[5]
    R20                                                               r  read_data_OBUF[5]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         1.163     2.808 r  read_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.808    read_data[5]
    R20                                                               r  read_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.060ns  (logic 1.370ns (44.774%)  route 1.690ns (55.226%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          0.868     1.049    core/addr_IBUF[6]
    SLICE_X109Y24                                                     f  core/read_data_OBUF[3]_inst_i_1/I4
    SLICE_X109Y24        LUT6 (Prop_lut6_I4_O)        0.045     1.094 r  core/read_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.822     1.916    read_data_OBUF[3]
    P20                                                               r  read_data_OBUF[3]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         1.144     3.060 r  read_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.060    read_data[3]
    P20                                                               r  read_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.153ns  (logic 1.381ns (43.804%)  route 1.772ns (56.196%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          0.873     1.053    core/addr_IBUF[6]
    SLICE_X108Y26                                                     f  core/read_data_OBUF[1]_inst_i_1/I4
    SLICE_X108Y26        LUT6 (Prop_lut6_I4_O)        0.045     1.098 r  core/read_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.899     1.998    read_data_OBUF[1]
    N15                                                               r  read_data_OBUF[1]_inst/I
    N15                  OBUF (Prop_obuf_I_O)         1.155     3.153 r  read_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.153    read_data[1]
    N15                                                               r  read_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.205ns  (logic 1.356ns (42.309%)  route 1.849ns (57.691%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          0.941     1.122    core/addr_IBUF[6]
    SLICE_X109Y25                                                     f  core/read_data_OBUF[2]_inst_i_1/I4
    SLICE_X109Y25        LUT6 (Prop_lut6_I4_O)        0.045     1.167 r  core/read_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.907     2.075    read_data_OBUF[2]
    P21                                                               r  read_data_OBUF[2]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         1.130     3.205 r  read_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.205    read_data[2]
    P21                                                               r  read_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.263ns  (logic 1.350ns (41.383%)  route 1.912ns (58.617%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          1.004     1.185    core/addr_IBUF[6]
    SLICE_X113Y14                                                     f  core/read_data_OBUF[9]_inst_i_1/I4
    SLICE_X113Y14        LUT6 (Prop_lut6_I4_O)        0.045     1.230 r  core/read_data_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.909     2.138    read_data_OBUF[9]
    M21                                                               r  read_data_OBUF[9]_inst/I
    M21                  OBUF (Prop_obuf_I_O)         1.124     3.263 r  read_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.263    read_data[9]
    M21                                                               r  read_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.276ns  (logic 1.325ns (40.452%)  route 1.951ns (59.548%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          0.878     1.051    core/addr_IBUF[4]
    SLICE_X111Y23                                                     r  core/read_data_OBUF[12]_inst_i_1/I2
    SLICE_X111Y23        LUT6 (Prop_lut6_I2_O)        0.045     1.096 r  core/read_data_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.073     2.169    read_data_OBUF[12]
    M20                                                               r  read_data_OBUF[12]_inst/I
    M20                  OBUF (Prop_obuf_I_O)         1.107     3.276 r  read_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.276    read_data[12]
    M20                                                               r  read_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.293ns  (logic 1.357ns (41.199%)  route 1.936ns (58.801%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          0.973     1.154    core/addr_IBUF[6]
    SLICE_X107Y26                                                     f  core/read_data_OBUF[6]_inst_i_1/I4
    SLICE_X107Y26        LUT6 (Prop_lut6_I4_O)        0.045     1.199 r  core/read_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.964     2.162    read_data_OBUF[6]
    P22                                                               r  read_data_OBUF[6]_inst/I
    P22                  OBUF (Prop_obuf_I_O)         1.131     3.293 r  read_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.293    read_data[6]
    P22                                                               r  read_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            read_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.309ns  (logic 1.422ns (42.974%)  route 1.887ns (57.026%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T16                                                               r  cs_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  cs_IBUF_inst/O
                         net (fo=62, routed)          1.010     1.257    core/cs_IBUF
    SLICE_X106Y26                                                     r  core/read_data_OBUF[7]_inst_i_1/I5
    SLICE_X106Y26        LUT6 (Prop_lut6_I5_O)        0.045     1.302 r  core/read_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.877     2.179    read_data_OBUF[7]
    N22                                                               r  read_data_OBUF[7]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         1.130     3.309 r  read_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.309    read_data[7]
    N22                                                               r  read_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.310ns  (logic 1.341ns (40.516%)  route 1.969ns (59.484%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          1.058     1.231    core/addr_IBUF[4]
    SLICE_X111Y24                                                     r  core/read_data_OBUF[14]_inst_i_1/I2
    SLICE_X111Y24        LUT6 (Prop_lut6_I2_O)        0.045     1.276 r  core/read_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.911     2.187    read_data_OBUF[14]
    L19                                                               r  read_data_OBUF[14]_inst/I
    L19                  OBUF (Prop_obuf_I_O)         1.123     3.310 r  read_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.310    read_data[14]
    L19                                                               r  read_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.379ns  (logic 1.373ns (40.622%)  route 2.006ns (59.378%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          0.956     1.129    core/addr_IBUF[4]
    SLICE_X102Y28                                                     r  core/read_data_OBUF[4]_inst_i_1/I2
    SLICE_X102Y28        LUT6 (Prop_lut6_I2_O)        0.045     1.174 r  core/read_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.051     2.225    read_data_OBUF[4]
    R21                                                               r  read_data_OBUF[4]_inst/I
    R21                  OBUF (Prop_obuf_I_O)         1.154     3.379 r  read_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.379    read_data[4]
    R21                                                               r  read_data[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_reg_reg[3][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.171ns  (logic 3.641ns (29.916%)  route 8.530ns (70.084%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.800     5.044    clk_IBUF_BUFG
    SLICE_X90Y6          FDRE                                         r  key_reg_reg[3][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          FDRE (Prop_fdre_C_Q)         0.478     5.522 r  key_reg_reg[3][21]/Q
                         net (fo=2, routed)           1.357     6.878    core_key[149]
    SLICE_X90Y10                                                      r  read_data_OBUF[21]_inst_i_4/I0
    SLICE_X90Y10         LUT6 (Prop_lut6_I0_O)        0.295     7.173 r  read_data_OBUF[21]_inst_i_4/O
                         net (fo=1, routed)           0.682     7.855    read_data_OBUF[21]_inst_i_4_n_0
    SLICE_X88Y10                                                      r  read_data_OBUF[21]_inst_i_2/I1
    SLICE_X88Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.979 r  read_data_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           1.844     9.823    core/read_data[21]
    SLICE_X106Y6                                                      r  core/read_data_OBUF[21]_inst_i_1/I1
    SLICE_X106Y6         LUT6 (Prop_lut6_I1_O)        0.124     9.947 r  core/read_data_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           4.647    14.595    read_data_OBUF[21]
    J22                                                               r  read_data_OBUF[21]_inst/I
    J22                  OBUF (Prop_obuf_I_O)         2.620    17.215 r  read_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000    17.215    read_data[21]
    J22                                                               r  read_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonce_reg_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.082ns  (logic 3.559ns (29.460%)  route 8.523ns (70.540%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.871     5.115    clk_IBUF_BUFG
    SLICE_X112Y18        FDRE                                         r  nonce_reg_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y18        FDRE (Prop_fdre_C_Q)         0.518     5.633 r  nonce_reg_reg[0][27]/Q
                         net (fo=2, routed)           0.815     6.448    core_nonce[91]
    SLICE_X111Y18                                                     r  read_data_OBUF[27]_inst_i_8/I0
    SLICE_X111Y18        LUT6 (Prop_lut6_I0_O)        0.124     6.572 r  read_data_OBUF[27]_inst_i_8/O
                         net (fo=1, routed)           1.829     8.401    core/read_data_OBUF[27]_inst_i_1_0
    SLICE_X99Y3                                                       r  core/read_data_OBUF[27]_inst_i_3/I4
    SLICE_X99Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.525 r  core/read_data_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.812     9.337    core/read_data_OBUF[27]_inst_i_3_n_0
    SLICE_X99Y4                                                       r  core/read_data_OBUF[27]_inst_i_1/I3
    SLICE_X99Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.461 r  core/read_data_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           5.066    14.527    read_data_OBUF[27]
    N18                                                               r  read_data_OBUF[27]_inst/I
    N18                  OBUF (Prop_obuf_I_O)         2.669    17.197 r  read_data_OBUF[27]_inst/O
                         net (fo=0)                   0.000    17.197    read_data[27]
    N18                                                               r  read_data[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonce_reg_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.991ns  (logic 3.643ns (30.378%)  route 8.348ns (69.622%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.877     5.121    clk_IBUF_BUFG
    SLICE_X112Y14        FDRE                                         r  nonce_reg_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDRE (Prop_fdre_C_Q)         0.478     5.599 r  nonce_reg_reg[0][26]/Q
                         net (fo=2, routed)           0.796     6.394    core_nonce[90]
    SLICE_X112Y12                                                     r  read_data_OBUF[26]_inst_i_8/I0
    SLICE_X112Y12        LUT6 (Prop_lut6_I0_O)        0.298     6.692 r  read_data_OBUF[26]_inst_i_8/O
                         net (fo=1, routed)           1.481     8.173    core/read_data_OBUF[26]_inst_i_1_0
    SLICE_X96Y3                                                       r  core/read_data_OBUF[26]_inst_i_3/I4
    SLICE_X96Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.297 r  core/read_data_OBUF[26]_inst_i_3/O
                         net (fo=1, routed)           0.801     9.099    core/read_data_OBUF[26]_inst_i_3_n_0
    SLICE_X97Y5                                                       r  core/read_data_OBUF[26]_inst_i_1/I3
    SLICE_X97Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.223 r  core/read_data_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           5.270    14.493    read_data_OBUF[26]
    M15                                                               r  read_data_OBUF[26]_inst/I
    M15                  OBUF (Prop_obuf_I_O)         2.619    17.112 r  read_data_OBUF[26]_inst/O
                         net (fo=0)                   0.000    17.112    read_data[26]
    M15                                                               r  read_data[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[1][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.023ns  (logic 3.515ns (29.232%)  route 8.509ns (70.768%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.782     5.026    clk_IBUF_BUFG
    SLICE_X95Y25         FDRE                                         r  key_reg_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y25         FDRE (Prop_fdre_C_Q)         0.456     5.482 r  key_reg_reg[1][28]/Q
                         net (fo=2, routed)           1.389     6.870    core_key[220]
    SLICE_X95Y21                                                      r  read_data_OBUF[28]_inst_i_4/I3
    SLICE_X95Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.994 r  read_data_OBUF[28]_inst_i_4/O
                         net (fo=1, routed)           1.583     8.577    read_data_OBUF[28]_inst_i_4_n_0
    SLICE_X94Y7                                                       r  read_data_OBUF[28]_inst_i_2/I1
    SLICE_X94Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.701 r  read_data_OBUF[28]_inst_i_2/O
                         net (fo=1, routed)           0.766     9.467    core/read_data[28]
    SLICE_X101Y7                                                      r  core/read_data_OBUF[28]_inst_i_1/I1
    SLICE_X101Y7         LUT6 (Prop_lut6_I1_O)        0.124     9.591 r  core/read_data_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           4.771    14.362    read_data_OBUF[28]
    N17                                                               r  read_data_OBUF[28]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.687    17.049 r  read_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000    17.049    read_data[28]
    N17                                                               r  read_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonce_reg_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.858ns  (logic 3.624ns (30.560%)  route 8.234ns (69.440%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.873     5.117    clk_IBUF_BUFG
    SLICE_X111Y17        FDRE                                         r  nonce_reg_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y17        FDRE (Prop_fdre_C_Q)         0.419     5.536 r  nonce_reg_reg[0][30]/Q
                         net (fo=2, routed)           0.756     6.292    core_nonce[94]
    SLICE_X109Y19                                                     r  read_data_OBUF[30]_inst_i_8/I0
    SLICE_X109Y19        LUT6 (Prop_lut6_I0_O)        0.299     6.591 r  read_data_OBUF[30]_inst_i_8/O
                         net (fo=1, routed)           1.653     8.244    core/read_data_OBUF[30]_inst_i_1_0
    SLICE_X104Y1                                                      r  core/read_data_OBUF[30]_inst_i_3/I4
    SLICE_X104Y1         LUT6 (Prop_lut6_I4_O)        0.124     8.368 r  core/read_data_OBUF[30]_inst_i_3/O
                         net (fo=1, routed)           0.779     9.147    core/read_data_OBUF[30]_inst_i_3_n_0
    SLICE_X105Y4                                                      r  core/read_data_OBUF[30]_inst_i_1/I3
    SLICE_X105Y4         LUT6 (Prop_lut6_I3_O)        0.124     9.271 r  core/read_data_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           5.046    14.317    read_data_OBUF[30]
    L17                                                               r  read_data_OBUF[30]_inst/I
    L17                  OBUF (Prop_obuf_I_O)         2.658    16.975 r  read_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000    16.975    read_data[30]
    L17                                                               r  read_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.749ns  (logic 3.499ns (29.778%)  route 8.251ns (70.222%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.782     5.026    clk_IBUF_BUFG
    SLICE_X97Y25         FDRE                                         r  key_reg_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y25         FDRE (Prop_fdre_C_Q)         0.456     5.482 r  key_reg_reg[0][29]/Q
                         net (fo=2, routed)           1.007     6.489    core_key[253]
    SLICE_X97Y22                                                      r  read_data_OBUF[29]_inst_i_4/I5
    SLICE_X97Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.613 r  read_data_OBUF[29]_inst_i_4/O
                         net (fo=1, routed)           1.257     7.870    read_data_OBUF[29]_inst_i_4_n_0
    SLICE_X97Y6                                                       r  read_data_OBUF[29]_inst_i_2/I1
    SLICE_X97Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  read_data_OBUF[29]_inst_i_2/O
                         net (fo=1, routed)           1.223     9.216    core/read_data[29]
    SLICE_X109Y6                                                      r  core/read_data_OBUF[29]_inst_i_1/I1
    SLICE_X109Y6         LUT6 (Prop_lut6_I1_O)        0.124     9.340 r  core/read_data_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           4.764    14.104    read_data_OBUF[29]
    M17                                                               r  read_data_OBUF[29]_inst/I
    M17                  OBUF (Prop_obuf_I_O)         2.671    16.775 r  read_data_OBUF[29]_inst/O
                         net (fo=0)                   0.000    16.775    read_data[29]
    M17                                                               r  read_data[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonce_reg_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.655ns  (logic 3.419ns (29.338%)  route 8.236ns (70.662%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.873     5.117    clk_IBUF_BUFG
    SLICE_X113Y17        FDRE                                         r  nonce_reg_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y17        FDRE (Prop_fdre_C_Q)         0.456     5.573 r  nonce_reg_reg[1][25]/Q
                         net (fo=2, routed)           1.129     6.702    core_nonce[57]
    SLICE_X112Y16                                                     r  read_data_OBUF[25]_inst_i_8/I2
    SLICE_X112Y16        LUT6 (Prop_lut6_I2_O)        0.124     6.826 r  read_data_OBUF[25]_inst_i_8/O
                         net (fo=1, routed)           1.441     8.267    core/read_data_OBUF[25]_inst_i_1_0
    SLICE_X94Y3                                                       r  core/read_data_OBUF[25]_inst_i_3/I4
    SLICE_X94Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.391 r  core/read_data_OBUF[25]_inst_i_3/O
                         net (fo=1, routed)           0.798     9.190    core/read_data_OBUF[25]_inst_i_3_n_0
    SLICE_X94Y5                                                       r  core/read_data_OBUF[25]_inst_i_1/I3
    SLICE_X94Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.314 r  core/read_data_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           4.867    14.181    read_data_OBUF[25]
    M16                                                               r  read_data_OBUF[25]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         2.591    16.772 r  read_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000    16.772    read_data[25]
    M16                                                               r  read_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.694ns  (logic 3.500ns (29.930%)  route 8.194ns (70.070%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.802     5.046    clk_IBUF_BUFG
    SLICE_X98Y4          FDRE                                         r  key_reg_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_fdre_C_Q)         0.518     5.564 r  key_reg_reg[0][31]/Q
                         net (fo=2, routed)           1.201     6.765    core_key[255]
    SLICE_X95Y7                                                       r  read_data_OBUF[31]_inst_i_4/I5
    SLICE_X95Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.889 r  read_data_OBUF[31]_inst_i_4/O
                         net (fo=1, routed)           0.789     7.678    read_data_OBUF[31]_inst_i_4_n_0
    SLICE_X97Y4                                                       r  read_data_OBUF[31]_inst_i_2/I1
    SLICE_X97Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.802 r  read_data_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.962     8.764    core/read_data[31]
    SLICE_X103Y4                                                      r  core/read_data_OBUF[31]_inst_i_1/I1
    SLICE_X103Y4         LUT6 (Prop_lut6_I1_O)        0.124     8.888 r  core/read_data_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           5.241    14.129    read_data_OBUF[31]
    L16                                                               r  read_data_OBUF[31]_inst/I
    L16                  OBUF (Prop_obuf_I_O)         2.610    16.739 r  read_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000    16.739    read_data[31]
    L16                                                               r  read_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[4][17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.352ns  (logic 3.426ns (30.183%)  route 7.926ns (69.817%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.799     5.043    clk_IBUF_BUFG
    SLICE_X93Y8          FDRE                                         r  key_reg_reg[4][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y8          FDRE (Prop_fdre_C_Q)         0.456     5.499 r  key_reg_reg[4][17]/Q
                         net (fo=2, routed)           1.351     6.850    core_key[113]
    SLICE_X89Y7                                                       r  read_data_OBUF[17]_inst_i_5/I5
    SLICE_X89Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.974 r  read_data_OBUF[17]_inst_i_5/O
                         net (fo=1, routed)           0.812     7.786    read_data_OBUF[17]_inst_i_5_n_0
    SLICE_X91Y6                                                       r  read_data_OBUF[17]_inst_i_2/I3
    SLICE_X91Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.910 r  read_data_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           1.397     9.307    core/read_data[17]
    SLICE_X107Y6                                                      r  core/read_data_OBUF[17]_inst_i_1/I1
    SLICE_X107Y6         LUT6 (Prop_lut6_I1_O)        0.124     9.431 r  core/read_data_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           4.365    13.797    read_data_OBUF[17]
    L22                                                               r  read_data_OBUF[17]_inst/I
    L22                  OBUF (Prop_obuf_I_O)         2.598    16.395 r  read_data_OBUF[17]_inst/O
                         net (fo=0)                   0.000    16.395    read_data[17]
    L22                                                               r  read_data[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[7][22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.384ns  (logic 3.432ns (30.146%)  route 7.952ns (69.854%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.736     4.980    clk_IBUF_BUFG
    SLICE_X87Y11         FDRE                                         r  key_reg_reg[7][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y11         FDRE (Prop_fdre_C_Q)         0.456     5.436 r  key_reg_reg[7][22]/Q
                         net (fo=2, routed)           0.785     6.221    core_key[22]
    SLICE_X88Y10                                                      r  read_data_OBUF[22]_inst_i_5/I0
    SLICE_X88Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.345 r  read_data_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           1.020     7.365    read_data_OBUF[22]_inst_i_5_n_0
    SLICE_X91Y6                                                       r  read_data_OBUF[22]_inst_i_2/I3
    SLICE_X91Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.489 r  read_data_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           1.094     8.583    core/read_data[22]
    SLICE_X112Y5                                                      r  core/read_data_OBUF[22]_inst_i_1/I1
    SLICE_X112Y5         LUT6 (Prop_lut6_I1_O)        0.124     8.707 r  core/read_data_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           5.053    13.760    read_data_OBUF[22]
    J21                                                               r  read_data_OBUF[22]_inst/I
    J21                  OBUF (Prop_obuf_I_O)         2.604    16.364 r  read_data_OBUF[22]_inst/O
                         net (fo=0)                   0.000    16.364    read_data[22]
    J21                                                               r  read_data[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rounds_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.390ns (51.863%)  route 1.290ns (48.137%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.601     1.467    clk_IBUF_BUFG
    SLICE_X105Y24        FDRE                                         r  rounds_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y24        FDRE (Prop_fdre_C_Q)         0.141     1.608 r  rounds_reg_reg[0]/Q
                         net (fo=1, routed)           0.190     1.799    core/Q[0]
    SLICE_X105Y24                                                     r  core/read_data_OBUF[0]_inst_i_8/I4
    SLICE_X105Y24        LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  core/read_data_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.050     1.894    core/read_data_OBUF[0]_inst_i_8_n_0
    SLICE_X105Y24                                                     r  core/read_data_OBUF[0]_inst_i_3/I4
    SLICE_X105Y24        LUT6 (Prop_lut6_I4_O)        0.045     1.939 r  core/read_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.074    core/read_data_OBUF[0]_inst_i_3_n_0
    SLICE_X105Y24                                                     r  core/read_data_OBUF[0]_inst_i_1/I3
    SLICE_X105Y24        LUT6 (Prop_lut6_I3_O)        0.045     2.119 r  core/read_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.915     3.033    read_data_OBUF[0]
    P15                                                               r  read_data_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.114     4.147 r  read_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.147    read_data[0]
    P15                                                               r  read_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rounds_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.420ns (52.022%)  route 1.310ns (47.978%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.628     1.494    clk_IBUF_BUFG
    SLICE_X106Y24        FDRE                                         r  rounds_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.141     1.635 r  rounds_reg_reg[3]/Q
                         net (fo=12, routed)          0.302     1.938    rounds_reg[3]
    SLICE_X109Y24                                                     r  read_data_OBUF[3]_inst_i_8/I2
    SLICE_X109Y24        LUT5 (Prop_lut5_I2_O)        0.045     1.983 r  read_data_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.050     2.033    core/read_data_OBUF[3]_inst_i_1_1
    SLICE_X109Y24                                                     r  core/read_data_OBUF[3]_inst_i_3/I5
    SLICE_X109Y24        LUT6 (Prop_lut6_I5_O)        0.045     2.078 r  core/read_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.213    core/read_data_OBUF[3]_inst_i_3_n_0
    SLICE_X109Y24                                                     r  core/read_data_OBUF[3]_inst_i_1/I3
    SLICE_X109Y24        LUT6 (Prop_lut6_I3_O)        0.045     2.258 r  core/read_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.822     3.080    read_data_OBUF[3]
    P20                                                               r  read_data_OBUF[3]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         1.144     4.225 r  read_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.225    read_data[3]
    P20                                                               r  read_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 1.400ns (50.151%)  route 1.392ns (49.849%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.639     1.505    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  key_reg_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.141     1.646 r  key_reg_reg[3][9]/Q
                         net (fo=2, routed)           0.157     1.804    core_key[137]
    SLICE_X112Y13                                                     r  read_data_OBUF[9]_inst_i_4/I0
    SLICE_X112Y13        LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  read_data_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.191     2.040    read_data_OBUF[9]_inst_i_4_n_0
    SLICE_X113Y14                                                     r  read_data_OBUF[9]_inst_i_2/I1
    SLICE_X113Y14        LUT6 (Prop_lut6_I1_O)        0.045     2.085 r  read_data_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.135     2.220    core/read_data[9]
    SLICE_X113Y14                                                     r  core/read_data_OBUF[9]_inst_i_1/I1
    SLICE_X113Y14        LUT6 (Prop_lut6_I1_O)        0.045     2.265 r  core/read_data_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.909     3.173    read_data_OBUF[9]
    M21                                                               r  read_data_OBUF[9]_inst/I
    M21                  OBUF (Prop_obuf_I_O)         1.124     4.298 r  read_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.298    read_data[9]
    M21                                                               r  read_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.854ns  (logic 1.564ns (54.804%)  route 1.290ns (45.196%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.633     1.499    core/clk_IBUF_BUFG
    SLICE_X107Y30        FDRE                                         r  core/data_out_reg_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y30        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  core/data_out_reg_reg[229]/Q
                         net (fo=1, routed)           0.146     1.786    core/core_data_out[229]
    SLICE_X106Y29                                                     r  core/read_data_OBUF[5]_inst_i_11/I5
    SLICE_X106Y29        LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  core/read_data_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.831    core/read_data_OBUF[5]_inst_i_11_n_0
    SLICE_X106Y29                                                     r  core/read_data_OBUF[5]_inst_i_7/I0
    SLICE_X106Y29        MUXF7 (Prop_muxf7_I0_O)      0.062     1.893 r  core/read_data_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.147     2.040    core/read_data_OBUF[5]_inst_i_7_n_0
    SLICE_X106Y29                                                     r  core/read_data_OBUF[5]_inst_i_3/I1
    SLICE_X106Y29        LUT6 (Prop_lut6_I1_O)        0.108     2.148 r  core/read_data_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.228     2.376    core/read_data_OBUF[5]_inst_i_3_n_0
    SLICE_X107Y29                                                     r  core/read_data_OBUF[5]_inst_i_1/I3
    SLICE_X107Y29        LUT6 (Prop_lut6_I3_O)        0.045     2.421 r  core/read_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.769     3.190    read_data_OBUF[5]
    R20                                                               r  read_data_OBUF[5]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         1.163     4.353 r  read_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.353    read_data[5]
    R20                                                               r  read_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rounds_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.860ns  (logic 1.431ns (50.042%)  route 1.429ns (49.958%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.628     1.494    clk_IBUF_BUFG
    SLICE_X106Y24        FDRE                                         r  rounds_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.141     1.635 r  rounds_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     1.816    core/Q[1]
    SLICE_X108Y23                                                     r  core/read_data_OBUF[1]_inst_i_8/I4
    SLICE_X108Y23        LUT6 (Prop_lut6_I4_O)        0.045     1.861 r  core/read_data_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.260     2.121    core/read_data_OBUF[1]_inst_i_8_n_0
    SLICE_X108Y26                                                     r  core/read_data_OBUF[1]_inst_i_3/I4
    SLICE_X108Y26        LUT6 (Prop_lut6_I4_O)        0.045     2.166 r  core/read_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.089     2.255    core/read_data_OBUF[1]_inst_i_3_n_0
    SLICE_X108Y26                                                     r  core/read_data_OBUF[1]_inst_i_1/I3
    SLICE_X108Y26        LUT6 (Prop_lut6_I3_O)        0.045     2.300 r  core/read_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.899     3.199    read_data_OBUF[1]
    N15                                                               r  read_data_OBUF[1]_inst/I
    N15                  OBUF (Prop_obuf_I_O)         1.155     4.355 r  read_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.355    read_data[1]
    N15                                                               r  read_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rounds_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.406ns (48.647%)  route 1.484ns (51.353%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.628     1.494    clk_IBUF_BUFG
    SLICE_X106Y24        FDRE                                         r  rounds_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.141     1.635 r  rounds_reg_reg[2]/Q
                         net (fo=12, routed)          0.392     2.027    rounds_reg[2]
    SLICE_X109Y25                                                     r  read_data_OBUF[2]_inst_i_8/I2
    SLICE_X109Y25        LUT5 (Prop_lut5_I2_O)        0.045     2.072 r  read_data_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.050     2.122    core/read_data_OBUF[2]_inst_i_1_1
    SLICE_X109Y25                                                     r  core/read_data_OBUF[2]_inst_i_3/I5
    SLICE_X109Y25        LUT6 (Prop_lut6_I5_O)        0.045     2.167 r  core/read_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.302    core/read_data_OBUF[2]_inst_i_3_n_0
    SLICE_X109Y25                                                     r  core/read_data_OBUF[2]_inst_i_1/I3
    SLICE_X109Y25        LUT6 (Prop_lut6_I3_O)        0.045     2.347 r  core/read_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.907     3.255    read_data_OBUF[2]
    P21                                                               r  read_data_OBUF[2]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         1.130     4.385 r  read_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.385    read_data[2]
    P21                                                               r  read_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonce_reg_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.902ns  (logic 1.388ns (47.823%)  route 1.514ns (52.177%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.636     1.502    clk_IBUF_BUFG
    SLICE_X113Y17        FDRE                                         r  nonce_reg_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y17        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  nonce_reg_reg[1][15]/Q
                         net (fo=2, routed)           0.064     1.708    core_nonce[47]
    SLICE_X112Y17                                                     r  read_data_OBUF[15]_inst_i_8/I2
    SLICE_X112Y17        LUT6 (Prop_lut6_I2_O)        0.045     1.753 r  read_data_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.263     2.015    core/read_data_OBUF[15]_inst_i_1_0
    SLICE_X113Y23                                                     r  core/read_data_OBUF[15]_inst_i_3/I4
    SLICE_X113Y23        LUT6 (Prop_lut6_I4_O)        0.045     2.060 r  core/read_data_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.082     2.142    core/read_data_OBUF[15]_inst_i_3_n_0
    SLICE_X113Y23                                                     r  core/read_data_OBUF[15]_inst_i_1/I3
    SLICE_X113Y23        LUT6 (Prop_lut6_I3_O)        0.045     2.187 r  core/read_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.105     3.292    read_data_OBUF[15]
    L18                                                               r  read_data_OBUF[15]_inst/I
    L18                  OBUF (Prop_obuf_I_O)         1.112     4.404 r  read_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.404    read_data[15]
    L18                                                               r  read_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.406ns (47.798%)  route 1.536ns (52.202%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.601     1.467    clk_IBUF_BUFG
    SLICE_X103Y24        FDRE                                         r  key_reg_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDRE (Prop_fdre_C_Q)         0.141     1.608 r  key_reg_reg[6][7]/Q
                         net (fo=2, routed)           0.140     1.748    core_key[39]
    SLICE_X101Y24                                                     r  read_data_OBUF[7]_inst_i_5/I1
    SLICE_X101Y24        LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  read_data_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.184     1.977    read_data_OBUF[7]_inst_i_5_n_0
    SLICE_X104Y24                                                     r  read_data_OBUF[7]_inst_i_2/I3
    SLICE_X104Y24        LUT6 (Prop_lut6_I3_O)        0.045     2.022 r  read_data_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.335     2.357    core/read_data[7]
    SLICE_X106Y26                                                     r  core/read_data_OBUF[7]_inst_i_1/I1
    SLICE_X106Y26        LUT6 (Prop_lut6_I1_O)        0.045     2.402 r  core/read_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.877     3.279    read_data_OBUF[7]
    N22                                                               r  read_data_OBUF[7]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         1.130     4.409 r  read_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.409    read_data[7]
    N22                                                               r  read_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[332]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.511ns (51.336%)  route 1.432ns (48.664%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.630     1.496    core/clk_IBUF_BUFG
    SLICE_X110Y23        FDRE                                         r  core/data_out_reg_reg[332]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y23        FDRE (Prop_fdre_C_Q)         0.141     1.637 r  core/data_out_reg_reg[332]/Q
                         net (fo=1, routed)           0.137     1.774    core/core_data_out[332]
    SLICE_X111Y23                                                     r  core/read_data_OBUF[12]_inst_i_10/I3
    SLICE_X111Y23        LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  core/read_data_OBUF[12]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.819    core/read_data_OBUF[12]_inst_i_10_n_0
    SLICE_X111Y23                                                     r  core/read_data_OBUF[12]_inst_i_6/I1
    SLICE_X111Y23        MUXF7 (Prop_muxf7_I1_O)      0.065     1.884 r  core/read_data_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.140     2.025    core/read_data_OBUF[12]_inst_i_6_n_0
    SLICE_X111Y23                                                     r  core/read_data_OBUF[12]_inst_i_3/I0
    SLICE_X111Y23        LUT6 (Prop_lut6_I0_O)        0.108     2.133 r  core/read_data_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.082     2.215    core/read_data_OBUF[12]_inst_i_3_n_0
    SLICE_X111Y23                                                     r  core/read_data_OBUF[12]_inst_i_1/I3
    SLICE_X111Y23        LUT6 (Prop_lut6_I3_O)        0.045     2.260 r  core/read_data_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.073     3.333    read_data_OBUF[12]
    M20                                                               r  read_data_OBUF[12]_inst/I
    M20                  OBUF (Prop_obuf_I_O)         1.107     4.439 r  read_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.439    read_data[12]
    M20                                                               r  read_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.961ns  (logic 1.527ns (51.557%)  route 1.434ns (48.443%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.632     1.498    core/clk_IBUF_BUFG
    SLICE_X110Y22        FDRE                                         r  core/data_out_reg_reg[270]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y22        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  core/data_out_reg_reg[270]/Q
                         net (fo=1, routed)           0.054     1.693    core/core_data_out[270]
    SLICE_X111Y22                                                     r  core/read_data_OBUF[14]_inst_i_10/I0
    SLICE_X111Y22        LUT6 (Prop_lut6_I0_O)        0.045     1.738 r  core/read_data_OBUF[14]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.738    core/read_data_OBUF[14]_inst_i_10_n_0
    SLICE_X111Y22                                                     r  core/read_data_OBUF[14]_inst_i_6/I1
    SLICE_X111Y22        MUXF7 (Prop_muxf7_I1_O)      0.065     1.803 r  core/read_data_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.220     2.023    core/read_data_OBUF[14]_inst_i_6_n_0
    SLICE_X111Y21                                                     r  core/read_data_OBUF[14]_inst_i_3/I0
    SLICE_X111Y21        LUT6 (Prop_lut6_I0_O)        0.108     2.131 r  core/read_data_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.249     2.381    core/read_data_OBUF[14]_inst_i_3_n_0
    SLICE_X111Y24                                                     r  core/read_data_OBUF[14]_inst_i_1/I3
    SLICE_X111Y24        LUT6 (Prop_lut6_I3_O)        0.045     2.426 r  core/read_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.911     3.337    read_data_OBUF[14]
    L19                                                               r  read_data_OBUF[14]_inst/I
    L19                  OBUF (Prop_obuf_I_O)         1.123     4.460 r  read_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.460    read_data[14]
    L19                                                               r  read_data[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          3703 Endpoints
Min Delay          3703 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            data_in_reg_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.851ns  (logic 1.191ns (8.021%)  route 13.660ns (91.979%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         8.943     9.887    addr_IBUF[0]
    SLICE_X91Y4                                                       r  key_reg[7][31]_i_2/I2
    SLICE_X91Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.275    10.285    key_reg[7][31]_i_2_n_0
    SLICE_X91Y4                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X91Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.409 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          4.442    14.851    data_in_reg[7][31]_i_1_n_0
    SLICE_X96Y29         FDRE                                         r  data_in_reg_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.613     4.515    clk_IBUF_BUFG
    SLICE_X96Y29         FDRE                                         r  data_in_reg_reg[7][0]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[7][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.564ns  (logic 1.191ns (8.179%)  route 13.373ns (91.821%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         8.943     9.887    addr_IBUF[0]
    SLICE_X91Y4                                                       r  key_reg[7][31]_i_2/I2
    SLICE_X91Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.676    10.686    key_reg[7][31]_i_2_n_0
    SLICE_X91Y4                                                       r  key_reg[7][31]_i_1/I2
    SLICE_X91Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.810 r  key_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.754    14.564    key_reg[7][31]_i_1_n_0
    SLICE_X99Y24         FDRE                                         r  key_reg_reg[7][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.608     4.510    clk_IBUF_BUFG
    SLICE_X99Y24         FDRE                                         r  key_reg_reg[7][15]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[7][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.564ns  (logic 1.191ns (8.179%)  route 13.373ns (91.821%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         8.943     9.887    addr_IBUF[0]
    SLICE_X91Y4                                                       r  key_reg[7][31]_i_2/I2
    SLICE_X91Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.676    10.686    key_reg[7][31]_i_2_n_0
    SLICE_X91Y4                                                       r  key_reg[7][31]_i_1/I2
    SLICE_X91Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.810 r  key_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.754    14.564    key_reg[7][31]_i_1_n_0
    SLICE_X99Y24         FDRE                                         r  key_reg_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.608     4.510    clk_IBUF_BUFG
    SLICE_X99Y24         FDRE                                         r  key_reg_reg[7][5]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[7][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.564ns  (logic 1.191ns (8.179%)  route 13.373ns (91.821%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         8.943     9.887    addr_IBUF[0]
    SLICE_X91Y4                                                       r  key_reg[7][31]_i_2/I2
    SLICE_X91Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.676    10.686    key_reg[7][31]_i_2_n_0
    SLICE_X91Y4                                                       r  key_reg[7][31]_i_1/I2
    SLICE_X91Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.810 r  key_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.754    14.564    key_reg[7][31]_i_1_n_0
    SLICE_X99Y24         FDRE                                         r  key_reg_reg[7][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.608     4.510    clk_IBUF_BUFG
    SLICE_X99Y24         FDRE                                         r  key_reg_reg[7][6]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[7][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.564ns  (logic 1.191ns (8.179%)  route 13.373ns (91.821%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         8.943     9.887    addr_IBUF[0]
    SLICE_X91Y4                                                       r  key_reg[7][31]_i_2/I2
    SLICE_X91Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.676    10.686    key_reg[7][31]_i_2_n_0
    SLICE_X91Y4                                                       r  key_reg[7][31]_i_1/I2
    SLICE_X91Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.810 r  key_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.754    14.564    key_reg[7][31]_i_1_n_0
    SLICE_X99Y24         FDRE                                         r  key_reg_reg[7][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.608     4.510    clk_IBUF_BUFG
    SLICE_X99Y24         FDRE                                         r  key_reg_reg[7][7]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            data_in_reg_reg[7][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.560ns  (logic 1.191ns (8.181%)  route 13.369ns (91.819%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         8.943     9.887    addr_IBUF[0]
    SLICE_X91Y4                                                       r  key_reg[7][31]_i_2/I2
    SLICE_X91Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.275    10.285    key_reg[7][31]_i_2_n_0
    SLICE_X91Y4                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X91Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.409 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          4.151    14.560    data_in_reg[7][31]_i_1_n_0
    SLICE_X95Y26         FDRE                                         r  data_in_reg_reg[7][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.609     4.511    clk_IBUF_BUFG
    SLICE_X95Y26         FDRE                                         r  data_in_reg_reg[7][4]/C

Slack:                    inf
  Source:                 addr[7]
                            (input port)
  Destination:            data_in_reg_reg[6][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.506ns  (logic 1.260ns (8.688%)  route 13.246ns (91.312%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  addr[7] (IN)
                         net (fo=0)                   0.000     0.000    addr[7]
    T17                                                               f  addr_IBUF[7]_inst/I
    T17                  IBUF (Prop_ibuf_I_O)         1.012     1.012 f  addr_IBUF[7]_inst/O
                         net (fo=83, routed)          9.000    10.012    addr_IBUF[7]
    SLICE_X90Y4                                                       f  key_reg[6][31]_i_2/I5
    SLICE_X90Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.136 r  key_reg[6][31]_i_2/O
                         net (fo=2, routed)           0.298    10.434    key_reg[6][31]_i_2_n_0
    SLICE_X90Y4                                                       r  data_in_reg[6][31]_i_1/I2
    SLICE_X90Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.558 r  data_in_reg[6][31]_i_1/O
                         net (fo=32, routed)          3.948    14.506    data_in_reg[6][31]_i_1_n_0
    SLICE_X94Y28         FDRE                                         r  data_in_reg_reg[6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.612     4.514    clk_IBUF_BUFG
    SLICE_X94Y28         FDRE                                         r  data_in_reg_reg[6][4]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.488ns  (logic 1.206ns (8.323%)  route 13.283ns (91.677%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               f  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         8.927     9.885    addr_IBUF[1]
    SLICE_X92Y3                                                       f  key_reg[0][31]_i_2/I3
    SLICE_X92Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.009 r  key_reg[0][31]_i_2/O
                         net (fo=2, routed)           0.298    10.306    key_reg[0][31]_i_2_n_0
    SLICE_X92Y3                                                       r  data_in_reg[0][31]_i_1/I2
    SLICE_X92Y3          LUT5 (Prop_lut5_I2_O)        0.124    10.430 r  data_in_reg[0][31]_i_1/O
                         net (fo=32, routed)          4.058    14.488    data_in_reg
    SLICE_X102Y28        FDRE                                         r  data_in_reg_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.613     4.515    clk_IBUF_BUFG
    SLICE_X102Y28        FDRE                                         r  data_in_reg_reg[0][0]/C

Slack:                    inf
  Source:                 addr[7]
                            (input port)
  Destination:            key_reg_reg[6][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.485ns  (logic 1.260ns (8.701%)  route 13.224ns (91.299%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  addr[7] (IN)
                         net (fo=0)                   0.000     0.000    addr[7]
    T17                                                               f  addr_IBUF[7]_inst/I
    T17                  IBUF (Prop_ibuf_I_O)         1.012     1.012 f  addr_IBUF[7]_inst/O
                         net (fo=83, routed)          9.000    10.012    addr_IBUF[7]
    SLICE_X90Y4                                                       f  key_reg[6][31]_i_2/I5
    SLICE_X90Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.136 r  key_reg[6][31]_i_2/O
                         net (fo=2, routed)           0.682    10.818    key_reg[6][31]_i_2_n_0
    SLICE_X90Y4                                                       r  key_reg[6][31]_i_1/I2
    SLICE_X90Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.942 r  key_reg[6][31]_i_1/O
                         net (fo=32, routed)          3.543    14.485    key_reg[6][31]_i_1_n_0
    SLICE_X103Y23        FDRE                                         r  key_reg_reg[6][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.610     4.512    clk_IBUF_BUFG
    SLICE_X103Y23        FDRE                                         r  key_reg_reg[6][15]/C

Slack:                    inf
  Source:                 addr[7]
                            (input port)
  Destination:            key_reg_reg[6][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.485ns  (logic 1.260ns (8.701%)  route 13.224ns (91.299%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  addr[7] (IN)
                         net (fo=0)                   0.000     0.000    addr[7]
    T17                                                               f  addr_IBUF[7]_inst/I
    T17                  IBUF (Prop_ibuf_I_O)         1.012     1.012 f  addr_IBUF[7]_inst/O
                         net (fo=83, routed)          9.000    10.012    addr_IBUF[7]
    SLICE_X90Y4                                                       f  key_reg[6][31]_i_2/I5
    SLICE_X90Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.136 r  key_reg[6][31]_i_2/O
                         net (fo=2, routed)           0.682    10.818    key_reg[6][31]_i_2_n_0
    SLICE_X90Y4                                                       r  key_reg[6][31]_i_1/I2
    SLICE_X90Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.942 r  key_reg[6][31]_i_1/O
                         net (fo=32, routed)          3.543    14.485    key_reg[6][31]_i_1_n_0
    SLICE_X103Y23        FDRE                                         r  key_reg_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.610     4.512    clk_IBUF_BUFG
    SLICE_X103Y23        FDRE                                         r  key_reg_reg[6][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_data[11]
                            (input port)
  Destination:            data_in_reg_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.177ns (32.693%)  route 0.365ns (67.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  write_data[11] (IN)
                         net (fo=0)                   0.000     0.000    write_data[11]
    V15                                                               r  write_data_IBUF[11]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  write_data_IBUF[11]_inst/O
                         net (fo=27, routed)          0.365     0.542    write_data_IBUF[11]
    SLICE_X112Y11        FDRE                                         r  data_in_reg_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.911     2.026    clk_IBUF_BUFG
    SLICE_X112Y11        FDRE                                         r  data_in_reg_reg[4][11]/C

Slack:                    inf
  Source:                 write_data[14]
                            (input port)
  Destination:            nonce_reg_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.189ns (34.399%)  route 0.361ns (65.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  write_data[14] (IN)
                         net (fo=0)                   0.000     0.000    write_data[14]
    AA16                                                              r  write_data_IBUF[14]_inst/I
    AA16                 IBUF (Prop_ibuf_I_O)         0.189     0.189 r  write_data_IBUF[14]_inst/O
                         net (fo=27, routed)          0.361     0.550    write_data_IBUF[14]
    SLICE_X112Y15        FDRE                                         r  nonce_reg_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.907     2.022    clk_IBUF_BUFG
    SLICE_X112Y15        FDRE                                         r  nonce_reg_reg[1][14]/C

Slack:                    inf
  Source:                 write_data[11]
                            (input port)
  Destination:            nonce_reg_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.177ns (32.028%)  route 0.376ns (67.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  write_data[11] (IN)
                         net (fo=0)                   0.000     0.000    write_data[11]
    V15                                                               r  write_data_IBUF[11]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  write_data_IBUF[11]_inst/O
                         net (fo=27, routed)          0.376     0.553    write_data_IBUF[11]
    SLICE_X111Y11        FDRE                                         r  nonce_reg_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.911     2.026    clk_IBUF_BUFG
    SLICE_X111Y11        FDRE                                         r  nonce_reg_reg[1][11]/C

Slack:                    inf
  Source:                 write_data[8]
                            (input port)
  Destination:            data_in_reg_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.205ns (35.885%)  route 0.367ns (64.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  write_data[8] (IN)
                         net (fo=0)                   0.000     0.000    write_data[8]
    W15                                                               r  write_data_IBUF[8]_inst/I
    W15                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  write_data_IBUF[8]_inst/O
                         net (fo=27, routed)          0.367     0.572    write_data_IBUF[8]
    SLICE_X113Y7         FDRE                                         r  data_in_reg_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.912     2.027    clk_IBUF_BUFG
    SLICE_X113Y7         FDRE                                         r  data_in_reg_reg[12][8]/C

Slack:                    inf
  Source:                 write_data[10]
                            (input port)
  Destination:            data_in_reg_reg[14][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.204ns (35.188%)  route 0.375ns (64.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  write_data[10] (IN)
                         net (fo=0)                   0.000     0.000    write_data[10]
    V13                                                               r  write_data_IBUF[10]_inst/I
    V13                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  write_data_IBUF[10]_inst/O
                         net (fo=27, routed)          0.375     0.579    write_data_IBUF[10]
    SLICE_X108Y9         FDRE                                         r  data_in_reg_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.911     2.026    clk_IBUF_BUFG
    SLICE_X108Y9         FDRE                                         r  data_in_reg_reg[14][10]/C

Slack:                    inf
  Source:                 write_data[9]
                            (input port)
  Destination:            data_in_reg_reg[13][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.199ns (34.356%)  route 0.380ns (65.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  write_data[9] (IN)
                         net (fo=0)                   0.000     0.000    write_data[9]
    W13                                                               r  write_data_IBUF[9]_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  write_data_IBUF[9]_inst/O
                         net (fo=27, routed)          0.380     0.579    write_data_IBUF[9]
    SLICE_X113Y9         FDRE                                         r  data_in_reg_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.912     2.027    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  data_in_reg_reg[13][9]/C

Slack:                    inf
  Source:                 write_data[24]
                            (input port)
  Destination:            nonce_reg_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.198ns (33.642%)  route 0.391ns (66.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  write_data[24] (IN)
                         net (fo=0)                   0.000     0.000    write_data[24]
    W17                                                               r  write_data_IBUF[24]_inst/I
    W17                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  write_data_IBUF[24]_inst/O
                         net (fo=27, routed)          0.391     0.589    write_data_IBUF[24]
    SLICE_X111Y19        FDRE                                         r  nonce_reg_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.903     2.018    clk_IBUF_BUFG
    SLICE_X111Y19        FDRE                                         r  nonce_reg_reg[1][24]/C

Slack:                    inf
  Source:                 write_data[14]
                            (input port)
  Destination:            nonce_reg_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.189ns (31.948%)  route 0.403ns (68.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  write_data[14] (IN)
                         net (fo=0)                   0.000     0.000    write_data[14]
    AA16                                                              r  write_data_IBUF[14]_inst/I
    AA16                 IBUF (Prop_ibuf_I_O)         0.189     0.189 r  write_data_IBUF[14]_inst/O
                         net (fo=27, routed)          0.403     0.592    write_data_IBUF[14]
    SLICE_X112Y14        FDRE                                         r  nonce_reg_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.908     2.023    clk_IBUF_BUFG
    SLICE_X112Y14        FDRE                                         r  nonce_reg_reg[0][14]/C

Slack:                    inf
  Source:                 write_data[9]
                            (input port)
  Destination:            data_in_reg_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.199ns (32.904%)  route 0.406ns (67.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  write_data[9] (IN)
                         net (fo=0)                   0.000     0.000    write_data[9]
    W13                                                               r  write_data_IBUF[9]_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  write_data_IBUF[9]_inst/O
                         net (fo=27, routed)          0.406     0.604    write_data_IBUF[9]
    SLICE_X111Y9         FDRE                                         r  data_in_reg_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.912     2.027    clk_IBUF_BUFG
    SLICE_X111Y9         FDRE                                         r  data_in_reg_reg[3][9]/C

Slack:                    inf
  Source:                 write_data[14]
                            (input port)
  Destination:            nonce_reg_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.189ns (31.189%)  route 0.418ns (68.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  write_data[14] (IN)
                         net (fo=0)                   0.000     0.000    write_data[14]
    AA16                                                              r  write_data_IBUF[14]_inst/I
    AA16                 IBUF (Prop_ibuf_I_O)         0.189     0.189 r  write_data_IBUF[14]_inst/O
                         net (fo=27, routed)          0.418     0.607    write_data_IBUF[14]
    SLICE_X113Y16        FDRE                                         r  nonce_reg_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.906     2.021    clk_IBUF_BUFG
    SLICE_X113Y16        FDRE                                         r  nonce_reg_reg[2][14]/C





