Analysis & Synthesis report for mastermindVGA
Thu Mar 27 12:42:34 2014
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |chipInterface|GradeGuessTop:ggt|guessControlFsm:gcfsm|currState
  9. State Machine - |chipInterface|GradeGuessTop:ggt|GradeZood:gz0|currentState
 10. State Machine - |chipInterface|GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState
 11. State Machine - |chipInterface|topCoinAccept:tca|coinAccept:ca|currState
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: topCoinAccept:tca|adder:a1
 17. Parameter Settings for User Entity Instance: topCoinAccept:tca|register:r1
 18. Parameter Settings for User Entity Instance: topCoinAccept:tca|comparator:c1
 19. Parameter Settings for User Entity Instance: loadMaster:lms|register:m0
 20. Parameter Settings for User Entity Instance: loadMaster:lms|register:m1
 21. Parameter Settings for User Entity Instance: loadMaster:lms|register:m2
 22. Parameter Settings for User Entity Instance: loadMaster:lms|register:m3
 23. Parameter Settings for User Entity Instance: loadMaster:lms|decoder:d1
 24. Parameter Settings for User Entity Instance: GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm0
 25. Parameter Settings for User Entity Instance: GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm1
 26. Parameter Settings for User Entity Instance: GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm2
 27. Parameter Settings for User Entity Instance: GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm3
 28. Parameter Settings for User Entity Instance: GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gw
 29. Parameter Settings for User Entity Instance: GradeGuessTop:ggt|loadGuess:lg|register:g0
 30. Parameter Settings for User Entity Instance: GradeGuessTop:ggt|loadGuess:lg|register:g1
 31. Parameter Settings for User Entity Instance: GradeGuessTop:ggt|loadGuess:lg|register:g2
 32. Parameter Settings for User Entity Instance: GradeGuessTop:ggt|loadGuess:lg|register:g3
 33. Parameter Settings for User Entity Instance: GradeGuessTop:ggt|register:rn
 34. Parameter Settings for User Entity Instance: GradeGuessTop:ggt|adder:ad
 35. Port Connectivity Checks: "GradeGuessTop:ggt|adder:ad"
 36. Port Connectivity Checks: "GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3"
 37. Port Connectivity Checks: "GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gw"
 38. Port Connectivity Checks: "GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm3"
 39. Port Connectivity Checks: "GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm2"
 40. Port Connectivity Checks: "GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm1"
 41. Port Connectivity Checks: "GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm0"
 42. Port Connectivity Checks: "loadMaster:lms|decoder:d1"
 43. Port Connectivity Checks: "loadMaster:lms|BCDtoSevenSegment:h4"
 44. Port Connectivity Checks: "loadMaster:lms|BCDtoSevenSegment:h3"
 45. Port Connectivity Checks: "loadMaster:lms|BCDtoSevenSegment:h2"
 46. Port Connectivity Checks: "loadMaster:lms|BCDtoSevenSegment:h1"
 47. Port Connectivity Checks: "topCoinAccept:tca|comparator:c1"
 48. Port Connectivity Checks: "topCoinAccept:tca|adder:a1"
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 27 12:42:34 2014     ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; mastermindVGA                             ;
; Top-level Entity Name              ; chipInterface                             ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 88                                        ;
;     Total combinational functions  ; 87                                        ;
;     Dedicated logic registers      ; 27                                        ;
; Total registers                    ; 27                                        ;
; Total pins                         ; 116                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0                                         ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; chipInterface      ; mastermindVGA      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------+---------+
; lab3b.sv                         ; yes             ; User SystemVerilog HDL File  ; /afs/ece.cmu.edu/usr/gya/Private/240/lab3b/lab3b.sv         ;         ;
; hw7prob1.sv                      ; yes             ; User SystemVerilog HDL File  ; /afs/ece.cmu.edu/usr/gya/Private/240/lab3b/hw7prob1.sv      ;         ;
; coinaccepting.sv                 ; yes             ; User SystemVerilog HDL File  ; /afs/ece.cmu.edu/usr/gya/Private/240/lab3b/coinaccepting.sv ;         ;
; loadingmaster.sv                 ; yes             ; User SystemVerilog HDL File  ; /afs/ece.cmu.edu/usr/gya/Private/240/lab3b/loadingmaster.sv ;         ;
; gradeguess.sv                    ; yes             ; User SystemVerilog HDL File  ; /afs/ece.cmu.edu/usr/gya/Private/240/lab3b/gradeguess.sv    ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 88    ;
;                                             ;       ;
; Total combinational functions               ; 87    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 36    ;
;     -- 3 input functions                    ; 39    ;
;     -- <=2 input functions                  ; 12    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 84    ;
;     -- arithmetic mode                      ; 3     ;
;                                             ;       ;
; Total registers                             ; 27    ;
;     -- Dedicated logic registers            ; 27    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 116   ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 27    ;
; Total fan-out                               ; 509   ;
; Average fan-out                             ; 1.47  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                          ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                ; Library Name ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+--------------+
; |chipInterface               ; 87 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 116  ; 0            ; |chipInterface                                     ;              ;
;    |BCDtoSevenSegment:ng|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|BCDtoSevenSegment:ng                ;              ;
;    |loadMaster:lms|          ; 49 (9)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|loadMaster:lms                      ;              ;
;       |BCDtoSevenSegment:h1| ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|loadMaster:lms|BCDtoSevenSegment:h1 ;              ;
;       |BCDtoSevenSegment:h2| ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|loadMaster:lms|BCDtoSevenSegment:h2 ;              ;
;       |BCDtoSevenSegment:h3| ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|loadMaster:lms|BCDtoSevenSegment:h3 ;              ;
;       |BCDtoSevenSegment:h4| ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|loadMaster:lms|BCDtoSevenSegment:h4 ;              ;
;       |register:m0|          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|loadMaster:lms|register:m0          ;              ;
;       |register:m1|          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|loadMaster:lms|register:m1          ;              ;
;       |register:m2|          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|loadMaster:lms|register:m2          ;              ;
;       |register:m3|          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|loadMaster:lms|register:m3          ;              ;
;    |topCoinAccept:tca|       ; 31 (5)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|topCoinAccept:tca                   ;              ;
;       |coinAccept:ca|        ; 21 (21)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|topCoinAccept:tca|coinAccept:ca     ;              ;
;       |register:r1|          ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chipInterface|topCoinAccept:tca|register:r1       ;              ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chipInterface|GradeGuessTop:ggt|guessControlFsm:gcfsm|currState                                                     ;
+------------------------+----------------------+------------------------+----------------------+--------------------+-----------------+
; Name                   ; currState.gradeZoodS ; currState.gradeZnarlyS ; currState.loadGuessS ; currState.waitingS ; currState.doneS ;
+------------------------+----------------------+------------------------+----------------------+--------------------+-----------------+
; currState.waitingS     ; 0                    ; 0                      ; 0                    ; 0                  ; 0               ;
; currState.loadGuessS   ; 0                    ; 0                      ; 1                    ; 1                  ; 0               ;
; currState.gradeZnarlyS ; 0                    ; 1                      ; 0                    ; 1                  ; 0               ;
; currState.gradeZoodS   ; 1                    ; 0                      ; 0                    ; 1                  ; 0               ;
; currState.doneS        ; 0                    ; 0                      ; 0                    ; 1                  ; 1               ;
+------------------------+----------------------+------------------------+----------------------+--------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chipInterface|GradeGuessTop:ggt|GradeZood:gz0|currentState                                                                             ;
+----------------------+-------------------+---------------------+---------------------+---------------------+---------------------+----------------------+
; Name                 ; currentState.done ; currentState.check0 ; currentState.check3 ; currentState.check2 ; currentState.check1 ; currentState.waiting ;
+----------------------+-------------------+---------------------+---------------------+---------------------+---------------------+----------------------+
; currentState.waiting ; 0                 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ;
; currentState.check1  ; 0                 ; 0                   ; 0                   ; 0                   ; 1                   ; 1                    ;
; currentState.check2  ; 0                 ; 0                   ; 0                   ; 1                   ; 0                   ; 1                    ;
; currentState.check3  ; 0                 ; 0                   ; 1                   ; 0                   ; 0                   ; 1                    ;
; currentState.check0  ; 0                 ; 1                   ; 0                   ; 0                   ; 0                   ; 1                    ;
; currentState.done    ; 1                 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ;
+----------------------+-------------------+---------------------+---------------------+---------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chipInterface|GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState                                                       ;
+----------------------+-------------------+---------------------+---------------------+---------------------+---------------------+----------------------+
; Name                 ; currentState.done ; currentState.check0 ; currentState.check3 ; currentState.check2 ; currentState.check1 ; currentState.waiting ;
+----------------------+-------------------+---------------------+---------------------+---------------------+---------------------+----------------------+
; currentState.waiting ; 0                 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ;
; currentState.check1  ; 0                 ; 0                   ; 0                   ; 0                   ; 1                   ; 1                    ;
; currentState.check2  ; 0                 ; 0                   ; 0                   ; 1                   ; 0                   ; 1                    ;
; currentState.check3  ; 0                 ; 0                   ; 1                   ; 0                   ; 0                   ; 1                    ;
; currentState.check0  ; 0                 ; 1                   ; 0                   ; 0                   ; 0                   ; 1                    ;
; currentState.done    ; 1                 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ;
+----------------------+-------------------+---------------------+---------------------+---------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chipInterface|topCoinAccept:tca|coinAccept:ca|currState                                                                                        ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; currState.d1ch3 ; currState.d1ch2 ; currState.d1ch1 ; currState.d1ch0 ; currState.d0ch3 ; currState.d0ch2 ; currState.d0ch1 ; currState.d0ch0 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; currState.d0ch0 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; currState.d0ch1 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; currState.d0ch2 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; currState.d0ch3 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; currState.d1ch0 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; currState.d1ch1 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currState.d1ch2 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currState.d1ch3 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+----------------------------------------------------------------------------+----------------------------------------+
; Register name                                                              ; Reason for Removal                     ;
+----------------------------------------------------------------------------+----------------------------------------+
; GradeGuessTop:ggt|register:rn|Q[0..3]                                      ; Stuck at GND due to stuck port data_in ;
; GradeGuessTop:ggt|GradeZnarly:gzn|Znarly[0..3]                             ; Stuck at GND due to stuck port data_in ;
; GradeGuessTop:ggt|GradeZnarly:gzn|GameWon                                  ; Stuck at GND due to stuck port data_in ;
; GradeGuessTop:ggt|GradeZood:gz0|currentState.check3                        ; Lost fanout                            ;
; GradeGuessTop:ggt|guessControlFsm:gcfsm|currState~4                        ; Lost fanout                            ;
; GradeGuessTop:ggt|guessControlFsm:gcfsm|currState~5                        ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|currentState~4                             ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|currentState~5                             ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|currentState~6                             ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState~4       ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState~5       ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState~6       ; Lost fanout                            ;
; topCoinAccept:tca|coinAccept:ca|currState~4                                ; Lost fanout                            ;
; topCoinAccept:tca|coinAccept:ca|currState~5                                ; Lost fanout                            ;
; topCoinAccept:tca|coinAccept:ca|currState~6                                ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState.waiting ; Stuck at GND due to stuck port clock   ;
; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState.done    ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState.check3  ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState.check2  ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState.check1  ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState.check0  ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZnarly:gzn|seenOutZnarly[0..3]                      ; Lost fanout                            ;
; GradeGuessTop:ggt|loadGuess:lg|register:g1|Q[0..2]                         ; Lost fanout                            ;
; GradeGuessTop:ggt|loadGuess:lg|register:g0|Q[0..2]                         ; Lost fanout                            ;
; GradeGuessTop:ggt|loadGuess:lg|register:g2|Q[0..2]                         ; Lost fanout                            ;
; GradeGuessTop:ggt|loadGuess:lg|register:g3|Q[0..2]                         ; Lost fanout                            ;
; GradeGuessTop:ggt|guessControlFsm:gcfsm|currState.doneS                    ; Lost fanout                            ;
; GradeGuessTop:ggt|guessControlFsm:gcfsm|currState.waitingS                 ; Lost fanout                            ;
; GradeGuessTop:ggt|guessControlFsm:gcfsm|currState.loadGuessS               ; Lost fanout                            ;
; GradeGuessTop:ggt|guessControlFsm:gcfsm|currState.gradeZnarlyS             ; Lost fanout                            ;
; GradeGuessTop:ggt|guessControlFsm:gcfsm|currState.gradeZoodS               ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|currentState.waiting                       ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|currentState.check1                        ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|currentState.check2                        ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|currentState.check0                        ; Lost fanout                            ;
; GradeGuessTop:ggt|GradeZood:gz0|currentState.done                          ; Lost fanout                            ;
; Total Number of Removed Registers = 53                                     ;                                        ;
+----------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                   ;
+----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; GradeGuessTop:ggt|GradeZood:gz0|currentState.check3                  ; Lost Fanouts              ; GradeGuessTop:ggt|GradeZnarly:gzn|seenOutZnarly[2],                        ;
;                                                                      ;                           ; GradeGuessTop:ggt|GradeZnarly:gzn|seenOutZnarly[3],                        ;
;                                                                      ;                           ; GradeGuessTop:ggt|loadGuess:lg|register:g2|Q[0],                           ;
;                                                                      ;                           ; GradeGuessTop:ggt|loadGuess:lg|register:g2|Q[1],                           ;
;                                                                      ;                           ; GradeGuessTop:ggt|loadGuess:lg|register:g2|Q[2],                           ;
;                                                                      ;                           ; GradeGuessTop:ggt|loadGuess:lg|register:g3|Q[0],                           ;
;                                                                      ;                           ; GradeGuessTop:ggt|loadGuess:lg|register:g3|Q[1],                           ;
;                                                                      ;                           ; GradeGuessTop:ggt|loadGuess:lg|register:g3|Q[2],                           ;
;                                                                      ;                           ; GradeGuessTop:ggt|GradeZood:gz0|currentState.check1,                       ;
;                                                                      ;                           ; GradeGuessTop:ggt|GradeZood:gz0|currentState.check2                        ;
; GradeGuessTop:ggt|GradeZood:gz0|currentState~4                       ; Lost Fanouts              ; GradeGuessTop:ggt|GradeZnarly:gzn|seenOutZnarly[1],                        ;
;                                                                      ;                           ; GradeGuessTop:ggt|GradeZnarly:gzn|seenOutZnarly[0],                        ;
;                                                                      ;                           ; GradeGuessTop:ggt|loadGuess:lg|register:g1|Q[0],                           ;
;                                                                      ;                           ; GradeGuessTop:ggt|loadGuess:lg|register:g1|Q[1],                           ;
;                                                                      ;                           ; GradeGuessTop:ggt|loadGuess:lg|register:g1|Q[2],                           ;
;                                                                      ;                           ; GradeGuessTop:ggt|loadGuess:lg|register:g0|Q[0],                           ;
;                                                                      ;                           ; GradeGuessTop:ggt|loadGuess:lg|register:g0|Q[1],                           ;
;                                                                      ;                           ; GradeGuessTop:ggt|loadGuess:lg|register:g0|Q[2],                           ;
;                                                                      ;                           ; GradeGuessTop:ggt|GradeZood:gz0|currentState.waiting,                      ;
;                                                                      ;                           ; GradeGuessTop:ggt|GradeZood:gz0|currentState.check0                        ;
; GradeGuessTop:ggt|guessControlFsm:gcfsm|currState~4                  ; Lost Fanouts              ; GradeGuessTop:ggt|guessControlFsm:gcfsm|currState.waitingS,                ;
;                                                                      ;                           ; GradeGuessTop:ggt|guessControlFsm:gcfsm|currState.gradeZnarlyS,            ;
;                                                                      ;                           ; GradeGuessTop:ggt|guessControlFsm:gcfsm|currState.gradeZoodS,              ;
;                                                                      ;                           ; GradeGuessTop:ggt|GradeZood:gz0|currentState.done                          ;
; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState~4 ; Lost Fanouts              ; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState.check3, ;
;                                                                      ;                           ; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState.check2, ;
;                                                                      ;                           ; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState.check0  ;
; GradeGuessTop:ggt|register:rn|Q[0]                                   ; Stuck at GND              ; GradeGuessTop:ggt|GradeZnarly:gzn|Znarly[3],                               ;
;                                                                      ; due to stuck port data_in ; GradeGuessTop:ggt|GradeZnarly:gzn|Znarly[0]                                ;
; GradeGuessTop:ggt|guessControlFsm:gcfsm|currState~5                  ; Lost Fanouts              ; GradeGuessTop:ggt|guessControlFsm:gcfsm|currState.loadGuessS               ;
; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState~5 ; Lost Fanouts              ; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState.check1  ;
; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState~6 ; Lost Fanouts              ; GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3|currentState.done    ;
+----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 27    ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |chipInterface|GradeGuessTop:ggt|loadGuess:lg|register:g3|Q[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |chipInterface|loadMaster:lms|register:m0|Q[2]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |chipInterface|loadMaster:lms|register:m1|Q[1]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |chipInterface|loadMaster:lms|register:m2|Q[1]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |chipInterface|loadMaster:lms|register:m3|Q[0]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |chipInterface|topCoinAccept:tca|register:r1|Q[1]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topCoinAccept:tca|adder:a1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topCoinAccept:tca|register:r1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topCoinAccept:tca|comparator:c1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: loadMaster:lms|register:m0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: loadMaster:lms|register:m1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: loadMaster:lms|register:m2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: loadMaster:lms|register:m3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: loadMaster:lms|decoder:d1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm2 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm3 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gw ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GradeGuessTop:ggt|loadGuess:lg|register:g0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GradeGuessTop:ggt|loadGuess:lg|register:g1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GradeGuessTop:ggt|loadGuess:lg|register:g2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GradeGuessTop:ggt|loadGuess:lg|register:g3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GradeGuessTop:ggt|register:rn ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GradeGuessTop:ggt|adder:ad ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GradeGuessTop:ggt|adder:ad"                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Cin     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Cout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3"                                                                                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50  ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (1 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset     ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (1 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; master2   ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; master3   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "master3[2..2]" will be connected to GND.                                  ;
; index     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "index[1..1]" will be connected to GND.                                    ;
; seenOut   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; indexDone ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gw"                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AltB    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; AgtB    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; B       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; B[3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; B[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm3"                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AltB ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; AgtB ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; A    ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "A[3..3]" will be connected to GND. ;
; B    ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "B[3..3]" will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm2"                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AltB ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; AgtB ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; A    ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "A[3..3]" will be connected to GND. ;
; B    ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "B[3..3]" will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm1"                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AltB ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; AgtB ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; A    ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "A[3..3]" will be connected to GND. ;
; B    ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "B[3..3]" will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm0"                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AltB ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; AgtB ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; A    ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "A[3..3]" will be connected to GND. ;
; B    ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "B[3..3]" will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "loadMaster:lms|decoder:d1"                                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "loadMaster:lms|BCDtoSevenSegment:h4"                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; bcd  ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "bcd[3..3]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "loadMaster:lms|BCDtoSevenSegment:h3"                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; bcd  ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "bcd[3..3]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "loadMaster:lms|BCDtoSevenSegment:h2"                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; bcd  ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "bcd[3..3]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "loadMaster:lms|BCDtoSevenSegment:h1"                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; bcd  ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "bcd[3..3]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topCoinAccept:tca|comparator:c1"                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AltB    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; AeqB    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; B       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[3..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topCoinAccept:tca|adder:a1"                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "A[3..1]" will be connected to GND.                                          ;
; Cin     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Cout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Thu Mar 27 12:42:31 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3B -c mastermindVGA
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 9 design units, including 9 entities, in source file mastermindVGA.sv
    Info (12023): Found entity 1: mastermindVGA
    Info (12023): Found entity 2: drawNumber
    Info (12023): Found entity 3: drawZnarlyZood
    Info (12023): Found entity 4: drawShape
    Info (12023): Found entity 5: vga
    Info (12023): Found entity 6: range_check
    Info (12023): Found entity 7: offset_check
    Info (12023): Found entity 8: simple_counter
    Info (12023): Found entity 9: registerAZ
Info (12021): Found 2 design units, including 2 entities, in source file lab3b.sv
    Info (12023): Found entity 1: chipInterface
    Info (12023): Found entity 2: BCDtoSevenSegment
Warning (12090): Entity "mux" obtained from "hw7prob1.sv" instead of from Quartus II megafunction library
Info (12021): Found 12 design units, including 12 entities, in source file hw7prob1.sv
    Info (12023): Found entity 1: comparator
    Info (12023): Found entity 2: comparator_test
    Info (12023): Found entity 3: adder
    Info (12023): Found entity 4: adder_test
    Info (12023): Found entity 5: mux
    Info (12023): Found entity 6: mux_test
    Info (12023): Found entity 7: mux2to1
    Info (12023): Found entity 8: mux2to1_test
    Info (12023): Found entity 9: decoder
    Info (12023): Found entity 10: decoder_test
    Info (12023): Found entity 11: register
    Info (12023): Found entity 12: register_test
Warning (10275): Verilog HDL Module Instantiation warning at coinaccepting.sv(14): ignored dangling comma in List of Port Connections
Info (12021): Found 2 design units, including 2 entities, in source file coinaccepting.sv
    Info (12023): Found entity 1: topCoinAccept
    Info (12023): Found entity 2: coinAccept
Info (12021): Found 1 design units, including 1 entities, in source file loadingmaster.sv
    Info (12023): Found entity 1: loadMaster
Warning (10275): Verilog HDL Module Instantiation warning at gradeguess.sv(28): ignored dangling comma in List of Port Connections
Info (12021): Found 6 design units, including 6 entities, in source file gradeguess.sv
    Info (12023): Found entity 1: GradeGuessTop
    Info (12023): Found entity 2: GradeZnarly
    Info (12023): Found entity 3: GradeZood
    Info (12023): Found entity 4: GradeZoodIndex
    Info (12023): Found entity 5: guessControlFsm
    Info (12023): Found entity 6: loadGuess
Critical Warning (10846): Verilog HDL Instantiation warning at gradeguess.sv(86): instance has no name
Info (12127): Elaborating entity "chipInterface" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lab3b.sv(15): object "debug" assigned a value but never read
Warning (10034): Output port "LEDG[7..5]" at lab3b.sv(8) has no driver
Warning (10034): Output port "VGA_R" at lab3b.sv(9) has no driver
Warning (10034): Output port "VGA_G" at lab3b.sv(9) has no driver
Warning (10034): Output port "VGA_B" at lab3b.sv(9) has no driver
Warning (10034): Output port "VGA_BLANK_N" at lab3b.sv(10) has no driver
Warning (10034): Output port "VGA_CLK" at lab3b.sv(10) has no driver
Warning (10034): Output port "VGA_SYNC_N" at lab3b.sv(10) has no driver
Warning (10034): Output port "VGA_VS" at lab3b.sv(11) has no driver
Warning (10034): Output port "VGA_HS" at lab3b.sv(12) has no driver
Info (12128): Elaborating entity "BCDtoSevenSegment" for hierarchy "BCDtoSevenSegment:zn"
Info (12128): Elaborating entity "topCoinAccept" for hierarchy "topCoinAccept:tca"
Warning (10230): Verilog HDL assignment warning at coinaccepting.sv(11): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "coinAccept" for hierarchy "topCoinAccept:tca|coinAccept:ca"
Warning (10036): Verilog HDL or VHDL warning at coinaccepting.sv(33): object "credit" assigned a value but never read
Info (12128): Elaborating entity "adder" for hierarchy "topCoinAccept:tca|adder:a1"
Info (12128): Elaborating entity "register" for hierarchy "topCoinAccept:tca|register:r1"
Info (12128): Elaborating entity "comparator" for hierarchy "topCoinAccept:tca|comparator:c1"
Info (12128): Elaborating entity "loadMaster" for hierarchy "loadMaster:lms"
Info (12128): Elaborating entity "register" for hierarchy "loadMaster:lms|register:m0"
Info (12128): Elaborating entity "decoder" for hierarchy "loadMaster:lms|decoder:d1"
Info (12128): Elaborating entity "GradeGuessTop" for hierarchy "GradeGuessTop:ggt"
Warning (10230): Verilog HDL assignment warning at gradeguess.sv(18): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at gradeguess.sv(31): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "GradeZnarly" for hierarchy "GradeGuessTop:ggt|GradeZnarly:gzn"
Warning (10230): Verilog HDL assignment warning at gradeguess.sv(49): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "GradeZood" for hierarchy "GradeGuessTop:ggt|GradeZood:gz0"
Info (12128): Elaborating entity "GradeZoodIndex" for hierarchy "GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:comb_3"
Warning (10230): Verilog HDL assignment warning at gradeguess.sv(191): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at gradeguess.sv(196): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at gradeguess.sv(201): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at gradeguess.sv(206): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "guessControlFsm" for hierarchy "GradeGuessTop:ggt|guessControlFsm:gcfsm"
Info (12128): Elaborating entity "loadGuess" for hierarchy "GradeGuessTop:ggt|loadGuess:lg"
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 43 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
Info (21057): Implemented 204 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 93 output pins
    Info (21061): Implemented 88 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 341 megabytes
    Info: Processing ended: Thu Mar 27 12:42:34 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


