-- generated by newgenasym Wed Aug 12 11:45:22 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity lt5514 is
    port (    
	ENA:       INOUT  STD_LOGIC;    
	ENB:       INOUT  STD_LOGIC;    
	GND1:      INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	GND3:      INOUT  STD_LOGIC;    
	GND4:      INOUT  STD_LOGIC;    
	GND5:      INOUT  STD_LOGIC;    
	GND6:      INOUT  STD_LOGIC;    
	GND7:      INOUT  STD_LOGIC;    
	GND8:      INOUT  STD_LOGIC;    
	\in+\:     INOUT  STD_LOGIC;    
	\in-\:     INOUT  STD_LOGIC;    
	\out+\:    INOUT  STD_LOGIC;    
	\out-\:    INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	PGA0:      INOUT  STD_LOGIC;    
	PGA1:      INOUT  STD_LOGIC;    
	PGA2:      INOUT  STD_LOGIC;    
	PGA3:      INOUT  STD_LOGIC;    
	VCC1:      INOUT  STD_LOGIC;    
	VCC2:      INOUT  STD_LOGIC);
end lt5514;
