// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qpsk_hls_top_sin_or_cos_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t_in,
        do_cos,
        ap_return
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_state17 = 21'd65536;
parameter    ap_ST_fsm_state18 = 21'd131072;
parameter    ap_ST_fsm_state19 = 21'd262144;
parameter    ap_ST_fsm_state20 = 21'd524288;
parameter    ap_ST_fsm_state21 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] t_in;
input  [0:0] do_cos;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] ref_4oPi_table_100_V_address0;
reg    ref_4oPi_table_100_V_ce0;
wire   [99:0] ref_4oPi_table_100_V_q0;
wire   [7:0] second_order_float_sin_cos_K0_V_address0;
reg    second_order_float_sin_cos_K0_V_ce0;
wire   [29:0] second_order_float_sin_cos_K0_V_q0;
wire   [7:0] second_order_float_sin_cos_K1_V_address0;
reg    second_order_float_sin_cos_K1_V_ce0;
wire  signed [22:0] second_order_float_sin_cos_K1_V_q0;
wire   [7:0] second_order_float_sin_cos_K2_V_address0;
reg    second_order_float_sin_cos_K2_V_ce0;
wire  signed [14:0] second_order_float_sin_cos_K2_V_q0;
reg   [0:0] p_Result_51_reg_1192;
wire   [7:0] tmp_48_fu_299_p4;
reg   [7:0] tmp_48_reg_1198;
wire   [22:0] tmp_49_fu_309_p1;
reg   [22:0] tmp_49_reg_1206;
wire   [0:0] closepath_fu_313_p2;
reg   [0:0] closepath_reg_1212;
wire   [3:0] trunc_ln628_fu_348_p1;
reg   [3:0] trunc_ln628_reg_1223;
reg  signed [79:0] Med_V_reg_1228;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln1018_fu_387_p2;
reg   [0:0] icmp_ln1018_reg_1238;
reg   [57:0] Mx_bits_V_reg_1244;
wire    ap_CS_fsm_state7;
reg   [2:0] k_V_reg_1250;
wire    ap_CS_fsm_state8;
reg   [28:0] Mx_V_reg_1260;
wire  signed [7:0] Ex_V_3_fu_518_p2;
reg  signed [7:0] Ex_V_3_reg_1266;
reg   [0:0] isNeg_reg_1272;
wire   [0:0] cos_basis_fu_560_p3;
reg   [0:0] cos_basis_reg_1278;
wire   [0:0] sin_basis_fu_574_p2;
reg   [0:0] sin_basis_reg_1284;
wire   [0:0] and_ln1018_fu_681_p2;
reg   [0:0] and_ln1018_reg_1289;
wire   [0:0] and_ln1018_1_fu_710_p2;
reg   [0:0] and_ln1018_1_reg_1295;
wire   [0:0] results_sign_V_fu_716_p3;
reg   [0:0] results_sign_V_reg_1301;
wire   [0:0] icmp_ln300_2_fu_724_p2;
reg   [0:0] icmp_ln300_2_reg_1306;
wire   [21:0] B_fu_771_p1;
reg   [21:0] B_reg_1313;
wire    ap_CS_fsm_state9;
reg   [6:0] p_Result_7_reg_1318;
wire   [29:0] zext_ln1123_fu_795_p1;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg   [28:0] t1_reg_1349;
reg   [21:0] rhs_1_reg_1354;
wire   [28:0] Mx_V_1_fu_862_p3;
reg   [28:0] Mx_V_1_reg_1364;
wire    ap_CS_fsm_state15;
wire   [29:0] ret_V_1_fu_893_p2;
reg  signed [29:0] ret_V_1_reg_1369;
reg   [28:0] result_V_reg_1374;
wire    ap_CS_fsm_state16;
reg   [15:0] p_Result_9_reg_1380;
reg   [12:0] p_Result_11_reg_1385;
wire   [31:0] p_Result_10_fu_941_p3;
reg   [31:0] p_Result_10_reg_1390;
wire    ap_CS_fsm_state17;
wire   [31:0] p_Result_12_fu_949_p3;
reg   [31:0] p_Result_12_reg_1395;
wire   [0:0] icmp_ln1505_fu_965_p2;
reg   [0:0] icmp_ln1505_reg_1406;
wire    ap_CS_fsm_state19;
wire   [0:0] grp_sin_or_cos_float_Pipeline_2_fu_276_ap_return;
reg   [0:0] targetBlock_reg_1411;
wire    ap_CS_fsm_state20;
wire    grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start;
wire    grp_sin_or_cos_float_Pipeline_1_fu_268_ap_done;
wire    grp_sin_or_cos_float_Pipeline_1_fu_268_ap_idle;
wire    grp_sin_or_cos_float_Pipeline_1_fu_268_ap_ready;
wire   [31:0] grp_sin_or_cos_float_Pipeline_1_fu_268_c_0_027_out;
wire    grp_sin_or_cos_float_Pipeline_1_fu_268_c_0_027_out_ap_vld;
wire   [31:0] grp_sin_or_cos_float_Pipeline_1_fu_268_c_1_026_out;
wire    grp_sin_or_cos_float_Pipeline_1_fu_268_c_1_026_out_ap_vld;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_ap_done;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_ap_idle;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_ap_ready;
wire   [31:0] grp_sin_or_cos_float_Pipeline_2_fu_276_shift_out;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_shift_out_ap_vld;
wire   [27:0] grp_sin_or_cos_float_Pipeline_2_fu_276_in_shift_V_1_cast_out;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_in_shift_V_1_cast_out_ap_vld;
wire   [31:0] grp_sin_or_cos_float_Pipeline_2_fu_276_shift_1_out;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_shift_1_out_ap_vld;
wire   [27:0] grp_sin_or_cos_float_Pipeline_2_fu_276_trunc_ln5_out;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_trunc_ln5_out_ap_vld;
reg    grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start_reg;
wire    ap_CS_fsm_state18;
reg    grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start_reg;
reg   [31:0] shift_loc_fu_192;
reg   [27:0] in_shift_V_1_cast_loc_fu_188;
reg   [31:0] shift_1_loc_fu_184;
reg   [27:0] trunc_ln5_loc_fu_180;
wire   [63:0] zext_ln541_1_fu_343_p1;
wire   [63:0] zext_ln541_fu_805_p1;
wire    ap_CS_fsm_state21;
wire   [31:0] data_V_fu_287_p1;
wire   [7:0] add_ln122_fu_319_p2;
wire   [7:0] addr_V_fu_325_p3;
wire   [3:0] r_fu_333_p4;
wire   [99:0] zext_ln929_fu_352_p1;
wire   [99:0] r_3_fu_355_p2;
wire   [23:0] p_Result_52_fu_371_p3;
wire   [23:0] grp_fu_382_p1;
wire   [79:0] grp_fu_382_p2;
wire   [7:0] Ex_V_fu_412_p2;
wire   [2:0] k_V_2_fu_424_p3;
wire   [0:0] p_Result_s_fu_430_p1;
wire   [57:0] Mx_bits_V_1_fu_434_p2;
wire   [57:0] Mx_bits_V_3_fu_439_p3;
wire   [28:0] p_Result_s_98_fu_446_p4;
wire   [29:0] p_Result_53_fu_456_p3;
reg   [29:0] p_Result_5_fu_464_p4;
wire   [31:0] p_Result_54_fu_474_p3;
reg   [31:0] val_assign_fu_482_p3;
wire   [5:0] Mx_zeros_fu_490_p1;
wire   [57:0] zext_ln1306_fu_498_p1;
wire   [57:0] r_2_fu_502_p2;
wire   [7:0] select_ln482_fu_417_p3;
wire   [7:0] zext_ln840_fu_494_p1;
wire   [0:0] tmp_fu_532_p10;
wire   [0:0] xor_ln271_fu_554_p2;
wire   [0:0] xor_ln25_fu_568_p2;
wire   [3:0] p_Result_56_fu_580_p3;
wire   [0:0] tmp_2_fu_587_p18;
wire   [0:0] tmp_3_fu_625_p18;
wire   [0:0] icmp_ln300_fu_676_p2;
wire   [0:0] results_sign_V_3_fu_671_p2;
wire   [0:0] results_sign_V_1_fu_663_p3;
wire   [0:0] select_ln1018_fu_686_p3;
wire   [0:0] icmp_ln300_1_fu_694_p2;
wire   [0:0] xor_ln1018_fu_705_p2;
wire   [0:0] and_ln300_fu_699_p2;
wire  signed [8:0] sext_ln1387_fu_729_p1;
wire   [8:0] sub_ln1364_fu_732_p2;
wire   [8:0] ush_fu_738_p3;
wire   [31:0] zext_ln1340_fu_749_p1;
wire  signed [31:0] sext_ln1364_fu_745_p1;
wire   [31:0] lshr_ln1340_fu_752_p2;
wire   [31:0] shl_ln1306_fu_758_p2;
wire   [31:0] select_ln1365_fu_764_p3;
wire   [14:0] B_trunc_fu_785_p4;
wire   [7:0] p_Result_55_fu_799_p3;
wire   [29:0] B_squared_fu_812_p1;
wire  signed [29:0] grp_fu_1142_p2;
wire   [14:0] B_squared_fu_812_p4;
wire   [21:0] r_V_2_fu_842_p1;
wire   [44:0] r_V_2_fu_842_p2;
wire  signed [29:0] grp_fu_1149_p2;
wire  signed [29:0] sext_ln666_fu_877_p1;
wire  signed [29:0] sext_ln666_1_fu_880_p1;
wire   [13:0] rhs_2_fu_868_p4;
wire   [29:0] ret_V_fu_883_p2;
wire  signed [29:0] sext_ln1199_fu_889_p1;
wire   [28:0] r_V_6_fu_905_p1;
wire   [57:0] r_V_6_fu_905_p2;
wire   [7:0] Ex_V_4_fu_970_p3;
wire  signed [8:0] sext_ln186_fu_976_p1;
wire   [8:0] add_ln329_fu_999_p2;
wire  signed [31:0] sext_ln329_fu_1005_p1;
wire   [31:0] select_ln318_fu_992_p3;
wire   [31:0] newexp_fu_1009_p2;
wire   [0:0] tmp_43_fu_1015_p3;
wire   [22:0] tmp_44_fu_1028_p4;
wire   [22:0] tmp_45_fu_1038_p4;
wire   [0:0] or_ln335_fu_1023_p2;
wire   [22:0] select_ln318_5_fu_1048_p3;
wire   [7:0] empty_fu_1055_p1;
wire   [7:0] select_ln288_fu_1075_p3;
wire   [7:0] out_exp_V_fu_1067_p3;
wire   [7:0] select_ln1018_2_fu_1082_p3;
wire   [7:0] select_ln300_fu_1089_p3;
wire   [0:0] or_ln300_fu_1110_p2;
wire   [22:0] select_ln300_2_fu_1103_p3;
wire   [22:0] significand_fu_1059_p3;
wire   [22:0] select_ln300_1_fu_1114_p3;
wire   [7:0] results_exp_V_fu_1096_p3;
wire   [22:0] results_sig_V_fu_1122_p3;
wire   [31:0] p_Result_57_fu_1129_p4;
wire   [14:0] grp_fu_1142_p0;
wire   [14:0] grp_fu_1142_p1;
wire   [14:0] grp_fu_1149_p0;
reg   [20:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire   [29:0] grp_fu_1149_p00;
wire   [79:0] grp_fu_382_p10;
wire   [44:0] r_V_2_fu_842_p10;
wire   [57:0] r_V_6_fu_905_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start_reg = 1'b0;
end

qpsk_hls_top_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R #(
    .DataWidth( 100 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
ref_4oPi_table_100_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ref_4oPi_table_100_V_address0),
    .ce0(ref_4oPi_table_100_V_ce0),
    .q0(ref_4oPi_table_100_V_q0)
);

qpsk_hls_top_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
second_order_float_sin_cos_K0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(second_order_float_sin_cos_K0_V_address0),
    .ce0(second_order_float_sin_cos_K0_V_ce0),
    .q0(second_order_float_sin_cos_K0_V_q0)
);

qpsk_hls_top_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R #(
    .DataWidth( 23 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
second_order_float_sin_cos_K1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(second_order_float_sin_cos_K1_V_address0),
    .ce0(second_order_float_sin_cos_K1_V_ce0),
    .q0(second_order_float_sin_cos_K1_V_q0)
);

qpsk_hls_top_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R #(
    .DataWidth( 15 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
second_order_float_sin_cos_K2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(second_order_float_sin_cos_K2_V_address0),
    .ce0(second_order_float_sin_cos_K2_V_ce0),
    .q0(second_order_float_sin_cos_K2_V_q0)
);

qpsk_hls_top_sin_or_cos_float_Pipeline_1 grp_sin_or_cos_float_Pipeline_1_fu_268(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start),
    .ap_done(grp_sin_or_cos_float_Pipeline_1_fu_268_ap_done),
    .ap_idle(grp_sin_or_cos_float_Pipeline_1_fu_268_ap_idle),
    .ap_ready(grp_sin_or_cos_float_Pipeline_1_fu_268_ap_ready),
    .p_Result_35(p_Result_12_reg_1395),
    .p_Result_33(p_Result_10_reg_1390),
    .c_0_027_out(grp_sin_or_cos_float_Pipeline_1_fu_268_c_0_027_out),
    .c_0_027_out_ap_vld(grp_sin_or_cos_float_Pipeline_1_fu_268_c_0_027_out_ap_vld),
    .c_1_026_out(grp_sin_or_cos_float_Pipeline_1_fu_268_c_1_026_out),
    .c_1_026_out_ap_vld(grp_sin_or_cos_float_Pipeline_1_fu_268_c_1_026_out_ap_vld)
);

qpsk_hls_top_sin_or_cos_float_Pipeline_2 grp_sin_or_cos_float_Pipeline_2_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start),
    .ap_done(grp_sin_or_cos_float_Pipeline_2_fu_276_ap_done),
    .ap_idle(grp_sin_or_cos_float_Pipeline_2_fu_276_ap_idle),
    .ap_ready(grp_sin_or_cos_float_Pipeline_2_fu_276_ap_ready),
    .result_V(result_V_reg_1374),
    .c_1_026_reload(grp_sin_or_cos_float_Pipeline_1_fu_268_c_1_026_out),
    .c_0_027_reload(grp_sin_or_cos_float_Pipeline_1_fu_268_c_0_027_out),
    .shift_out(grp_sin_or_cos_float_Pipeline_2_fu_276_shift_out),
    .shift_out_ap_vld(grp_sin_or_cos_float_Pipeline_2_fu_276_shift_out_ap_vld),
    .in_shift_V_1_cast_out(grp_sin_or_cos_float_Pipeline_2_fu_276_in_shift_V_1_cast_out),
    .in_shift_V_1_cast_out_ap_vld(grp_sin_or_cos_float_Pipeline_2_fu_276_in_shift_V_1_cast_out_ap_vld),
    .shift_1_out(grp_sin_or_cos_float_Pipeline_2_fu_276_shift_1_out),
    .shift_1_out_ap_vld(grp_sin_or_cos_float_Pipeline_2_fu_276_shift_1_out_ap_vld),
    .trunc_ln5_out(grp_sin_or_cos_float_Pipeline_2_fu_276_trunc_ln5_out),
    .trunc_ln5_out_ap_vld(grp_sin_or_cos_float_Pipeline_2_fu_276_trunc_ln5_out_ap_vld),
    .ap_return(grp_sin_or_cos_float_Pipeline_2_fu_276_ap_return)
);

qpsk_hls_top_mul_80s_24ns_80_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 80 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 80 ))
mul_80s_24ns_80_5_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Med_V_reg_1228),
    .din1(grp_fu_382_p1),
    .ce(1'b1),
    .dout(grp_fu_382_p2)
);

qpsk_hls_top_mux_83_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 1 ))
mux_83_1_1_1_U132(
    .din0(1'd0),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd0),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .din8(k_V_2_fu_424_p3),
    .dout(tmp_fu_532_p10)
);

qpsk_hls_top_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
mux_164_1_1_1_U133(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd1),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .din8(1'd0),
    .din9(1'd1),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd1),
    .din13(1'd0),
    .din14(1'd0),
    .din15(1'd0),
    .din16(p_Result_56_fu_580_p3),
    .dout(tmp_2_fu_587_p18)
);

qpsk_hls_top_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
mux_164_1_1_1_U134(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd0),
    .din7(1'd1),
    .din8(1'd1),
    .din9(1'd0),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd0),
    .din13(1'd1),
    .din14(1'd0),
    .din15(1'd0),
    .din16(p_Result_56_fu_580_p3),
    .dout(tmp_3_fu_625_p18)
);

qpsk_hls_top_mul_23s_22ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 45 ))
mul_23s_22ns_45_1_1_U135(
    .din0(second_order_float_sin_cos_K1_V_q0),
    .din1(r_V_2_fu_842_p1),
    .dout(r_V_2_fu_842_p2)
);

qpsk_hls_top_mul_30s_29ns_58_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 58 ))
mul_30s_29ns_58_1_1_U136(
    .din0(ret_V_1_reg_1369),
    .din1(r_V_6_fu_905_p1),
    .dout(r_V_6_fu_905_p2)
);

qpsk_hls_top_mul_mul_15ns_15ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
mul_mul_15ns_15ns_30_4_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1142_p0),
    .din1(grp_fu_1142_p1),
    .ce(1'b1),
    .dout(grp_fu_1142_p2)
);

qpsk_hls_top_mul_mul_15ns_15s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
mul_mul_15ns_15s_30_4_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1149_p0),
    .din1(second_order_float_sin_cos_K2_V_q0),
    .ce(1'b1),
    .dout(grp_fu_1149_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_Pipeline_1_fu_268_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_Pipeline_2_fu_276_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        B_reg_1313 <= B_fu_771_p1;
        p_Result_7_reg_1318 <= {{select_ln1365_fu_764_p3[28:22]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Ex_V_3_reg_1266 <= Ex_V_3_fu_518_p2;
        Mx_V_reg_1260 <= {{r_2_fu_502_p2[57:29]}};
        and_ln1018_1_reg_1295 <= and_ln1018_1_fu_710_p2;
        and_ln1018_reg_1289 <= and_ln1018_fu_681_p2;
        cos_basis_reg_1278 <= cos_basis_fu_560_p3;
        icmp_ln300_2_reg_1306 <= icmp_ln300_2_fu_724_p2;
        isNeg_reg_1272 <= Ex_V_3_fu_518_p2[32'd7];
        results_sign_V_reg_1301 <= results_sign_V_fu_716_p3;
        sin_basis_reg_1284 <= sin_basis_fu_574_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        Med_V_reg_1228 <= {{r_3_fu_355_p2[99:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        Mx_V_1_reg_1364 <= Mx_V_1_fu_862_p3;
        ret_V_1_reg_1369 <= ret_V_1_fu_893_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        Mx_bits_V_reg_1244 <= {{grp_fu_382_p2[76:19]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        closepath_reg_1212 <= closepath_fu_313_p2;
        p_Result_51_reg_1192 <= data_V_fu_287_p1[32'd31];
        tmp_48_reg_1198 <= {{data_V_fu_287_p1[30:23]}};
        tmp_49_reg_1206 <= tmp_49_fu_309_p1;
        trunc_ln628_reg_1223 <= trunc_ln628_fu_348_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln1018_reg_1238 <= icmp_ln1018_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        icmp_ln1505_reg_1406 <= icmp_ln1505_fu_965_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sin_or_cos_float_Pipeline_2_fu_276_in_shift_V_1_cast_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        in_shift_V_1_cast_loc_fu_188 <= grp_sin_or_cos_float_Pipeline_2_fu_276_in_shift_V_1_cast_out;
    end
end

always @ (posedge ap_clk) begin
    if (((closepath_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        k_V_reg_1250 <= {{grp_fu_382_p2[79:77]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_Result_10_reg_1390[31 : 16] <= p_Result_10_fu_941_p3[31 : 16];
        p_Result_12_reg_1395[31 : 19] <= p_Result_12_fu_949_p3[31 : 19];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_Result_11_reg_1385 <= {{r_V_6_fu_905_p2[41:29]}};
        p_Result_9_reg_1380 <= {{r_V_6_fu_905_p2[57:42]}};
        result_V_reg_1374 <= {{r_V_6_fu_905_p2[57:29]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        rhs_1_reg_1354 <= {{r_V_2_fu_842_p2[44:23]}};
        t1_reg_1349 <= {{second_order_float_sin_cos_K0_V_q0[29:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sin_or_cos_float_Pipeline_2_fu_276_shift_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        shift_1_loc_fu_184 <= grp_sin_or_cos_float_Pipeline_2_fu_276_shift_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sin_or_cos_float_Pipeline_2_fu_276_shift_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        shift_loc_fu_192 <= grp_sin_or_cos_float_Pipeline_2_fu_276_shift_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        targetBlock_reg_1411 <= grp_sin_or_cos_float_Pipeline_2_fu_276_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sin_or_cos_float_Pipeline_2_fu_276_trunc_ln5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        trunc_ln5_loc_fu_180 <= grp_sin_or_cos_float_Pipeline_2_fu_276_trunc_ln5_out;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_sin_or_cos_float_Pipeline_1_fu_268_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_sin_or_cos_float_Pipeline_2_fu_276_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ref_4oPi_table_100_V_ce0 = 1'b1;
    end else begin
        ref_4oPi_table_100_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        second_order_float_sin_cos_K0_V_ce0 = 1'b1;
    end else begin
        second_order_float_sin_cos_K0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        second_order_float_sin_cos_K1_V_ce0 = 1'b1;
    end else begin
        second_order_float_sin_cos_K1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        second_order_float_sin_cos_K2_V_ce0 = 1'b1;
    end else begin
        second_order_float_sin_cos_K2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_sin_or_cos_float_Pipeline_1_fu_268_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_sin_or_cos_float_Pipeline_2_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_fu_771_p1 = select_ln1365_fu_764_p3[21:0];

assign B_squared_fu_812_p1 = grp_fu_1142_p2;

assign B_squared_fu_812_p4 = {{B_squared_fu_812_p1[29:15]}};

assign B_trunc_fu_785_p4 = {{select_ln1365_fu_764_p3[21:7]}};

assign Ex_V_3_fu_518_p2 = (select_ln482_fu_417_p3 - zext_ln840_fu_494_p1);

assign Ex_V_4_fu_970_p3 = ((cos_basis_reg_1278[0:0] == 1'b1) ? 8'd0 : Ex_V_3_reg_1266);

assign Ex_V_fu_412_p2 = ($signed(tmp_48_reg_1198) + $signed(8'd131));

assign Mx_V_1_fu_862_p3 = ((cos_basis_reg_1278[0:0] == 1'b1) ? 29'd536870911 : Mx_V_reg_1260);

assign Mx_bits_V_1_fu_434_p2 = (58'd0 - Mx_bits_V_reg_1244);

assign Mx_bits_V_3_fu_439_p3 = ((p_Result_s_fu_430_p1[0:0] == 1'b1) ? Mx_bits_V_1_fu_434_p2 : Mx_bits_V_reg_1244);

assign Mx_zeros_fu_490_p1 = val_assign_fu_482_p3[5:0];

assign add_ln122_fu_319_p2 = ($signed(tmp_48_fu_299_p4) + $signed(8'd194));

assign add_ln329_fu_999_p2 = ($signed(sext_ln186_fu_976_p1) + $signed(9'd127));

assign addr_V_fu_325_p3 = ((closepath_fu_313_p2[0:0] == 1'b1) ? 8'd63 : add_ln122_fu_319_p2);

assign and_ln1018_1_fu_710_p2 = (xor_ln1018_fu_705_p2 & icmp_ln300_fu_676_p2);

assign and_ln1018_fu_681_p2 = (icmp_ln300_fu_676_p2 & icmp_ln1018_reg_1238);

assign and_ln300_fu_699_p2 = (select_ln1018_fu_686_p3 & icmp_ln300_1_fu_694_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = p_Result_57_fu_1129_p4;

assign closepath_fu_313_p2 = ((tmp_48_fu_299_p4 < 8'd126) ? 1'b1 : 1'b0);

assign cos_basis_fu_560_p3 = ((do_cos[0:0] == 1'b1) ? xor_ln271_fu_554_p2 : tmp_fu_532_p10);

assign data_V_fu_287_p1 = t_in;

assign empty_fu_1055_p1 = newexp_fu_1009_p2[7:0];

assign grp_fu_1142_p0 = zext_ln1123_fu_795_p1;

assign grp_fu_1142_p1 = zext_ln1123_fu_795_p1;

assign grp_fu_1149_p0 = grp_fu_1149_p00;

assign grp_fu_1149_p00 = B_squared_fu_812_p4;

assign grp_fu_382_p1 = grp_fu_382_p10;

assign grp_fu_382_p10 = p_Result_52_fu_371_p3;

assign grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start = grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start_reg;

assign grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start = grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start_reg;

assign icmp_ln1018_fu_387_p2 = ((tmp_49_reg_1206 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln1505_fu_965_p2 = ((result_V_reg_1374 == 29'd0) ? 1'b1 : 1'b0);

assign icmp_ln300_1_fu_694_p2 = ((tmp_48_reg_1198 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln300_2_fu_724_p2 = ((tmp_48_reg_1198 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln300_fu_676_p2 = ((tmp_48_reg_1198 == 8'd0) ? 1'b1 : 1'b0);

assign k_V_2_fu_424_p3 = ((closepath_reg_1212[0:0] == 1'b1) ? 3'd0 : k_V_reg_1250);

assign lshr_ln1340_fu_752_p2 = zext_ln1340_fu_749_p1 >> sext_ln1364_fu_745_p1;

assign newexp_fu_1009_p2 = ($signed(sext_ln329_fu_1005_p1) - $signed(select_ln318_fu_992_p3));

assign or_ln300_fu_1110_p2 = (icmp_ln300_2_reg_1306 | and_ln1018_reg_1289);

assign or_ln335_fu_1023_p2 = (tmp_43_fu_1015_p3 | icmp_ln1505_reg_1406);

assign out_exp_V_fu_1067_p3 = ((or_ln335_fu_1023_p2[0:0] == 1'b1) ? 8'd0 : empty_fu_1055_p1);

assign p_Result_10_fu_941_p3 = {{p_Result_9_reg_1380}, {16'd32768}};

assign p_Result_12_fu_949_p3 = {{p_Result_11_reg_1385}, {19'd262144}};

assign p_Result_52_fu_371_p3 = {{1'd1}, {tmp_49_reg_1206}};

assign p_Result_53_fu_456_p3 = {{p_Result_s_98_fu_446_p4}, {1'd1}};

assign p_Result_54_fu_474_p3 = {{2'd3}, {p_Result_5_fu_464_p4}};

assign p_Result_55_fu_799_p3 = {{sin_basis_reg_1284}, {p_Result_7_reg_1318}};

assign p_Result_56_fu_580_p3 = {{p_Result_51_reg_1192}, {k_V_2_fu_424_p3}};

assign p_Result_57_fu_1129_p4 = {{{results_sign_V_reg_1301}, {results_exp_V_fu_1096_p3}}, {results_sig_V_fu_1122_p3}};

integer ap_tvar_int_0;

always @ (p_Result_53_fu_456_p3) begin
    for (ap_tvar_int_0 = 30 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 29 - 0) begin
            p_Result_5_fu_464_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_5_fu_464_p4[ap_tvar_int_0] = p_Result_53_fu_456_p3[29 - ap_tvar_int_0];
        end
    end
end

assign p_Result_s_98_fu_446_p4 = {{Mx_bits_V_3_fu_439_p3[57:29]}};

assign p_Result_s_fu_430_p1 = k_V_2_fu_424_p3[0:0];

assign r_2_fu_502_p2 = Mx_bits_V_3_fu_439_p3 << zext_ln1306_fu_498_p1;

assign r_3_fu_355_p2 = ref_4oPi_table_100_V_q0 << zext_ln929_fu_352_p1;

assign r_V_2_fu_842_p1 = r_V_2_fu_842_p10;

assign r_V_2_fu_842_p10 = B_reg_1313;

assign r_V_6_fu_905_p1 = r_V_6_fu_905_p10;

assign r_V_6_fu_905_p10 = Mx_V_1_reg_1364;

assign r_fu_333_p4 = {{addr_V_fu_325_p3[7:4]}};

assign ref_4oPi_table_100_V_address0 = zext_ln541_1_fu_343_p1;

assign results_exp_V_fu_1096_p3 = ((and_ln1018_1_reg_1295[0:0] == 1'b1) ? out_exp_V_fu_1067_p3 : select_ln300_fu_1089_p3);

assign results_sig_V_fu_1122_p3 = ((and_ln1018_1_reg_1295[0:0] == 1'b1) ? significand_fu_1059_p3 : select_ln300_1_fu_1114_p3);

assign results_sign_V_1_fu_663_p3 = ((cos_basis_fu_560_p3[0:0] == 1'b1) ? tmp_2_fu_587_p18 : tmp_3_fu_625_p18);

assign results_sign_V_3_fu_671_p2 = (xor_ln25_fu_568_p2 & p_Result_51_reg_1192);

assign results_sign_V_fu_716_p3 = ((and_ln1018_1_fu_710_p2[0:0] == 1'b1) ? results_sign_V_1_fu_663_p3 : and_ln300_fu_699_p2);

assign ret_V_1_fu_893_p2 = ($signed(ret_V_fu_883_p2) + $signed(sext_ln1199_fu_889_p1));

assign ret_V_fu_883_p2 = ($signed(sext_ln666_fu_877_p1) + $signed(sext_ln666_1_fu_880_p1));

assign rhs_2_fu_868_p4 = {{grp_fu_1149_p2[29:16]}};

assign second_order_float_sin_cos_K0_V_address0 = zext_ln541_fu_805_p1;

assign second_order_float_sin_cos_K1_V_address0 = zext_ln541_fu_805_p1;

assign second_order_float_sin_cos_K2_V_address0 = zext_ln541_fu_805_p1;

assign select_ln1018_2_fu_1082_p3 = ((and_ln1018_reg_1289[0:0] == 1'b1) ? select_ln288_fu_1075_p3 : out_exp_V_fu_1067_p3);

assign select_ln1018_fu_686_p3 = ((and_ln1018_fu_681_p2[0:0] == 1'b1) ? results_sign_V_3_fu_671_p2 : results_sign_V_1_fu_663_p3);

assign select_ln1365_fu_764_p3 = ((isNeg_reg_1272[0:0] == 1'b1) ? lshr_ln1340_fu_752_p2 : shl_ln1306_fu_758_p2);

assign select_ln288_fu_1075_p3 = ((do_cos[0:0] == 1'b1) ? 8'd127 : 8'd0);

assign select_ln300_1_fu_1114_p3 = ((or_ln300_fu_1110_p2[0:0] == 1'b1) ? select_ln300_2_fu_1103_p3 : significand_fu_1059_p3);

assign select_ln300_2_fu_1103_p3 = ((icmp_ln300_2_reg_1306[0:0] == 1'b1) ? 23'd8388607 : 23'd0);

assign select_ln300_fu_1089_p3 = ((icmp_ln300_2_reg_1306[0:0] == 1'b1) ? 8'd255 : select_ln1018_2_fu_1082_p3);

assign select_ln318_5_fu_1048_p3 = ((targetBlock_reg_1411[0:0] == 1'b1) ? tmp_44_fu_1028_p4 : tmp_45_fu_1038_p4);

assign select_ln318_fu_992_p3 = ((targetBlock_reg_1411[0:0] == 1'b1) ? shift_loc_fu_192 : shift_1_loc_fu_184);

assign select_ln482_fu_417_p3 = ((closepath_reg_1212[0:0] == 1'b1) ? Ex_V_fu_412_p2 : 8'd0);

assign sext_ln1199_fu_889_p1 = $signed(rhs_2_fu_868_p4);

assign sext_ln1364_fu_745_p1 = $signed(ush_fu_738_p3);

assign sext_ln1387_fu_729_p1 = Ex_V_3_reg_1266;

assign sext_ln186_fu_976_p1 = $signed(Ex_V_4_fu_970_p3);

assign sext_ln329_fu_1005_p1 = $signed(add_ln329_fu_999_p2);

assign sext_ln666_1_fu_880_p1 = $signed(rhs_1_reg_1354);

assign sext_ln666_fu_877_p1 = $signed(t1_reg_1349);

assign shl_ln1306_fu_758_p2 = zext_ln1340_fu_749_p1 << sext_ln1364_fu_745_p1;

assign significand_fu_1059_p3 = ((or_ln335_fu_1023_p2[0:0] == 1'b1) ? 23'd0 : select_ln318_5_fu_1048_p3);

assign sin_basis_fu_574_p2 = (xor_ln25_fu_568_p2 ^ tmp_fu_532_p10);

assign sub_ln1364_fu_732_p2 = ($signed(9'd0) - $signed(sext_ln1387_fu_729_p1));

assign tmp_43_fu_1015_p3 = newexp_fu_1009_p2[32'd31];

assign tmp_44_fu_1028_p4 = {{in_shift_V_1_cast_loc_fu_188[27:5]}};

assign tmp_45_fu_1038_p4 = {{trunc_ln5_loc_fu_180[27:5]}};

assign tmp_48_fu_299_p4 = {{data_V_fu_287_p1[30:23]}};

assign tmp_49_fu_309_p1 = data_V_fu_287_p1[22:0];

assign trunc_ln628_fu_348_p1 = addr_V_fu_325_p3[3:0];

assign ush_fu_738_p3 = ((isNeg_reg_1272[0:0] == 1'b1) ? sub_ln1364_fu_732_p2 : sext_ln1387_fu_729_p1);


always @ (p_Result_54_fu_474_p3) begin
    if (p_Result_54_fu_474_p3[0] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd0;
    end else if (p_Result_54_fu_474_p3[1] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd1;
    end else if (p_Result_54_fu_474_p3[2] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd2;
    end else if (p_Result_54_fu_474_p3[3] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd3;
    end else if (p_Result_54_fu_474_p3[4] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd4;
    end else if (p_Result_54_fu_474_p3[5] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd5;
    end else if (p_Result_54_fu_474_p3[6] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd6;
    end else if (p_Result_54_fu_474_p3[7] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd7;
    end else if (p_Result_54_fu_474_p3[8] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd8;
    end else if (p_Result_54_fu_474_p3[9] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd9;
    end else if (p_Result_54_fu_474_p3[10] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd10;
    end else if (p_Result_54_fu_474_p3[11] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd11;
    end else if (p_Result_54_fu_474_p3[12] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd12;
    end else if (p_Result_54_fu_474_p3[13] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd13;
    end else if (p_Result_54_fu_474_p3[14] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd14;
    end else if (p_Result_54_fu_474_p3[15] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd15;
    end else if (p_Result_54_fu_474_p3[16] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd16;
    end else if (p_Result_54_fu_474_p3[17] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd17;
    end else if (p_Result_54_fu_474_p3[18] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd18;
    end else if (p_Result_54_fu_474_p3[19] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd19;
    end else if (p_Result_54_fu_474_p3[20] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd20;
    end else if (p_Result_54_fu_474_p3[21] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd21;
    end else if (p_Result_54_fu_474_p3[22] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd22;
    end else if (p_Result_54_fu_474_p3[23] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd23;
    end else if (p_Result_54_fu_474_p3[24] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd24;
    end else if (p_Result_54_fu_474_p3[25] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd25;
    end else if (p_Result_54_fu_474_p3[26] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd26;
    end else if (p_Result_54_fu_474_p3[27] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd27;
    end else if (p_Result_54_fu_474_p3[28] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd28;
    end else if (p_Result_54_fu_474_p3[29] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd29;
    end else if (p_Result_54_fu_474_p3[30] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd30;
    end else if (p_Result_54_fu_474_p3[31] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd31;
    end else begin
        val_assign_fu_482_p3 = 32'd32;
    end
end

assign xor_ln1018_fu_705_p2 = (icmp_ln1018_reg_1238 ^ 1'd1);

assign xor_ln25_fu_568_p2 = (do_cos ^ 1'd1);

assign xor_ln271_fu_554_p2 = (tmp_fu_532_p10 ^ 1'd1);

assign zext_ln1123_fu_795_p1 = B_trunc_fu_785_p4;

assign zext_ln1306_fu_498_p1 = Mx_zeros_fu_490_p1;

assign zext_ln1340_fu_749_p1 = Mx_V_reg_1260;

assign zext_ln541_1_fu_343_p1 = r_fu_333_p4;

assign zext_ln541_fu_805_p1 = p_Result_55_fu_799_p3;

assign zext_ln840_fu_494_p1 = Mx_zeros_fu_490_p1;

assign zext_ln929_fu_352_p1 = trunc_ln628_reg_1223;

always @ (posedge ap_clk) begin
    p_Result_10_reg_1390[15:0] <= 16'b1000000000000000;
    p_Result_12_reg_1395[18:0] <= 19'b1000000000000000000;
end

endmodule //qpsk_hls_top_sin_or_cos_float_s
