// Seed: 2519322545
module module_0 (
    input  tri1  id_0,
    input  wor   id_1,
    input  wor   id_2,
    output wire  id_3,
    input  uwire id_4,
    output wand  id_5,
    output wire  id_6,
    input  wire  id_7
);
  logic [1  ==  -1 : -1] id_9;
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input wor id_2,
    input wire id_3,
    output wor id_4,
    input uwire id_5,
    input uwire id_6
);
  logic id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_4,
      id_6,
      id_4,
      id_4,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
