{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679930695306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679930695307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 17:24:55 2023 " "Processing started: Mon Mar 27 17:24:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679930695307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930695307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930695307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679930696637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/system2m.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/system2m.v" { { "Info" "ISGN_ENTITY_NAME" "1 System2M " "Found entity 1: System2M" {  } { { "System2M/synthesis/System2M.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "System2M/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "System2M/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_irq_mapper " "Found entity 1: System2M_irq_mapper" {  } { { "System2M/synthesis/submodules/System2M_irq_mapper.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0 " "Found entity 1: System2M_mm_interconnect_0" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0_avalon_st_adapter " "Found entity 1: System2M_mm_interconnect_0_avalon_st_adapter" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0_rsp_mux_001 " "Found entity 1: System2M_mm_interconnect_0_rsp_mux_001" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system2m/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "System2M/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705960 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "System2M/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0_rsp_mux " "Found entity 1: System2M_mm_interconnect_0_rsp_mux" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0_rsp_demux " "Found entity 1: System2M_mm_interconnect_0_rsp_demux" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0_cmd_mux_003 " "Found entity 1: System2M_mm_interconnect_0_cmd_mux_003" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0_cmd_mux " "Found entity 1: System2M_mm_interconnect_0_cmd_mux" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0_cmd_demux_001 " "Found entity 1: System2M_mm_interconnect_0_cmd_demux_001" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0_cmd_demux " "Found entity 1: System2M_mm_interconnect_0_cmd_demux" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930705998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930705998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System2M_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at System2M_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679930706000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System2M_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at System2M_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679930706000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0_router_005_default_decode " "Found entity 1: System2M_mm_interconnect_0_router_005_default_decode" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706001 ""} { "Info" "ISGN_ENTITY_NAME" "2 System2M_mm_interconnect_0_router_005 " "Found entity 2: System2M_mm_interconnect_0_router_005" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System2M_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at System2M_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679930706003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System2M_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at System2M_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679930706003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0_router_002_default_decode " "Found entity 1: System2M_mm_interconnect_0_router_002_default_decode" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706004 ""} { "Info" "ISGN_ENTITY_NAME" "2 System2M_mm_interconnect_0_router_002 " "Found entity 2: System2M_mm_interconnect_0_router_002" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System2M_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at System2M_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679930706006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System2M_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at System2M_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679930706006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0_router_001_default_decode " "Found entity 1: System2M_mm_interconnect_0_router_001_default_decode" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706007 ""} { "Info" "ISGN_ENTITY_NAME" "2 System2M_mm_interconnect_0_router_001 " "Found entity 2: System2M_mm_interconnect_0_router_001" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System2M_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at System2M_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679930706009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System2M_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at System2M_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679930706009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_mm_interconnect_0_router_default_decode " "Found entity 1: System2M_mm_interconnect_0_router_default_decode" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706010 ""} { "Info" "ISGN_ENTITY_NAME" "2 System2M_mm_interconnect_0_router " "Found entity 2: System2M_mm_interconnect_0_router" {  } { { "System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "System2M/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "System2M/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "System2M/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "System2M/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "System2M/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "System2M/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_perf_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_perf_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_perf_counter " "Found entity 1: System2M_perf_counter" {  } { { "System2M/synthesis/submodules/System2M_perf_counter.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_perf_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system2m/synthesis/submodules/system2m_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_jtag_uart_0_sim_scfifo_w " "Found entity 1: System2M_jtag_uart_0_sim_scfifo_w" {  } { { "System2M/synthesis/submodules/System2M_jtag_uart_0.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706037 ""} { "Info" "ISGN_ENTITY_NAME" "2 System2M_jtag_uart_0_scfifo_w " "Found entity 2: System2M_jtag_uart_0_scfifo_w" {  } { { "System2M/synthesis/submodules/System2M_jtag_uart_0.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706037 ""} { "Info" "ISGN_ENTITY_NAME" "3 System2M_jtag_uart_0_sim_scfifo_r " "Found entity 3: System2M_jtag_uart_0_sim_scfifo_r" {  } { { "System2M/synthesis/submodules/System2M_jtag_uart_0.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706037 ""} { "Info" "ISGN_ENTITY_NAME" "4 System2M_jtag_uart_0_scfifo_r " "Found entity 4: System2M_jtag_uart_0_scfifo_r" {  } { { "System2M/synthesis/submodules/System2M_jtag_uart_0.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706037 ""} { "Info" "ISGN_ENTITY_NAME" "5 System2M_jtag_uart_0 " "Found entity 5: System2M_jtag_uart_0" {  } { { "System2M/synthesis/submodules/System2M_jtag_uart_0.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/headcypher.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/headcypher.v" { { "Info" "ISGN_ENTITY_NAME" "1 MD_CipherIP " "Found entity 1: MD_CipherIP" {  } { { "System2M/synthesis/submodules/HeadCypher.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/HeadCypher.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_OnChip_Mem " "Found entity 1: System2M_OnChip_Mem" {  } { { "System2M/synthesis/submodules/System2M_OnChip_Mem.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_OnChip_Mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_NIOS2_CPU " "Found entity 1: System2M_NIOS2_CPU" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_nios2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file system2m/synthesis/submodules/system2m_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_NIOS2_CPU_cpu_register_bank_a_module " "Found entity 1: System2M_NIOS2_CPU_cpu_register_bank_a_module" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "2 System2M_NIOS2_CPU_cpu_register_bank_b_module " "Found entity 2: System2M_NIOS2_CPU_cpu_register_bank_b_module" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "3 System2M_NIOS2_CPU_cpu_nios2_oci_debug " "Found entity 3: System2M_NIOS2_CPU_cpu_nios2_oci_debug" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "4 System2M_NIOS2_CPU_cpu_nios2_oci_break " "Found entity 4: System2M_NIOS2_CPU_cpu_nios2_oci_break" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "5 System2M_NIOS2_CPU_cpu_nios2_oci_xbrk " "Found entity 5: System2M_NIOS2_CPU_cpu_nios2_oci_xbrk" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "6 System2M_NIOS2_CPU_cpu_nios2_oci_dbrk " "Found entity 6: System2M_NIOS2_CPU_cpu_nios2_oci_dbrk" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "7 System2M_NIOS2_CPU_cpu_nios2_oci_itrace " "Found entity 7: System2M_NIOS2_CPU_cpu_nios2_oci_itrace" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "8 System2M_NIOS2_CPU_cpu_nios2_oci_td_mode " "Found entity 8: System2M_NIOS2_CPU_cpu_nios2_oci_td_mode" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "9 System2M_NIOS2_CPU_cpu_nios2_oci_dtrace " "Found entity 9: System2M_NIOS2_CPU_cpu_nios2_oci_dtrace" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "10 System2M_NIOS2_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: System2M_NIOS2_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "11 System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "12 System2M_NIOS2_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: System2M_NIOS2_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "13 System2M_NIOS2_CPU_cpu_nios2_oci_fifo " "Found entity 13: System2M_NIOS2_CPU_cpu_nios2_oci_fifo" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "14 System2M_NIOS2_CPU_cpu_nios2_oci_pib " "Found entity 14: System2M_NIOS2_CPU_cpu_nios2_oci_pib" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "15 System2M_NIOS2_CPU_cpu_nios2_oci_im " "Found entity 15: System2M_NIOS2_CPU_cpu_nios2_oci_im" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "16 System2M_NIOS2_CPU_cpu_nios2_performance_monitors " "Found entity 16: System2M_NIOS2_CPU_cpu_nios2_performance_monitors" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "17 System2M_NIOS2_CPU_cpu_nios2_avalon_reg " "Found entity 17: System2M_NIOS2_CPU_cpu_nios2_avalon_reg" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "18 System2M_NIOS2_CPU_cpu_ociram_sp_ram_module " "Found entity 18: System2M_NIOS2_CPU_cpu_ociram_sp_ram_module" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "19 System2M_NIOS2_CPU_cpu_nios2_ocimem " "Found entity 19: System2M_NIOS2_CPU_cpu_nios2_ocimem" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "20 System2M_NIOS2_CPU_cpu_nios2_oci " "Found entity 20: System2M_NIOS2_CPU_cpu_nios2_oci" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""} { "Info" "ISGN_ENTITY_NAME" "21 System2M_NIOS2_CPU_cpu " "Found entity 21: System2M_NIOS2_CPU_cpu" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_NIOS2_CPU_cpu_debug_slave_sysclk " "Found entity 1: System2M_NIOS2_CPU_cpu_debug_slave_sysclk" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_sysclk.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_NIOS2_CPU_cpu_debug_slave_tck " "Found entity 1: System2M_NIOS2_CPU_cpu_debug_slave_tck" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_tck.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_NIOS2_CPU_cpu_debug_slave_wrapper " "Found entity 1: System2M_NIOS2_CPU_cpu_debug_slave_wrapper" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system2m/synthesis/submodules/system2m_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 System2M_NIOS2_CPU_cpu_test_bench " "Found entity 1: System2M_NIOS2_CPU_cpu_test_bench" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_test_bench.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/md_cipheruser.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/md_cipheruser.v" { { "Info" "ISGN_ENTITY_NAME" "1 MD_CipherUser " "Found entity 1: MD_CipherUser" {  } { { "IP/MD_CipherUser.v" "" { Text "D:/Projets_Quartus/rc4/IP/MD_CipherUser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rc4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rc4 " "Found entity 1: rc4" {  } { { "rc4.bdf" "" { Schematic "D:/Projets_Quartus/rc4/rc4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rc4 " "Elaborating entity \"rc4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679930706249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M System2M:inst " "Elaborating entity \"System2M\" for hierarchy \"System2M:inst\"" {  } { { "rc4.bdf" "inst" { Schematic "D:/Projets_Quartus/rc4/rc4.bdf" { { 40 288 512 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU System2M:inst\|System2M_NIOS2_CPU:nios2_cpu " "Elaborating entity \"System2M_NIOS2_CPU\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\"" {  } { { "System2M/synthesis/System2M.v" "nios2_cpu" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu " "Elaborating entity \"System2M_NIOS2_CPU_cpu\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU.v" "cpu" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_test_bench System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_test_bench:the_System2M_NIOS2_CPU_cpu_test_bench " "Elaborating entity \"System2M_NIOS2_CPU_cpu_test_bench\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_test_bench:the_System2M_NIOS2_CPU_cpu_test_bench\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_test_bench" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_register_bank_a_module System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a " "Elaborating entity \"System2M_NIOS2_CPU_cpu_register_bank_a_module\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "System2M_NIOS2_CPU_cpu_register_bank_a" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_altsyncram" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706559 ""}  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679930706559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/Projets_Quartus/rc4/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930706614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930706614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_register_bank_b_module System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b " "Elaborating entity \"System2M_NIOS2_CPU_cpu_register_bank_b_module\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "System2M_NIOS2_CPU_cpu_register_bank_b" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_oci" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci_debug System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci_debug\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_oci_debug" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_altera_std_synchronizer" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930706732 ""}  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679930706732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci_break System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_break:the_System2M_NIOS2_CPU_cpu_nios2_oci_break " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci_break\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_break:the_System2M_NIOS2_CPU_cpu_nios2_oci_break\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_oci_break" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci_xbrk System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_xbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_xbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_xbrk\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_oci_xbrk" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci_dbrk System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_dbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_dbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_dbrk\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_oci_dbrk" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci_itrace System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_itrace:the_System2M_NIOS2_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci_itrace\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_itrace:the_System2M_NIOS2_CPU_cpu_nios2_oci_itrace\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_oci_itrace" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci_dtrace System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_dtrace:the_System2M_NIOS2_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_dtrace:the_System2M_NIOS2_CPU_cpu_nios2_oci_dtrace\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_oci_dtrace" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci_td_mode System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_dtrace:the_System2M_NIOS2_CPU_cpu_nios2_oci_dtrace\|System2M_NIOS2_CPU_cpu_nios2_oci_td_mode:System2M_NIOS2_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_dtrace:the_System2M_NIOS2_CPU_cpu_nios2_oci_dtrace\|System2M_NIOS2_CPU_cpu_nios2_oci_td_mode:System2M_NIOS2_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "System2M_NIOS2_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci_fifo System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci_fifo\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci_compute_input_tm_cnt System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo\|System2M_NIOS2_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_System2M_NIOS2_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo\|System2M_NIOS2_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_System2M_NIOS2_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo\|System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo\|System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci_fifo_cnt_inc System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo\|System2M_NIOS2_CPU_cpu_nios2_oci_fifo_cnt_inc:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo\|System2M_NIOS2_CPU_cpu_nios2_oci_fifo_cnt_inc:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci_pib System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_pib:the_System2M_NIOS2_CPU_cpu_nios2_oci_pib " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci_pib\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_pib:the_System2M_NIOS2_CPU_cpu_nios2_oci_pib\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_oci_pib" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_oci_im System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_im:the_System2M_NIOS2_CPU_cpu_nios2_oci_im " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_oci_im\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_oci_im:the_System2M_NIOS2_CPU_cpu_nios2_oci_im\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_oci_im" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_avalon_reg System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_avalon_reg\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_nios2_ocimem System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem " "Elaborating entity \"System2M_NIOS2_CPU_cpu_nios2_ocimem\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_nios2_ocimem" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_ociram_sp_ram_module System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem\|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram " "Elaborating entity \"System2M_NIOS2_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem\|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "System2M_NIOS2_CPU_cpu_ociram_sp_ram" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930706990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem\|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem\|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_altsyncram" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930707013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem\|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem\|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930707027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem\|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem\|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707028 ""}  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679930707028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/Projets_Quartus/rc4/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930707130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930707130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem\|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem\|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930707131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_debug_slave_wrapper System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"System2M_NIOS2_CPU_cpu_debug_slave_wrapper\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" "the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930707161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_debug_slave_tck System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck " "Elaborating entity \"System2M_NIOS2_CPU_cpu_debug_slave_tck\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" "the_System2M_NIOS2_CPU_cpu_debug_slave_tck" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930707171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_NIOS2_CPU_cpu_debug_slave_sysclk System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"System2M_NIOS2_CPU_cpu_debug_slave_sysclk\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" "the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930707223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" "System2M_NIOS2_CPU_cpu_debug_slave_phy" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930707301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy\"" {  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930707310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930707310 ""}  } { { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679930707310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930707319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930707329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930707915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"System2M:inst\|System2M_NIOS2_CPU:nios2_cpu\|System2M_NIOS2_CPU_cpu:cpu\|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci\|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930708072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System2M_OnChip_Mem System2M:inst\|System2M_OnChip_Mem:onchip_mem " "Elaborating entity \"System2M_OnChip_Mem\" for hierarchy \"System2M:inst\|System2M_OnChip_Mem:onchip_mem\"" {  } { { "System2M/synthesis/System2M.v" "onchip_mem" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930708125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram System2M:inst\|System2M_OnChip_Mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"System2M:inst\|System2M_OnChip_Mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "System2M/synthesis/submodules/System2M_OnChip_Mem.v" "the_altsyncram" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_OnChip_Mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930708142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System2M:inst\|System2M_OnChip_Mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"System2M:inst\|System2M_OnChip_Mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "System2M/synthesis/submodules/System2M_OnChip_Mem.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_OnChip_Mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930708161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System2M:inst\|System2M_OnChip_Mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"System2M:inst\|System2M_OnChip_Mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930708161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930708161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930708161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930708161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930708161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930708161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930708161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930708161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930708161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930708161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930708161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930708161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679930708161 ""}  } { { "System2M/synthesis/submodules/System2M_OnChip_Mem.v" "" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_OnChip_Mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679930708161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pc1 " "Found entity 1: altsyncram_7pc1" {  } { { "db/altsyncram_7pc1.tdf" "" { Text "D:/Projets_Quartus/rc4/db/altsyncram_7pc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930708227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930708227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pc1 System2M:inst\|System2M_OnChip_Mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated " "Elaborating entity \"altsyncram_7pc1\" for hierarchy \"System2M:inst\|System2M_OnChip_Mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930708229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "D:/Projets_Quartus/rc4/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930708315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930708315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a System2M:inst\|System2M_OnChip_Mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"System2M:inst\|System2M_OnChip_Mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_7pc1.tdf" "decode3" { Text "D:/Projets_Quartus/rc4/db/altsyncram_7pc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930708317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "D:/Projets_Quartus/rc4/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679930708368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930708368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b System2M:inst\|System2M_OnChip_Mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"System2M:inst\|System2M_OnChip_Mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_7pc1.tdf" "mux2" { Text "D:/Projets_Quartus/rc4/db/altsyncram_7pc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930708369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD_CipherIP System2M:inst\|MD_CipherIP:cypher_0 " "Elaborating entity \"MD_CipherIP\" for hierarchy \"System2M:inst\|MD_CipherIP:cypher_0\"" {  } { { "System2M/synthesis/System2M.v" "cypher_0" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930708382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD_CipherUser System2M:inst\|MD_CipherIP:cypher_0\|MD_CipherUser:Cipher1 " "Elaborating entity \"MD_CipherUser\" for hierarchy \"System2M:inst\|MD_CipherIP:cypher_0\|MD_CipherUser:Cipher1\"" {  } { { "System2M/synthesis/submodules/HeadCypher.v" "Cipher1" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/HeadCypher.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930708388 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "My_state MD_CipherUser.v(18) " "Verilog HDL or VHDL warning at MD_CipherUser.v(18): object \"My_state\" assigned a value but never read" {  } { { "IP/MD_CipherUser.v" "" { Text "D:/Projets_Quartus/rc4/IP/MD_CipherUser.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679930708389 "|rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "MD_CipherUser.v(24) " "Verilog HDL Conditional Statement error at MD_CipherUser.v(24): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "IP/MD_CipherUser.v" "" { Text "D:/Projets_Quartus/rc4/IP/MD_CipherUser.v" 24 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679930708389 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Value MD_CipherUser.v(22) " "Verilog HDL Always Construct warning at MD_CipherUser.v(22): inferring latch(es) for variable \"Value\", which holds its previous value in one or more paths through the always construct" {  } { { "IP/MD_CipherUser.v" "" { Text "D:/Projets_Quartus/rc4/IP/MD_CipherUser.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679930708389 "|rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Value\[0\] MD_CipherUser.v(22) " "Inferred latch for \"Value\[0\]\" at MD_CipherUser.v(22)" {  } { { "IP/MD_CipherUser.v" "" { Text "D:/Projets_Quartus/rc4/IP/MD_CipherUser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930708390 "|rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Value\[1\] MD_CipherUser.v(22) " "Inferred latch for \"Value\[1\]\" at MD_CipherUser.v(22)" {  } { { "IP/MD_CipherUser.v" "" { Text "D:/Projets_Quartus/rc4/IP/MD_CipherUser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930708391 "|rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Value\[2\] MD_CipherUser.v(22) " "Inferred latch for \"Value\[2\]\" at MD_CipherUser.v(22)" {  } { { "IP/MD_CipherUser.v" "" { Text "D:/Projets_Quartus/rc4/IP/MD_CipherUser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930708391 "|rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Value\[3\] MD_CipherUser.v(22) " "Inferred latch for \"Value\[3\]\" at MD_CipherUser.v(22)" {  } { { "IP/MD_CipherUser.v" "" { Text "D:/Projets_Quartus/rc4/IP/MD_CipherUser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930708391 "|rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Value\[4\] MD_CipherUser.v(22) " "Inferred latch for \"Value\[4\]\" at MD_CipherUser.v(22)" {  } { { "IP/MD_CipherUser.v" "" { Text "D:/Projets_Quartus/rc4/IP/MD_CipherUser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930708391 "|rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Value\[5\] MD_CipherUser.v(22) " "Inferred latch for \"Value\[5\]\" at MD_CipherUser.v(22)" {  } { { "IP/MD_CipherUser.v" "" { Text "D:/Projets_Quartus/rc4/IP/MD_CipherUser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930708391 "|rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Value\[6\] MD_CipherUser.v(22) " "Inferred latch for \"Value\[6\]\" at MD_CipherUser.v(22)" {  } { { "IP/MD_CipherUser.v" "" { Text "D:/Projets_Quartus/rc4/IP/MD_CipherUser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930708391 "|rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Value\[7\] MD_CipherUser.v(22) " "Inferred latch for \"Value\[7\]\" at MD_CipherUser.v(22)" {  } { { "IP/MD_CipherUser.v" "" { Text "D:/Projets_Quartus/rc4/IP/MD_CipherUser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930708391 "|rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "System2M:inst\|MD_CipherIP:cypher_0\|MD_CipherUser:Cipher1 " "Can't elaborate user hierarchy \"System2M:inst\|MD_CipherIP:cypher_0\|MD_CipherUser:Cipher1\"" {  } { { "System2M/synthesis/submodules/HeadCypher.v" "Cipher1" { Text "D:/Projets_Quartus/rc4/System2M/synthesis/submodules/HeadCypher.v" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679930708391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projets_Quartus/rc4/output_files/rc4.map.smsg " "Generated suppressed messages file D:/Projets_Quartus/rc4/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930708551 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679930710276 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 27 17:25:10 2023 " "Processing ended: Mon Mar 27 17:25:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679930710276 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679930710276 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679930710276 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930710276 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679930710918 ""}
